
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001902c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001160  08019170  08019170  0001a170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801a2d0  0801a2d0  0001b2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801a2d8  0801a2d8  0001b2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801a2dc  0801a2dc  0001b2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000f0  20000008  0801a2e0  0001c008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 SYSTEM_DRIVER_CONTEXT 00000011  200000f8  0801a3d0  0001c0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000888  2000010c  0801a3e1  0001c10c  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  20000994  0801a3e1  0001c994  2**0
                  ALLOC
 10 .ARM.attributes 00000034  00000000  00000000  0001db5a  2**0
                  CONTENTS, READONLY
 11 MAPPING_TABLE 00000028  20030000  20030000  0001e000  2**2
                  ALLOC
 12 MB_MEM1       000000bc  20030028  20030028  0001e000  2**2
                  ALLOC
 13 .MB_MEM2      00000a76  200300e4  0801a3e1  0001d0e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 14 .debug_info   00052145  00000000  00000000  0001db8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000857f  00000000  00000000  0006fcd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000041f4  00000000  00000000  00078258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002692  00000000  00000000  0007c44c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002f4ac  00000000  00000000  0007eade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00045bbf  00000000  00000000  000adf8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011bb78  00000000  00000000  000f3b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00008cbb  00000000  00000000  0020f6c1  2**0
                  CONTENTS, READONLY
 22 .iar.rtmodel  00000396  00000000  00000000  0021837c  2**0
                  CONTENTS, READONLY
 23 .iar_vfe_header 00000044  00000000  00000000  00218714  2**2
                  CONTENTS, READONLY
 24 .debug_frame  0000fc2c  00000000  00000000  00218758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 00000063  00000000  00000000  00228384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_types  00003203  00000000  00000000  002283e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .debug_macinfo 00000945  00000000  00000000  0022b5ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 28 .debug_loc    00008035  00000000  00000000  0022bf2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .debug_pubnames 00001a87  00000000  00000000  00233f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .debug_ranges 00000048  00000000  00000000  002359eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000010c 	.word	0x2000010c
 800015c:	00000000 	.word	0x00000000
 8000160:	08019154 	.word	0x08019154

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000110 	.word	0x20000110
 800017c:	08019154 	.word	0x08019154

08000180 <ZbZclAttrAddSorted>:
 8000180:	b430      	push	{r4, r5}
 8000182:	0002      	movs	r2, r0
 8000184:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8000186:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 800018a:	42a0      	cmp	r0, r4
 800018c:	d001      	beq.n	8000192 <??ZbZclAttrAddSorted_0>
 800018e:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8000190:	e000      	b.n	8000194 <??ZbZclAttrAddSorted_1>

08000192 <??ZbZclAttrAddSorted_0>:
 8000192:	2000      	movs	r0, #0

08000194 <??ZbZclAttrAddSorted_1>:
 8000194:	2800      	cmp	r0, #0
 8000196:	d017      	beq.n	80001c8 <??ZbZclAttrAddSorted_2>
 8000198:	0003      	movs	r3, r0
 800019a:	688c      	ldr	r4, [r1, #8]
 800019c:	8824      	ldrh	r4, [r4, #0]
 800019e:	689d      	ldr	r5, [r3, #8]
 80001a0:	882d      	ldrh	r5, [r5, #0]
 80001a2:	42ac      	cmp	r4, r5
 80001a4:	d207      	bcs.n	80001b6 <??ZbZclAttrAddSorted_3>
 80001a6:	600b      	str	r3, [r1, #0]
 80001a8:	685c      	ldr	r4, [r3, #4]
 80001aa:	604c      	str	r4, [r1, #4]
 80001ac:	680c      	ldr	r4, [r1, #0]
 80001ae:	6061      	str	r1, [r4, #4]
 80001b0:	684c      	ldr	r4, [r1, #4]
 80001b2:	6021      	str	r1, [r4, #0]
 80001b4:	e011      	b.n	80001da <??ZbZclAttrAddSorted_4>

080001b6 <??ZbZclAttrAddSorted_3>:
 80001b6:	6804      	ldr	r4, [r0, #0]
 80001b8:	f112 0524 	adds.w	r5, r2, #36	@ 0x24
 80001bc:	42ac      	cmp	r4, r5
 80001be:	d001      	beq.n	80001c4 <??ZbZclAttrAddSorted_5>
 80001c0:	6800      	ldr	r0, [r0, #0]
 80001c2:	e7e7      	b.n	8000194 <??ZbZclAttrAddSorted_1>

080001c4 <??ZbZclAttrAddSorted_5>:
 80001c4:	2000      	movs	r0, #0
 80001c6:	e7e5      	b.n	8000194 <??ZbZclAttrAddSorted_1>

080001c8 <??ZbZclAttrAddSorted_2>:
 80001c8:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 80001cc:	600c      	str	r4, [r1, #0]
 80001ce:	6a94      	ldr	r4, [r2, #40]	@ 0x28
 80001d0:	604c      	str	r4, [r1, #4]
 80001d2:	680c      	ldr	r4, [r1, #0]
 80001d4:	6061      	str	r1, [r4, #4]
 80001d6:	684c      	ldr	r4, [r1, #4]
 80001d8:	6021      	str	r1, [r4, #0]

080001da <??ZbZclAttrAddSorted_4>:
 80001da:	bc30      	pop	{r4, r5}
 80001dc:	4770      	bx	lr

080001de <ZbZclAttrFind>:
 80001de:	b430      	push	{r4, r5}
 80001e0:	0003      	movs	r3, r0
 80001e2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80001e4:	f113 0224 	adds.w	r2, r3, #36	@ 0x24
 80001e8:	4290      	cmp	r0, r2
 80001ea:	d001      	beq.n	80001f0 <??ZbZclAttrFind_0>
 80001ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80001ee:	e000      	b.n	80001f2 <??ZbZclAttrFind_1>

080001f0 <??ZbZclAttrFind_0>:
 80001f0:	2200      	movs	r2, #0

080001f2 <??ZbZclAttrFind_1>:
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d012      	beq.n	800021c <??ZbZclAttrFind_2>
 80001f6:	0014      	movs	r4, r2
 80001f8:	68a0      	ldr	r0, [r4, #8]
 80001fa:	8800      	ldrh	r0, [r0, #0]
 80001fc:	000d      	movs	r5, r1
 80001fe:	b2ad      	uxth	r5, r5
 8000200:	42a8      	cmp	r0, r5
 8000202:	d005      	beq.n	8000210 <??ZbZclAttrFind_3>
 8000204:	6810      	ldr	r0, [r2, #0]
 8000206:	f113 0524 	adds.w	r5, r3, #36	@ 0x24
 800020a:	42a8      	cmp	r0, r5
 800020c:	d004      	beq.n	8000218 <??ZbZclAttrFind_4>
 800020e:	e001      	b.n	8000214 <??ZbZclAttrFind_5>

08000210 <??ZbZclAttrFind_3>:
 8000210:	0020      	movs	r0, r4
 8000212:	e004      	b.n	800021e <??ZbZclAttrFind_6>

08000214 <??ZbZclAttrFind_5>:
 8000214:	6812      	ldr	r2, [r2, #0]
 8000216:	e7ec      	b.n	80001f2 <??ZbZclAttrFind_1>

08000218 <??ZbZclAttrFind_4>:
 8000218:	2200      	movs	r2, #0
 800021a:	e7ea      	b.n	80001f2 <??ZbZclAttrFind_1>

0800021c <??ZbZclAttrFind_2>:
 800021c:	2000      	movs	r0, #0

0800021e <??ZbZclAttrFind_6>:
 800021e:	bc30      	pop	{r4, r5}
 8000220:	4770      	bx	lr

08000222 <ZbZclAttrHandleDiscover>:
 8000222:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000226:	b09f      	sub	sp, #124	@ 0x7c
 8000228:	0004      	movs	r4, r0
 800022a:	000d      	movs	r5, r1
 800022c:	0016      	movs	r6, r2
 800022e:	2708      	movs	r7, #8
 8000230:	f05f 0800 	movs.w	r8, #0
 8000234:	f10d 0908 	add.w	r9, sp, #8
 8000238:	4642      	mov	r2, r8
 800023a:	0039      	movs	r1, r7
 800023c:	4648      	mov	r0, r9
 800023e:	f007 fd6b 	bl	8007d18 <__aeabi_memset>
 8000242:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8000244:	2803      	cmp	r0, #3
 8000246:	d206      	bcs.n	8000256 <??ZbZclAttrHandleDiscover_0>
 8000248:	2380      	movs	r3, #128	@ 0x80
 800024a:	002a      	movs	r2, r5
 800024c:	0031      	movs	r1, r6
 800024e:	0020      	movs	r0, r4
 8000250:	f013 fa8b 	bl	801376a <ZbZclSendDefaultResponse>
 8000254:	e070      	b.n	8000338 <??ZbZclAttrHandleDiscover_1>

08000256 <??ZbZclAttrHandleDiscover_0>:
 8000256:	f05f 0800 	movs.w	r8, #0
 800025a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800025c:	4641      	mov	r1, r8
 800025e:	b2c9      	uxtb	r1, r1
 8000260:	4408      	add	r0, r1
 8000262:	f006 ff2e 	bl	80070c2 <pletoh16>
 8000266:	0007      	movs	r7, r0
 8000268:	f118 0802 	adds.w	r8, r8, #2
 800026c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800026e:	4641      	mov	r1, r8
 8000270:	b2c9      	uxtb	r1, r1
 8000272:	5c40      	ldrb	r0, [r0, r1]
 8000274:	f88d 0004 	strb.w	r0, [sp, #4]
 8000278:	f118 0801 	adds.w	r8, r8, #1
 800027c:	2000      	movs	r0, #0
 800027e:	f88d 0008 	strb.w	r0, [sp, #8]
 8000282:	7868      	ldrb	r0, [r5, #1]
 8000284:	f88d 0009 	strb.w	r0, [sp, #9]
 8000288:	78a8      	ldrb	r0, [r5, #2]
 800028a:	2800      	cmp	r0, #0
 800028c:	d101      	bne.n	8000292 <??ZbZclAttrHandleDiscover_2>
 800028e:	2001      	movs	r0, #1
 8000290:	e000      	b.n	8000294 <??ZbZclAttrHandleDiscover_3>

08000292 <??ZbZclAttrHandleDiscover_2>:
 8000292:	2000      	movs	r0, #0

08000294 <??ZbZclAttrHandleDiscover_3>:
 8000294:	f88d 000a 	strb.w	r0, [sp, #10]
 8000298:	2001      	movs	r0, #1
 800029a:	f88d 000b 	strb.w	r0, [sp, #11]
 800029e:	88a8      	ldrh	r0, [r5, #4]
 80002a0:	f8ad 000c 	strh.w	r0, [sp, #12]
 80002a4:	79a8      	ldrb	r0, [r5, #6]
 80002a6:	f88d 000e 	strb.w	r0, [sp, #14]
 80002aa:	200d      	movs	r0, #13
 80002ac:	f88d 000f 	strb.w	r0, [sp, #15]
 80002b0:	2239      	movs	r2, #57	@ 0x39
 80002b2:	a910      	add	r1, sp, #64	@ 0x40
 80002b4:	a802      	add	r0, sp, #8
 80002b6:	f006 f969 	bl	800658c <ZbZclAppendHeader>
 80002ba:	4682      	mov	sl, r0
 80002bc:	f1ba 0f00 	cmp.w	sl, #0
 80002c0:	d506      	bpl.n	80002d0 <??ZbZclAttrHandleDiscover_4>
 80002c2:	2380      	movs	r3, #128	@ 0x80
 80002c4:	002a      	movs	r2, r5
 80002c6:	0031      	movs	r1, r6
 80002c8:	0020      	movs	r0, r4
 80002ca:	f013 fa4e 	bl	801376a <ZbZclSendDefaultResponse>
 80002ce:	e033      	b.n	8000338 <??ZbZclAttrHandleDiscover_1>

080002d0 <??ZbZclAttrHandleDiscover_4>:
 80002d0:	f1da 0039 	rsbs	r0, sl, #57	@ 0x39
 80002d4:	9000      	str	r0, [sp, #0]
 80002d6:	a810      	add	r0, sp, #64	@ 0x40
 80002d8:	eb00 030a 	add.w	r3, r0, sl
 80002dc:	aa01      	add	r2, sp, #4
 80002de:	0039      	movs	r1, r7
 80002e0:	b289      	uxth	r1, r1
 80002e2:	0020      	movs	r0, r4
 80002e4:	f000 f82b 	bl	800033e <ZbZclAttrDiscoverGetList>
 80002e8:	4681      	mov	r9, r0
 80002ea:	eb19 090a 	adds.w	r9, r9, sl
 80002ee:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80002f2:	2800      	cmp	r0, #0
 80002f4:	d104      	bne.n	8000300 <??ZbZclAttrHandleDiscover_5>
 80002f6:	0030      	movs	r0, r6
 80002f8:	f012 fe3e 	bl	8012f78 <ZbApsAddrIsBcast>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d11b      	bne.n	8000338 <??ZbZclAttrHandleDiscover_1>

08000300 <??ZbZclAttrHandleDiscover_5>:
 8000300:	0032      	movs	r2, r6
 8000302:	a904      	add	r1, sp, #16
 8000304:	0020      	movs	r0, r4
 8000306:	f003 fd18 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 800030a:	a804      	add	r0, sp, #16
 800030c:	f116 0110 	adds.w	r1, r6, #16
 8000310:	2210      	movs	r2, #16
 8000312:	f017 f974 	bl	80175fe <__aeabi_memcpy>
 8000316:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 800031a:	f003 fca6 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 800031e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8000322:	a810      	add	r0, sp, #64	@ 0x40
 8000324:	900a      	str	r0, [sp, #40]	@ 0x28
 8000326:	4648      	mov	r0, r9
 8000328:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 800032c:	2300      	movs	r3, #0
 800032e:	2200      	movs	r2, #0
 8000330:	a904      	add	r1, sp, #16
 8000332:	68a0      	ldr	r0, [r4, #8]
 8000334:	f012 fda6 	bl	8012e84 <ZbApsdeDataReqCallback>

08000338 <??ZbZclAttrHandleDiscover_1>:
 8000338:	b020      	add	sp, #128	@ 0x80
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800033e <ZbZclAttrDiscoverGetList>:
 800033e:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000342:	0005      	movs	r5, r0
 8000344:	0016      	movs	r6, r2
 8000346:	001f      	movs	r7, r3
 8000348:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 800034c:	f05f 0a00 	movs.w	sl, #0
 8000350:	f05f 0b00 	movs.w	fp, #0
 8000354:	2000      	movs	r0, #0
 8000356:	f807 000b 	strb.w	r0, [r7, fp]
 800035a:	f11b 0b01 	adds.w	fp, fp, #1
 800035e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8000360:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8000364:	4288      	cmp	r0, r1
 8000366:	d001      	beq.n	800036c <??ZbZclAttrDiscoverGetList_0>
 8000368:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 800036a:	e000      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

0800036c <??ZbZclAttrDiscoverGetList_0>:
 800036c:	2400      	movs	r4, #0

0800036e <??ZbZclAttrDiscoverGetList_1>:
 800036e:	2c00      	cmp	r4, #0
 8000370:	d030      	beq.n	80003d4 <??ZbZclAttrDiscoverGetList_2>
 8000372:	46a1      	mov	r9, r4
 8000374:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8000378:	8800      	ldrh	r0, [r0, #0]
 800037a:	f8bd 1000 	ldrh.w	r1, [sp]
 800037e:	4288      	cmp	r0, r1
 8000380:	d31f      	bcc.n	80003c2 <??ZbZclAttrDiscoverGetList_3>

08000382 <??ZbZclAttrDiscoverGetList_4>:
 8000382:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8000386:	8880      	ldrh	r0, [r0, #4]
 8000388:	0400      	lsls	r0, r0, #16
 800038a:	d41a      	bmi.n	80003c2 <??ZbZclAttrDiscoverGetList_3>

0800038c <??ZbZclAttrDiscoverGetList_5>:
 800038c:	4650      	mov	r0, sl
 800038e:	7831      	ldrb	r1, [r6, #0]
 8000390:	b2c0      	uxtb	r0, r0
 8000392:	4288      	cmp	r0, r1
 8000394:	d21e      	bcs.n	80003d4 <??ZbZclAttrDiscoverGetList_2>

08000396 <??ZbZclAttrDiscoverGetList_6>:
 8000396:	f11b 0003 	adds.w	r0, fp, #3
 800039a:	4580      	cmp	r8, r0
 800039c:	d31a      	bcc.n	80003d4 <??ZbZclAttrDiscoverGetList_2>

0800039e <??ZbZclAttrDiscoverGetList_7>:
 800039e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80003a2:	8801      	ldrh	r1, [r0, #0]
 80003a4:	eb07 000b 	add.w	r0, r7, fp
 80003a8:	f006 fed7 	bl	800715a <putle16>
 80003ac:	f11b 0b02 	adds.w	fp, fp, #2
 80003b0:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80003b4:	7880      	ldrb	r0, [r0, #2]
 80003b6:	f807 000b 	strb.w	r0, [r7, fp]
 80003ba:	f11b 0b01 	adds.w	fp, fp, #1
 80003be:	f11a 0a01 	adds.w	sl, sl, #1

080003c2 <??ZbZclAttrDiscoverGetList_3>:
 80003c2:	6820      	ldr	r0, [r4, #0]
 80003c4:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 80003c8:	4288      	cmp	r0, r1
 80003ca:	d001      	beq.n	80003d0 <??ZbZclAttrDiscoverGetList_8>
 80003cc:	6824      	ldr	r4, [r4, #0]
 80003ce:	e7ce      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

080003d0 <??ZbZclAttrDiscoverGetList_8>:
 80003d0:	2400      	movs	r4, #0
 80003d2:	e7cc      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

080003d4 <??ZbZclAttrDiscoverGetList_2>:
 80003d4:	2c00      	cmp	r4, #0
 80003d6:	d101      	bne.n	80003dc <??ZbZclAttrDiscoverGetList_9>
 80003d8:	2001      	movs	r0, #1
 80003da:	7038      	strb	r0, [r7, #0]

080003dc <??ZbZclAttrDiscoverGetList_9>:
 80003dc:	f886 a000 	strb.w	sl, [r6]
 80003e0:	4658      	mov	r0, fp
 80003e2:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003e6 <ZbZclAttrRead>:
 80003e6:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	4680      	mov	r8, r0
 80003ee:	0014      	movs	r4, r2
 80003f0:	001d      	movs	r5, r3
 80003f2:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 80003f4:	f8bd 1020 	ldrh.w	r1, [sp, #32]
 80003f8:	4640      	mov	r0, r8
 80003fa:	f7ff fef0 	bl	80001de <ZbZclAttrFind>
 80003fe:	0007      	movs	r7, r0
 8000400:	2f00      	cmp	r7, #0
 8000402:	d101      	bne.n	8000408 <??ZbZclAttrRead_0>
 8000404:	2086      	movs	r0, #134	@ 0x86
 8000406:	e03c      	b.n	8000482 <??ZbZclAttrRead_1>

08000408 <??ZbZclAttrRead_0>:
 8000408:	f89d 004c 	ldrb.w	r0, [sp, #76]	@ 0x4c
 800040c:	2800      	cmp	r0, #0
 800040e:	d005      	beq.n	800041c <??ZbZclAttrRead_2>
 8000410:	68b8      	ldr	r0, [r7, #8]
 8000412:	7900      	ldrb	r0, [r0, #4]
 8000414:	0780      	lsls	r0, r0, #30
 8000416:	d401      	bmi.n	800041c <??ZbZclAttrRead_2>
 8000418:	208c      	movs	r0, #140	@ 0x8c
 800041a:	e032      	b.n	8000482 <??ZbZclAttrRead_1>

0800041c <??ZbZclAttrRead_2>:
 800041c:	2c00      	cmp	r4, #0
 800041e:	d002      	beq.n	8000426 <??ZbZclAttrRead_3>
 8000420:	68b8      	ldr	r0, [r7, #8]
 8000422:	7880      	ldrb	r0, [r0, #2]
 8000424:	7020      	strb	r0, [r4, #0]

08000426 <??ZbZclAttrRead_3>:
 8000426:	2d00      	cmp	r5, #0
 8000428:	d001      	beq.n	800042e <??ZbZclAttrRead_4>
 800042a:	2e00      	cmp	r6, #0
 800042c:	d105      	bne.n	800043a <??ZbZclAttrRead_5>

0800042e <??ZbZclAttrRead_4>:
 800042e:	2c00      	cmp	r4, #0
 8000430:	d001      	beq.n	8000436 <??ZbZclAttrRead_6>
 8000432:	2000      	movs	r0, #0
 8000434:	e025      	b.n	8000482 <??ZbZclAttrRead_1>

08000436 <??ZbZclAttrRead_6>:
 8000436:	2089      	movs	r0, #137	@ 0x89
 8000438:	e023      	b.n	8000482 <??ZbZclAttrRead_1>

0800043a <??ZbZclAttrRead_5>:
 800043a:	68b8      	ldr	r0, [r7, #8]
 800043c:	7900      	ldrb	r0, [r0, #4]
 800043e:	06c0      	lsls	r0, r0, #27
 8000440:	d519      	bpl.n	8000476 <??ZbZclAttrRead_7>
 8000442:	f05f 0920 	movs.w	r9, #32
 8000446:	f05f 0a00 	movs.w	sl, #0
 800044a:	46eb      	mov	fp, sp
 800044c:	4652      	mov	r2, sl
 800044e:	4649      	mov	r1, r9
 8000450:	4658      	mov	r0, fp
 8000452:	f007 fc61 	bl	8007d18 <__aeabi_memset>
 8000456:	68b8      	ldr	r0, [r7, #8]
 8000458:	9000      	str	r0, [sp, #0]
 800045a:	2000      	movs	r0, #0
 800045c:	f88d 0004 	strb.w	r0, [sp, #4]
 8000460:	9502      	str	r5, [sp, #8]
 8000462:	9603      	str	r6, [sp, #12]
 8000464:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8000468:	9007      	str	r0, [sp, #28]
 800046a:	466a      	mov	r2, sp
 800046c:	0039      	movs	r1, r7
 800046e:	4640      	mov	r0, r8
 8000470:	f001 fce6 	bl	8001e40 <ZbZclAttrCallbackExec>
 8000474:	e005      	b.n	8000482 <??ZbZclAttrRead_1>

08000476 <??ZbZclAttrRead_7>:
 8000476:	0033      	movs	r3, r6
 8000478:	002a      	movs	r2, r5
 800047a:	0039      	movs	r1, r7
 800047c:	4640      	mov	r0, r8
 800047e:	f000 f803 	bl	8000488 <ZbZclAttrDefaultRead>

08000482 <??ZbZclAttrRead_1>:
 8000482:	b009      	add	sp, #36	@ 0x24
 8000484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000488 <ZbZclAttrDefaultRead>:
 8000488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800048c:	0005      	movs	r5, r0
 800048e:	000e      	movs	r6, r1
 8000490:	0017      	movs	r7, r2
 8000492:	001c      	movs	r4, r3
 8000494:	f05f 0800 	movs.w	r8, #0
 8000498:	f05f 0900 	movs.w	r9, #0
 800049c:	68b0      	ldr	r0, [r6, #8]
 800049e:	7880      	ldrb	r0, [r0, #2]
 80004a0:	2808      	cmp	r0, #8
 80004a2:	d065      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004a4:	2809      	cmp	r0, #9
 80004a6:	d06b      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004a8:	280a      	cmp	r0, #10
 80004aa:	d071      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004ac:	280b      	cmp	r0, #11
 80004ae:	d077      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004b0:	280c      	cmp	r0, #12
 80004b2:	d07d      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004b4:	280d      	cmp	r0, #13
 80004b6:	f000 8083 	beq.w	80005c0 <??ZbZclAttrDefaultRead_5>
 80004ba:	280e      	cmp	r0, #14
 80004bc:	f000 8088 	beq.w	80005d0 <??ZbZclAttrDefaultRead_6>
 80004c0:	280f      	cmp	r0, #15
 80004c2:	f000 808d 	beq.w	80005e0 <??ZbZclAttrDefaultRead_7>
 80004c6:	2810      	cmp	r0, #16
 80004c8:	d052      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ca:	2818      	cmp	r0, #24
 80004cc:	d050      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ce:	2819      	cmp	r0, #25
 80004d0:	d056      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004d2:	281a      	cmp	r0, #26
 80004d4:	d05c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004d6:	281b      	cmp	r0, #27
 80004d8:	d062      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004da:	281c      	cmp	r0, #28
 80004dc:	d068      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004de:	281d      	cmp	r0, #29
 80004e0:	d06e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 80004e2:	281e      	cmp	r0, #30
 80004e4:	d074      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 80004e6:	281f      	cmp	r0, #31
 80004e8:	d07a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 80004ea:	2820      	cmp	r0, #32
 80004ec:	d040      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ee:	2821      	cmp	r0, #33	@ 0x21
 80004f0:	d046      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004f2:	2822      	cmp	r0, #34	@ 0x22
 80004f4:	d04c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004f6:	2823      	cmp	r0, #35	@ 0x23
 80004f8:	d052      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004fa:	2824      	cmp	r0, #36	@ 0x24
 80004fc:	d058      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004fe:	2825      	cmp	r0, #37	@ 0x25
 8000500:	d05e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 8000502:	2826      	cmp	r0, #38	@ 0x26
 8000504:	d064      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 8000506:	2827      	cmp	r0, #39	@ 0x27
 8000508:	d06a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800050a:	2828      	cmp	r0, #40	@ 0x28
 800050c:	d030      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 800050e:	2829      	cmp	r0, #41	@ 0x29
 8000510:	d036      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000512:	282a      	cmp	r0, #42	@ 0x2a
 8000514:	d03c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 8000516:	282b      	cmp	r0, #43	@ 0x2b
 8000518:	d042      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800051a:	282c      	cmp	r0, #44	@ 0x2c
 800051c:	d048      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 800051e:	282d      	cmp	r0, #45	@ 0x2d
 8000520:	d04e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 8000522:	282e      	cmp	r0, #46	@ 0x2e
 8000524:	d054      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 8000526:	282f      	cmp	r0, #47	@ 0x2f
 8000528:	d05a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800052a:	2830      	cmp	r0, #48	@ 0x30
 800052c:	d020      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 800052e:	2831      	cmp	r0, #49	@ 0x31
 8000530:	d026      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000532:	2838      	cmp	r0, #56	@ 0x38
 8000534:	d024      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000536:	2839      	cmp	r0, #57	@ 0x39
 8000538:	d032      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800053a:	283a      	cmp	r0, #58	@ 0x3a
 800053c:	d050      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800053e:	2841      	cmp	r0, #65	@ 0x41
 8000540:	d05e      	beq.n	8000600 <??ZbZclAttrDefaultRead_8>
 8000542:	2842      	cmp	r0, #66	@ 0x42
 8000544:	d05c      	beq.n	8000600 <??ZbZclAttrDefaultRead_8>
 8000546:	2843      	cmp	r0, #67	@ 0x43
 8000548:	d071      	beq.n	800062e <??ZbZclAttrDefaultRead_9>
 800054a:	2844      	cmp	r0, #68	@ 0x44
 800054c:	d06f      	beq.n	800062e <??ZbZclAttrDefaultRead_9>
 800054e:	28e0      	cmp	r0, #224	@ 0xe0
 8000550:	d026      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000552:	28e1      	cmp	r0, #225	@ 0xe1
 8000554:	d024      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000556:	28e2      	cmp	r0, #226	@ 0xe2
 8000558:	d022      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800055a:	28e8      	cmp	r0, #232	@ 0xe8
 800055c:	d010      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 800055e:	28e9      	cmp	r0, #233	@ 0xe9
 8000560:	d00e      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000562:	28ea      	cmp	r0, #234	@ 0xea
 8000564:	d01c      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000566:	28f0      	cmp	r0, #240	@ 0xf0
 8000568:	d03a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800056a:	28f1      	cmp	r0, #241	@ 0xf1
 800056c:	d040      	beq.n	80005f0 <??ZbZclAttrDefaultRead_10>
 800056e:	e078      	b.n	8000662 <??ZbZclAttrDefaultRead_11>

08000570 <??ZbZclAttrDefaultRead_0>:
 8000570:	2c00      	cmp	r4, #0
 8000572:	d102      	bne.n	800057a <??ZbZclAttrDefaultRead_12>
 8000574:	2089      	movs	r0, #137	@ 0x89
 8000576:	4681      	mov	r9, r0
 8000578:	e075      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800057a <??ZbZclAttrDefaultRead_12>:
 800057a:	2001      	movs	r0, #1
 800057c:	4680      	mov	r8, r0
 800057e:	e072      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000580 <??ZbZclAttrDefaultRead_1>:
 8000580:	2c02      	cmp	r4, #2
 8000582:	d202      	bcs.n	800058a <??ZbZclAttrDefaultRead_14>
 8000584:	2089      	movs	r0, #137	@ 0x89
 8000586:	4681      	mov	r9, r0
 8000588:	e06d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800058a <??ZbZclAttrDefaultRead_14>:
 800058a:	2002      	movs	r0, #2
 800058c:	4680      	mov	r8, r0
 800058e:	e06a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000590 <??ZbZclAttrDefaultRead_2>:
 8000590:	2c03      	cmp	r4, #3
 8000592:	d202      	bcs.n	800059a <??ZbZclAttrDefaultRead_15>
 8000594:	2089      	movs	r0, #137	@ 0x89
 8000596:	4681      	mov	r9, r0
 8000598:	e065      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800059a <??ZbZclAttrDefaultRead_15>:
 800059a:	2003      	movs	r0, #3
 800059c:	4680      	mov	r8, r0
 800059e:	e062      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005a0 <??ZbZclAttrDefaultRead_3>:
 80005a0:	2c04      	cmp	r4, #4
 80005a2:	d202      	bcs.n	80005aa <??ZbZclAttrDefaultRead_16>
 80005a4:	2089      	movs	r0, #137	@ 0x89
 80005a6:	4681      	mov	r9, r0
 80005a8:	e05d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005aa <??ZbZclAttrDefaultRead_16>:
 80005aa:	2004      	movs	r0, #4
 80005ac:	4680      	mov	r8, r0
 80005ae:	e05a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005b0 <??ZbZclAttrDefaultRead_4>:
 80005b0:	2c05      	cmp	r4, #5
 80005b2:	d202      	bcs.n	80005ba <??ZbZclAttrDefaultRead_17>
 80005b4:	2089      	movs	r0, #137	@ 0x89
 80005b6:	4681      	mov	r9, r0
 80005b8:	e055      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ba <??ZbZclAttrDefaultRead_17>:
 80005ba:	2005      	movs	r0, #5
 80005bc:	4680      	mov	r8, r0
 80005be:	e052      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005c0 <??ZbZclAttrDefaultRead_5>:
 80005c0:	2c06      	cmp	r4, #6
 80005c2:	d202      	bcs.n	80005ca <??ZbZclAttrDefaultRead_18>
 80005c4:	2089      	movs	r0, #137	@ 0x89
 80005c6:	4681      	mov	r9, r0
 80005c8:	e04d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ca <??ZbZclAttrDefaultRead_18>:
 80005ca:	2006      	movs	r0, #6
 80005cc:	4680      	mov	r8, r0
 80005ce:	e04a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005d0 <??ZbZclAttrDefaultRead_6>:
 80005d0:	2c07      	cmp	r4, #7
 80005d2:	d202      	bcs.n	80005da <??ZbZclAttrDefaultRead_19>
 80005d4:	2089      	movs	r0, #137	@ 0x89
 80005d6:	4681      	mov	r9, r0
 80005d8:	e045      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005da <??ZbZclAttrDefaultRead_19>:
 80005da:	2007      	movs	r0, #7
 80005dc:	4680      	mov	r8, r0
 80005de:	e042      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005e0 <??ZbZclAttrDefaultRead_7>:
 80005e0:	2c08      	cmp	r4, #8
 80005e2:	d202      	bcs.n	80005ea <??ZbZclAttrDefaultRead_20>
 80005e4:	2089      	movs	r0, #137	@ 0x89
 80005e6:	4681      	mov	r9, r0
 80005e8:	e03d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ea <??ZbZclAttrDefaultRead_20>:
 80005ea:	2008      	movs	r0, #8
 80005ec:	4680      	mov	r8, r0
 80005ee:	e03a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005f0 <??ZbZclAttrDefaultRead_10>:
 80005f0:	2c10      	cmp	r4, #16
 80005f2:	d202      	bcs.n	80005fa <??ZbZclAttrDefaultRead_21>
 80005f4:	2089      	movs	r0, #137	@ 0x89
 80005f6:	4681      	mov	r9, r0
 80005f8:	e035      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005fa <??ZbZclAttrDefaultRead_21>:
 80005fa:	2010      	movs	r0, #16
 80005fc:	4680      	mov	r8, r0
 80005fe:	e032      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000600 <??ZbZclAttrDefaultRead_8>:
 8000600:	2c00      	cmp	r4, #0
 8000602:	d102      	bne.n	800060a <??ZbZclAttrDefaultRead_22>
 8000604:	2089      	movs	r0, #137	@ 0x89
 8000606:	4681      	mov	r9, r0
 8000608:	e02d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800060a <??ZbZclAttrDefaultRead_22>:
 800060a:	68f0      	ldr	r0, [r6, #12]
 800060c:	7800      	ldrb	r0, [r0, #0]
 800060e:	0001      	movs	r1, r0
 8000610:	b2c9      	uxtb	r1, r1
 8000612:	29ff      	cmp	r1, #255	@ 0xff
 8000614:	d101      	bne.n	800061a <??ZbZclAttrDefaultRead_23>
 8000616:	2100      	movs	r1, #0
 8000618:	0008      	movs	r0, r1

0800061a <??ZbZclAttrDefaultRead_23>:
 800061a:	0001      	movs	r1, r0
 800061c:	b2c9      	uxtb	r1, r1
 800061e:	1c49      	adds	r1, r1, #1
 8000620:	4688      	mov	r8, r1
 8000622:	4544      	cmp	r4, r8
 8000624:	d202      	bcs.n	800062c <??ZbZclAttrDefaultRead_24>
 8000626:	2189      	movs	r1, #137	@ 0x89
 8000628:	4689      	mov	r9, r1
 800062a:	e01c      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800062c <??ZbZclAttrDefaultRead_24>:
 800062c:	e01b      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800062e <??ZbZclAttrDefaultRead_9>:
 800062e:	2c00      	cmp	r4, #0
 8000630:	d102      	bne.n	8000638 <??ZbZclAttrDefaultRead_25>
 8000632:	2089      	movs	r0, #137	@ 0x89
 8000634:	4681      	mov	r9, r0
 8000636:	e016      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000638 <??ZbZclAttrDefaultRead_25>:
 8000638:	68f0      	ldr	r0, [r6, #12]
 800063a:	f006 fd42 	bl	80070c2 <pletoh16>
 800063e:	0001      	movs	r1, r0
 8000640:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000644:	b289      	uxth	r1, r1
 8000646:	4291      	cmp	r1, r2
 8000648:	d101      	bne.n	800064e <??ZbZclAttrDefaultRead_26>
 800064a:	2100      	movs	r1, #0
 800064c:	0008      	movs	r0, r1

0800064e <??ZbZclAttrDefaultRead_26>:
 800064e:	0001      	movs	r1, r0
 8000650:	b289      	uxth	r1, r1
 8000652:	1c89      	adds	r1, r1, #2
 8000654:	4688      	mov	r8, r1
 8000656:	4544      	cmp	r4, r8
 8000658:	d202      	bcs.n	8000660 <??ZbZclAttrDefaultRead_27>
 800065a:	2189      	movs	r1, #137	@ 0x89
 800065c:	4689      	mov	r9, r1
 800065e:	e002      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000660 <??ZbZclAttrDefaultRead_27>:
 8000660:	e001      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000662 <??ZbZclAttrDefaultRead_11>:
 8000662:	2086      	movs	r0, #134	@ 0x86
 8000664:	4681      	mov	r9, r0

08000666 <??ZbZclAttrDefaultRead_13>:
 8000666:	4648      	mov	r0, r9
 8000668:	b2c0      	uxtb	r0, r0
 800066a:	2800      	cmp	r0, #0
 800066c:	d109      	bne.n	8000682 <??ZbZclAttrDefaultRead_28>
 800066e:	f8cd 8000 	str.w	r8, [sp]
 8000672:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8000676:	46bb      	mov	fp, r7
 8000678:	9a00      	ldr	r2, [sp, #0]
 800067a:	4651      	mov	r1, sl
 800067c:	4658      	mov	r0, fp
 800067e:	f016 ffbe 	bl	80175fe <__aeabi_memcpy>

08000682 <??ZbZclAttrDefaultRead_28>:
 8000682:	4648      	mov	r0, r9
 8000684:	b2c0      	uxtb	r0, r0
 8000686:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800068a <ZbZclAttrWrite>:
 800068a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800068e:	b096      	sub	sp, #88	@ 0x58
 8000690:	4680      	mov	r8, r0
 8000692:	4699      	mov	r9, r3
 8000694:	f8dd a088 	ldr.w	sl, [sp, #136]	@ 0x88
 8000698:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800069a:	f8bd 1060 	ldrh.w	r1, [sp, #96]	@ 0x60
 800069e:	4640      	mov	r0, r8
 80006a0:	f7ff fd9d 	bl	80001de <ZbZclAttrFind>
 80006a4:	0006      	movs	r6, r0
 80006a6:	2e00      	cmp	r6, #0
 80006a8:	d101      	bne.n	80006ae <??ZbZclAttrWrite_0>
 80006aa:	2086      	movs	r0, #134	@ 0x86
 80006ac:	e0a2      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006ae <??ZbZclAttrWrite_0>:
 80006ae:	68b0      	ldr	r0, [r6, #8]
 80006b0:	7900      	ldrb	r0, [r0, #4]
 80006b2:	f010 0001 	ands.w	r0, r0, #1
 80006b6:	b2c0      	uxtb	r0, r0
 80006b8:	2800      	cmp	r0, #0
 80006ba:	d105      	bne.n	80006c8 <??ZbZclAttrWrite_2>
 80006bc:	0038      	movs	r0, r7
 80006be:	b280      	uxth	r0, r0
 80006c0:	0780      	lsls	r0, r0, #30
 80006c2:	d401      	bmi.n	80006c8 <??ZbZclAttrWrite_2>
 80006c4:	2088      	movs	r0, #136	@ 0x88
 80006c6:	e095      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006c8 <??ZbZclAttrWrite_2>:
 80006c8:	2300      	movs	r3, #0
 80006ca:	4652      	mov	r2, sl
 80006cc:	4649      	mov	r1, r9
 80006ce:	68b0      	ldr	r0, [r6, #8]
 80006d0:	7880      	ldrb	r0, [r0, #2]
 80006d2:	f000 fcb0 	bl	8001036 <ZbZclAttrParseLength>
 80006d6:	9005      	str	r0, [sp, #20]
 80006d8:	9805      	ldr	r0, [sp, #20]
 80006da:	2800      	cmp	r0, #0
 80006dc:	d501      	bpl.n	80006e2 <??ZbZclAttrWrite_3>
 80006de:	2087      	movs	r0, #135	@ 0x87
 80006e0:	e088      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006e2 <??ZbZclAttrWrite_3>:
 80006e2:	68b0      	ldr	r0, [r6, #8]
 80006e4:	7880      	ldrb	r0, [r0, #2]
 80006e6:	f000 ff83 	bl	80015f0 <ZbZclAttrIsInteger>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d026      	beq.n	800073c <??ZbZclAttrWrite_4>
 80006ee:	aa04      	add	r2, sp, #16
 80006f0:	4649      	mov	r1, r9
 80006f2:	68b0      	ldr	r0, [r6, #8]
 80006f4:	7880      	ldrb	r0, [r0, #2]
 80006f6:	f000 fe4d 	bl	8001394 <ZbZclParseInteger>
 80006fa:	0004      	movs	r4, r0
 80006fc:	000d      	movs	r5, r1
 80006fe:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8000702:	2800      	cmp	r0, #0
 8000704:	d002      	beq.n	800070c <??ZbZclAttrWrite_5>
 8000706:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800070a:	e073      	b.n	80007f4 <??ZbZclAttrWrite_1>

0800070c <??ZbZclAttrWrite_5>:
 800070c:	68b0      	ldr	r0, [r6, #8]
 800070e:	e9d0 0106 	ldrd	r0, r1, [r0, #24]
 8000712:	f008 f8cd 	bl	80088b0 <__aeabi_d2lz>
 8000716:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800071a:	68b0      	ldr	r0, [r6, #8]
 800071c:	e9d0 0104 	ldrd	r0, r1, [r0, #16]
 8000720:	f008 f8c6 	bl	80088b0 <__aeabi_d2lz>
 8000724:	e9cd 0100 	strd	r0, r1, [sp]
 8000728:	68b0      	ldr	r0, [r6, #8]
 800072a:	7882      	ldrb	r2, [r0, #2]
 800072c:	0020      	movs	r0, r4
 800072e:	0029      	movs	r1, r5
 8000730:	f000 ff74 	bl	800161c <ZbZclAttrIntegerRangeCheck>
 8000734:	2800      	cmp	r0, #0
 8000736:	d101      	bne.n	800073c <??ZbZclAttrWrite_4>
 8000738:	2087      	movs	r0, #135	@ 0x87
 800073a:	e05b      	b.n	80007f4 <??ZbZclAttrWrite_1>

0800073c <??ZbZclAttrWrite_4>:
 800073c:	68b0      	ldr	r0, [r6, #8]
 800073e:	7900      	ldrb	r0, [r0, #4]
 8000740:	0680      	lsls	r0, r0, #26
 8000742:	d522      	bpl.n	800078a <??ZbZclAttrWrite_6>
 8000744:	2420      	movs	r4, #32
 8000746:	2500      	movs	r5, #0
 8000748:	f10d 0b18 	add.w	fp, sp, #24
 800074c:	002a      	movs	r2, r5
 800074e:	0021      	movs	r1, r4
 8000750:	4658      	mov	r0, fp
 8000752:	f007 fae1 	bl	8007d18 <__aeabi_memset>
 8000756:	68b0      	ldr	r0, [r6, #8]
 8000758:	9006      	str	r0, [sp, #24]
 800075a:	2001      	movs	r0, #1
 800075c:	f88d 001c 	strb.w	r0, [sp, #28]
 8000760:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8000762:	900c      	str	r0, [sp, #48]	@ 0x30
 8000764:	f8cd 9020 	str.w	r9, [sp, #32]
 8000768:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800076c:	f8ad 7028 	strh.w	r7, [sp, #40]	@ 0x28
 8000770:	68f0      	ldr	r0, [r6, #12]
 8000772:	900b      	str	r0, [sp, #44]	@ 0x2c
 8000774:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8000778:	900d      	str	r0, [sp, #52]	@ 0x34
 800077a:	aa06      	add	r2, sp, #24
 800077c:	0031      	movs	r1, r6
 800077e:	4640      	mov	r0, r8
 8000780:	f001 fb5e 	bl	8001e40 <ZbZclAttrCallbackExec>
 8000784:	f88d 0010 	strb.w	r0, [sp, #16]
 8000788:	e028      	b.n	80007dc <??ZbZclAttrWrite_7>

0800078a <??ZbZclAttrWrite_6>:
 800078a:	003b      	movs	r3, r7
 800078c:	b29b      	uxth	r3, r3
 800078e:	464a      	mov	r2, r9
 8000790:	0031      	movs	r1, r6
 8000792:	4640      	mov	r0, r8
 8000794:	f000 f85e 	bl	8000854 <ZbZclAttrDefaultWrite>
 8000798:	f88d 0010 	strb.w	r0, [sp, #16]
 800079c:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007a0:	2800      	cmp	r0, #0
 80007a2:	d11b      	bne.n	80007dc <??ZbZclAttrWrite_7>
 80007a4:	68b0      	ldr	r0, [r6, #8]
 80007a6:	7900      	ldrb	r0, [r0, #4]
 80007a8:	0640      	lsls	r0, r0, #25
 80007aa:	d517      	bpl.n	80007dc <??ZbZclAttrWrite_7>
 80007ac:	2420      	movs	r4, #32
 80007ae:	2500      	movs	r5, #0
 80007b0:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 80007b4:	002a      	movs	r2, r5
 80007b6:	0021      	movs	r1, r4
 80007b8:	4658      	mov	r0, fp
 80007ba:	f007 faad 	bl	8007d18 <__aeabi_memset>
 80007be:	68b0      	ldr	r0, [r6, #8]
 80007c0:	900e      	str	r0, [sp, #56]	@ 0x38
 80007c2:	2002      	movs	r0, #2
 80007c4:	f88d 003c 	strb.w	r0, [sp, #60]	@ 0x3c
 80007c8:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80007ca:	9014      	str	r0, [sp, #80]	@ 0x50
 80007cc:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 80007d0:	9015      	str	r0, [sp, #84]	@ 0x54
 80007d2:	aa0e      	add	r2, sp, #56	@ 0x38
 80007d4:	0031      	movs	r1, r6
 80007d6:	4640      	mov	r0, r8
 80007d8:	f001 fb32 	bl	8001e40 <ZbZclAttrCallbackExec>

080007dc <??ZbZclAttrWrite_7>:
 80007dc:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007e0:	2800      	cmp	r0, #0
 80007e2:	d002      	beq.n	80007ea <??ZbZclAttrWrite_8>
 80007e4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007e8:	e004      	b.n	80007f4 <??ZbZclAttrWrite_1>

080007ea <??ZbZclAttrWrite_8>:
 80007ea:	0031      	movs	r1, r6
 80007ec:	4640      	mov	r0, r8
 80007ee:	f000 f804 	bl	80007fa <ZbZclAttrPostWrite>
 80007f2:	2000      	movs	r0, #0

080007f4 <??ZbZclAttrWrite_1>:
 80007f4:	b019      	add	sp, #100	@ 0x64
 80007f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080007fa <ZbZclAttrPostWrite>:
 80007fa:	b538      	push	{r3, r4, r5, lr}
 80007fc:	0005      	movs	r5, r0
 80007fe:	000c      	movs	r4, r1
 8000800:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8000802:	2800      	cmp	r0, #0
 8000804:	d004      	beq.n	8000810 <??ZbZclAttrPostWrite_0>
 8000806:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800080a:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 800080c:	f012 fdf8 	bl	8013400 <ZbTimerReset>

08000810 <??ZbZclAttrPostWrite_0>:
 8000810:	2c00      	cmp	r4, #0
 8000812:	d005      	beq.n	8000820 <??ZbZclAttrPostWrite_1>
 8000814:	2200      	movs	r2, #0
 8000816:	68a0      	ldr	r0, [r4, #8]
 8000818:	8801      	ldrh	r1, [r0, #0]
 800081a:	0028      	movs	r0, r5
 800081c:	f001 ffcb 	bl	80027b6 <zcl_attr_reporting_check>

08000820 <??ZbZclAttrPostWrite_1>:
 8000820:	bd31      	pop	{r0, r4, r5, pc}

08000822 <ZbZclAttrPersist>:
 8000822:	b570      	push	{r4, r5, r6, lr}
 8000824:	0005      	movs	r5, r0
 8000826:	000e      	movs	r6, r1
 8000828:	0031      	movs	r1, r6
 800082a:	b289      	uxth	r1, r1
 800082c:	0028      	movs	r0, r5
 800082e:	f7ff fcd6 	bl	80001de <ZbZclAttrFind>
 8000832:	0004      	movs	r4, r0
 8000834:	2c00      	cmp	r4, #0
 8000836:	d101      	bne.n	800083c <??ZbZclAttrPersist_0>
 8000838:	2000      	movs	r0, #0
 800083a:	e00a      	b.n	8000852 <??ZbZclAttrPersist_1>

0800083c <??ZbZclAttrPersist_0>:
 800083c:	68a0      	ldr	r0, [r4, #8]
 800083e:	7900      	ldrb	r0, [r0, #4]
 8000840:	0740      	lsls	r0, r0, #29
 8000842:	d401      	bmi.n	8000848 <??ZbZclAttrPersist_2>
 8000844:	2000      	movs	r0, #0
 8000846:	e004      	b.n	8000852 <??ZbZclAttrPersist_1>

08000848 <??ZbZclAttrPersist_2>:
 8000848:	0021      	movs	r1, r4
 800084a:	0028      	movs	r0, r5
 800084c:	f7ff ffd5 	bl	80007fa <ZbZclAttrPostWrite>
 8000850:	2001      	movs	r0, #1

08000852 <??ZbZclAttrPersist_1>:
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <ZbZclAttrDefaultWrite>:
 8000854:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000858:	0006      	movs	r6, r0
 800085a:	000f      	movs	r7, r1
 800085c:	0014      	movs	r4, r2
 800085e:	4698      	mov	r8, r3
 8000860:	2500      	movs	r5, #0
 8000862:	f05f 0900 	movs.w	r9, #0
 8000866:	2c00      	cmp	r4, #0
 8000868:	d101      	bne.n	800086e <??ZbZclAttrDefaultWrite_0>
 800086a:	2001      	movs	r0, #1
 800086c:	e0d6      	b.n	8000a1c <??ZbZclAttrDefaultWrite_1>

0800086e <??ZbZclAttrDefaultWrite_0>:
 800086e:	68b8      	ldr	r0, [r7, #8]
 8000870:	7880      	ldrb	r0, [r0, #2]
 8000872:	2808      	cmp	r0, #8
 8000874:	d062      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 8000876:	2809      	cmp	r0, #9
 8000878:	d063      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800087a:	280a      	cmp	r0, #10
 800087c:	d064      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 800087e:	280b      	cmp	r0, #11
 8000880:	d065      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000882:	280c      	cmp	r0, #12
 8000884:	d066      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 8000886:	280d      	cmp	r0, #13
 8000888:	d067      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 800088a:	280e      	cmp	r0, #14
 800088c:	d068      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 800088e:	280f      	cmp	r0, #15
 8000890:	d069      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 8000892:	2810      	cmp	r0, #16
 8000894:	d052      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 8000896:	2818      	cmp	r0, #24
 8000898:	d050      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 800089a:	2819      	cmp	r0, #25
 800089c:	d051      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800089e:	281a      	cmp	r0, #26
 80008a0:	d052      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008a2:	281b      	cmp	r0, #27
 80008a4:	d053      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008a6:	281c      	cmp	r0, #28
 80008a8:	d054      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008aa:	281d      	cmp	r0, #29
 80008ac:	d055      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ae:	281e      	cmp	r0, #30
 80008b0:	d056      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008b2:	281f      	cmp	r0, #31
 80008b4:	d057      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008b6:	2820      	cmp	r0, #32
 80008b8:	d040      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008ba:	2821      	cmp	r0, #33	@ 0x21
 80008bc:	d041      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008be:	2822      	cmp	r0, #34	@ 0x22
 80008c0:	d042      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008c2:	2823      	cmp	r0, #35	@ 0x23
 80008c4:	d043      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008c6:	2824      	cmp	r0, #36	@ 0x24
 80008c8:	d044      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008ca:	2825      	cmp	r0, #37	@ 0x25
 80008cc:	d045      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ce:	2826      	cmp	r0, #38	@ 0x26
 80008d0:	d046      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008d2:	2827      	cmp	r0, #39	@ 0x27
 80008d4:	d047      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008d6:	2828      	cmp	r0, #40	@ 0x28
 80008d8:	d030      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008da:	2829      	cmp	r0, #41	@ 0x29
 80008dc:	d031      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008de:	282a      	cmp	r0, #42	@ 0x2a
 80008e0:	d032      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008e2:	282b      	cmp	r0, #43	@ 0x2b
 80008e4:	d033      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008e6:	282c      	cmp	r0, #44	@ 0x2c
 80008e8:	d034      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008ea:	282d      	cmp	r0, #45	@ 0x2d
 80008ec:	d035      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ee:	282e      	cmp	r0, #46	@ 0x2e
 80008f0:	d036      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008f2:	282f      	cmp	r0, #47	@ 0x2f
 80008f4:	d037      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008f6:	2830      	cmp	r0, #48	@ 0x30
 80008f8:	d020      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008fa:	2831      	cmp	r0, #49	@ 0x31
 80008fc:	d021      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008fe:	2838      	cmp	r0, #56	@ 0x38
 8000900:	d01f      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 8000902:	2839      	cmp	r0, #57	@ 0x39
 8000904:	d023      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000906:	283a      	cmp	r0, #58	@ 0x3a
 8000908:	d02d      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 800090a:	2841      	cmp	r0, #65	@ 0x41
 800090c:	d031      	beq.n	8000972 <??ZbZclAttrDefaultWrite_10>
 800090e:	2842      	cmp	r0, #66	@ 0x42
 8000910:	d02f      	beq.n	8000972 <??ZbZclAttrDefaultWrite_10>
 8000912:	2843      	cmp	r0, #67	@ 0x43
 8000914:	d049      	beq.n	80009aa <??ZbZclAttrDefaultWrite_11>
 8000916:	2844      	cmp	r0, #68	@ 0x44
 8000918:	d047      	beq.n	80009aa <??ZbZclAttrDefaultWrite_11>
 800091a:	28e0      	cmp	r0, #224	@ 0xe0
 800091c:	d017      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 800091e:	28e1      	cmp	r0, #225	@ 0xe1
 8000920:	d015      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000922:	28e2      	cmp	r0, #226	@ 0xe2
 8000924:	d013      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000926:	28e8      	cmp	r0, #232	@ 0xe8
 8000928:	d00b      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800092a:	28e9      	cmp	r0, #233	@ 0xe9
 800092c:	d009      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800092e:	28ea      	cmp	r0, #234	@ 0xea
 8000930:	d00d      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000932:	28f0      	cmp	r0, #240	@ 0xf0
 8000934:	d017      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 8000936:	28f1      	cmp	r0, #241	@ 0xf1
 8000938:	d018      	beq.n	800096c <??ZbZclAttrDefaultWrite_12>
 800093a:	e058      	b.n	80009ee <??ZbZclAttrDefaultWrite_13>

0800093c <??ZbZclAttrDefaultWrite_2>:
 800093c:	2001      	movs	r0, #1
 800093e:	0005      	movs	r5, r0
 8000940:	e057      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000942 <??ZbZclAttrDefaultWrite_3>:
 8000942:	2002      	movs	r0, #2
 8000944:	0005      	movs	r5, r0
 8000946:	e054      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000948 <??ZbZclAttrDefaultWrite_4>:
 8000948:	2003      	movs	r0, #3
 800094a:	0005      	movs	r5, r0
 800094c:	e051      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800094e <??ZbZclAttrDefaultWrite_5>:
 800094e:	2004      	movs	r0, #4
 8000950:	0005      	movs	r5, r0
 8000952:	e04e      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000954 <??ZbZclAttrDefaultWrite_6>:
 8000954:	2005      	movs	r0, #5
 8000956:	0005      	movs	r5, r0
 8000958:	e04b      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800095a <??ZbZclAttrDefaultWrite_7>:
 800095a:	2006      	movs	r0, #6
 800095c:	0005      	movs	r5, r0
 800095e:	e048      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000960 <??ZbZclAttrDefaultWrite_8>:
 8000960:	2007      	movs	r0, #7
 8000962:	0005      	movs	r5, r0
 8000964:	e045      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000966 <??ZbZclAttrDefaultWrite_9>:
 8000966:	2008      	movs	r0, #8
 8000968:	0005      	movs	r5, r0
 800096a:	e042      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800096c <??ZbZclAttrDefaultWrite_12>:
 800096c:	2010      	movs	r0, #16
 800096e:	0005      	movs	r5, r0
 8000970:	e03f      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000972 <??ZbZclAttrDefaultWrite_10>:
 8000972:	6938      	ldr	r0, [r7, #16]
 8000974:	2800      	cmp	r0, #0
 8000976:	d102      	bne.n	800097e <??ZbZclAttrDefaultWrite_15>
 8000978:	2089      	movs	r0, #137	@ 0x89
 800097a:	4681      	mov	r9, r0
 800097c:	e039      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800097e <??ZbZclAttrDefaultWrite_15>:
 800097e:	7820      	ldrb	r0, [r4, #0]
 8000980:	0001      	movs	r1, r0
 8000982:	b2c9      	uxtb	r1, r1
 8000984:	29ff      	cmp	r1, #255	@ 0xff
 8000986:	d105      	bne.n	8000994 <??ZbZclAttrDefaultWrite_16>
 8000988:	21ff      	movs	r1, #255	@ 0xff
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	7011      	strb	r1, [r2, #0]
 800098e:	2100      	movs	r1, #0
 8000990:	000d      	movs	r5, r1
 8000992:	e02e      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000994 <??ZbZclAttrDefaultWrite_16>:
 8000994:	0001      	movs	r1, r0
 8000996:	b2c9      	uxtb	r1, r1
 8000998:	1c49      	adds	r1, r1, #1
 800099a:	000d      	movs	r5, r1
 800099c:	6939      	ldr	r1, [r7, #16]
 800099e:	42a9      	cmp	r1, r5
 80009a0:	d202      	bcs.n	80009a8 <??ZbZclAttrDefaultWrite_17>
 80009a2:	2189      	movs	r1, #137	@ 0x89
 80009a4:	4689      	mov	r9, r1
 80009a6:	e024      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009a8 <??ZbZclAttrDefaultWrite_17>:
 80009a8:	e023      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009aa <??ZbZclAttrDefaultWrite_11>:
 80009aa:	6938      	ldr	r0, [r7, #16]
 80009ac:	2802      	cmp	r0, #2
 80009ae:	d202      	bcs.n	80009b6 <??ZbZclAttrDefaultWrite_18>
 80009b0:	2089      	movs	r0, #137	@ 0x89
 80009b2:	4681      	mov	r9, r0
 80009b4:	e01d      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009b6 <??ZbZclAttrDefaultWrite_18>:
 80009b6:	0020      	movs	r0, r4
 80009b8:	f006 fb83 	bl	80070c2 <pletoh16>
 80009bc:	4682      	mov	sl, r0
 80009be:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80009c2:	4650      	mov	r0, sl
 80009c4:	000a      	movs	r2, r1
 80009c6:	b280      	uxth	r0, r0
 80009c8:	4290      	cmp	r0, r2
 80009ca:	d105      	bne.n	80009d8 <??ZbZclAttrDefaultWrite_19>
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f006 fbc4 	bl	800715a <putle16>
 80009d2:	2000      	movs	r0, #0
 80009d4:	0005      	movs	r5, r0
 80009d6:	e00c      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009d8 <??ZbZclAttrDefaultWrite_19>:
 80009d8:	4650      	mov	r0, sl
 80009da:	b280      	uxth	r0, r0
 80009dc:	1c80      	adds	r0, r0, #2
 80009de:	0005      	movs	r5, r0
 80009e0:	6938      	ldr	r0, [r7, #16]
 80009e2:	42a8      	cmp	r0, r5
 80009e4:	d202      	bcs.n	80009ec <??ZbZclAttrDefaultWrite_20>
 80009e6:	2089      	movs	r0, #137	@ 0x89
 80009e8:	4681      	mov	r9, r0
 80009ea:	e002      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009ec <??ZbZclAttrDefaultWrite_20>:
 80009ec:	e001      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009ee <??ZbZclAttrDefaultWrite_13>:
 80009ee:	2086      	movs	r0, #134	@ 0x86
 80009f0:	4681      	mov	r9, r0

080009f2 <??ZbZclAttrDefaultWrite_14>:
 80009f2:	4648      	mov	r0, r9
 80009f4:	b2c0      	uxtb	r0, r0
 80009f6:	2800      	cmp	r0, #0
 80009f8:	d10e      	bne.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 80009fa:	4640      	mov	r0, r8
 80009fc:	b280      	uxth	r0, r0
 80009fe:	07c0      	lsls	r0, r0, #31
 8000a00:	d40a      	bmi.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 8000a02:	2d00      	cmp	r5, #0
 8000a04:	d008      	beq.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 8000a06:	9500      	str	r5, [sp, #0]
 8000a08:	46a2      	mov	sl, r4
 8000a0a:	f8d7 b00c 	ldr.w	fp, [r7, #12]
 8000a0e:	9a00      	ldr	r2, [sp, #0]
 8000a10:	4651      	mov	r1, sl
 8000a12:	4658      	mov	r0, fp
 8000a14:	f016 fdf3 	bl	80175fe <__aeabi_memcpy>

08000a18 <??ZbZclAttrDefaultWrite_21>:
 8000a18:	4648      	mov	r0, r9
 8000a1a:	b2c0      	uxtb	r0, r0

08000a1c <??ZbZclAttrDefaultWrite_1>:
 8000a1c:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000a20 <ZbZclAttrDefaultValue>:
 8000a20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a24:	0004      	movs	r4, r0
 8000a26:	4688      	mov	r8, r1
 8000a28:	0015      	movs	r5, r2
 8000a2a:	2600      	movs	r6, #0
 8000a2c:	f05f 37ff 	movs.w	r7, #4294967295
 8000a30:	0020      	movs	r0, r4
 8000a32:	b2c0      	uxtb	r0, r0
 8000a34:	2800      	cmp	r0, #0
 8000a36:	f000 80a1 	beq.w	8000b7c <??ZbZclAttrDefaultValue_0>
 8000a3a:	2808      	cmp	r0, #8
 8000a3c:	f000 80e7 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000a40:	2809      	cmp	r0, #9
 8000a42:	f000 80da 	beq.w	8000bfa <??ZbZclAttrDefaultValue_2>
 8000a46:	280a      	cmp	r0, #10
 8000a48:	f000 80cd 	beq.w	8000be6 <??ZbZclAttrDefaultValue_3>
 8000a4c:	280b      	cmp	r0, #11
 8000a4e:	f000 80c0 	beq.w	8000bd2 <??ZbZclAttrDefaultValue_4>
 8000a52:	280c      	cmp	r0, #12
 8000a54:	f000 80b3 	beq.w	8000bbe <??ZbZclAttrDefaultValue_5>
 8000a58:	280d      	cmp	r0, #13
 8000a5a:	f000 80a6 	beq.w	8000baa <??ZbZclAttrDefaultValue_6>
 8000a5e:	280e      	cmp	r0, #14
 8000a60:	f000 8099 	beq.w	8000b96 <??ZbZclAttrDefaultValue_7>
 8000a64:	280f      	cmp	r0, #15
 8000a66:	f000 808c 	beq.w	8000b82 <??ZbZclAttrDefaultValue_8>
 8000a6a:	2810      	cmp	r0, #16
 8000a6c:	f000 80db 	beq.w	8000c26 <??ZbZclAttrDefaultValue_9>
 8000a70:	2818      	cmp	r0, #24
 8000a72:	f000 8126 	beq.w	8000cc2 <??ZbZclAttrDefaultValue_10>
 8000a76:	2819      	cmp	r0, #25
 8000a78:	f000 8119 	beq.w	8000cae <??ZbZclAttrDefaultValue_11>
 8000a7c:	281a      	cmp	r0, #26
 8000a7e:	f000 810c 	beq.w	8000c9a <??ZbZclAttrDefaultValue_12>
 8000a82:	281b      	cmp	r0, #27
 8000a84:	f000 80ff 	beq.w	8000c86 <??ZbZclAttrDefaultValue_13>
 8000a88:	281c      	cmp	r0, #28
 8000a8a:	f000 80f2 	beq.w	8000c72 <??ZbZclAttrDefaultValue_14>
 8000a8e:	281d      	cmp	r0, #29
 8000a90:	f000 80e5 	beq.w	8000c5e <??ZbZclAttrDefaultValue_15>
 8000a94:	281e      	cmp	r0, #30
 8000a96:	f000 80d8 	beq.w	8000c4a <??ZbZclAttrDefaultValue_16>
 8000a9a:	281f      	cmp	r0, #31
 8000a9c:	f000 80cb 	beq.w	8000c36 <??ZbZclAttrDefaultValue_17>
 8000aa0:	2820      	cmp	r0, #32
 8000aa2:	f000 80b4 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000aa6:	2821      	cmp	r0, #33	@ 0x21
 8000aa8:	f000 80a7 	beq.w	8000bfa <??ZbZclAttrDefaultValue_2>
 8000aac:	2822      	cmp	r0, #34	@ 0x22
 8000aae:	f000 809a 	beq.w	8000be6 <??ZbZclAttrDefaultValue_3>
 8000ab2:	2823      	cmp	r0, #35	@ 0x23
 8000ab4:	f000 808d 	beq.w	8000bd2 <??ZbZclAttrDefaultValue_4>
 8000ab8:	2824      	cmp	r0, #36	@ 0x24
 8000aba:	f000 8080 	beq.w	8000bbe <??ZbZclAttrDefaultValue_5>
 8000abe:	2825      	cmp	r0, #37	@ 0x25
 8000ac0:	d073      	beq.n	8000baa <??ZbZclAttrDefaultValue_6>
 8000ac2:	2826      	cmp	r0, #38	@ 0x26
 8000ac4:	d067      	beq.n	8000b96 <??ZbZclAttrDefaultValue_7>
 8000ac6:	2827      	cmp	r0, #39	@ 0x27
 8000ac8:	d05b      	beq.n	8000b82 <??ZbZclAttrDefaultValue_8>
 8000aca:	2828      	cmp	r0, #40	@ 0x28
 8000acc:	f000 814b 	beq.w	8000d66 <??ZbZclAttrDefaultValue_18>
 8000ad0:	2829      	cmp	r0, #41	@ 0x29
 8000ad2:	f000 813e 	beq.w	8000d52 <??ZbZclAttrDefaultValue_19>
 8000ad6:	282a      	cmp	r0, #42	@ 0x2a
 8000ad8:	f000 8131 	beq.w	8000d3e <??ZbZclAttrDefaultValue_20>
 8000adc:	282b      	cmp	r0, #43	@ 0x2b
 8000ade:	f000 8124 	beq.w	8000d2a <??ZbZclAttrDefaultValue_21>
 8000ae2:	282c      	cmp	r0, #44	@ 0x2c
 8000ae4:	f000 8117 	beq.w	8000d16 <??ZbZclAttrDefaultValue_22>
 8000ae8:	282d      	cmp	r0, #45	@ 0x2d
 8000aea:	f000 810a 	beq.w	8000d02 <??ZbZclAttrDefaultValue_23>
 8000aee:	282e      	cmp	r0, #46	@ 0x2e
 8000af0:	f000 80fd 	beq.w	8000cee <??ZbZclAttrDefaultValue_24>
 8000af4:	282f      	cmp	r0, #47	@ 0x2f
 8000af6:	f000 80f0 	beq.w	8000cda <??ZbZclAttrDefaultValue_25>
 8000afa:	2830      	cmp	r0, #48	@ 0x30
 8000afc:	f000 8087 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000b00:	2831      	cmp	r0, #49	@ 0x31
 8000b02:	d07a      	beq.n	8000bfa <??ZbZclAttrDefaultValue_2>
 8000b04:	2838      	cmp	r0, #56	@ 0x38
 8000b06:	f000 813a 	beq.w	8000d7e <??ZbZclAttrDefaultValue_26>
 8000b0a:	2839      	cmp	r0, #57	@ 0x39
 8000b0c:	f000 8142 	beq.w	8000d94 <??ZbZclAttrDefaultValue_27>
 8000b10:	283a      	cmp	r0, #58	@ 0x3a
 8000b12:	f000 8149 	beq.w	8000da8 <??ZbZclAttrDefaultValue_28>
 8000b16:	2841      	cmp	r0, #65	@ 0x41
 8000b18:	f000 8152 	beq.w	8000dc0 <??ZbZclAttrDefaultValue_29>
 8000b1c:	2842      	cmp	r0, #66	@ 0x42
 8000b1e:	f000 8159 	beq.w	8000dd4 <??ZbZclAttrDefaultValue_30>
 8000b22:	2843      	cmp	r0, #67	@ 0x43
 8000b24:	f000 8160 	beq.w	8000de8 <??ZbZclAttrDefaultValue_31>
 8000b28:	2844      	cmp	r0, #68	@ 0x44
 8000b2a:	f000 8168 	beq.w	8000dfe <??ZbZclAttrDefaultValue_32>
 8000b2e:	2848      	cmp	r0, #72	@ 0x48
 8000b30:	f000 818b 	beq.w	8000e4a <??ZbZclAttrDefaultValue_33>
 8000b34:	284c      	cmp	r0, #76	@ 0x4c
 8000b36:	f000 8192 	beq.w	8000e5e <??ZbZclAttrDefaultValue_34>
 8000b3a:	2850      	cmp	r0, #80	@ 0x50
 8000b3c:	f000 8199 	beq.w	8000e72 <??ZbZclAttrDefaultValue_35>
 8000b40:	2851      	cmp	r0, #81	@ 0x51
 8000b42:	f000 81a0 	beq.w	8000e86 <??ZbZclAttrDefaultValue_36>
 8000b46:	28e0      	cmp	r0, #224	@ 0xe0
 8000b48:	f000 81a7 	beq.w	8000e9a <??ZbZclAttrDefaultValue_37>
 8000b4c:	28e1      	cmp	r0, #225	@ 0xe1
 8000b4e:	f000 81ae 	beq.w	8000eae <??ZbZclAttrDefaultValue_38>
 8000b52:	28e2      	cmp	r0, #226	@ 0xe2
 8000b54:	f000 81b5 	beq.w	8000ec2 <??ZbZclAttrDefaultValue_39>
 8000b58:	28e8      	cmp	r0, #232	@ 0xe8
 8000b5a:	f000 81bc 	beq.w	8000ed6 <??ZbZclAttrDefaultValue_40>
 8000b5e:	28e9      	cmp	r0, #233	@ 0xe9
 8000b60:	f000 81c3 	beq.w	8000eea <??ZbZclAttrDefaultValue_41>
 8000b64:	28ea      	cmp	r0, #234	@ 0xea
 8000b66:	f000 81ca 	beq.w	8000efe <??ZbZclAttrDefaultValue_42>
 8000b6a:	28f0      	cmp	r0, #240	@ 0xf0
 8000b6c:	f000 8152 	beq.w	8000e14 <??ZbZclAttrDefaultValue_43>
 8000b70:	28f1      	cmp	r0, #241	@ 0xf1
 8000b72:	f000 815b 	beq.w	8000e2c <??ZbZclAttrDefaultValue_44>
 8000b76:	28ff      	cmp	r0, #255	@ 0xff
 8000b78:	f040 81cb 	bne.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b7c <??ZbZclAttrDefaultValue_0>:
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	0007      	movs	r7, r0
 8000b80:	e1c7      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000b82 <??ZbZclAttrDefaultValue_8>:
 8000b82:	1c70      	adds	r0, r6, #1
 8000b84:	4285      	cmp	r5, r0
 8000b86:	f0c0 81c4 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b8a <??ZbZclAttrDefaultValue_47>:
 8000b8a:	20ff      	movs	r0, #255	@ 0xff
 8000b8c:	f888 0000 	strb.w	r0, [r8]
 8000b90:	f118 0801 	adds.w	r8, r8, #1
 8000b94:	1c76      	adds	r6, r6, #1

08000b96 <??ZbZclAttrDefaultValue_7>:
 8000b96:	1c70      	adds	r0, r6, #1
 8000b98:	4285      	cmp	r5, r0
 8000b9a:	f0c0 81ba 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b9e <??ZbZclAttrDefaultValue_48>:
 8000b9e:	20ff      	movs	r0, #255	@ 0xff
 8000ba0:	f888 0000 	strb.w	r0, [r8]
 8000ba4:	f118 0801 	adds.w	r8, r8, #1
 8000ba8:	1c76      	adds	r6, r6, #1

08000baa <??ZbZclAttrDefaultValue_6>:
 8000baa:	1c70      	adds	r0, r6, #1
 8000bac:	4285      	cmp	r5, r0
 8000bae:	f0c0 81b0 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bb2 <??ZbZclAttrDefaultValue_49>:
 8000bb2:	20ff      	movs	r0, #255	@ 0xff
 8000bb4:	f888 0000 	strb.w	r0, [r8]
 8000bb8:	f118 0801 	adds.w	r8, r8, #1
 8000bbc:	1c76      	adds	r6, r6, #1

08000bbe <??ZbZclAttrDefaultValue_5>:
 8000bbe:	1c70      	adds	r0, r6, #1
 8000bc0:	4285      	cmp	r5, r0
 8000bc2:	f0c0 81a6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bc6 <??ZbZclAttrDefaultValue_50>:
 8000bc6:	20ff      	movs	r0, #255	@ 0xff
 8000bc8:	f888 0000 	strb.w	r0, [r8]
 8000bcc:	f118 0801 	adds.w	r8, r8, #1
 8000bd0:	1c76      	adds	r6, r6, #1

08000bd2 <??ZbZclAttrDefaultValue_4>:
 8000bd2:	1c70      	adds	r0, r6, #1
 8000bd4:	4285      	cmp	r5, r0
 8000bd6:	f0c0 819c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bda <??ZbZclAttrDefaultValue_51>:
 8000bda:	20ff      	movs	r0, #255	@ 0xff
 8000bdc:	f888 0000 	strb.w	r0, [r8]
 8000be0:	f118 0801 	adds.w	r8, r8, #1
 8000be4:	1c76      	adds	r6, r6, #1

08000be6 <??ZbZclAttrDefaultValue_3>:
 8000be6:	1c70      	adds	r0, r6, #1
 8000be8:	4285      	cmp	r5, r0
 8000bea:	f0c0 8192 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bee <??ZbZclAttrDefaultValue_52>:
 8000bee:	20ff      	movs	r0, #255	@ 0xff
 8000bf0:	f888 0000 	strb.w	r0, [r8]
 8000bf4:	f118 0801 	adds.w	r8, r8, #1
 8000bf8:	1c76      	adds	r6, r6, #1

08000bfa <??ZbZclAttrDefaultValue_2>:
 8000bfa:	1c70      	adds	r0, r6, #1
 8000bfc:	4285      	cmp	r5, r0
 8000bfe:	f0c0 8188 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c02 <??ZbZclAttrDefaultValue_53>:
 8000c02:	20ff      	movs	r0, #255	@ 0xff
 8000c04:	f888 0000 	strb.w	r0, [r8]
 8000c08:	f118 0801 	adds.w	r8, r8, #1
 8000c0c:	1c76      	adds	r6, r6, #1

08000c0e <??ZbZclAttrDefaultValue_1>:
 8000c0e:	1c70      	adds	r0, r6, #1
 8000c10:	4285      	cmp	r5, r0
 8000c12:	f0c0 817e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c16 <??ZbZclAttrDefaultValue_54>:
 8000c16:	20ff      	movs	r0, #255	@ 0xff
 8000c18:	f888 0000 	strb.w	r0, [r8]
 8000c1c:	f118 0801 	adds.w	r8, r8, #1
 8000c20:	1c76      	adds	r6, r6, #1
 8000c22:	0037      	movs	r7, r6
 8000c24:	e175      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000c26 <??ZbZclAttrDefaultValue_9>:
 8000c26:	2000      	movs	r0, #0
 8000c28:	f888 0000 	strb.w	r0, [r8]
 8000c2c:	f118 0801 	adds.w	r8, r8, #1
 8000c30:	2001      	movs	r0, #1
 8000c32:	0007      	movs	r7, r0
 8000c34:	e16d      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000c36 <??ZbZclAttrDefaultValue_17>:
 8000c36:	1c70      	adds	r0, r6, #1
 8000c38:	4285      	cmp	r5, r0
 8000c3a:	f0c0 816a 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c3e <??ZbZclAttrDefaultValue_55>:
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f888 0000 	strb.w	r0, [r8]
 8000c44:	f118 0801 	adds.w	r8, r8, #1
 8000c48:	1c76      	adds	r6, r6, #1

08000c4a <??ZbZclAttrDefaultValue_16>:
 8000c4a:	1c70      	adds	r0, r6, #1
 8000c4c:	4285      	cmp	r5, r0
 8000c4e:	f0c0 8160 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c52 <??ZbZclAttrDefaultValue_56>:
 8000c52:	2000      	movs	r0, #0
 8000c54:	f888 0000 	strb.w	r0, [r8]
 8000c58:	f118 0801 	adds.w	r8, r8, #1
 8000c5c:	1c76      	adds	r6, r6, #1

08000c5e <??ZbZclAttrDefaultValue_15>:
 8000c5e:	1c70      	adds	r0, r6, #1
 8000c60:	4285      	cmp	r5, r0
 8000c62:	f0c0 8156 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c66 <??ZbZclAttrDefaultValue_57>:
 8000c66:	2000      	movs	r0, #0
 8000c68:	f888 0000 	strb.w	r0, [r8]
 8000c6c:	f118 0801 	adds.w	r8, r8, #1
 8000c70:	1c76      	adds	r6, r6, #1

08000c72 <??ZbZclAttrDefaultValue_14>:
 8000c72:	1c70      	adds	r0, r6, #1
 8000c74:	4285      	cmp	r5, r0
 8000c76:	f0c0 814c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c7a <??ZbZclAttrDefaultValue_58>:
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f888 0000 	strb.w	r0, [r8]
 8000c80:	f118 0801 	adds.w	r8, r8, #1
 8000c84:	1c76      	adds	r6, r6, #1

08000c86 <??ZbZclAttrDefaultValue_13>:
 8000c86:	1c70      	adds	r0, r6, #1
 8000c88:	4285      	cmp	r5, r0
 8000c8a:	f0c0 8142 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c8e <??ZbZclAttrDefaultValue_59>:
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f888 0000 	strb.w	r0, [r8]
 8000c94:	f118 0801 	adds.w	r8, r8, #1
 8000c98:	1c76      	adds	r6, r6, #1

08000c9a <??ZbZclAttrDefaultValue_12>:
 8000c9a:	1c70      	adds	r0, r6, #1
 8000c9c:	4285      	cmp	r5, r0
 8000c9e:	f0c0 8138 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000ca2 <??ZbZclAttrDefaultValue_60>:
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f888 0000 	strb.w	r0, [r8]
 8000ca8:	f118 0801 	adds.w	r8, r8, #1
 8000cac:	1c76      	adds	r6, r6, #1

08000cae <??ZbZclAttrDefaultValue_11>:
 8000cae:	1c70      	adds	r0, r6, #1
 8000cb0:	4285      	cmp	r5, r0
 8000cb2:	f0c0 812e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cb6 <??ZbZclAttrDefaultValue_61>:
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f888 0000 	strb.w	r0, [r8]
 8000cbc:	f118 0801 	adds.w	r8, r8, #1
 8000cc0:	1c76      	adds	r6, r6, #1

08000cc2 <??ZbZclAttrDefaultValue_10>:
 8000cc2:	1c70      	adds	r0, r6, #1
 8000cc4:	4285      	cmp	r5, r0
 8000cc6:	f0c0 8124 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cca <??ZbZclAttrDefaultValue_62>:
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f888 0000 	strb.w	r0, [r8]
 8000cd0:	f118 0801 	adds.w	r8, r8, #1
 8000cd4:	1c76      	adds	r6, r6, #1
 8000cd6:	0037      	movs	r7, r6
 8000cd8:	e11b      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000cda <??ZbZclAttrDefaultValue_25>:
 8000cda:	1c70      	adds	r0, r6, #1
 8000cdc:	4285      	cmp	r5, r0
 8000cde:	f0c0 8118 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000ce2 <??ZbZclAttrDefaultValue_63>:
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f888 0000 	strb.w	r0, [r8]
 8000ce8:	f118 0801 	adds.w	r8, r8, #1
 8000cec:	1c76      	adds	r6, r6, #1

08000cee <??ZbZclAttrDefaultValue_24>:
 8000cee:	1c70      	adds	r0, r6, #1
 8000cf0:	4285      	cmp	r5, r0
 8000cf2:	f0c0 810e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cf6 <??ZbZclAttrDefaultValue_64>:
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f888 0000 	strb.w	r0, [r8]
 8000cfc:	f118 0801 	adds.w	r8, r8, #1
 8000d00:	1c76      	adds	r6, r6, #1

08000d02 <??ZbZclAttrDefaultValue_23>:
 8000d02:	1c70      	adds	r0, r6, #1
 8000d04:	4285      	cmp	r5, r0
 8000d06:	f0c0 8104 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d0a <??ZbZclAttrDefaultValue_65>:
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f888 0000 	strb.w	r0, [r8]
 8000d10:	f118 0801 	adds.w	r8, r8, #1
 8000d14:	1c76      	adds	r6, r6, #1

08000d16 <??ZbZclAttrDefaultValue_22>:
 8000d16:	1c70      	adds	r0, r6, #1
 8000d18:	4285      	cmp	r5, r0
 8000d1a:	f0c0 80fa 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d1e <??ZbZclAttrDefaultValue_66>:
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f888 0000 	strb.w	r0, [r8]
 8000d24:	f118 0801 	adds.w	r8, r8, #1
 8000d28:	1c76      	adds	r6, r6, #1

08000d2a <??ZbZclAttrDefaultValue_21>:
 8000d2a:	1c70      	adds	r0, r6, #1
 8000d2c:	4285      	cmp	r5, r0
 8000d2e:	f0c0 80f0 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d32 <??ZbZclAttrDefaultValue_67>:
 8000d32:	2000      	movs	r0, #0
 8000d34:	f888 0000 	strb.w	r0, [r8]
 8000d38:	f118 0801 	adds.w	r8, r8, #1
 8000d3c:	1c76      	adds	r6, r6, #1

08000d3e <??ZbZclAttrDefaultValue_20>:
 8000d3e:	1c70      	adds	r0, r6, #1
 8000d40:	4285      	cmp	r5, r0
 8000d42:	f0c0 80e6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d46 <??ZbZclAttrDefaultValue_68>:
 8000d46:	2000      	movs	r0, #0
 8000d48:	f888 0000 	strb.w	r0, [r8]
 8000d4c:	f118 0801 	adds.w	r8, r8, #1
 8000d50:	1c76      	adds	r6, r6, #1

08000d52 <??ZbZclAttrDefaultValue_19>:
 8000d52:	1c70      	adds	r0, r6, #1
 8000d54:	4285      	cmp	r5, r0
 8000d56:	f0c0 80dc 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d5a <??ZbZclAttrDefaultValue_69>:
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	f888 0000 	strb.w	r0, [r8]
 8000d60:	f118 0801 	adds.w	r8, r8, #1
 8000d64:	1c76      	adds	r6, r6, #1

08000d66 <??ZbZclAttrDefaultValue_18>:
 8000d66:	1c70      	adds	r0, r6, #1
 8000d68:	4285      	cmp	r5, r0
 8000d6a:	f0c0 80d2 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d6e <??ZbZclAttrDefaultValue_70>:
 8000d6e:	2080      	movs	r0, #128	@ 0x80
 8000d70:	f888 0000 	strb.w	r0, [r8]
 8000d74:	f118 0801 	adds.w	r8, r8, #1
 8000d78:	1c76      	adds	r6, r6, #1
 8000d7a:	0037      	movs	r7, r6
 8000d7c:	e0c9      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000d7e <??ZbZclAttrDefaultValue_26>:
 8000d7e:	2d02      	cmp	r5, #2
 8000d80:	f0c0 80c7 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d84 <??ZbZclAttrDefaultValue_71>:
 8000d84:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8000d88:	4640      	mov	r0, r8
 8000d8a:	f006 f9e6 	bl	800715a <putle16>
 8000d8e:	2002      	movs	r0, #2
 8000d90:	0007      	movs	r7, r0
 8000d92:	e0be      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000d94 <??ZbZclAttrDefaultValue_27>:
 8000d94:	2d04      	cmp	r5, #4
 8000d96:	f0c0 80bc 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d9a <??ZbZclAttrDefaultValue_72>:
 8000d9a:	495f      	ldr	r1, [pc, #380]	@ (8000f18 <??DataTable1>)
 8000d9c:	4640      	mov	r0, r8
 8000d9e:	f006 f9ee 	bl	800717e <putle32>
 8000da2:	2004      	movs	r0, #4
 8000da4:	0007      	movs	r7, r0
 8000da6:	e0b4      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000da8 <??ZbZclAttrDefaultValue_28>:
 8000da8:	2d08      	cmp	r5, #8
 8000daa:	f0c0 80b2 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dae <??ZbZclAttrDefaultValue_73>:
 8000dae:	f07f 0201 	mvns.w	r2, #1
 8000db2:	4b5a      	ldr	r3, [pc, #360]	@ (8000f1c <??DataTable1_1>)
 8000db4:	4640      	mov	r0, r8
 8000db6:	f006 fa15 	bl	80071e4 <putle64>
 8000dba:	2008      	movs	r0, #8
 8000dbc:	0007      	movs	r7, r0
 8000dbe:	e0a8      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dc0 <??ZbZclAttrDefaultValue_29>:
 8000dc0:	2d02      	cmp	r5, #2
 8000dc2:	f0c0 80a6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dc6 <??ZbZclAttrDefaultValue_74>:
 8000dc6:	21ff      	movs	r1, #255	@ 0xff
 8000dc8:	4640      	mov	r0, r8
 8000dca:	f006 f9c6 	bl	800715a <putle16>
 8000dce:	2002      	movs	r0, #2
 8000dd0:	0007      	movs	r7, r0
 8000dd2:	e09e      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dd4 <??ZbZclAttrDefaultValue_30>:
 8000dd4:	2d02      	cmp	r5, #2
 8000dd6:	f0c0 809c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dda <??ZbZclAttrDefaultValue_75>:
 8000dda:	21ff      	movs	r1, #255	@ 0xff
 8000ddc:	4640      	mov	r0, r8
 8000dde:	f006 f9bc 	bl	800715a <putle16>
 8000de2:	2002      	movs	r0, #2
 8000de4:	0007      	movs	r7, r0
 8000de6:	e094      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000de8 <??ZbZclAttrDefaultValue_31>:
 8000de8:	2d04      	cmp	r5, #4
 8000dea:	f0c0 8092 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dee <??ZbZclAttrDefaultValue_76>:
 8000dee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000df2:	4640      	mov	r0, r8
 8000df4:	f006 f9c3 	bl	800717e <putle32>
 8000df8:	2004      	movs	r0, #4
 8000dfa:	0007      	movs	r7, r0
 8000dfc:	e089      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dfe <??ZbZclAttrDefaultValue_32>:
 8000dfe:	2d04      	cmp	r5, #4
 8000e00:	f0c0 8087 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000e04 <??ZbZclAttrDefaultValue_77>:
 8000e04:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e08:	4640      	mov	r0, r8
 8000e0a:	f006 f9b8 	bl	800717e <putle32>
 8000e0e:	2004      	movs	r0, #4
 8000e10:	0007      	movs	r7, r0
 8000e12:	e07e      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e14 <??ZbZclAttrDefaultValue_43>:
 8000e14:	2d08      	cmp	r5, #8
 8000e16:	d37c      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e18 <??ZbZclAttrDefaultValue_78>:
 8000e18:	f05f 32ff 	movs.w	r2, #4294967295
 8000e1c:	f05f 33ff 	movs.w	r3, #4294967295
 8000e20:	4640      	mov	r0, r8
 8000e22:	f006 f9df 	bl	80071e4 <putle64>
 8000e26:	2008      	movs	r0, #8
 8000e28:	0007      	movs	r7, r0
 8000e2a:	e072      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e2c <??ZbZclAttrDefaultValue_44>:
 8000e2c:	2d10      	cmp	r5, #16
 8000e2e:	d370      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e30 <??ZbZclAttrDefaultValue_79>:
 8000e30:	f05f 0910 	movs.w	r9, #16
 8000e34:	f05f 0a00 	movs.w	sl, #0
 8000e38:	46c3      	mov	fp, r8
 8000e3a:	4652      	mov	r2, sl
 8000e3c:	4649      	mov	r1, r9
 8000e3e:	4658      	mov	r0, fp
 8000e40:	f006 ff6a 	bl	8007d18 <__aeabi_memset>
 8000e44:	2010      	movs	r0, #16
 8000e46:	0007      	movs	r7, r0
 8000e48:	e063      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e4a <??ZbZclAttrDefaultValue_33>:
 8000e4a:	2d02      	cmp	r5, #2
 8000e4c:	d361      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e4e <??ZbZclAttrDefaultValue_80>:
 8000e4e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e52:	4640      	mov	r0, r8
 8000e54:	f006 f981 	bl	800715a <putle16>
 8000e58:	2002      	movs	r0, #2
 8000e5a:	0007      	movs	r7, r0
 8000e5c:	e059      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e5e <??ZbZclAttrDefaultValue_34>:
 8000e5e:	2d02      	cmp	r5, #2
 8000e60:	d357      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e62 <??ZbZclAttrDefaultValue_81>:
 8000e62:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e66:	4640      	mov	r0, r8
 8000e68:	f006 f977 	bl	800715a <putle16>
 8000e6c:	2002      	movs	r0, #2
 8000e6e:	0007      	movs	r7, r0
 8000e70:	e04f      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e72 <??ZbZclAttrDefaultValue_35>:
 8000e72:	2d02      	cmp	r5, #2
 8000e74:	d34d      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e76 <??ZbZclAttrDefaultValue_82>:
 8000e76:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e7a:	4640      	mov	r0, r8
 8000e7c:	f006 f96d 	bl	800715a <putle16>
 8000e80:	2002      	movs	r0, #2
 8000e82:	0007      	movs	r7, r0
 8000e84:	e045      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e86 <??ZbZclAttrDefaultValue_36>:
 8000e86:	2d02      	cmp	r5, #2
 8000e88:	d343      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e8a <??ZbZclAttrDefaultValue_83>:
 8000e8a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e8e:	4640      	mov	r0, r8
 8000e90:	f006 f963 	bl	800715a <putle16>
 8000e94:	2002      	movs	r0, #2
 8000e96:	0007      	movs	r7, r0
 8000e98:	e03b      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e9a <??ZbZclAttrDefaultValue_37>:
 8000e9a:	2d04      	cmp	r5, #4
 8000e9c:	d339      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e9e <??ZbZclAttrDefaultValue_84>:
 8000e9e:	f05f 31ff 	movs.w	r1, #4294967295
 8000ea2:	4640      	mov	r0, r8
 8000ea4:	f006 f96b 	bl	800717e <putle32>
 8000ea8:	2004      	movs	r0, #4
 8000eaa:	0007      	movs	r7, r0
 8000eac:	e031      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eae <??ZbZclAttrDefaultValue_38>:
 8000eae:	2d04      	cmp	r5, #4
 8000eb0:	d32f      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eb2 <??ZbZclAttrDefaultValue_85>:
 8000eb2:	f05f 31ff 	movs.w	r1, #4294967295
 8000eb6:	4640      	mov	r0, r8
 8000eb8:	f006 f961 	bl	800717e <putle32>
 8000ebc:	2004      	movs	r0, #4
 8000ebe:	0007      	movs	r7, r0
 8000ec0:	e027      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ec2 <??ZbZclAttrDefaultValue_39>:
 8000ec2:	2d04      	cmp	r5, #4
 8000ec4:	d325      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ec6 <??ZbZclAttrDefaultValue_86>:
 8000ec6:	f05f 31ff 	movs.w	r1, #4294967295
 8000eca:	4640      	mov	r0, r8
 8000ecc:	f006 f957 	bl	800717e <putle32>
 8000ed0:	2004      	movs	r0, #4
 8000ed2:	0007      	movs	r7, r0
 8000ed4:	e01d      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ed6 <??ZbZclAttrDefaultValue_40>:
 8000ed6:	2d02      	cmp	r5, #2
 8000ed8:	d31b      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eda <??ZbZclAttrDefaultValue_87>:
 8000eda:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ede:	4640      	mov	r0, r8
 8000ee0:	f006 f93b 	bl	800715a <putle16>
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	0007      	movs	r7, r0
 8000ee8:	e013      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eea <??ZbZclAttrDefaultValue_41>:
 8000eea:	2d02      	cmp	r5, #2
 8000eec:	d311      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eee <??ZbZclAttrDefaultValue_88>:
 8000eee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ef2:	4640      	mov	r0, r8
 8000ef4:	f006 f931 	bl	800715a <putle16>
 8000ef8:	2002      	movs	r0, #2
 8000efa:	0007      	movs	r7, r0
 8000efc:	e009      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000efe <??ZbZclAttrDefaultValue_42>:
 8000efe:	2d04      	cmp	r5, #4
 8000f00:	d307      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000f02 <??ZbZclAttrDefaultValue_89>:
 8000f02:	f05f 31ff 	movs.w	r1, #4294967295
 8000f06:	4640      	mov	r0, r8
 8000f08:	f006 f939 	bl	800717e <putle32>
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	0007      	movs	r7, r0
 8000f10:	e7ff      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000f12 <??ZbZclAttrDefaultValue_45>:
 8000f12:	0038      	movs	r0, r7
 8000f14:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000f18 <??DataTable1>:
 8000f18:	fffe 00ff                                   ....

08000f1c <??DataTable1_1>:
 8000f1c:	ffff 001f                                   ....

08000f20 <ZbZclAttrTypeLength>:
 8000f20:	0001      	movs	r1, r0
 8000f22:	0008      	movs	r0, r1
 8000f24:	b2c0      	uxtb	r0, r0
 8000f26:	2800      	cmp	r0, #0
 8000f28:	f000 8081 	beq.w	800102e <??ZbZclAttrTypeLength_0>
 8000f2c:	2808      	cmp	r0, #8
 8000f2e:	d06c      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f30:	2809      	cmp	r0, #9
 8000f32:	d06c      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f34:	280a      	cmp	r0, #10
 8000f36:	d06c      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f38:	280b      	cmp	r0, #11
 8000f3a:	d06c      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f3c:	280c      	cmp	r0, #12
 8000f3e:	d06c      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f40:	280d      	cmp	r0, #13
 8000f42:	d06c      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f44:	280e      	cmp	r0, #14
 8000f46:	d06c      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f48:	280f      	cmp	r0, #15
 8000f4a:	d06c      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f4c:	2810      	cmp	r0, #16
 8000f4e:	d05c      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f50:	2818      	cmp	r0, #24
 8000f52:	d05a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f54:	2819      	cmp	r0, #25
 8000f56:	d05a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f58:	281a      	cmp	r0, #26
 8000f5a:	d05a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f5c:	281b      	cmp	r0, #27
 8000f5e:	d05a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f60:	281c      	cmp	r0, #28
 8000f62:	d05a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f64:	281d      	cmp	r0, #29
 8000f66:	d05a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f68:	281e      	cmp	r0, #30
 8000f6a:	d05a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f6c:	281f      	cmp	r0, #31
 8000f6e:	d05a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f70:	2820      	cmp	r0, #32
 8000f72:	d04a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f74:	2821      	cmp	r0, #33	@ 0x21
 8000f76:	d04a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f78:	2822      	cmp	r0, #34	@ 0x22
 8000f7a:	d04a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f7c:	2823      	cmp	r0, #35	@ 0x23
 8000f7e:	d04a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f80:	2824      	cmp	r0, #36	@ 0x24
 8000f82:	d04a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f84:	2825      	cmp	r0, #37	@ 0x25
 8000f86:	d04a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f88:	2826      	cmp	r0, #38	@ 0x26
 8000f8a:	d04a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f8c:	2827      	cmp	r0, #39	@ 0x27
 8000f8e:	d04a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f90:	2828      	cmp	r0, #40	@ 0x28
 8000f92:	d03a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f94:	2829      	cmp	r0, #41	@ 0x29
 8000f96:	d03a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f98:	282a      	cmp	r0, #42	@ 0x2a
 8000f9a:	d03a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f9c:	282b      	cmp	r0, #43	@ 0x2b
 8000f9e:	d03a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fa0:	282c      	cmp	r0, #44	@ 0x2c
 8000fa2:	d03a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000fa4:	282d      	cmp	r0, #45	@ 0x2d
 8000fa6:	d03a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000fa8:	282e      	cmp	r0, #46	@ 0x2e
 8000faa:	d03a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000fac:	282f      	cmp	r0, #47	@ 0x2f
 8000fae:	d03a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000fb0:	2830      	cmp	r0, #48	@ 0x30
 8000fb2:	d02a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000fb4:	2831      	cmp	r0, #49	@ 0x31
 8000fb6:	d02a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000fb8:	2838      	cmp	r0, #56	@ 0x38
 8000fba:	d028      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000fbc:	2839      	cmp	r0, #57	@ 0x39
 8000fbe:	d02a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fc0:	283a      	cmp	r0, #58	@ 0x3a
 8000fc2:	d030      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000fc4:	2841      	cmp	r0, #65	@ 0x41
 8000fc6:	d032      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fc8:	2842      	cmp	r0, #66	@ 0x42
 8000fca:	d030      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fcc:	2843      	cmp	r0, #67	@ 0x43
 8000fce:	d02e      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd0:	2844      	cmp	r0, #68	@ 0x44
 8000fd2:	d02c      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd4:	2848      	cmp	r0, #72	@ 0x48
 8000fd6:	d02a      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd8:	284c      	cmp	r0, #76	@ 0x4c
 8000fda:	d028      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fdc:	2850      	cmp	r0, #80	@ 0x50
 8000fde:	d026      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fe0:	2851      	cmp	r0, #81	@ 0x51
 8000fe2:	d024      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fe4:	28e0      	cmp	r0, #224	@ 0xe0
 8000fe6:	d016      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fe8:	28e1      	cmp	r0, #225	@ 0xe1
 8000fea:	d014      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fec:	28e2      	cmp	r0, #226	@ 0xe2
 8000fee:	d012      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000ff0:	28e8      	cmp	r0, #232	@ 0xe8
 8000ff2:	d00c      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000ff4:	28e9      	cmp	r0, #233	@ 0xe9
 8000ff6:	d00a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000ff8:	28ea      	cmp	r0, #234	@ 0xea
 8000ffa:	d00c      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000ffc:	28f0      	cmp	r0, #240	@ 0xf0
 8000ffe:	d012      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8001000:	28f1      	cmp	r0, #241	@ 0xf1
 8001002:	d012      	beq.n	800102a <??ZbZclAttrTypeLength_9>
 8001004:	28ff      	cmp	r0, #255	@ 0xff
 8001006:	d012      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8001008:	e013      	b.n	8001032 <??ZbZclAttrTypeLength_10>

0800100a <??ZbZclAttrTypeLength_1>:
 800100a:	2001      	movs	r0, #1
 800100c:	e012      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800100e <??ZbZclAttrTypeLength_2>:
 800100e:	2002      	movs	r0, #2
 8001010:	e010      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001012 <??ZbZclAttrTypeLength_3>:
 8001012:	2003      	movs	r0, #3
 8001014:	e00e      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001016 <??ZbZclAttrTypeLength_4>:
 8001016:	2004      	movs	r0, #4
 8001018:	e00c      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800101a <??ZbZclAttrTypeLength_5>:
 800101a:	2005      	movs	r0, #5
 800101c:	e00a      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800101e <??ZbZclAttrTypeLength_6>:
 800101e:	2006      	movs	r0, #6
 8001020:	e008      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001022 <??ZbZclAttrTypeLength_7>:
 8001022:	2007      	movs	r0, #7
 8001024:	e006      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001026 <??ZbZclAttrTypeLength_8>:
 8001026:	2008      	movs	r0, #8
 8001028:	e004      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800102a <??ZbZclAttrTypeLength_9>:
 800102a:	2010      	movs	r0, #16
 800102c:	e002      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800102e <??ZbZclAttrTypeLength_0>:
 800102e:	2000      	movs	r0, #0
 8001030:	e000      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001032 <??ZbZclAttrTypeLength_10>:
 8001032:	2000      	movs	r0, #0

08001034 <??ZbZclAttrTypeLength_11>:
 8001034:	4770      	bx	lr

08001036 <ZbZclAttrParseLength>:
 8001036:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800103a:	0006      	movs	r6, r0
 800103c:	000c      	movs	r4, r1
 800103e:	0015      	movs	r5, r2
 8001040:	001f      	movs	r7, r3
 8001042:	0038      	movs	r0, r7
 8001044:	b2c0      	uxtb	r0, r0
 8001046:	280f      	cmp	r0, #15
 8001048:	d302      	bcc.n	8001050 <??ZbZclAttrParseLength_0>
 800104a:	f05f 30ff 	movs.w	r0, #4294967295
 800104e:	e0a1      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001050 <??ZbZclAttrParseLength_0>:
 8001050:	0030      	movs	r0, r6
 8001052:	b2c0      	uxtb	r0, r0
 8001054:	f7ff ff64 	bl	8000f20 <ZbZclAttrTypeLength>
 8001058:	0001      	movs	r1, r0
 800105a:	2901      	cmp	r1, #1
 800105c:	db06      	blt.n	800106c <??ZbZclAttrParseLength_2>
 800105e:	428d      	cmp	r5, r1
 8001060:	d202      	bcs.n	8001068 <??ZbZclAttrParseLength_3>
 8001062:	f05f 30ff 	movs.w	r0, #4294967295
 8001066:	e095      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001068 <??ZbZclAttrParseLength_3>:
 8001068:	0008      	movs	r0, r1
 800106a:	e093      	b.n	8001194 <??ZbZclAttrParseLength_1>

0800106c <??ZbZclAttrParseLength_2>:
 800106c:	2c00      	cmp	r4, #0
 800106e:	d101      	bne.n	8001074 <??ZbZclAttrParseLength_4>
 8001070:	0028      	movs	r0, r5
 8001072:	e08f      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001074 <??ZbZclAttrParseLength_4>:
 8001074:	f05f 39ff 	movs.w	r9, #4294967295
 8001078:	0030      	movs	r0, r6
 800107a:	b2c0      	uxtb	r0, r0
 800107c:	3841      	subs	r0, #65	@ 0x41
 800107e:	2801      	cmp	r0, #1
 8001080:	d90a      	bls.n	8001098 <??ZbZclAttrParseLength_5>
 8001082:	1e80      	subs	r0, r0, #2
 8001084:	2801      	cmp	r0, #1
 8001086:	d914      	bls.n	80010b2 <??ZbZclAttrParseLength_6>
 8001088:	1f40      	subs	r0, r0, #5
 800108a:	d027      	beq.n	80010dc <??ZbZclAttrParseLength_7>
 800108c:	1f00      	subs	r0, r0, #4
 800108e:	d04b      	beq.n	8001128 <??ZbZclAttrParseLength_8>
 8001090:	1f00      	subs	r0, r0, #4
 8001092:	2801      	cmp	r0, #1
 8001094:	d922      	bls.n	80010dc <??ZbZclAttrParseLength_7>
 8001096:	e074      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001098 <??ZbZclAttrParseLength_5>:
 8001098:	2d00      	cmp	r5, #0
 800109a:	d072      	beq.n	8001182 <??ZbZclAttrParseLength_10>

0800109c <??ZbZclAttrParseLength_11>:
 800109c:	7820      	ldrb	r0, [r4, #0]
 800109e:	28ff      	cmp	r0, #255	@ 0xff
 80010a0:	d102      	bne.n	80010a8 <??ZbZclAttrParseLength_12>
 80010a2:	f05f 0901 	movs.w	r9, #1
 80010a6:	e003      	b.n	80010b0 <??ZbZclAttrParseLength_13>

080010a8 <??ZbZclAttrParseLength_12>:
 80010a8:	f894 9000 	ldrb.w	r9, [r4]
 80010ac:	f119 0901 	adds.w	r9, r9, #1

080010b0 <??ZbZclAttrParseLength_13>:
 80010b0:	e067      	b.n	8001182 <??ZbZclAttrParseLength_10>

080010b2 <??ZbZclAttrParseLength_6>:
 80010b2:	2d02      	cmp	r5, #2
 80010b4:	d365      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

080010b6 <??ZbZclAttrParseLength_14>:
 80010b6:	0020      	movs	r0, r4
 80010b8:	f006 f803 	bl	80070c2 <pletoh16>
 80010bc:	4680      	mov	r8, r0
 80010be:	4640      	mov	r0, r8
 80010c0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80010c4:	b280      	uxth	r0, r0
 80010c6:	4288      	cmp	r0, r1
 80010c8:	d102      	bne.n	80010d0 <??ZbZclAttrParseLength_15>
 80010ca:	f05f 0902 	movs.w	r9, #2
 80010ce:	e004      	b.n	80010da <??ZbZclAttrParseLength_16>

080010d0 <??ZbZclAttrParseLength_15>:
 80010d0:	46c1      	mov	r9, r8
 80010d2:	fa1f f989 	uxth.w	r9, r9
 80010d6:	f119 0902 	adds.w	r9, r9, #2

080010da <??ZbZclAttrParseLength_16>:
 80010da:	e052      	b.n	8001182 <??ZbZclAttrParseLength_10>

080010dc <??ZbZclAttrParseLength_7>:
 80010dc:	2d03      	cmp	r5, #3
 80010de:	d350      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

080010e0 <??ZbZclAttrParseLength_17>:
 80010e0:	7820      	ldrb	r0, [r4, #0]
 80010e2:	4683      	mov	fp, r0
 80010e4:	1c60      	adds	r0, r4, #1
 80010e6:	f005 ffec 	bl	80070c2 <pletoh16>
 80010ea:	4680      	mov	r8, r0
 80010ec:	2003      	movs	r0, #3
 80010ee:	4681      	mov	r9, r0

080010f0 <??ZbZclAttrParseLength_18>:
 80010f0:	4640      	mov	r0, r8
 80010f2:	b280      	uxth	r0, r0
 80010f4:	2800      	cmp	r0, #0
 80010f6:	d016      	beq.n	8001126 <??ZbZclAttrParseLength_19>
 80010f8:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 80010fc:	4640      	mov	r0, r8
 80010fe:	b280      	uxth	r0, r0
 8001100:	4550      	cmp	r0, sl
 8001102:	d010      	beq.n	8001126 <??ZbZclAttrParseLength_19>
 8001104:	1c7b      	adds	r3, r7, #1
 8001106:	b2db      	uxtb	r3, r3
 8001108:	ebb5 0209 	subs.w	r2, r5, r9
 800110c:	eb04 0109 	add.w	r1, r4, r9
 8001110:	4658      	mov	r0, fp
 8001112:	b2c0      	uxtb	r0, r0
 8001114:	f7ff ff8f 	bl	8001036 <ZbZclAttrParseLength>
 8001118:	2800      	cmp	r0, #0
 800111a:	d43b      	bmi.n	8001194 <??ZbZclAttrParseLength_1>

0800111c <??ZbZclAttrParseLength_20>:
 800111c:	eb10 0909 	adds.w	r9, r0, r9
 8001120:	eb1a 0808 	adds.w	r8, sl, r8
 8001124:	e7e4      	b.n	80010f0 <??ZbZclAttrParseLength_18>

08001126 <??ZbZclAttrParseLength_19>:
 8001126:	e02c      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001128 <??ZbZclAttrParseLength_8>:
 8001128:	2d02      	cmp	r5, #2
 800112a:	d32a      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

0800112c <??ZbZclAttrParseLength_21>:
 800112c:	0020      	movs	r0, r4
 800112e:	f005 ffc8 	bl	80070c2 <pletoh16>
 8001132:	4680      	mov	r8, r0
 8001134:	2002      	movs	r0, #2
 8001136:	4681      	mov	r9, r0

08001138 <??ZbZclAttrParseLength_22>:
 8001138:	4640      	mov	r0, r8
 800113a:	b280      	uxth	r0, r0
 800113c:	2800      	cmp	r0, #0
 800113e:	d01f      	beq.n	8001180 <??ZbZclAttrParseLength_23>
 8001140:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8001144:	4640      	mov	r0, r8
 8001146:	b280      	uxth	r0, r0
 8001148:	4550      	cmp	r0, sl
 800114a:	d019      	beq.n	8001180 <??ZbZclAttrParseLength_23>
 800114c:	f119 0001 	adds.w	r0, r9, #1
 8001150:	4285      	cmp	r5, r0
 8001152:	d315      	bcc.n	8001180 <??ZbZclAttrParseLength_23>

08001154 <??ZbZclAttrParseLength_24>:
 8001154:	f814 0009 	ldrb.w	r0, [r4, r9]
 8001158:	4683      	mov	fp, r0
 800115a:	f119 0901 	adds.w	r9, r9, #1
 800115e:	1c7b      	adds	r3, r7, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	ebb5 0209 	subs.w	r2, r5, r9
 8001166:	eb04 0109 	add.w	r1, r4, r9
 800116a:	4658      	mov	r0, fp
 800116c:	b2c0      	uxtb	r0, r0
 800116e:	f7ff ff62 	bl	8001036 <ZbZclAttrParseLength>
 8001172:	2800      	cmp	r0, #0
 8001174:	d404      	bmi.n	8001180 <??ZbZclAttrParseLength_23>

08001176 <??ZbZclAttrParseLength_25>:
 8001176:	eb10 0909 	adds.w	r9, r0, r9
 800117a:	eb1a 0808 	adds.w	r8, sl, r8
 800117e:	e7db      	b.n	8001138 <??ZbZclAttrParseLength_22>

08001180 <??ZbZclAttrParseLength_23>:
 8001180:	e7ff      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001182 <??ZbZclAttrParseLength_10>:
 8001182:	f1b9 0f00 	cmp.w	r9, #0
 8001186:	d401      	bmi.n	800118c <??ZbZclAttrParseLength_26>
 8001188:	454d      	cmp	r5, r9
 800118a:	d202      	bcs.n	8001192 <??ZbZclAttrParseLength_27>

0800118c <??ZbZclAttrParseLength_26>:
 800118c:	f05f 30ff 	movs.w	r0, #4294967295
 8001190:	e000      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001192 <??ZbZclAttrParseLength_27>:
 8001192:	4648      	mov	r0, r9

08001194 <??ZbZclAttrParseLength_1>:
 8001194:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001198 <ZbZclAttrIsAnalog>:
 8001198:	0001      	movs	r1, r0
 800119a:	0008      	movs	r0, r1
 800119c:	b2c0      	uxtb	r0, r0
 800119e:	2820      	cmp	r0, #32
 80011a0:	db05      	blt.n	80011ae <??ZbZclAttrIsAnalog_0>
 80011a2:	0008      	movs	r0, r1
 80011a4:	b2c0      	uxtb	r0, r0
 80011a6:	2828      	cmp	r0, #40	@ 0x28
 80011a8:	da01      	bge.n	80011ae <??ZbZclAttrIsAnalog_0>
 80011aa:	2001      	movs	r0, #1
 80011ac:	e026      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011ae <??ZbZclAttrIsAnalog_0>:
 80011ae:	0008      	movs	r0, r1
 80011b0:	b2c0      	uxtb	r0, r0
 80011b2:	2828      	cmp	r0, #40	@ 0x28
 80011b4:	db05      	blt.n	80011c2 <??ZbZclAttrIsAnalog_2>
 80011b6:	0008      	movs	r0, r1
 80011b8:	b2c0      	uxtb	r0, r0
 80011ba:	2830      	cmp	r0, #48	@ 0x30
 80011bc:	da01      	bge.n	80011c2 <??ZbZclAttrIsAnalog_2>
 80011be:	2001      	movs	r0, #1
 80011c0:	e01c      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011c2 <??ZbZclAttrIsAnalog_2>:
 80011c2:	0008      	movs	r0, r1
 80011c4:	b2c0      	uxtb	r0, r0
 80011c6:	2838      	cmp	r0, #56	@ 0x38
 80011c8:	d007      	beq.n	80011da <??ZbZclAttrIsAnalog_3>
 80011ca:	0008      	movs	r0, r1
 80011cc:	b2c0      	uxtb	r0, r0
 80011ce:	2839      	cmp	r0, #57	@ 0x39
 80011d0:	d003      	beq.n	80011da <??ZbZclAttrIsAnalog_3>
 80011d2:	0008      	movs	r0, r1
 80011d4:	b2c0      	uxtb	r0, r0
 80011d6:	283a      	cmp	r0, #58	@ 0x3a
 80011d8:	d101      	bne.n	80011de <??ZbZclAttrIsAnalog_4>

080011da <??ZbZclAttrIsAnalog_3>:
 80011da:	2001      	movs	r0, #1
 80011dc:	e00e      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011de <??ZbZclAttrIsAnalog_4>:
 80011de:	0008      	movs	r0, r1
 80011e0:	b2c0      	uxtb	r0, r0
 80011e2:	28e0      	cmp	r0, #224	@ 0xe0
 80011e4:	d007      	beq.n	80011f6 <??ZbZclAttrIsAnalog_5>
 80011e6:	0008      	movs	r0, r1
 80011e8:	b2c0      	uxtb	r0, r0
 80011ea:	28e1      	cmp	r0, #225	@ 0xe1
 80011ec:	d003      	beq.n	80011f6 <??ZbZclAttrIsAnalog_5>
 80011ee:	0008      	movs	r0, r1
 80011f0:	b2c0      	uxtb	r0, r0
 80011f2:	28e2      	cmp	r0, #226	@ 0xe2
 80011f4:	d101      	bne.n	80011fa <??ZbZclAttrIsAnalog_6>

080011f6 <??ZbZclAttrIsAnalog_5>:
 80011f6:	2001      	movs	r0, #1
 80011f8:	e000      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011fa <??ZbZclAttrIsAnalog_6>:
 80011fa:	2000      	movs	r0, #0

080011fc <??ZbZclAttrIsAnalog_1>:
 80011fc:	4770      	bx	lr
	...

08001200 <ZbZclAppendInteger>:
 8001200:	b4f0      	push	{r4, r5, r6, r7}
 8001202:	0004      	movs	r4, r0
 8001204:	000d      	movs	r5, r1
 8001206:	9904      	ldr	r1, [sp, #16]
 8001208:	2700      	movs	r7, #0
 800120a:	2600      	movs	r6, #0
 800120c:	0010      	movs	r0, r2
 800120e:	b2c0      	uxtb	r0, r0
 8001210:	2808      	cmp	r0, #8
 8001212:	f000 80b2 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001216:	2809      	cmp	r0, #9
 8001218:	f000 80a4 	beq.w	8001364 <??ZbZclAppendInteger_1>
 800121c:	280a      	cmp	r0, #10
 800121e:	f000 8096 	beq.w	800134e <??ZbZclAppendInteger_2>
 8001222:	280b      	cmp	r0, #11
 8001224:	f000 8088 	beq.w	8001338 <??ZbZclAppendInteger_3>
 8001228:	280c      	cmp	r0, #12
 800122a:	d07a      	beq.n	8001322 <??ZbZclAppendInteger_4>
 800122c:	280d      	cmp	r0, #13
 800122e:	d06d      	beq.n	800130c <??ZbZclAppendInteger_5>
 8001230:	280e      	cmp	r0, #14
 8001232:	d060      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 8001234:	280f      	cmp	r0, #15
 8001236:	d053      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001238:	2810      	cmp	r0, #16
 800123a:	d042      	beq.n	80012c2 <??ZbZclAppendInteger_8>
 800123c:	2818      	cmp	r0, #24
 800123e:	f000 809c 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001242:	2819      	cmp	r0, #25
 8001244:	f000 808e 	beq.w	8001364 <??ZbZclAppendInteger_1>
 8001248:	281a      	cmp	r0, #26
 800124a:	f000 8080 	beq.w	800134e <??ZbZclAppendInteger_2>
 800124e:	281b      	cmp	r0, #27
 8001250:	d072      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001252:	281c      	cmp	r0, #28
 8001254:	d065      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001256:	281d      	cmp	r0, #29
 8001258:	d058      	beq.n	800130c <??ZbZclAppendInteger_5>
 800125a:	281e      	cmp	r0, #30
 800125c:	d04b      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 800125e:	281f      	cmp	r0, #31
 8001260:	d03e      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001262:	2820      	cmp	r0, #32
 8001264:	f000 8089 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001268:	2821      	cmp	r0, #33	@ 0x21
 800126a:	d07b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 800126c:	2822      	cmp	r0, #34	@ 0x22
 800126e:	d06e      	beq.n	800134e <??ZbZclAppendInteger_2>
 8001270:	2823      	cmp	r0, #35	@ 0x23
 8001272:	d061      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001274:	2824      	cmp	r0, #36	@ 0x24
 8001276:	d054      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001278:	2825      	cmp	r0, #37	@ 0x25
 800127a:	d047      	beq.n	800130c <??ZbZclAppendInteger_5>
 800127c:	2826      	cmp	r0, #38	@ 0x26
 800127e:	d03a      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 8001280:	2827      	cmp	r0, #39	@ 0x27
 8001282:	d02d      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001284:	2828      	cmp	r0, #40	@ 0x28
 8001286:	d078      	beq.n	800137a <??ZbZclAppendInteger_0>
 8001288:	2829      	cmp	r0, #41	@ 0x29
 800128a:	d06b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 800128c:	282a      	cmp	r0, #42	@ 0x2a
 800128e:	d05e      	beq.n	800134e <??ZbZclAppendInteger_2>
 8001290:	282b      	cmp	r0, #43	@ 0x2b
 8001292:	d051      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001294:	282c      	cmp	r0, #44	@ 0x2c
 8001296:	d044      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001298:	282d      	cmp	r0, #45	@ 0x2d
 800129a:	d037      	beq.n	800130c <??ZbZclAppendInteger_5>
 800129c:	282e      	cmp	r0, #46	@ 0x2e
 800129e:	d02a      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 80012a0:	282f      	cmp	r0, #47	@ 0x2f
 80012a2:	d01d      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 80012a4:	2830      	cmp	r0, #48	@ 0x30
 80012a6:	d068      	beq.n	800137a <??ZbZclAppendInteger_0>
 80012a8:	2831      	cmp	r0, #49	@ 0x31
 80012aa:	d05b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012ac:	28e2      	cmp	r0, #226	@ 0xe2
 80012ae:	d043      	beq.n	8001338 <??ZbZclAppendInteger_3>
 80012b0:	28e8      	cmp	r0, #232	@ 0xe8
 80012b2:	d057      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012b4:	28e9      	cmp	r0, #233	@ 0xe9
 80012b6:	d055      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012b8:	28ea      	cmp	r0, #234	@ 0xea
 80012ba:	d03d      	beq.n	8001338 <??ZbZclAppendInteger_3>
 80012bc:	28f0      	cmp	r0, #240	@ 0xf0
 80012be:	d00f      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 80012c0:	e064      	b.n	800138c <??ZbZclAppendInteger_9>

080012c2 <??ZbZclAppendInteger_8>:
 80012c2:	2900      	cmp	r1, #0
 80012c4:	d102      	bne.n	80012cc <??ZbZclAppendInteger_10>
 80012c6:	f05f 30ff 	movs.w	r0, #4294967295
 80012ca:	e061      	b.n	8001390 <??ZbZclAppendInteger_11>

080012cc <??ZbZclAppendInteger_10>:
 80012cc:	2d00      	cmp	r5, #0
 80012ce:	d101      	bne.n	80012d4 <??ZbZclAppendInteger_12>
 80012d0:	2c00      	cmp	r4, #0
 80012d2:	d001      	beq.n	80012d8 <??ZbZclAppendInteger_13>

080012d4 <??ZbZclAppendInteger_12>:
 80012d4:	2001      	movs	r0, #1
 80012d6:	e000      	b.n	80012da <??ZbZclAppendInteger_14>

080012d8 <??ZbZclAppendInteger_13>:
 80012d8:	2000      	movs	r0, #0

080012da <??ZbZclAppendInteger_14>:
 80012da:	7018      	strb	r0, [r3, #0]
 80012dc:	2001      	movs	r0, #1
 80012de:	e057      	b.n	8001390 <??ZbZclAppendInteger_11>

080012e0 <??ZbZclAppendInteger_7>:
 80012e0:	428f      	cmp	r7, r1
 80012e2:	d302      	bcc.n	80012ea <??ZbZclAppendInteger_15>
 80012e4:	f05f 30ff 	movs.w	r0, #4294967295
 80012e8:	e052      	b.n	8001390 <??ZbZclAppendInteger_11>

080012ea <??ZbZclAppendInteger_15>:
 80012ea:	55dc      	strb	r4, [r3, r7]
 80012ec:	1c7f      	adds	r7, r7, #1
 80012ee:	0a24      	lsrs	r4, r4, #8
 80012f0:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80012f4:	0a2d      	lsrs	r5, r5, #8

080012f6 <??ZbZclAppendInteger_6>:
 80012f6:	428f      	cmp	r7, r1
 80012f8:	d302      	bcc.n	8001300 <??ZbZclAppendInteger_16>
 80012fa:	f05f 30ff 	movs.w	r0, #4294967295
 80012fe:	e047      	b.n	8001390 <??ZbZclAppendInteger_11>

08001300 <??ZbZclAppendInteger_16>:
 8001300:	55dc      	strb	r4, [r3, r7]
 8001302:	1c7f      	adds	r7, r7, #1
 8001304:	0a24      	lsrs	r4, r4, #8
 8001306:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800130a:	0a2d      	lsrs	r5, r5, #8

0800130c <??ZbZclAppendInteger_5>:
 800130c:	428f      	cmp	r7, r1
 800130e:	d302      	bcc.n	8001316 <??ZbZclAppendInteger_17>
 8001310:	f05f 30ff 	movs.w	r0, #4294967295
 8001314:	e03c      	b.n	8001390 <??ZbZclAppendInteger_11>

08001316 <??ZbZclAppendInteger_17>:
 8001316:	55dc      	strb	r4, [r3, r7]
 8001318:	1c7f      	adds	r7, r7, #1
 800131a:	0a24      	lsrs	r4, r4, #8
 800131c:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001320:	0a2d      	lsrs	r5, r5, #8

08001322 <??ZbZclAppendInteger_4>:
 8001322:	428f      	cmp	r7, r1
 8001324:	d302      	bcc.n	800132c <??ZbZclAppendInteger_18>
 8001326:	f05f 30ff 	movs.w	r0, #4294967295
 800132a:	e031      	b.n	8001390 <??ZbZclAppendInteger_11>

0800132c <??ZbZclAppendInteger_18>:
 800132c:	55dc      	strb	r4, [r3, r7]
 800132e:	1c7f      	adds	r7, r7, #1
 8001330:	0a24      	lsrs	r4, r4, #8
 8001332:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001336:	0a2d      	lsrs	r5, r5, #8

08001338 <??ZbZclAppendInteger_3>:
 8001338:	428f      	cmp	r7, r1
 800133a:	d302      	bcc.n	8001342 <??ZbZclAppendInteger_19>
 800133c:	f05f 30ff 	movs.w	r0, #4294967295
 8001340:	e026      	b.n	8001390 <??ZbZclAppendInteger_11>

08001342 <??ZbZclAppendInteger_19>:
 8001342:	55dc      	strb	r4, [r3, r7]
 8001344:	1c7f      	adds	r7, r7, #1
 8001346:	0a24      	lsrs	r4, r4, #8
 8001348:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800134c:	0a2d      	lsrs	r5, r5, #8

0800134e <??ZbZclAppendInteger_2>:
 800134e:	428f      	cmp	r7, r1
 8001350:	d302      	bcc.n	8001358 <??ZbZclAppendInteger_20>
 8001352:	f05f 30ff 	movs.w	r0, #4294967295
 8001356:	e01b      	b.n	8001390 <??ZbZclAppendInteger_11>

08001358 <??ZbZclAppendInteger_20>:
 8001358:	55dc      	strb	r4, [r3, r7]
 800135a:	1c7f      	adds	r7, r7, #1
 800135c:	0a24      	lsrs	r4, r4, #8
 800135e:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001362:	0a2d      	lsrs	r5, r5, #8

08001364 <??ZbZclAppendInteger_1>:
 8001364:	428f      	cmp	r7, r1
 8001366:	d302      	bcc.n	800136e <??ZbZclAppendInteger_21>
 8001368:	f05f 30ff 	movs.w	r0, #4294967295
 800136c:	e010      	b.n	8001390 <??ZbZclAppendInteger_11>

0800136e <??ZbZclAppendInteger_21>:
 800136e:	55dc      	strb	r4, [r3, r7]
 8001370:	1c7f      	adds	r7, r7, #1
 8001372:	0a24      	lsrs	r4, r4, #8
 8001374:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001378:	0a2d      	lsrs	r5, r5, #8

0800137a <??ZbZclAppendInteger_0>:
 800137a:	428f      	cmp	r7, r1
 800137c:	d302      	bcc.n	8001384 <??ZbZclAppendInteger_22>
 800137e:	f05f 30ff 	movs.w	r0, #4294967295
 8001382:	e005      	b.n	8001390 <??ZbZclAppendInteger_11>

08001384 <??ZbZclAppendInteger_22>:
 8001384:	55dc      	strb	r4, [r3, r7]
 8001386:	1c7f      	adds	r7, r7, #1
 8001388:	0038      	movs	r0, r7
 800138a:	e001      	b.n	8001390 <??ZbZclAppendInteger_11>

0800138c <??ZbZclAppendInteger_9>:
 800138c:	f05f 30ff 	movs.w	r0, #4294967295

08001390 <??ZbZclAppendInteger_11>:
 8001390:	bcf0      	pop	{r4, r5, r6, r7}
 8001392:	4770      	bx	lr

08001394 <ZbZclParseInteger>:
 8001394:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001398:	4683      	mov	fp, r0
 800139a:	000e      	movs	r6, r1
 800139c:	4692      	mov	sl, r2
 800139e:	2700      	movs	r7, #0
 80013a0:	2400      	movs	r4, #0
 80013a2:	2500      	movs	r5, #0
 80013a4:	f05f 0800 	movs.w	r8, #0
 80013a8:	f05f 0900 	movs.w	r9, #0
 80013ac:	4658      	mov	r0, fp
 80013ae:	b2c0      	uxtb	r0, r0
 80013b0:	f000 f91e 	bl	80015f0 <ZbZclAttrIsInteger>
 80013b4:	2800      	cmp	r0, #0
 80013b6:	d105      	bne.n	80013c4 <??ZbZclParseInteger_0>
 80013b8:	208d      	movs	r0, #141	@ 0x8d
 80013ba:	f88a 0000 	strb.w	r0, [sl]
 80013be:	2000      	movs	r0, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	e113      	b.n	80015ec <??ZbZclParseInteger_1>

080013c4 <??ZbZclParseInteger_0>:
 80013c4:	2000      	movs	r0, #0
 80013c6:	f88a 0000 	strb.w	r0, [sl]
 80013ca:	4658      	mov	r0, fp
 80013cc:	b2c0      	uxtb	r0, r0
 80013ce:	2808      	cmp	r0, #8
 80013d0:	f000 8097 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013d4:	2809      	cmp	r0, #9
 80013d6:	f000 808a 	beq.w	80014ee <??ZbZclParseInteger_3>
 80013da:	280a      	cmp	r0, #10
 80013dc:	d07d      	beq.n	80014da <??ZbZclParseInteger_4>
 80013de:	280b      	cmp	r0, #11
 80013e0:	d071      	beq.n	80014c6 <??ZbZclParseInteger_5>
 80013e2:	280c      	cmp	r0, #12
 80013e4:	d065      	beq.n	80014b2 <??ZbZclParseInteger_6>
 80013e6:	280d      	cmp	r0, #13
 80013e8:	d059      	beq.n	800149e <??ZbZclParseInteger_7>
 80013ea:	280e      	cmp	r0, #14
 80013ec:	d04d      	beq.n	800148a <??ZbZclParseInteger_8>
 80013ee:	280f      	cmp	r0, #15
 80013f0:	d046      	beq.n	8001480 <??ZbZclParseInteger_9>
 80013f2:	2810      	cmp	r0, #16
 80013f4:	f000 8085 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013f8:	2818      	cmp	r0, #24
 80013fa:	f000 8082 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013fe:	2819      	cmp	r0, #25
 8001400:	d075      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001402:	281a      	cmp	r0, #26
 8001404:	d069      	beq.n	80014da <??ZbZclParseInteger_4>
 8001406:	281b      	cmp	r0, #27
 8001408:	d05d      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800140a:	281c      	cmp	r0, #28
 800140c:	d051      	beq.n	80014b2 <??ZbZclParseInteger_6>
 800140e:	281d      	cmp	r0, #29
 8001410:	d045      	beq.n	800149e <??ZbZclParseInteger_7>
 8001412:	281e      	cmp	r0, #30
 8001414:	d039      	beq.n	800148a <??ZbZclParseInteger_8>
 8001416:	281f      	cmp	r0, #31
 8001418:	d032      	beq.n	8001480 <??ZbZclParseInteger_9>
 800141a:	2820      	cmp	r0, #32
 800141c:	d071      	beq.n	8001502 <??ZbZclParseInteger_2>
 800141e:	2821      	cmp	r0, #33	@ 0x21
 8001420:	d065      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001422:	2822      	cmp	r0, #34	@ 0x22
 8001424:	d059      	beq.n	80014da <??ZbZclParseInteger_4>
 8001426:	2823      	cmp	r0, #35	@ 0x23
 8001428:	d04d      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800142a:	2824      	cmp	r0, #36	@ 0x24
 800142c:	d041      	beq.n	80014b2 <??ZbZclParseInteger_6>
 800142e:	2825      	cmp	r0, #37	@ 0x25
 8001430:	d035      	beq.n	800149e <??ZbZclParseInteger_7>
 8001432:	2826      	cmp	r0, #38	@ 0x26
 8001434:	d029      	beq.n	800148a <??ZbZclParseInteger_8>
 8001436:	2827      	cmp	r0, #39	@ 0x27
 8001438:	d022      	beq.n	8001480 <??ZbZclParseInteger_9>
 800143a:	2828      	cmp	r0, #40	@ 0x28
 800143c:	f000 80ac 	beq.w	8001598 <??ZbZclParseInteger_10>
 8001440:	2829      	cmp	r0, #41	@ 0x29
 8001442:	f000 809f 	beq.w	8001584 <??ZbZclParseInteger_11>
 8001446:	282a      	cmp	r0, #42	@ 0x2a
 8001448:	f000 8092 	beq.w	8001570 <??ZbZclParseInteger_12>
 800144c:	282b      	cmp	r0, #43	@ 0x2b
 800144e:	f000 8085 	beq.w	800155c <??ZbZclParseInteger_13>
 8001452:	282c      	cmp	r0, #44	@ 0x2c
 8001454:	d078      	beq.n	8001548 <??ZbZclParseInteger_14>
 8001456:	282d      	cmp	r0, #45	@ 0x2d
 8001458:	d06c      	beq.n	8001534 <??ZbZclParseInteger_15>
 800145a:	282e      	cmp	r0, #46	@ 0x2e
 800145c:	d060      	beq.n	8001520 <??ZbZclParseInteger_16>
 800145e:	282f      	cmp	r0, #47	@ 0x2f
 8001460:	d059      	beq.n	8001516 <??ZbZclParseInteger_17>
 8001462:	2830      	cmp	r0, #48	@ 0x30
 8001464:	d04d      	beq.n	8001502 <??ZbZclParseInteger_2>
 8001466:	2831      	cmp	r0, #49	@ 0x31
 8001468:	d041      	beq.n	80014ee <??ZbZclParseInteger_3>
 800146a:	28e2      	cmp	r0, #226	@ 0xe2
 800146c:	d02b      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800146e:	28e8      	cmp	r0, #232	@ 0xe8
 8001470:	d03d      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001472:	28e9      	cmp	r0, #233	@ 0xe9
 8001474:	d03b      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001476:	28ea      	cmp	r0, #234	@ 0xea
 8001478:	d025      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800147a:	28f0      	cmp	r0, #240	@ 0xf0
 800147c:	f040 80b1 	bne.w	80015e2 <??ZbZclParseInteger_18>

08001480 <??ZbZclParseInteger_9>:
 8001480:	5df0      	ldrb	r0, [r6, r7]
 8001482:	2100      	movs	r1, #0
 8001484:	4304      	orrs	r4, r0
 8001486:	430d      	orrs	r5, r1
 8001488:	1c7f      	adds	r7, r7, #1

0800148a <??ZbZclParseInteger_8>:
 800148a:	5df0      	ldrb	r0, [r6, r7]
 800148c:	2100      	movs	r1, #0
 800148e:	003a      	movs	r2, r7
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	00d2      	lsls	r2, r2, #3
 8001494:	f006 fce4 	bl	8007e60 <__aeabi_llsl>
 8001498:	4304      	orrs	r4, r0
 800149a:	430d      	orrs	r5, r1
 800149c:	1c7f      	adds	r7, r7, #1

0800149e <??ZbZclParseInteger_7>:
 800149e:	5df0      	ldrb	r0, [r6, r7]
 80014a0:	2100      	movs	r1, #0
 80014a2:	003a      	movs	r2, r7
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	00d2      	lsls	r2, r2, #3
 80014a8:	f006 fcda 	bl	8007e60 <__aeabi_llsl>
 80014ac:	4304      	orrs	r4, r0
 80014ae:	430d      	orrs	r5, r1
 80014b0:	1c7f      	adds	r7, r7, #1

080014b2 <??ZbZclParseInteger_6>:
 80014b2:	5df0      	ldrb	r0, [r6, r7]
 80014b4:	2100      	movs	r1, #0
 80014b6:	003a      	movs	r2, r7
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	00d2      	lsls	r2, r2, #3
 80014bc:	f006 fcd0 	bl	8007e60 <__aeabi_llsl>
 80014c0:	4304      	orrs	r4, r0
 80014c2:	430d      	orrs	r5, r1
 80014c4:	1c7f      	adds	r7, r7, #1

080014c6 <??ZbZclParseInteger_5>:
 80014c6:	5df0      	ldrb	r0, [r6, r7]
 80014c8:	2100      	movs	r1, #0
 80014ca:	003a      	movs	r2, r7
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	00d2      	lsls	r2, r2, #3
 80014d0:	f006 fcc6 	bl	8007e60 <__aeabi_llsl>
 80014d4:	4304      	orrs	r4, r0
 80014d6:	430d      	orrs	r5, r1
 80014d8:	1c7f      	adds	r7, r7, #1

080014da <??ZbZclParseInteger_4>:
 80014da:	5df0      	ldrb	r0, [r6, r7]
 80014dc:	2100      	movs	r1, #0
 80014de:	003a      	movs	r2, r7
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	00d2      	lsls	r2, r2, #3
 80014e4:	f006 fcbc 	bl	8007e60 <__aeabi_llsl>
 80014e8:	4304      	orrs	r4, r0
 80014ea:	430d      	orrs	r5, r1
 80014ec:	1c7f      	adds	r7, r7, #1

080014ee <??ZbZclParseInteger_3>:
 80014ee:	5df0      	ldrb	r0, [r6, r7]
 80014f0:	2100      	movs	r1, #0
 80014f2:	003a      	movs	r2, r7
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	00d2      	lsls	r2, r2, #3
 80014f8:	f006 fcb2 	bl	8007e60 <__aeabi_llsl>
 80014fc:	4304      	orrs	r4, r0
 80014fe:	430d      	orrs	r5, r1
 8001500:	1c7f      	adds	r7, r7, #1

08001502 <??ZbZclParseInteger_2>:
 8001502:	5df0      	ldrb	r0, [r6, r7]
 8001504:	2100      	movs	r1, #0
 8001506:	003a      	movs	r2, r7
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	00d2      	lsls	r2, r2, #3
 800150c:	f006 fca8 	bl	8007e60 <__aeabi_llsl>
 8001510:	4320      	orrs	r0, r4
 8001512:	4329      	orrs	r1, r5
 8001514:	e06a      	b.n	80015ec <??ZbZclParseInteger_1>

08001516 <??ZbZclParseInteger_17>:
 8001516:	5df0      	ldrb	r0, [r6, r7]
 8001518:	2100      	movs	r1, #0
 800151a:	4304      	orrs	r4, r0
 800151c:	430d      	orrs	r5, r1
 800151e:	1c7f      	adds	r7, r7, #1

08001520 <??ZbZclParseInteger_16>:
 8001520:	5df0      	ldrb	r0, [r6, r7]
 8001522:	2100      	movs	r1, #0
 8001524:	003a      	movs	r2, r7
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	00d2      	lsls	r2, r2, #3
 800152a:	f006 fc99 	bl	8007e60 <__aeabi_llsl>
 800152e:	4304      	orrs	r4, r0
 8001530:	430d      	orrs	r5, r1
 8001532:	1c7f      	adds	r7, r7, #1

08001534 <??ZbZclParseInteger_15>:
 8001534:	5df0      	ldrb	r0, [r6, r7]
 8001536:	2100      	movs	r1, #0
 8001538:	003a      	movs	r2, r7
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	00d2      	lsls	r2, r2, #3
 800153e:	f006 fc8f 	bl	8007e60 <__aeabi_llsl>
 8001542:	4304      	orrs	r4, r0
 8001544:	430d      	orrs	r5, r1
 8001546:	1c7f      	adds	r7, r7, #1

08001548 <??ZbZclParseInteger_14>:
 8001548:	5df0      	ldrb	r0, [r6, r7]
 800154a:	2100      	movs	r1, #0
 800154c:	003a      	movs	r2, r7
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	00d2      	lsls	r2, r2, #3
 8001552:	f006 fc85 	bl	8007e60 <__aeabi_llsl>
 8001556:	4304      	orrs	r4, r0
 8001558:	430d      	orrs	r5, r1
 800155a:	1c7f      	adds	r7, r7, #1

0800155c <??ZbZclParseInteger_13>:
 800155c:	5df0      	ldrb	r0, [r6, r7]
 800155e:	2100      	movs	r1, #0
 8001560:	003a      	movs	r2, r7
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	00d2      	lsls	r2, r2, #3
 8001566:	f006 fc7b 	bl	8007e60 <__aeabi_llsl>
 800156a:	4304      	orrs	r4, r0
 800156c:	430d      	orrs	r5, r1
 800156e:	1c7f      	adds	r7, r7, #1

08001570 <??ZbZclParseInteger_12>:
 8001570:	5df0      	ldrb	r0, [r6, r7]
 8001572:	2100      	movs	r1, #0
 8001574:	003a      	movs	r2, r7
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	00d2      	lsls	r2, r2, #3
 800157a:	f006 fc71 	bl	8007e60 <__aeabi_llsl>
 800157e:	4304      	orrs	r4, r0
 8001580:	430d      	orrs	r5, r1
 8001582:	1c7f      	adds	r7, r7, #1

08001584 <??ZbZclParseInteger_11>:
 8001584:	5df0      	ldrb	r0, [r6, r7]
 8001586:	2100      	movs	r1, #0
 8001588:	003a      	movs	r2, r7
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	00d2      	lsls	r2, r2, #3
 800158e:	f006 fc67 	bl	8007e60 <__aeabi_llsl>
 8001592:	4304      	orrs	r4, r0
 8001594:	430d      	orrs	r5, r1
 8001596:	1c7f      	adds	r7, r7, #1

08001598 <??ZbZclParseInteger_10>:
 8001598:	5df0      	ldrb	r0, [r6, r7]
 800159a:	2100      	movs	r1, #0
 800159c:	003a      	movs	r2, r7
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	00d2      	lsls	r2, r2, #3
 80015a2:	f006 fc5d 	bl	8007e60 <__aeabi_llsl>
 80015a6:	4320      	orrs	r0, r4
 80015a8:	4329      	orrs	r1, r5
 80015aa:	003a      	movs	r2, r7
 80015ac:	1c57      	adds	r7, r2, #1
 80015ae:	5cb2      	ldrb	r2, [r6, r2]
 80015b0:	0612      	lsls	r2, r2, #24
 80015b2:	d515      	bpl.n	80015e0 <??ZbZclParseInteger_19>
 80015b4:	2f08      	cmp	r7, #8
 80015b6:	d213      	bcs.n	80015e0 <??ZbZclParseInteger_19>
 80015b8:	0004      	movs	r4, r0
 80015ba:	000d      	movs	r5, r1
 80015bc:	2001      	movs	r0, #1
 80015be:	2100      	movs	r1, #0
 80015c0:	f1d7 0208 	rsbs	r2, r7, #8
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	00d2      	lsls	r2, r2, #3
 80015c8:	f006 fc4a 	bl	8007e60 <__aeabi_llsl>
 80015cc:	1e40      	subs	r0, r0, #1
 80015ce:	f171 0100 	sbcs.w	r1, r1, #0
 80015d2:	003a      	movs	r2, r7
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	00d2      	lsls	r2, r2, #3
 80015d8:	f006 fc42 	bl	8007e60 <__aeabi_llsl>
 80015dc:	4320      	orrs	r0, r4
 80015de:	4329      	orrs	r1, r5

080015e0 <??ZbZclParseInteger_19>:
 80015e0:	e004      	b.n	80015ec <??ZbZclParseInteger_1>

080015e2 <??ZbZclParseInteger_18>:
 80015e2:	208d      	movs	r0, #141	@ 0x8d
 80015e4:	f88a 0000 	strb.w	r0, [sl]
 80015e8:	2000      	movs	r0, #0
 80015ea:	2100      	movs	r1, #0

080015ec <??ZbZclParseInteger_1>:
 80015ec:	e8bd 8ff4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080015f0 <ZbZclAttrIsInteger>:
 80015f0:	0001      	movs	r1, r0
 80015f2:	2200      	movs	r2, #0
 80015f4:	0008      	movs	r0, r1
 80015f6:	b2c0      	uxtb	r0, r0
 80015f8:	3808      	subs	r0, #8
 80015fa:	2808      	cmp	r0, #8
 80015fc:	d909      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 80015fe:	3810      	subs	r0, #16
 8001600:	2819      	cmp	r0, #25
 8001602:	d906      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 8001604:	38ca      	subs	r0, #202	@ 0xca
 8001606:	d004      	beq.n	8001612 <??ZbZclAttrIsInteger_0>
 8001608:	1f80      	subs	r0, r0, #6
 800160a:	2802      	cmp	r0, #2
 800160c:	d901      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 800160e:	3808      	subs	r0, #8
 8001610:	d101      	bne.n	8001616 <??ZbZclAttrIsInteger_1>

08001612 <??ZbZclAttrIsInteger_0>:
 8001612:	2001      	movs	r0, #1
 8001614:	e000      	b.n	8001618 <??ZbZclAttrIsInteger_2>

08001616 <??ZbZclAttrIsInteger_1>:
 8001616:	2000      	movs	r0, #0

08001618 <??ZbZclAttrIsInteger_2>:
 8001618:	b2c0      	uxtb	r0, r0
 800161a:	4770      	bx	lr

0800161c <ZbZclAttrIntegerRangeCheck>:
 800161c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8001620:	0004      	movs	r4, r0
 8001622:	000d      	movs	r5, r1
 8001624:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8001628:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800162c:	0010      	movs	r0, r2
 800162e:	b2c0      	uxtb	r0, r0
 8001630:	2810      	cmp	r0, #16
 8001632:	d045      	beq.n	80016c0 <??ZbZclAttrIntegerRangeCheck_0>
 8001634:	2818      	cmp	r0, #24
 8001636:	d051      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 8001638:	2819      	cmp	r0, #25
 800163a:	d060      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 800163c:	281a      	cmp	r0, #26
 800163e:	d072      	beq.n	8001726 <??ZbZclAttrIntegerRangeCheck_3>
 8001640:	281b      	cmp	r0, #27
 8001642:	f000 8086 	beq.w	8001752 <??ZbZclAttrIntegerRangeCheck_4>
 8001646:	281c      	cmp	r0, #28
 8001648:	f000 8098 	beq.w	800177c <??ZbZclAttrIntegerRangeCheck_5>
 800164c:	281d      	cmp	r0, #29
 800164e:	f000 80a7 	beq.w	80017a0 <??ZbZclAttrIntegerRangeCheck_6>
 8001652:	281e      	cmp	r0, #30
 8001654:	f000 80b9 	beq.w	80017ca <??ZbZclAttrIntegerRangeCheck_7>
 8001658:	281f      	cmp	r0, #31
 800165a:	f000 80cd 	beq.w	80017f8 <??ZbZclAttrIntegerRangeCheck_8>
 800165e:	2820      	cmp	r0, #32
 8001660:	d03c      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 8001662:	2821      	cmp	r0, #33	@ 0x21
 8001664:	d04b      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 8001666:	2822      	cmp	r0, #34	@ 0x22
 8001668:	d05d      	beq.n	8001726 <??ZbZclAttrIntegerRangeCheck_3>
 800166a:	2823      	cmp	r0, #35	@ 0x23
 800166c:	d071      	beq.n	8001752 <??ZbZclAttrIntegerRangeCheck_4>
 800166e:	2824      	cmp	r0, #36	@ 0x24
 8001670:	f000 8084 	beq.w	800177c <??ZbZclAttrIntegerRangeCheck_5>
 8001674:	2825      	cmp	r0, #37	@ 0x25
 8001676:	f000 8093 	beq.w	80017a0 <??ZbZclAttrIntegerRangeCheck_6>
 800167a:	2826      	cmp	r0, #38	@ 0x26
 800167c:	f000 80a5 	beq.w	80017ca <??ZbZclAttrIntegerRangeCheck_7>
 8001680:	2827      	cmp	r0, #39	@ 0x27
 8001682:	f000 80b9 	beq.w	80017f8 <??ZbZclAttrIntegerRangeCheck_8>
 8001686:	2828      	cmp	r0, #40	@ 0x28
 8001688:	f000 80c1 	beq.w	800180e <??ZbZclAttrIntegerRangeCheck_9>
 800168c:	2829      	cmp	r0, #41	@ 0x29
 800168e:	f000 80d9 	beq.w	8001844 <??ZbZclAttrIntegerRangeCheck_10>
 8001692:	282a      	cmp	r0, #42	@ 0x2a
 8001694:	f000 80f0 	beq.w	8001878 <??ZbZclAttrIntegerRangeCheck_11>
 8001698:	282b      	cmp	r0, #43	@ 0x2b
 800169a:	f000 8107 	beq.w	80018ac <??ZbZclAttrIntegerRangeCheck_12>
 800169e:	282c      	cmp	r0, #44	@ 0x2c
 80016a0:	f000 8120 	beq.w	80018e4 <??ZbZclAttrIntegerRangeCheck_13>
 80016a4:	282d      	cmp	r0, #45	@ 0x2d
 80016a6:	f000 8136 	beq.w	8001916 <??ZbZclAttrIntegerRangeCheck_14>
 80016aa:	282e      	cmp	r0, #46	@ 0x2e
 80016ac:	f000 814b 	beq.w	8001946 <??ZbZclAttrIntegerRangeCheck_15>
 80016b0:	282f      	cmp	r0, #47	@ 0x2f
 80016b2:	f000 8160 	beq.w	8001976 <??ZbZclAttrIntegerRangeCheck_16>
 80016b6:	2830      	cmp	r0, #48	@ 0x30
 80016b8:	d010      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 80016ba:	2831      	cmp	r0, #49	@ 0x31
 80016bc:	d01f      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 80016be:	e164      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016c0 <??ZbZclAttrIntegerRangeCheck_0>:
 80016c0:	2d00      	cmp	r5, #0
 80016c2:	d103      	bne.n	80016cc <??ZbZclAttrIntegerRangeCheck_18>
 80016c4:	2cff      	cmp	r4, #255	@ 0xff
 80016c6:	d101      	bne.n	80016cc <??ZbZclAttrIntegerRangeCheck_18>
 80016c8:	2001      	movs	r0, #1
 80016ca:	e176      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016cc <??ZbZclAttrIntegerRangeCheck_18>:
 80016cc:	2d00      	cmp	r5, #0
 80016ce:	db04      	blt.n	80016da <??ZbZclAttrIntegerRangeCheck_20>
 80016d0:	dc01      	bgt.n	80016d6 <??ZbZclAttrIntegerRangeCheck_21>
 80016d2:	2c02      	cmp	r4, #2
 80016d4:	d301      	bcc.n	80016da <??ZbZclAttrIntegerRangeCheck_20>

080016d6 <??ZbZclAttrIntegerRangeCheck_21>:
 80016d6:	2000      	movs	r0, #0
 80016d8:	e16f      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016da <??ZbZclAttrIntegerRangeCheck_20>:
 80016da:	e156      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016dc <??ZbZclAttrIntegerRangeCheck_1>:
 80016dc:	2d00      	cmp	r5, #0
 80016de:	d103      	bne.n	80016e8 <??ZbZclAttrIntegerRangeCheck_23>
 80016e0:	2cff      	cmp	r4, #255	@ 0xff
 80016e2:	d101      	bne.n	80016e8 <??ZbZclAttrIntegerRangeCheck_23>
 80016e4:	2001      	movs	r0, #1
 80016e6:	e168      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016e8 <??ZbZclAttrIntegerRangeCheck_23>:
 80016e8:	2d00      	cmp	r5, #0
 80016ea:	d405      	bmi.n	80016f8 <??ZbZclAttrIntegerRangeCheck_24>
 80016ec:	2d00      	cmp	r5, #0
 80016ee:	db05      	blt.n	80016fc <??ZbZclAttrIntegerRangeCheck_25>
 80016f0:	dc02      	bgt.n	80016f8 <??ZbZclAttrIntegerRangeCheck_24>
 80016f2:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 80016f6:	d301      	bcc.n	80016fc <??ZbZclAttrIntegerRangeCheck_25>

080016f8 <??ZbZclAttrIntegerRangeCheck_24>:
 80016f8:	2000      	movs	r0, #0
 80016fa:	e15e      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016fc <??ZbZclAttrIntegerRangeCheck_25>:
 80016fc:	e145      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016fe <??ZbZclAttrIntegerRangeCheck_2>:
 80016fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001702:	2100      	movs	r1, #0
 8001704:	428d      	cmp	r5, r1
 8001706:	d103      	bne.n	8001710 <??ZbZclAttrIntegerRangeCheck_27>
 8001708:	4284      	cmp	r4, r0
 800170a:	d101      	bne.n	8001710 <??ZbZclAttrIntegerRangeCheck_27>
 800170c:	2001      	movs	r0, #1
 800170e:	e154      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001710 <??ZbZclAttrIntegerRangeCheck_27>:
 8001710:	2d00      	cmp	r5, #0
 8001712:	d405      	bmi.n	8001720 <??ZbZclAttrIntegerRangeCheck_28>
 8001714:	2d00      	cmp	r5, #0
 8001716:	db05      	blt.n	8001724 <??ZbZclAttrIntegerRangeCheck_29>
 8001718:	dc02      	bgt.n	8001720 <??ZbZclAttrIntegerRangeCheck_28>
 800171a:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 800171e:	d301      	bcc.n	8001724 <??ZbZclAttrIntegerRangeCheck_29>

08001720 <??ZbZclAttrIntegerRangeCheck_28>:
 8001720:	2000      	movs	r0, #0
 8001722:	e14a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001724 <??ZbZclAttrIntegerRangeCheck_29>:
 8001724:	e131      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001726 <??ZbZclAttrIntegerRangeCheck_3>:
 8001726:	f07f 407f 	mvns.w	r0, #4278190080	@ 0xff000000
 800172a:	2100      	movs	r1, #0
 800172c:	428d      	cmp	r5, r1
 800172e:	d103      	bne.n	8001738 <??ZbZclAttrIntegerRangeCheck_31>
 8001730:	4284      	cmp	r4, r0
 8001732:	d101      	bne.n	8001738 <??ZbZclAttrIntegerRangeCheck_31>
 8001734:	2001      	movs	r0, #1
 8001736:	e140      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001738 <??ZbZclAttrIntegerRangeCheck_31>:
 8001738:	2d00      	cmp	r5, #0
 800173a:	d407      	bmi.n	800174c <??ZbZclAttrIntegerRangeCheck_32>
 800173c:	f05f 7080 	movs.w	r0, #16777216	@ 0x1000000
 8001740:	2100      	movs	r1, #0
 8001742:	428d      	cmp	r5, r1
 8001744:	db04      	blt.n	8001750 <??ZbZclAttrIntegerRangeCheck_33>
 8001746:	dc01      	bgt.n	800174c <??ZbZclAttrIntegerRangeCheck_32>
 8001748:	4284      	cmp	r4, r0
 800174a:	d301      	bcc.n	8001750 <??ZbZclAttrIntegerRangeCheck_33>

0800174c <??ZbZclAttrIntegerRangeCheck_32>:
 800174c:	2000      	movs	r0, #0
 800174e:	e134      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001750 <??ZbZclAttrIntegerRangeCheck_33>:
 8001750:	e11b      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001752 <??ZbZclAttrIntegerRangeCheck_4>:
 8001752:	f05f 30ff 	movs.w	r0, #4294967295
 8001756:	2100      	movs	r1, #0
 8001758:	428d      	cmp	r5, r1
 800175a:	d103      	bne.n	8001764 <??ZbZclAttrIntegerRangeCheck_35>
 800175c:	4284      	cmp	r4, r0
 800175e:	d101      	bne.n	8001764 <??ZbZclAttrIntegerRangeCheck_35>
 8001760:	2001      	movs	r0, #1
 8001762:	e12a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001764 <??ZbZclAttrIntegerRangeCheck_35>:
 8001764:	2d00      	cmp	r5, #0
 8001766:	d406      	bmi.n	8001776 <??ZbZclAttrIntegerRangeCheck_36>
 8001768:	2000      	movs	r0, #0
 800176a:	2101      	movs	r1, #1
 800176c:	428d      	cmp	r5, r1
 800176e:	db04      	blt.n	800177a <??ZbZclAttrIntegerRangeCheck_37>
 8001770:	dc01      	bgt.n	8001776 <??ZbZclAttrIntegerRangeCheck_36>
 8001772:	4284      	cmp	r4, r0
 8001774:	d301      	bcc.n	800177a <??ZbZclAttrIntegerRangeCheck_37>

08001776 <??ZbZclAttrIntegerRangeCheck_36>:
 8001776:	2000      	movs	r0, #0
 8001778:	e11f      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800177a <??ZbZclAttrIntegerRangeCheck_37>:
 800177a:	e106      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800177c <??ZbZclAttrIntegerRangeCheck_5>:
 800177c:	2dff      	cmp	r5, #255	@ 0xff
 800177e:	d104      	bne.n	800178a <??ZbZclAttrIntegerRangeCheck_39>
 8001780:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001784:	d101      	bne.n	800178a <??ZbZclAttrIntegerRangeCheck_39>
 8001786:	2001      	movs	r0, #1
 8001788:	e117      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800178a <??ZbZclAttrIntegerRangeCheck_39>:
 800178a:	2d00      	cmp	r5, #0
 800178c:	d405      	bmi.n	800179a <??ZbZclAttrIntegerRangeCheck_40>
 800178e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8001792:	db04      	blt.n	800179e <??ZbZclAttrIntegerRangeCheck_41>
 8001794:	dc01      	bgt.n	800179a <??ZbZclAttrIntegerRangeCheck_40>
 8001796:	2c00      	cmp	r4, #0
 8001798:	d301      	bcc.n	800179e <??ZbZclAttrIntegerRangeCheck_41>

0800179a <??ZbZclAttrIntegerRangeCheck_40>:
 800179a:	2000      	movs	r0, #0
 800179c:	e10d      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800179e <??ZbZclAttrIntegerRangeCheck_41>:
 800179e:	e0f4      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017a0 <??ZbZclAttrIntegerRangeCheck_6>:
 80017a0:	f05f 30ff 	movs.w	r0, #4294967295
 80017a4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80017a8:	428d      	cmp	r5, r1
 80017aa:	d103      	bne.n	80017b4 <??ZbZclAttrIntegerRangeCheck_43>
 80017ac:	4284      	cmp	r4, r0
 80017ae:	d101      	bne.n	80017b4 <??ZbZclAttrIntegerRangeCheck_43>
 80017b0:	2001      	movs	r0, #1
 80017b2:	e102      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017b4 <??ZbZclAttrIntegerRangeCheck_43>:
 80017b4:	2d00      	cmp	r5, #0
 80017b6:	d405      	bmi.n	80017c4 <??ZbZclAttrIntegerRangeCheck_44>
 80017b8:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
 80017bc:	db04      	blt.n	80017c8 <??ZbZclAttrIntegerRangeCheck_45>
 80017be:	dc01      	bgt.n	80017c4 <??ZbZclAttrIntegerRangeCheck_44>
 80017c0:	2c00      	cmp	r4, #0
 80017c2:	d301      	bcc.n	80017c8 <??ZbZclAttrIntegerRangeCheck_45>

080017c4 <??ZbZclAttrIntegerRangeCheck_44>:
 80017c4:	2000      	movs	r0, #0
 80017c6:	e0f8      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017c8 <??ZbZclAttrIntegerRangeCheck_45>:
 80017c8:	e0df      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017ca <??ZbZclAttrIntegerRangeCheck_7>:
 80017ca:	f05f 30ff 	movs.w	r0, #4294967295
 80017ce:	f07f 417f 	mvns.w	r1, #4278190080	@ 0xff000000
 80017d2:	428d      	cmp	r5, r1
 80017d4:	d103      	bne.n	80017de <??ZbZclAttrIntegerRangeCheck_47>
 80017d6:	4284      	cmp	r4, r0
 80017d8:	d101      	bne.n	80017de <??ZbZclAttrIntegerRangeCheck_47>
 80017da:	2001      	movs	r0, #1
 80017dc:	e0ed      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017de <??ZbZclAttrIntegerRangeCheck_47>:
 80017de:	2d00      	cmp	r5, #0
 80017e0:	d407      	bmi.n	80017f2 <??ZbZclAttrIntegerRangeCheck_48>
 80017e2:	2000      	movs	r0, #0
 80017e4:	f05f 7180 	movs.w	r1, #16777216	@ 0x1000000
 80017e8:	428d      	cmp	r5, r1
 80017ea:	db04      	blt.n	80017f6 <??ZbZclAttrIntegerRangeCheck_49>
 80017ec:	dc01      	bgt.n	80017f2 <??ZbZclAttrIntegerRangeCheck_48>
 80017ee:	4284      	cmp	r4, r0
 80017f0:	d301      	bcc.n	80017f6 <??ZbZclAttrIntegerRangeCheck_49>

080017f2 <??ZbZclAttrIntegerRangeCheck_48>:
 80017f2:	2000      	movs	r0, #0
 80017f4:	e0e1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017f6 <??ZbZclAttrIntegerRangeCheck_49>:
 80017f6:	e0c8      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017f8 <??ZbZclAttrIntegerRangeCheck_8>:
 80017f8:	f05f 30ff 	movs.w	r0, #4294967295
 80017fc:	f05f 31ff 	movs.w	r1, #4294967295
 8001800:	428d      	cmp	r5, r1
 8001802:	d103      	bne.n	800180c <??ZbZclAttrIntegerRangeCheck_51>
 8001804:	4284      	cmp	r4, r0
 8001806:	d101      	bne.n	800180c <??ZbZclAttrIntegerRangeCheck_51>
 8001808:	2001      	movs	r0, #1
 800180a:	e0d6      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800180c <??ZbZclAttrIntegerRangeCheck_51>:
 800180c:	e0bd      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800180e <??ZbZclAttrIntegerRangeCheck_9>:
 800180e:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 8001812:	f05f 31ff 	movs.w	r1, #4294967295
 8001816:	428d      	cmp	r5, r1
 8001818:	d103      	bne.n	8001822 <??ZbZclAttrIntegerRangeCheck_52>
 800181a:	4284      	cmp	r4, r0
 800181c:	d101      	bne.n	8001822 <??ZbZclAttrIntegerRangeCheck_52>
 800181e:	2001      	movs	r0, #1
 8001820:	e0cb      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001822 <??ZbZclAttrIntegerRangeCheck_52>:
 8001822:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 8001826:	f05f 31ff 	movs.w	r1, #4294967295
 800182a:	428d      	cmp	r5, r1
 800182c:	db07      	blt.n	800183e <??ZbZclAttrIntegerRangeCheck_53>
 800182e:	dc01      	bgt.n	8001834 <??ZbZclAttrIntegerRangeCheck_54>
 8001830:	4284      	cmp	r4, r0
 8001832:	d304      	bcc.n	800183e <??ZbZclAttrIntegerRangeCheck_53>

08001834 <??ZbZclAttrIntegerRangeCheck_54>:
 8001834:	2d00      	cmp	r5, #0
 8001836:	db04      	blt.n	8001842 <??ZbZclAttrIntegerRangeCheck_55>
 8001838:	dc01      	bgt.n	800183e <??ZbZclAttrIntegerRangeCheck_53>
 800183a:	2c80      	cmp	r4, #128	@ 0x80
 800183c:	d301      	bcc.n	8001842 <??ZbZclAttrIntegerRangeCheck_55>

0800183e <??ZbZclAttrIntegerRangeCheck_53>:
 800183e:	2000      	movs	r0, #0
 8001840:	e0bb      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001842 <??ZbZclAttrIntegerRangeCheck_55>:
 8001842:	e0a2      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001844 <??ZbZclAttrIntegerRangeCheck_10>:
 8001844:	485e      	ldr	r0, [pc, #376]	@ (80019c0 <??DataTable1>)
 8001846:	f05f 31ff 	movs.w	r1, #4294967295
 800184a:	428d      	cmp	r5, r1
 800184c:	d103      	bne.n	8001856 <??ZbZclAttrIntegerRangeCheck_57>
 800184e:	4284      	cmp	r4, r0
 8001850:	d101      	bne.n	8001856 <??ZbZclAttrIntegerRangeCheck_57>
 8001852:	2001      	movs	r0, #1
 8001854:	e0b1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001856 <??ZbZclAttrIntegerRangeCheck_57>:
 8001856:	485a      	ldr	r0, [pc, #360]	@ (80019c0 <??DataTable1>)
 8001858:	f05f 31ff 	movs.w	r1, #4294967295
 800185c:	428d      	cmp	r5, r1
 800185e:	db08      	blt.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>
 8001860:	dc01      	bgt.n	8001866 <??ZbZclAttrIntegerRangeCheck_59>
 8001862:	4284      	cmp	r4, r0
 8001864:	d305      	bcc.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>

08001866 <??ZbZclAttrIntegerRangeCheck_59>:
 8001866:	2d00      	cmp	r5, #0
 8001868:	db05      	blt.n	8001876 <??ZbZclAttrIntegerRangeCheck_60>
 800186a:	dc02      	bgt.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>
 800186c:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8001870:	d301      	bcc.n	8001876 <??ZbZclAttrIntegerRangeCheck_60>

08001872 <??ZbZclAttrIntegerRangeCheck_58>:
 8001872:	2000      	movs	r0, #0
 8001874:	e0a1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001876 <??ZbZclAttrIntegerRangeCheck_60>:
 8001876:	e088      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001878 <??ZbZclAttrIntegerRangeCheck_11>:
 8001878:	4852      	ldr	r0, [pc, #328]	@ (80019c4 <??DataTable1_1>)
 800187a:	f05f 31ff 	movs.w	r1, #4294967295
 800187e:	428d      	cmp	r5, r1
 8001880:	d103      	bne.n	800188a <??ZbZclAttrIntegerRangeCheck_62>
 8001882:	4284      	cmp	r4, r0
 8001884:	d101      	bne.n	800188a <??ZbZclAttrIntegerRangeCheck_62>
 8001886:	2001      	movs	r0, #1
 8001888:	e097      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800188a <??ZbZclAttrIntegerRangeCheck_62>:
 800188a:	484e      	ldr	r0, [pc, #312]	@ (80019c4 <??DataTable1_1>)
 800188c:	f05f 31ff 	movs.w	r1, #4294967295
 8001890:	428d      	cmp	r5, r1
 8001892:	db08      	blt.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>
 8001894:	dc01      	bgt.n	800189a <??ZbZclAttrIntegerRangeCheck_64>
 8001896:	4284      	cmp	r4, r0
 8001898:	d305      	bcc.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>

0800189a <??ZbZclAttrIntegerRangeCheck_64>:
 800189a:	2d00      	cmp	r5, #0
 800189c:	db05      	blt.n	80018aa <??ZbZclAttrIntegerRangeCheck_65>
 800189e:	dc02      	bgt.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>
 80018a0:	f5b4 0f00 	cmp.w	r4, #8388608	@ 0x800000
 80018a4:	d301      	bcc.n	80018aa <??ZbZclAttrIntegerRangeCheck_65>

080018a6 <??ZbZclAttrIntegerRangeCheck_63>:
 80018a6:	2000      	movs	r0, #0
 80018a8:	e087      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018aa <??ZbZclAttrIntegerRangeCheck_65>:
 80018aa:	e06e      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080018ac <??ZbZclAttrIntegerRangeCheck_12>:
 80018ac:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 80018b0:	f05f 31ff 	movs.w	r1, #4294967295
 80018b4:	428d      	cmp	r5, r1
 80018b6:	d103      	bne.n	80018c0 <??ZbZclAttrIntegerRangeCheck_67>
 80018b8:	4284      	cmp	r4, r0
 80018ba:	d101      	bne.n	80018c0 <??ZbZclAttrIntegerRangeCheck_67>
 80018bc:	2001      	movs	r0, #1
 80018be:	e07c      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018c0 <??ZbZclAttrIntegerRangeCheck_67>:
 80018c0:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 80018c4:	f05f 31ff 	movs.w	r1, #4294967295
 80018c8:	428d      	cmp	r5, r1
 80018ca:	db08      	blt.n	80018de <??ZbZclAttrIntegerRangeCheck_68>
 80018cc:	dc01      	bgt.n	80018d2 <??ZbZclAttrIntegerRangeCheck_69>
 80018ce:	4284      	cmp	r4, r0
 80018d0:	d305      	bcc.n	80018de <??ZbZclAttrIntegerRangeCheck_68>

080018d2 <??ZbZclAttrIntegerRangeCheck_69>:
 80018d2:	2d00      	cmp	r5, #0
 80018d4:	db05      	blt.n	80018e2 <??ZbZclAttrIntegerRangeCheck_70>
 80018d6:	dc02      	bgt.n	80018de <??ZbZclAttrIntegerRangeCheck_68>
 80018d8:	f1b4 4f00 	cmp.w	r4, #2147483648	@ 0x80000000
 80018dc:	d301      	bcc.n	80018e2 <??ZbZclAttrIntegerRangeCheck_70>

080018de <??ZbZclAttrIntegerRangeCheck_68>:
 80018de:	2000      	movs	r0, #0
 80018e0:	e06b      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018e2 <??ZbZclAttrIntegerRangeCheck_70>:
 80018e2:	e052      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080018e4 <??ZbZclAttrIntegerRangeCheck_13>:
 80018e4:	2000      	movs	r0, #0
 80018e6:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 80018ea:	428d      	cmp	r5, r1
 80018ec:	d103      	bne.n	80018f6 <??ZbZclAttrIntegerRangeCheck_72>
 80018ee:	4284      	cmp	r4, r0
 80018f0:	d101      	bne.n	80018f6 <??ZbZclAttrIntegerRangeCheck_72>
 80018f2:	2001      	movs	r0, #1
 80018f4:	e061      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018f6 <??ZbZclAttrIntegerRangeCheck_72>:
 80018f6:	2000      	movs	r0, #0
 80018f8:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 80018fc:	428d      	cmp	r5, r1
 80018fe:	db07      	blt.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>
 8001900:	dc01      	bgt.n	8001906 <??ZbZclAttrIntegerRangeCheck_74>
 8001902:	4284      	cmp	r4, r0
 8001904:	d304      	bcc.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>

08001906 <??ZbZclAttrIntegerRangeCheck_74>:
 8001906:	2d80      	cmp	r5, #128	@ 0x80
 8001908:	db04      	blt.n	8001914 <??ZbZclAttrIntegerRangeCheck_75>
 800190a:	dc01      	bgt.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>
 800190c:	2c00      	cmp	r4, #0
 800190e:	d301      	bcc.n	8001914 <??ZbZclAttrIntegerRangeCheck_75>

08001910 <??ZbZclAttrIntegerRangeCheck_73>:
 8001910:	2000      	movs	r0, #0
 8001912:	e052      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001914 <??ZbZclAttrIntegerRangeCheck_75>:
 8001914:	e039      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001916 <??ZbZclAttrIntegerRangeCheck_14>:
 8001916:	2000      	movs	r0, #0
 8001918:	4929      	ldr	r1, [pc, #164]	@ (80019c0 <??DataTable1>)
 800191a:	428d      	cmp	r5, r1
 800191c:	d103      	bne.n	8001926 <??ZbZclAttrIntegerRangeCheck_77>
 800191e:	4284      	cmp	r4, r0
 8001920:	d101      	bne.n	8001926 <??ZbZclAttrIntegerRangeCheck_77>
 8001922:	2001      	movs	r0, #1
 8001924:	e049      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001926 <??ZbZclAttrIntegerRangeCheck_77>:
 8001926:	2000      	movs	r0, #0
 8001928:	4925      	ldr	r1, [pc, #148]	@ (80019c0 <??DataTable1>)
 800192a:	428d      	cmp	r5, r1
 800192c:	db08      	blt.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>
 800192e:	dc01      	bgt.n	8001934 <??ZbZclAttrIntegerRangeCheck_79>
 8001930:	4284      	cmp	r4, r0
 8001932:	d305      	bcc.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>

08001934 <??ZbZclAttrIntegerRangeCheck_79>:
 8001934:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
 8001938:	db04      	blt.n	8001944 <??ZbZclAttrIntegerRangeCheck_80>
 800193a:	dc01      	bgt.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>
 800193c:	2c00      	cmp	r4, #0
 800193e:	d301      	bcc.n	8001944 <??ZbZclAttrIntegerRangeCheck_80>

08001940 <??ZbZclAttrIntegerRangeCheck_78>:
 8001940:	2000      	movs	r0, #0
 8001942:	e03a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001944 <??ZbZclAttrIntegerRangeCheck_80>:
 8001944:	e021      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001946 <??ZbZclAttrIntegerRangeCheck_15>:
 8001946:	2000      	movs	r0, #0
 8001948:	491e      	ldr	r1, [pc, #120]	@ (80019c4 <??DataTable1_1>)
 800194a:	428d      	cmp	r5, r1
 800194c:	d103      	bne.n	8001956 <??ZbZclAttrIntegerRangeCheck_82>
 800194e:	4284      	cmp	r4, r0
 8001950:	d101      	bne.n	8001956 <??ZbZclAttrIntegerRangeCheck_82>
 8001952:	2001      	movs	r0, #1
 8001954:	e031      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001956 <??ZbZclAttrIntegerRangeCheck_82>:
 8001956:	2000      	movs	r0, #0
 8001958:	491a      	ldr	r1, [pc, #104]	@ (80019c4 <??DataTable1_1>)
 800195a:	428d      	cmp	r5, r1
 800195c:	db08      	blt.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>
 800195e:	dc01      	bgt.n	8001964 <??ZbZclAttrIntegerRangeCheck_84>
 8001960:	4284      	cmp	r4, r0
 8001962:	d305      	bcc.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>

08001964 <??ZbZclAttrIntegerRangeCheck_84>:
 8001964:	f5b5 0f00 	cmp.w	r5, #8388608	@ 0x800000
 8001968:	db04      	blt.n	8001974 <??ZbZclAttrIntegerRangeCheck_85>
 800196a:	dc01      	bgt.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>
 800196c:	2c00      	cmp	r4, #0
 800196e:	d301      	bcc.n	8001974 <??ZbZclAttrIntegerRangeCheck_85>

08001970 <??ZbZclAttrIntegerRangeCheck_83>:
 8001970:	2000      	movs	r0, #0
 8001972:	e022      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001974 <??ZbZclAttrIntegerRangeCheck_85>:
 8001974:	e009      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001976 <??ZbZclAttrIntegerRangeCheck_16>:
 8001976:	2000      	movs	r0, #0
 8001978:	f05f 4100 	movs.w	r1, #2147483648	@ 0x80000000
 800197c:	428d      	cmp	r5, r1
 800197e:	d103      	bne.n	8001988 <??ZbZclAttrIntegerRangeCheck_87>
 8001980:	4284      	cmp	r4, r0
 8001982:	d101      	bne.n	8001988 <??ZbZclAttrIntegerRangeCheck_87>
 8001984:	2001      	movs	r0, #1
 8001986:	e018      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001988 <??ZbZclAttrIntegerRangeCheck_87>:
 8001988:	e7ff      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800198a <??ZbZclAttrIntegerRangeCheck_17>:
 800198a:	ea56 0008 	orrs.w	r0, r6, r8
 800198e:	ea57 0109 	orrs.w	r1, r7, r9
 8001992:	2900      	cmp	r1, #0
 8001994:	d103      	bne.n	800199e <??ZbZclAttrIntegerRangeCheck_88>
 8001996:	2800      	cmp	r0, #0
 8001998:	d101      	bne.n	800199e <??ZbZclAttrIntegerRangeCheck_88>
 800199a:	2001      	movs	r0, #1
 800199c:	e00d      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800199e <??ZbZclAttrIntegerRangeCheck_88>:
 800199e:	42bd      	cmp	r5, r7
 80019a0:	db09      	blt.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>
 80019a2:	dc01      	bgt.n	80019a8 <??ZbZclAttrIntegerRangeCheck_90>
 80019a4:	42b4      	cmp	r4, r6
 80019a6:	d306      	bcc.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>

080019a8 <??ZbZclAttrIntegerRangeCheck_90>:
 80019a8:	45a9      	cmp	r9, r5
 80019aa:	db04      	blt.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>
 80019ac:	dc01      	bgt.n	80019b2 <??ZbZclAttrIntegerRangeCheck_91>
 80019ae:	45a0      	cmp	r8, r4
 80019b0:	d301      	bcc.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>

080019b2 <??ZbZclAttrIntegerRangeCheck_91>:
 80019b2:	2001      	movs	r0, #1
 80019b4:	e000      	b.n	80019b8 <??ZbZclAttrIntegerRangeCheck_92>

080019b6 <??ZbZclAttrIntegerRangeCheck_89>:
 80019b6:	2000      	movs	r0, #0

080019b8 <??ZbZclAttrIntegerRangeCheck_92>:
 80019b8:	b2c0      	uxtb	r0, r0

080019ba <??ZbZclAttrIntegerRangeCheck_19>:
 80019ba:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80019be:	4770      	bx	lr

080019c0 <??DataTable1>:
 80019c0:	8000 ffff                                   ....

080019c4 <??DataTable1_1>:
 80019c4:	0000 ff80                                   ....

080019c8 <ZbZclAttrIntegerRead>:
 80019c8:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80019cc:	b085      	sub	sp, #20
 80019ce:	0006      	movs	r6, r0
 80019d0:	000f      	movs	r7, r1
 80019d2:	0015      	movs	r5, r2
 80019d4:	001c      	movs	r4, r3
 80019d6:	2000      	movs	r0, #0
 80019d8:	f88d 0009 	strb.w	r0, [sp, #9]
 80019dc:	f05f 0808 	movs.w	r8, #8
 80019e0:	f05f 0900 	movs.w	r9, #0
 80019e4:	f10d 0a0c 	add.w	sl, sp, #12
 80019e8:	464a      	mov	r2, r9
 80019ea:	4641      	mov	r1, r8
 80019ec:	4650      	mov	r0, sl
 80019ee:	f006 f993 	bl	8007d18 <__aeabi_memset>
 80019f2:	2000      	movs	r0, #0
 80019f4:	9001      	str	r0, [sp, #4]
 80019f6:	2008      	movs	r0, #8
 80019f8:	9000      	str	r0, [sp, #0]
 80019fa:	ab03      	add	r3, sp, #12
 80019fc:	f10d 0209 	add.w	r2, sp, #9
 8001a00:	0039      	movs	r1, r7
 8001a02:	b289      	uxth	r1, r1
 8001a04:	0030      	movs	r0, r6
 8001a06:	f7fe fcee 	bl	80003e6 <ZbZclAttrRead>
 8001a0a:	f88d 0008 	strb.w	r0, [sp, #8]
 8001a0e:	2c00      	cmp	r4, #0
 8001a10:	d002      	beq.n	8001a18 <??ZbZclAttrIntegerRead_0>
 8001a12:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a16:	7020      	strb	r0, [r4, #0]

08001a18 <??ZbZclAttrIntegerRead_0>:
 8001a18:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	d002      	beq.n	8001a26 <??ZbZclAttrIntegerRead_1>
 8001a20:	2000      	movs	r0, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	e01a      	b.n	8001a5c <??ZbZclAttrIntegerRead_2>

08001a26 <??ZbZclAttrIntegerRead_1>:
 8001a26:	aa02      	add	r2, sp, #8
 8001a28:	a903      	add	r1, sp, #12
 8001a2a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001a2e:	f7ff fcb1 	bl	8001394 <ZbZclParseInteger>
 8001a32:	0002      	movs	r2, r0
 8001a34:	000b      	movs	r3, r1
 8001a36:	2c00      	cmp	r4, #0
 8001a38:	d002      	beq.n	8001a40 <??ZbZclAttrIntegerRead_3>
 8001a3a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a3e:	7020      	strb	r0, [r4, #0]

08001a40 <??ZbZclAttrIntegerRead_3>:
 8001a40:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a44:	2800      	cmp	r0, #0
 8001a46:	d002      	beq.n	8001a4e <??ZbZclAttrIntegerRead_4>
 8001a48:	2000      	movs	r0, #0
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	e006      	b.n	8001a5c <??ZbZclAttrIntegerRead_2>

08001a4e <??ZbZclAttrIntegerRead_4>:
 8001a4e:	2d00      	cmp	r5, #0
 8001a50:	d002      	beq.n	8001a58 <??ZbZclAttrIntegerRead_5>
 8001a52:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001a56:	7028      	strb	r0, [r5, #0]

08001a58 <??ZbZclAttrIntegerRead_5>:
 8001a58:	0010      	movs	r0, r2
 8001a5a:	0019      	movs	r1, r3

08001a5c <??ZbZclAttrIntegerRead_2>:
 8001a5c:	b006      	add	sp, #24
 8001a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001a62 <ZbZclAttrIntegerWrite>:
 8001a62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a66:	b087      	sub	sp, #28
 8001a68:	4680      	mov	r8, r0
 8001a6a:	4689      	mov	r9, r1
 8001a6c:	0014      	movs	r4, r2
 8001a6e:	001d      	movs	r5, r3
 8001a70:	f1b8 0f00 	cmp.w	r8, #0
 8001a74:	d101      	bne.n	8001a7a <??ZbZclAttrIntegerWrite_0>
 8001a76:	2087      	movs	r0, #135	@ 0x87
 8001a78:	e042      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001a7a <??ZbZclAttrIntegerWrite_0>:
 8001a7a:	ab04      	add	r3, sp, #16
 8001a7c:	f10d 0211 	add.w	r2, sp, #17
 8001a80:	4649      	mov	r1, r9
 8001a82:	b289      	uxth	r1, r1
 8001a84:	4640      	mov	r0, r8
 8001a86:	f7ff ff9f 	bl	80019c8 <ZbZclAttrIntegerRead>
 8001a8a:	0006      	movs	r6, r0
 8001a8c:	000f      	movs	r7, r1
 8001a8e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001a92:	2800      	cmp	r0, #0
 8001a94:	d002      	beq.n	8001a9c <??ZbZclAttrIntegerWrite_2>
 8001a96:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001a9a:	e031      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001a9c <??ZbZclAttrIntegerWrite_2>:
 8001a9c:	42af      	cmp	r7, r5
 8001a9e:	d103      	bne.n	8001aa8 <??ZbZclAttrIntegerWrite_3>
 8001aa0:	42a6      	cmp	r6, r4
 8001aa2:	d101      	bne.n	8001aa8 <??ZbZclAttrIntegerWrite_3>
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	e02b      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001aa8 <??ZbZclAttrIntegerWrite_3>:
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	e9cd 0100 	strd	r0, r1, [sp]
 8001ab8:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8001abc:	0020      	movs	r0, r4
 8001abe:	0029      	movs	r1, r5
 8001ac0:	f7ff fdac 	bl	800161c <ZbZclAttrIntegerRangeCheck>
 8001ac4:	2800      	cmp	r0, #0
 8001ac6:	d101      	bne.n	8001acc <??ZbZclAttrIntegerWrite_4>
 8001ac8:	2087      	movs	r0, #135	@ 0x87
 8001aca:	e019      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001acc <??ZbZclAttrIntegerWrite_4>:
 8001acc:	0022      	movs	r2, r4
 8001ace:	002b      	movs	r3, r5
 8001ad0:	a805      	add	r0, sp, #20
 8001ad2:	f005 fb87 	bl	80071e4 <putle64>
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	9001      	str	r0, [sp, #4]
 8001ada:	2008      	movs	r0, #8
 8001adc:	9000      	str	r0, [sp, #0]
 8001ade:	ab05      	add	r3, sp, #20
 8001ae0:	464a      	mov	r2, r9
 8001ae2:	b292      	uxth	r2, r2
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4640      	mov	r0, r8
 8001ae8:	f7fe fdcf 	bl	800068a <ZbZclAttrWrite>
 8001aec:	f88d 0010 	strb.w	r0, [sp, #16]
 8001af0:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001af4:	2800      	cmp	r0, #0
 8001af6:	d002      	beq.n	8001afe <??ZbZclAttrIntegerWrite_5>
 8001af8:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001afc:	e000      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001afe <??ZbZclAttrIntegerWrite_5>:
 8001afe:	2000      	movs	r0, #0

08001b00 <??ZbZclAttrIntegerWrite_1>:
 8001b00:	b007      	add	sp, #28
 8001b02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001b06 <ZbZclAttrIntegerIncrement>:
 8001b06:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	468b      	mov	fp, r1
 8001b0e:	0016      	movs	r6, r2
 8001b10:	001f      	movs	r7, r3
 8001b12:	f05f 0a00 	movs.w	sl, #0
 8001b16:	466b      	mov	r3, sp
 8001b18:	f10d 0201 	add.w	r2, sp, #1
 8001b1c:	4659      	mov	r1, fp
 8001b1e:	b289      	uxth	r1, r1
 8001b20:	9804      	ldr	r0, [sp, #16]
 8001b22:	f7ff ff51 	bl	80019c8 <ZbZclAttrIntegerRead>
 8001b26:	0002      	movs	r2, r0
 8001b28:	000b      	movs	r3, r1
 8001b2a:	f89d 0000 	ldrb.w	r0, [sp]
 8001b2e:	2800      	cmp	r0, #0
 8001b30:	d002      	beq.n	8001b38 <??ZbZclAttrIntegerIncrement_0>
 8001b32:	f89d 0000 	ldrb.w	r0, [sp]
 8001b36:	e03e      	b.n	8001bb6 <??ZbZclAttrIntegerIncrement_1>

08001b38 <??ZbZclAttrIntegerIncrement_0>:
 8001b38:	eb12 0806 	adds.w	r8, r2, r6
 8001b3c:	eb53 0907 	adcs.w	r9, r3, r7
 8001b40:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b44:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8001b48:	f7ff f9ea 	bl	8000f20 <ZbZclAttrTypeLength>
 8001b4c:	9001      	str	r0, [sp, #4]
 8001b4e:	9801      	ldr	r0, [sp, #4]
 8001b50:	2801      	cmp	r0, #1
 8001b52:	d017      	beq.n	8001b84 <??ZbZclAttrIntegerIncrement_2>
 8001b54:	2802      	cmp	r0, #2
 8001b56:	d00b      	beq.n	8001b70 <??ZbZclAttrIntegerIncrement_3>
 8001b58:	2804      	cmp	r0, #4
 8001b5a:	d002      	beq.n	8001b62 <??ZbZclAttrIntegerIncrement_4>
 8001b5c:	2808      	cmp	r0, #8
 8001b5e:	d118      	bne.n	8001b92 <??ZbZclAttrIntegerIncrement_5>

08001b60 <??ZbZclAttrIntegerIncrement_6>:
 8001b60:	e019      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b62 <??ZbZclAttrIntegerIncrement_4>:
 8001b62:	f038 0000 	bics.w	r0, r8, #0
 8001b66:	f039 31ff 	bics.w	r1, r9, #4294967295
 8001b6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b6e:	e012      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b70 <??ZbZclAttrIntegerIncrement_3>:
 8001b70:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001b74:	2100      	movs	r1, #0
 8001b76:	ea18 0000 	ands.w	r0, r8, r0
 8001b7a:	ea19 0101 	ands.w	r1, r9, r1
 8001b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b82:	e008      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b84 <??ZbZclAttrIntegerIncrement_2>:
 8001b84:	f018 00ff 	ands.w	r0, r8, #255	@ 0xff
 8001b88:	f019 0100 	ands.w	r1, r9, #0
 8001b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b90:	e001      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b92 <??ZbZclAttrIntegerIncrement_5>:
 8001b92:	2001      	movs	r0, #1
 8001b94:	4682      	mov	sl, r0

08001b96 <??ZbZclAttrIntegerIncrement_7>:
 8001b96:	4650      	mov	r0, sl
 8001b98:	b2c0      	uxtb	r0, r0
 8001b9a:	2800      	cmp	r0, #0
 8001b9c:	d001      	beq.n	8001ba2 <??ZbZclAttrIntegerIncrement_8>
 8001b9e:	2086      	movs	r0, #134	@ 0x86
 8001ba0:	e009      	b.n	8001bb6 <??ZbZclAttrIntegerIncrement_1>

08001ba2 <??ZbZclAttrIntegerIncrement_8>:
 8001ba2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8001ba6:	0022      	movs	r2, r4
 8001ba8:	002b      	movs	r3, r5
 8001baa:	4659      	mov	r1, fp
 8001bac:	b289      	uxth	r1, r1
 8001bae:	9804      	ldr	r0, [sp, #16]
 8001bb0:	f7ff ff57 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8001bb4:	2000      	movs	r0, #0

08001bb6 <??ZbZclAttrIntegerIncrement_1>:
 8001bb6:	b005      	add	sp, #20
 8001bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001bbc <ZbZclAttrEuiRead>:
 8001bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	0005      	movs	r5, r0
 8001bc4:	000e      	movs	r6, r1
 8001bc6:	0014      	movs	r4, r2
 8001bc8:	f05f 0808 	movs.w	r8, #8
 8001bcc:	f05f 0900 	movs.w	r9, #0
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	464a      	mov	r2, r9
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	0038      	movs	r0, r7
 8001bd8:	f006 f89e 	bl	8007d18 <__aeabi_memset>
 8001bdc:	2000      	movs	r0, #0
 8001bde:	9001      	str	r0, [sp, #4]
 8001be0:	2008      	movs	r0, #8
 8001be2:	9000      	str	r0, [sp, #0]
 8001be4:	ab02      	add	r3, sp, #8
 8001be6:	2200      	movs	r2, #0
 8001be8:	0031      	movs	r1, r6
 8001bea:	b289      	uxth	r1, r1
 8001bec:	0028      	movs	r0, r5
 8001bee:	f7fe fbfa 	bl	80003e6 <ZbZclAttrRead>
 8001bf2:	0007      	movs	r7, r0
 8001bf4:	2c00      	cmp	r4, #0
 8001bf6:	d000      	beq.n	8001bfa <??ZbZclAttrEuiRead_0>
 8001bf8:	7027      	strb	r7, [r4, #0]

08001bfa <??ZbZclAttrEuiRead_0>:
 8001bfa:	0038      	movs	r0, r7
 8001bfc:	b2c0      	uxtb	r0, r0
 8001bfe:	2800      	cmp	r0, #0
 8001c00:	d002      	beq.n	8001c08 <??ZbZclAttrEuiRead_1>
 8001c02:	2000      	movs	r0, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	e002      	b.n	8001c0e <??ZbZclAttrEuiRead_2>

08001c08 <??ZbZclAttrEuiRead_1>:
 8001c08:	a802      	add	r0, sp, #8
 8001c0a:	f005 fa98 	bl	800713e <pletoh64>

08001c0e <??ZbZclAttrEuiRead_2>:
 8001c0e:	b005      	add	sp, #20
 8001c10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c14 <ZbZclAttrEuiWrite>:
 8001c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c18:	b085      	sub	sp, #20
 8001c1a:	4680      	mov	r8, r0
 8001c1c:	4689      	mov	r9, r1
 8001c1e:	0014      	movs	r4, r2
 8001c20:	001d      	movs	r5, r3
 8001c22:	f1b8 0f00 	cmp.w	r8, #0
 8001c26:	d101      	bne.n	8001c2c <??ZbZclAttrEuiWrite_0>
 8001c28:	2087      	movs	r0, #135	@ 0x87
 8001c2a:	e02e      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c2c <??ZbZclAttrEuiWrite_0>:
 8001c2c:	aa02      	add	r2, sp, #8
 8001c2e:	4649      	mov	r1, r9
 8001c30:	b289      	uxth	r1, r1
 8001c32:	4640      	mov	r0, r8
 8001c34:	f7ff ffc2 	bl	8001bbc <ZbZclAttrEuiRead>
 8001c38:	0006      	movs	r6, r0
 8001c3a:	000f      	movs	r7, r1
 8001c3c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c40:	2800      	cmp	r0, #0
 8001c42:	d002      	beq.n	8001c4a <??ZbZclAttrEuiWrite_2>
 8001c44:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c48:	e01f      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c4a <??ZbZclAttrEuiWrite_2>:
 8001c4a:	42af      	cmp	r7, r5
 8001c4c:	d103      	bne.n	8001c56 <??ZbZclAttrEuiWrite_3>
 8001c4e:	42a6      	cmp	r6, r4
 8001c50:	d101      	bne.n	8001c56 <??ZbZclAttrEuiWrite_3>
 8001c52:	2000      	movs	r0, #0
 8001c54:	e019      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c56 <??ZbZclAttrEuiWrite_3>:
 8001c56:	0022      	movs	r2, r4
 8001c58:	002b      	movs	r3, r5
 8001c5a:	a803      	add	r0, sp, #12
 8001c5c:	f005 fac2 	bl	80071e4 <putle64>
 8001c60:	2002      	movs	r0, #2
 8001c62:	9001      	str	r0, [sp, #4]
 8001c64:	2008      	movs	r0, #8
 8001c66:	9000      	str	r0, [sp, #0]
 8001c68:	ab03      	add	r3, sp, #12
 8001c6a:	464a      	mov	r2, r9
 8001c6c:	b292      	uxth	r2, r2
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4640      	mov	r0, r8
 8001c72:	f7fe fd0a 	bl	800068a <ZbZclAttrWrite>
 8001c76:	f88d 0008 	strb.w	r0, [sp, #8]
 8001c7a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c7e:	2800      	cmp	r0, #0
 8001c80:	d002      	beq.n	8001c88 <??ZbZclAttrEuiWrite_4>
 8001c82:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c86:	e000      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c88 <??ZbZclAttrEuiWrite_4>:
 8001c88:	2000      	movs	r0, #0

08001c8a <??ZbZclAttrEuiWrite_1>:
 8001c8a:	b005      	add	sp, #20
 8001c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c90 <ZbZclAttrAppendList>:
 8001c90:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c94:	b089      	sub	sp, #36	@ 0x24
 8001c96:	0007      	movs	r7, r0
 8001c98:	000e      	movs	r6, r1
 8001c9a:	68b8      	ldr	r0, [r7, #8]
 8001c9c:	9008      	str	r0, [sp, #32]
 8001c9e:	2e00      	cmp	r6, #0
 8001ca0:	d002      	beq.n	8001ca8 <??ZbZclAttrAppendList_0>
 8001ca2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d101      	bne.n	8001cac <??ZbZclAttrAppendList_1>

08001ca8 <??ZbZclAttrAppendList_0>:
 8001ca8:	2000      	movs	r0, #0
 8001caa:	e0c6      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001cac <??ZbZclAttrAppendList_1>:
 8001cac:	f05f 0800 	movs.w	r8, #0

08001cb0 <??ZbZclAttrAppendList_3>:
 8001cb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001cb2:	4580      	cmp	r8, r0
 8001cb4:	f080 80bd 	bcs.w	8001e32 <??ZbZclAttrAppendList_4>
 8001cb8:	f05f 0928 	movs.w	r9, #40	@ 0x28
 8001cbc:	fb09 f008 	mul.w	r0, r9, r8
 8001cc0:	4430      	add	r0, r6
 8001cc2:	7900      	ldrb	r0, [r0, #4]
 8001cc4:	f010 0ff0 	tst.w	r0, #240	@ 0xf0
 8001cc8:	d007      	beq.n	8001cda <??ZbZclAttrAppendList_5>
 8001cca:	fb09 f008 	mul.w	r0, r9, r8
 8001cce:	4430      	add	r0, r6
 8001cd0:	68c0      	ldr	r0, [r0, #12]
 8001cd2:	2800      	cmp	r0, #0
 8001cd4:	d101      	bne.n	8001cda <??ZbZclAttrAppendList_5>
 8001cd6:	2001      	movs	r0, #1
 8001cd8:	e0af      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001cda <??ZbZclAttrAppendList_5>:
 8001cda:	fb09 f008 	mul.w	r0, r9, r8
 8001cde:	5a31      	ldrh	r1, [r6, r0]
 8001ce0:	0038      	movs	r0, r7
 8001ce2:	f7fe fa7c 	bl	80001de <ZbZclAttrFind>
 8001ce6:	0005      	movs	r5, r0
 8001ce8:	2d00      	cmp	r5, #0
 8001cea:	d003      	beq.n	8001cf4 <??ZbZclAttrAppendList_6>
 8001cec:	0029      	movs	r1, r5
 8001cee:	0038      	movs	r0, r7
 8001cf0:	f000 f8b6 	bl	8001e60 <ZbZclAttrFreeAttr>

08001cf4 <??ZbZclAttrAppendList_6>:
 8001cf4:	2418      	movs	r4, #24
 8001cf6:	f05f 0a00 	movs.w	sl, #0
 8001cfa:	f10d 0b04 	add.w	fp, sp, #4
 8001cfe:	4652      	mov	r2, sl
 8001d00:	0021      	movs	r1, r4
 8001d02:	4658      	mov	r0, fp
 8001d04:	f006 f808 	bl	8007d18 <__aeabi_memset>
 8001d08:	a801      	add	r0, sp, #4
 8001d0a:	9001      	str	r0, [sp, #4]
 8001d0c:	a801      	add	r0, sp, #4
 8001d0e:	9002      	str	r0, [sp, #8]
 8001d10:	fb09 f008 	mul.w	r0, r9, r8
 8001d14:	4430      	add	r0, r6
 8001d16:	9003      	str	r0, [sp, #12]
 8001d18:	fb09 f008 	mul.w	r0, r9, r8
 8001d1c:	4430      	add	r0, r6
 8001d1e:	7900      	ldrb	r0, [r0, #4]
 8001d20:	0780      	lsls	r0, r0, #30
 8001d22:	d50b      	bpl.n	8001d3c <??ZbZclAttrAppendList_7>
 8001d24:	fb09 f008 	mul.w	r0, r9, r8
 8001d28:	4430      	add	r0, r6
 8001d2a:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8001d2c:	f8ad 001a 	strh.w	r0, [sp, #26]
 8001d30:	fb09 f008 	mul.w	r0, r9, r8
 8001d34:	4430      	add	r0, r6
 8001d36:	8c00      	ldrh	r0, [r0, #32]
 8001d38:	f8ad 0018 	strh.w	r0, [sp, #24]

08001d3c <??ZbZclAttrAppendList_7>:
 8001d3c:	fb09 f008 	mul.w	r0, r9, r8
 8001d40:	4430      	add	r0, r6
 8001d42:	7900      	ldrb	r0, [r0, #4]
 8001d44:	f010 0030 	ands.w	r0, r0, #48	@ 0x30
 8001d48:	2830      	cmp	r0, #48	@ 0x30
 8001d4a:	d108      	bne.n	8001d5e <??ZbZclAttrAppendList_8>
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	9000      	str	r0, [sp, #0]
 8001d50:	fb09 f908 	mul.w	r9, r9, r8
 8001d54:	eb06 0009 	add.w	r0, r6, r9
 8001d58:	6880      	ldr	r0, [r0, #8]
 8001d5a:	9005      	str	r0, [sp, #20]
 8001d5c:	e034      	b.n	8001dc8 <??ZbZclAttrAppendList_9>

08001d5e <??ZbZclAttrAppendList_8>:
 8001d5e:	fb09 f008 	mul.w	r0, r9, r8
 8001d62:	4430      	add	r0, r6
 8001d64:	6880      	ldr	r0, [r0, #8]
 8001d66:	2800      	cmp	r0, #0
 8001d68:	d01f      	beq.n	8001daa <??ZbZclAttrAppendList_10>
 8001d6a:	fb09 f908 	mul.w	r9, r9, r8
 8001d6e:	eb06 0009 	add.w	r0, r6, r9
 8001d72:	6880      	ldr	r0, [r0, #8]
 8001d74:	9005      	str	r0, [sp, #20]
 8001d76:	9803      	ldr	r0, [sp, #12]
 8001d78:	7880      	ldrb	r0, [r0, #2]
 8001d7a:	2841      	cmp	r0, #65	@ 0x41
 8001d7c:	d003      	beq.n	8001d86 <??ZbZclAttrAppendList_11>
 8001d7e:	9803      	ldr	r0, [sp, #12]
 8001d80:	7880      	ldrb	r0, [r0, #2]
 8001d82:	2842      	cmp	r0, #66	@ 0x42
 8001d84:	d103      	bne.n	8001d8e <??ZbZclAttrAppendList_12>

08001d86 <??ZbZclAttrAppendList_11>:
 8001d86:	9805      	ldr	r0, [sp, #20]
 8001d88:	1c40      	adds	r0, r0, #1
 8001d8a:	9005      	str	r0, [sp, #20]
 8001d8c:	e00a      	b.n	8001da4 <??ZbZclAttrAppendList_13>

08001d8e <??ZbZclAttrAppendList_12>:
 8001d8e:	9803      	ldr	r0, [sp, #12]
 8001d90:	7880      	ldrb	r0, [r0, #2]
 8001d92:	2843      	cmp	r0, #67	@ 0x43
 8001d94:	d003      	beq.n	8001d9e <??ZbZclAttrAppendList_14>
 8001d96:	9803      	ldr	r0, [sp, #12]
 8001d98:	7880      	ldrb	r0, [r0, #2]
 8001d9a:	2844      	cmp	r0, #68	@ 0x44
 8001d9c:	d102      	bne.n	8001da4 <??ZbZclAttrAppendList_13>

08001d9e <??ZbZclAttrAppendList_14>:
 8001d9e:	9805      	ldr	r0, [sp, #20]
 8001da0:	1c80      	adds	r0, r0, #2
 8001da2:	9005      	str	r0, [sp, #20]

08001da4 <??ZbZclAttrAppendList_13>:
 8001da4:	9805      	ldr	r0, [sp, #20]
 8001da6:	9000      	str	r0, [sp, #0]
 8001da8:	e00e      	b.n	8001dc8 <??ZbZclAttrAppendList_9>

08001daa <??ZbZclAttrAppendList_10>:
 8001daa:	fb09 f908 	mul.w	r9, r9, r8
 8001dae:	eb06 0009 	add.w	r0, r6, r9
 8001db2:	7880      	ldrb	r0, [r0, #2]
 8001db4:	f7ff f8b4 	bl	8000f20 <ZbZclAttrTypeLength>
 8001db8:	9005      	str	r0, [sp, #20]
 8001dba:	9805      	ldr	r0, [sp, #20]
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d101      	bne.n	8001dc4 <??ZbZclAttrAppendList_15>
 8001dc0:	208d      	movs	r0, #141	@ 0x8d
 8001dc2:	e03a      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001dc4 <??ZbZclAttrAppendList_15>:
 8001dc4:	9805      	ldr	r0, [sp, #20]
 8001dc6:	9000      	str	r0, [sp, #0]

08001dc8 <??ZbZclAttrAppendList_9>:
 8001dc8:	2300      	movs	r3, #0
 8001dca:	a236      	add	r2, pc, #216	@ (adr r2, 8001ea4 <??DataTable1>)
 8001dcc:	9900      	ldr	r1, [sp, #0]
 8001dce:	3118      	adds	r1, #24
 8001dd0:	9808      	ldr	r0, [sp, #32]
 8001dd2:	f011 fe52 	bl	8013a7a <zb_heap_alloc>
 8001dd6:	0004      	movs	r4, r0
 8001dd8:	2c00      	cmp	r4, #0
 8001dda:	d101      	bne.n	8001de0 <??ZbZclAttrAppendList_16>
 8001ddc:	2089      	movs	r0, #137	@ 0x89
 8001dde:	e02c      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001de0 <??ZbZclAttrAppendList_16>:
 8001de0:	2518      	movs	r5, #24
 8001de2:	f10d 0904 	add.w	r9, sp, #4
 8001de6:	46a2      	mov	sl, r4
 8001de8:	002a      	movs	r2, r5
 8001dea:	4649      	mov	r1, r9
 8001dec:	4650      	mov	r0, sl
 8001dee:	f015 fc06 	bl	80175fe <__aeabi_memcpy>
 8001df2:	9800      	ldr	r0, [sp, #0]
 8001df4:	2800      	cmp	r0, #0
 8001df6:	d00c      	beq.n	8001e12 <??ZbZclAttrAppendList_17>
 8001df8:	f114 0018 	adds.w	r0, r4, #24
 8001dfc:	60e0      	str	r0, [r4, #12]
 8001dfe:	9800      	ldr	r0, [sp, #0]
 8001e00:	9007      	str	r0, [sp, #28]
 8001e02:	2500      	movs	r5, #0
 8001e04:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8001e08:	002a      	movs	r2, r5
 8001e0a:	9907      	ldr	r1, [sp, #28]
 8001e0c:	4648      	mov	r0, r9
 8001e0e:	f005 ff83 	bl	8007d18 <__aeabi_memset>

08001e12 <??ZbZclAttrAppendList_17>:
 8001e12:	0021      	movs	r1, r4
 8001e14:	0038      	movs	r0, r7
 8001e16:	f7fe f9b3 	bl	8000180 <ZbZclAttrAddSorted>
 8001e1a:	68e0      	ldr	r0, [r4, #12]
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	d005      	beq.n	8001e2c <??ZbZclAttrAppendList_18>
 8001e20:	6922      	ldr	r2, [r4, #16]
 8001e22:	68e1      	ldr	r1, [r4, #12]
 8001e24:	68a0      	ldr	r0, [r4, #8]
 8001e26:	7880      	ldrb	r0, [r0, #2]
 8001e28:	f7fe fdfa 	bl	8000a20 <ZbZclAttrDefaultValue>

08001e2c <??ZbZclAttrAppendList_18>:
 8001e2c:	f118 0801 	adds.w	r8, r8, #1
 8001e30:	e73e      	b.n	8001cb0 <??ZbZclAttrAppendList_3>

08001e32 <??ZbZclAttrAppendList_4>:
 8001e32:	0038      	movs	r0, r7
 8001e34:	f000 ff3a 	bl	8002cac <zcl_reporting_create_default_reports>
 8001e38:	2000      	movs	r0, #0

08001e3a <??ZbZclAttrAppendList_2>:
 8001e3a:	b00b      	add	sp, #44	@ 0x2c
 8001e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001e40 <ZbZclAttrCallbackExec>:
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	0004      	movs	r4, r0
 8001e44:	000d      	movs	r5, r1
 8001e46:	0016      	movs	r6, r2
 8001e48:	68a8      	ldr	r0, [r5, #8]
 8001e4a:	68c0      	ldr	r0, [r0, #12]
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	d005      	beq.n	8001e5c <??ZbZclAttrCallbackExec_0>
 8001e50:	0031      	movs	r1, r6
 8001e52:	0020      	movs	r0, r4
 8001e54:	68aa      	ldr	r2, [r5, #8]
 8001e56:	68d2      	ldr	r2, [r2, #12]
 8001e58:	4790      	blx	r2
 8001e5a:	e000      	b.n	8001e5e <??ZbZclAttrCallbackExec_1>

08001e5c <??ZbZclAttrCallbackExec_0>:
 8001e5c:	2001      	movs	r0, #1

08001e5e <??ZbZclAttrCallbackExec_1>:
 8001e5e:	bd70      	pop	{r4, r5, r6, pc}

08001e60 <ZbZclAttrFreeAttr>:
 8001e60:	b538      	push	{r3, r4, r5, lr}
 8001e62:	0004      	movs	r4, r0
 8001e64:	000d      	movs	r5, r1
 8001e66:	68a8      	ldr	r0, [r5, #8]
 8001e68:	7900      	ldrb	r0, [r0, #4]
 8001e6a:	0780      	lsls	r0, r0, #30
 8001e6c:	d50b      	bpl.n	8001e86 <??ZbZclAttrFreeAttr_0>
 8001e6e:	2200      	movs	r2, #0
 8001e70:	68a8      	ldr	r0, [r5, #8]
 8001e72:	8801      	ldrh	r1, [r0, #0]
 8001e74:	0020      	movs	r0, r4
 8001e76:	f000 fdfd 	bl	8002a74 <zcl_cluster_attr_report_delete>
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	68a8      	ldr	r0, [r5, #8]
 8001e7e:	8801      	ldrh	r1, [r0, #0]
 8001e80:	0020      	movs	r0, r4
 8001e82:	f000 fdf7 	bl	8002a74 <zcl_cluster_attr_report_delete>

08001e86 <??ZbZclAttrFreeAttr_0>:
 8001e86:	6868      	ldr	r0, [r5, #4]
 8001e88:	6829      	ldr	r1, [r5, #0]
 8001e8a:	6048      	str	r0, [r1, #4]
 8001e8c:	6828      	ldr	r0, [r5, #0]
 8001e8e:	6869      	ldr	r1, [r5, #4]
 8001e90:	6008      	str	r0, [r1, #0]
 8001e92:	602d      	str	r5, [r5, #0]
 8001e94:	606d      	str	r5, [r5, #4]
 8001e96:	2300      	movs	r3, #0
 8001e98:	a202      	add	r2, pc, #8	@ (adr r2, 8001ea4 <??DataTable1>)
 8001e9a:	0029      	movs	r1, r5
 8001e9c:	68a0      	ldr	r0, [r4, #8]
 8001e9e:	f011 fdfb 	bl	8013a98 <zb_heap_free>
 8001ea2:	bd31      	pop	{r0, r4, r5, pc}

08001ea4 <??DataTable1>:
 8001ea4:	0000 0000                                   ....

08001ea8 <ZbZclAttrFreeList>:
 8001ea8:	b570      	push	{r4, r5, r6, lr}
 8001eaa:	0005      	movs	r5, r0

08001eac <??ZbZclAttrFreeList_0>:
 8001eac:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8001eae:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8001eb2:	4288      	cmp	r0, r1
 8001eb4:	d001      	beq.n	8001eba <??ZbZclAttrFreeList_1>
 8001eb6:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8001eb8:	e000      	b.n	8001ebc <??ZbZclAttrFreeList_2>

08001eba <??ZbZclAttrFreeList_1>:
 8001eba:	2400      	movs	r4, #0

08001ebc <??ZbZclAttrFreeList_2>:
 8001ebc:	2c00      	cmp	r4, #0
 8001ebe:	d005      	beq.n	8001ecc <??ZbZclAttrFreeList_3>

08001ec0 <??ZbZclAttrFreeList_4>:
 8001ec0:	0026      	movs	r6, r4
 8001ec2:	0031      	movs	r1, r6
 8001ec4:	0028      	movs	r0, r5
 8001ec6:	f7ff ffcb 	bl	8001e60 <ZbZclAttrFreeAttr>
 8001eca:	e7ef      	b.n	8001eac <??ZbZclAttrFreeList_0>

08001ecc <??ZbZclAttrFreeList_3>:
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ed0 <zcl_reporting_send_conf>:
 8001ed0:	000b      	movs	r3, r1
 8001ed2:	7e02      	ldrb	r2, [r0, #24]
 8001ed4:	2a00      	cmp	r2, #0
 8001ed6:	d004      	beq.n	8001ee2 <??zcl_reporting_send_conf_0>
 8001ed8:	7e02      	ldrb	r2, [r0, #24]
 8001eda:	2aa4      	cmp	r2, #164	@ 0xa4
 8001edc:	d001      	beq.n	8001ee2 <??zcl_reporting_send_conf_0>
 8001ede:	7e02      	ldrb	r2, [r0, #24]
 8001ee0:	2aa3      	cmp	r2, #163	@ 0xa3

08001ee2 <??zcl_reporting_send_conf_0>:
 8001ee2:	4770      	bx	lr

08001ee4 <report_command_timer>:
 8001ee4:	b570      	push	{r4, r5, r6, lr}
 8001ee6:	0004      	movs	r4, r0
 8001ee8:	000d      	movs	r5, r1
 8001eea:	002e      	movs	r6, r5
 8001eec:	f116 0108 	adds.w	r1, r6, #8
 8001ef0:	6830      	ldr	r0, [r6, #0]
 8001ef2:	f000 f852 	bl	8001f9a <zcl_reporting_send_report>
 8001ef6:	6870      	ldr	r0, [r6, #4]
 8001ef8:	f011 fa4e 	bl	8013398 <ZbTimerFree>
 8001efc:	2300      	movs	r3, #0
 8001efe:	a2cf      	add	r2, pc, #828	@ (adr r2, 800223c <??DataTable4>)
 8001f00:	0031      	movs	r1, r6
 8001f02:	6830      	ldr	r0, [r6, #0]
 8001f04:	6880      	ldr	r0, [r0, #8]
 8001f06:	f011 fdc7 	bl	8013a98 <zb_heap_free>
 8001f0a:	bd70      	pop	{r4, r5, r6, pc}

08001f0c <zcl_reporting_queue_report>:
 8001f0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f10:	0006      	movs	r6, r0
 8001f12:	000f      	movs	r7, r1
 8001f14:	0014      	movs	r4, r2
 8001f16:	2c00      	cmp	r4, #0
 8001f18:	d104      	bne.n	8001f24 <??zcl_reporting_queue_report_0>
 8001f1a:	0039      	movs	r1, r7
 8001f1c:	0030      	movs	r0, r6
 8001f1e:	f000 f83c 	bl	8001f9a <zcl_reporting_send_report>
 8001f22:	e037      	b.n	8001f94 <??zcl_reporting_queue_report_1>

08001f24 <??zcl_reporting_queue_report_0>:
 8001f24:	f20f 3814 	addw	r8, pc, #788	@ 0x314
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4642      	mov	r2, r8
 8001f2c:	2198      	movs	r1, #152	@ 0x98
 8001f2e:	68b0      	ldr	r0, [r6, #8]
 8001f30:	f011 fda3 	bl	8013a7a <zb_heap_alloc>
 8001f34:	0005      	movs	r5, r0
 8001f36:	2d00      	cmp	r5, #0
 8001f38:	d101      	bne.n	8001f3e <??zcl_reporting_queue_report_2>
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	e02b      	b.n	8001f96 <??zcl_reporting_queue_report_3>

08001f3e <??zcl_reporting_queue_report_2>:
 8001f3e:	f05f 0998 	movs.w	r9, #152	@ 0x98
 8001f42:	f05f 0a00 	movs.w	sl, #0
 8001f46:	46ab      	mov	fp, r5
 8001f48:	4652      	mov	r2, sl
 8001f4a:	4649      	mov	r1, r9
 8001f4c:	4658      	mov	r0, fp
 8001f4e:	f005 fee3 	bl	8007d18 <__aeabi_memset>
 8001f52:	002a      	movs	r2, r5
 8001f54:	f8df 1c98 	ldr.w	r1, [pc, #3224]	@ 8002bf0 <??DataTable9>
 8001f58:	68b0      	ldr	r0, [r6, #8]
 8001f5a:	f011 f9cb 	bl	80132f4 <ZbTimerAlloc>
 8001f5e:	6068      	str	r0, [r5, #4]
 8001f60:	6868      	ldr	r0, [r5, #4]
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d107      	bne.n	8001f76 <??zcl_reporting_queue_report_4>
 8001f66:	2300      	movs	r3, #0
 8001f68:	4642      	mov	r2, r8
 8001f6a:	0029      	movs	r1, r5
 8001f6c:	68b0      	ldr	r0, [r6, #8]
 8001f6e:	f011 fd93 	bl	8013a98 <zb_heap_free>
 8001f72:	2000      	movs	r0, #0
 8001f74:	e00f      	b.n	8001f96 <??zcl_reporting_queue_report_3>

08001f76 <??zcl_reporting_queue_report_4>:
 8001f76:	602e      	str	r6, [r5, #0]
 8001f78:	f05f 0890 	movs.w	r8, #144	@ 0x90
 8001f7c:	46b9      	mov	r9, r7
 8001f7e:	f115 0a08 	adds.w	sl, r5, #8
 8001f82:	4642      	mov	r2, r8
 8001f84:	4649      	mov	r1, r9
 8001f86:	4650      	mov	r0, sl
 8001f88:	f015 fb39 	bl	80175fe <__aeabi_memcpy>
 8001f8c:	0021      	movs	r1, r4
 8001f8e:	6868      	ldr	r0, [r5, #4]
 8001f90:	f011 fa36 	bl	8013400 <ZbTimerReset>

08001f94 <??zcl_reporting_queue_report_1>:
 8001f94:	2001      	movs	r0, #1

08001f96 <??zcl_reporting_queue_report_3>:
 8001f96:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001f9a <zcl_reporting_send_report>:
 8001f9a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9e:	b0cc      	sub	sp, #304	@ 0x130
 8001fa0:	0005      	movs	r5, r0
 8001fa2:	000e      	movs	r6, r1
 8001fa4:	2400      	movs	r4, #0
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f88d 0004 	strb.w	r0, [sp, #4]
 8001fac:	8a28      	ldrh	r0, [r5, #16]
 8001fae:	2800      	cmp	r0, #0
 8001fb0:	d001      	beq.n	8001fb6 <??zcl_reporting_send_report_0>
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	e000      	b.n	8001fb8 <??zcl_reporting_send_report_1>

08001fb6 <??zcl_reporting_send_report_0>:
 8001fb6:	2000      	movs	r0, #0

08001fb8 <??zcl_reporting_send_report_1>:
 8001fb8:	f88d 0005 	strb.w	r0, [sp, #5]
 8001fbc:	8a28      	ldrh	r0, [r5, #16]
 8001fbe:	f8ad 0008 	strh.w	r0, [sp, #8]
 8001fc2:	7f28      	ldrb	r0, [r5, #28]
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	d103      	bne.n	8001fd0 <??zcl_reporting_send_report_2>
 8001fc8:	2001      	movs	r0, #1
 8001fca:	f88d 0006 	strb.w	r0, [sp, #6]
 8001fce:	e002      	b.n	8001fd6 <??zcl_reporting_send_report_3>

08001fd0 <??zcl_reporting_send_report_2>:
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f88d 0006 	strb.w	r0, [sp, #6]

08001fd6 <??zcl_reporting_send_report_3>:
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	f88d 0007 	strb.w	r0, [sp, #7]
 8001fdc:	f011 fb41 	bl	8013662 <ZbZclGetNextSeqnum>
 8001fe0:	f88d 000a 	strb.w	r0, [sp, #10]
 8001fe4:	200a      	movs	r0, #10
 8001fe6:	f88d 000b 	strb.w	r0, [sp, #11]
 8001fea:	2205      	movs	r2, #5
 8001fec:	a903      	add	r1, sp, #12
 8001fee:	a801      	add	r0, sp, #4
 8001ff0:	f004 facc 	bl	800658c <ZbZclAppendHeader>
 8001ff4:	0007      	movs	r7, r0
 8001ff6:	2f01      	cmp	r7, #1
 8001ff8:	f2c0 8093 	blt.w	8002122 <??zcl_reporting_send_report_4>

08001ffc <??zcl_reporting_send_report_5>:
 8001ffc:	a91a      	add	r1, sp, #104	@ 0x68
 8001ffe:	a803      	add	r0, sp, #12
 8002000:	0022      	movs	r2, r4
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
 8002008:	0038      	movs	r0, r7
 800200a:	b2c0      	uxtb	r0, r0
 800200c:	aa1a      	add	r2, sp, #104	@ 0x68
 800200e:	0023      	movs	r3, r4
 8002010:	b2db      	uxtb	r3, r3
 8002012:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002016:	6050      	str	r0, [r2, #4]
 8002018:	1c64      	adds	r4, r4, #1
 800201a:	2000      	movs	r0, #0
 800201c:	4680      	mov	r8, r0

0800201e <??zcl_reporting_send_report_6>:
 800201e:	f1b8 0f0c 	cmp.w	r8, #12
 8002022:	d22e      	bcs.n	8002082 <??zcl_reporting_send_report_7>
 8002024:	220c      	movs	r2, #12
 8002026:	fb02 f008 	mul.w	r0, r2, r8
 800202a:	4430      	add	r0, r6
 800202c:	7a00      	ldrb	r0, [r0, #8]
 800202e:	2800      	cmp	r0, #0
 8002030:	d027      	beq.n	8002082 <??zcl_reporting_send_report_7>

08002032 <??zcl_reporting_send_report_8>:
 8002032:	fb02 f008 	mul.w	r0, r2, r8
 8002036:	4430      	add	r0, r6
 8002038:	3009      	adds	r0, #9
 800203a:	0023      	movs	r3, r4
 800203c:	b2db      	uxtb	r3, r3
 800203e:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 8002042:	2003      	movs	r0, #3
 8002044:	ab1a      	add	r3, sp, #104	@ 0x68
 8002046:	46a4      	mov	ip, r4
 8002048:	fa5f fc8c 	uxtb.w	ip, ip
 800204c:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8002050:	6058      	str	r0, [r3, #4]
 8002052:	1c64      	adds	r4, r4, #1
 8002054:	fb02 f008 	mul.w	r0, r2, r8
 8002058:	4430      	add	r0, r6
 800205a:	6840      	ldr	r0, [r0, #4]
 800205c:	0023      	movs	r3, r4
 800205e:	b2db      	uxtb	r3, r3
 8002060:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 8002064:	fb02 f208 	mul.w	r2, r2, r8
 8002068:	eb06 0002 	add.w	r0, r6, r2
 800206c:	7a00      	ldrb	r0, [r0, #8]
 800206e:	aa1a      	add	r2, sp, #104	@ 0x68
 8002070:	0023      	movs	r3, r4
 8002072:	b2db      	uxtb	r3, r3
 8002074:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002078:	6050      	str	r0, [r2, #4]
 800207a:	1c64      	adds	r4, r4, #1
 800207c:	f118 0801 	adds.w	r8, r8, #1
 8002080:	e7cd      	b.n	800201e <??zcl_reporting_send_report_6>

08002082 <??zcl_reporting_send_report_7>:
 8002082:	2200      	movs	r2, #0
 8002084:	a906      	add	r1, sp, #24
 8002086:	0028      	movs	r0, r5
 8002088:	f001 fe57 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 800208c:	a806      	add	r0, sp, #24
 800208e:	f8df 1b68 	ldr.w	r1, [pc, #2920]	@ 8002bf8 <??DataTable9_2>
 8002092:	6809      	ldr	r1, [r1, #0]
 8002094:	2210      	movs	r2, #16
 8002096:	f015 fab2 	bl	80175fe <__aeabi_memcpy>
 800209a:	2001      	movs	r0, #1
 800209c:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020a0:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020a4:	f050 0004 	orrs.w	r0, r0, #4
 80020a8:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020ac:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020b0:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 80020b4:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020b8:	7ca8      	ldrb	r0, [r5, #18]
 80020ba:	28ab      	cmp	r0, #171	@ 0xab
 80020bc:	d005      	beq.n	80020ca <??zcl_reporting_send_report_9>
 80020be:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020c2:	f050 0002 	orrs.w	r0, r0, #2
 80020c6:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c

080020ca <??zcl_reporting_send_report_9>:
 80020ca:	2001      	movs	r0, #1
 80020cc:	f88d 003e 	strb.w	r0, [sp, #62]	@ 0x3e
 80020d0:	2000      	movs	r0, #0
 80020d2:	f88d 003f 	strb.w	r0, [sp, #63]	@ 0x3f
 80020d6:	a81a      	add	r0, sp, #104	@ 0x68
 80020d8:	900c      	str	r0, [sp, #48]	@ 0x30
 80020da:	0020      	movs	r0, r4
 80020dc:	b2c0      	uxtb	r0, r0
 80020de:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 80020e2:	68ab      	ldr	r3, [r5, #8]
 80020e4:	f8df 2b14 	ldr.w	r2, [pc, #2836]	@ 8002bfc <??DataTable9_3>
 80020e8:	a906      	add	r1, sp, #24
 80020ea:	68a8      	ldr	r0, [r5, #8]
 80020ec:	f010 feca 	bl	8012e84 <ZbApsdeDataReqCallback>
 80020f0:	f88d 0000 	strb.w	r0, [sp]
 80020f4:	f89d 0000 	ldrb.w	r0, [sp]
 80020f8:	2800      	cmp	r0, #0
 80020fa:	d012      	beq.n	8002122 <??zcl_reporting_send_report_4>
 80020fc:	f05f 0920 	movs.w	r9, #32
 8002100:	f05f 0a00 	movs.w	sl, #0
 8002104:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 8002108:	4652      	mov	r2, sl
 800210a:	4649      	mov	r1, r9
 800210c:	4658      	mov	r0, fp
 800210e:	f005 fe03 	bl	8007d18 <__aeabi_memset>
 8002112:	f89d 0000 	ldrb.w	r0, [sp]
 8002116:	f88d 0060 	strb.w	r0, [sp, #96]	@ 0x60
 800211a:	68a9      	ldr	r1, [r5, #8]
 800211c:	a812      	add	r0, sp, #72	@ 0x48
 800211e:	f7ff fed7 	bl	8001ed0 <zcl_reporting_send_conf>

08002122 <??zcl_reporting_send_report_4>:
 8002122:	f05f 0900 	movs.w	r9, #0

08002126 <??zcl_reporting_send_report_10>:
 8002126:	f1b9 0f0c 	cmp.w	r9, #12
 800212a:	d21e      	bcs.n	800216a <??zcl_reporting_send_report_11>
 800212c:	f05f 080c 	movs.w	r8, #12
 8002130:	fb08 f009 	mul.w	r0, r8, r9
 8002134:	4430      	add	r0, r6
 8002136:	6840      	ldr	r0, [r0, #4]
 8002138:	2800      	cmp	r0, #0
 800213a:	d016      	beq.n	800216a <??zcl_reporting_send_report_11>

0800213c <??zcl_reporting_send_report_12>:
 800213c:	2300      	movs	r3, #0
 800213e:	a23f      	add	r2, pc, #252	@ (adr r2, 800223c <??DataTable4>)
 8002140:	fb08 f009 	mul.w	r0, r8, r9
 8002144:	4430      	add	r0, r6
 8002146:	6841      	ldr	r1, [r0, #4]
 8002148:	68a8      	ldr	r0, [r5, #8]
 800214a:	f011 fca5 	bl	8013a98 <zb_heap_free>
 800214e:	2000      	movs	r0, #0
 8002150:	fb08 f109 	mul.w	r1, r8, r9
 8002154:	4431      	add	r1, r6
 8002156:	6048      	str	r0, [r1, #4]
 8002158:	2000      	movs	r0, #0
 800215a:	fb08 f809 	mul.w	r8, r8, r9
 800215e:	eb06 0108 	add.w	r1, r6, r8
 8002162:	7208      	strb	r0, [r1, #8]
 8002164:	f119 0901 	adds.w	r9, r9, #1
 8002168:	e7dd      	b.n	8002126 <??zcl_reporting_send_report_10>

0800216a <??zcl_reporting_send_report_11>:
 800216a:	b04d      	add	sp, #308	@ 0x134
 800216c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002170 <zcl_report_check_time>:
 8002170:	4281      	cmp	r1, r0
 8002172:	d201      	bcs.n	8002178 <??zcl_report_check_time_0>
 8002174:	0008      	movs	r0, r1
 8002176:	e7ff      	b.n	8002178 <??zcl_report_check_time_0>

08002178 <??zcl_report_check_time_0>:
 8002178:	4770      	bx	lr

0800217a <zcl_report_kick>:
 800217a:	b538      	push	{r3, r4, r5, lr}
 800217c:	0004      	movs	r4, r0
 800217e:	000d      	movs	r5, r1
 8002180:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002182:	2800      	cmp	r0, #0
 8002184:	d101      	bne.n	800218a <??zcl_report_kick_0>
 8002186:	2000      	movs	r0, #0
 8002188:	e00d      	b.n	80021a6 <??zcl_report_kick_1>

0800218a <??zcl_report_kick_0>:
 800218a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 800218e:	2800      	cmp	r0, #0
 8002190:	d001      	beq.n	8002196 <??zcl_report_kick_2>
 8002192:	2001      	movs	r0, #1
 8002194:	e007      	b.n	80021a6 <??zcl_report_kick_1>

08002196 <??zcl_report_kick_2>:
 8002196:	2001      	movs	r0, #1
 8002198:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
 800219c:	0029      	movs	r1, r5
 800219e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80021a0:	f011 f92e 	bl	8013400 <ZbTimerReset>
 80021a4:	2001      	movs	r0, #1

080021a6 <??zcl_report_kick_1>:
 80021a6:	bd32      	pop	{r1, r4, r5, pc}

080021a8 <ZbZclAttrReportKick>:
 80021a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021aa:	0004      	movs	r4, r0
 80021ac:	000d      	movs	r5, r1
 80021ae:	0016      	movs	r6, r2
 80021b0:	001f      	movs	r7, r3
 80021b2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d001      	beq.n	80021bc <??ZbZclAttrReportKick_0>
 80021b8:	2001      	movs	r0, #1
 80021ba:	e010      	b.n	80021de <??ZbZclAttrReportKick_1>

080021bc <??ZbZclAttrReportKick_0>:
 80021bc:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
 80021c0:	6426      	str	r6, [r4, #64]	@ 0x40
 80021c2:	6467      	str	r7, [r4, #68]	@ 0x44
 80021c4:	2100      	movs	r1, #0
 80021c6:	0020      	movs	r0, r4
 80021c8:	f7ff ffd7 	bl	800217a <zcl_report_kick>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d105      	bne.n	80021dc <??ZbZclAttrReportKick_2>
 80021d0:	2000      	movs	r0, #0
 80021d2:	6420      	str	r0, [r4, #64]	@ 0x40
 80021d4:	2000      	movs	r0, #0
 80021d6:	6460      	str	r0, [r4, #68]	@ 0x44
 80021d8:	2001      	movs	r0, #1
 80021da:	e000      	b.n	80021de <??ZbZclAttrReportKick_1>

080021dc <??ZbZclAttrReportKick_2>:
 80021dc:	2000      	movs	r0, #0

080021de <??ZbZclAttrReportKick_1>:
 80021de:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080021e0 <zcl_report_append_attr>:
 80021e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021e4:	0004      	movs	r4, r0
 80021e6:	000d      	movs	r5, r1
 80021e8:	0016      	movs	r6, r2
 80021ea:	001f      	movs	r7, r3
 80021ec:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 80021f0:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 80021f4:	2300      	movs	r3, #0
 80021f6:	a211      	add	r2, pc, #68	@ (adr r2, 800223c <??DataTable4>)
 80021f8:	4649      	mov	r1, r9
 80021fa:	0020      	movs	r0, r4
 80021fc:	f011 fc3d 	bl	8013a7a <zb_heap_alloc>
 8002200:	6068      	str	r0, [r5, #4]
 8002202:	6868      	ldr	r0, [r5, #4]
 8002204:	2800      	cmp	r0, #0
 8002206:	d101      	bne.n	800220c <??zcl_report_append_attr_0>
 8002208:	2000      	movs	r0, #0
 800220a:	e014      	b.n	8002236 <??zcl_report_append_attr_1>

0800220c <??zcl_report_append_attr_0>:
 800220c:	f8cd 9000 	str.w	r9, [sp]
 8002210:	46c2      	mov	sl, r8
 8002212:	f8d5 b004 	ldr.w	fp, [r5, #4]
 8002216:	9a00      	ldr	r2, [sp, #0]
 8002218:	4651      	mov	r1, sl
 800221a:	4658      	mov	r0, fp
 800221c:	f015 f9ef 	bl	80175fe <__aeabi_memcpy>
 8002220:	f885 9008 	strb.w	r9, [r5, #8]
 8002224:	802e      	strh	r6, [r5, #0]
 8002226:	0031      	movs	r1, r6
 8002228:	b289      	uxth	r1, r1
 800222a:	f115 0009 	adds.w	r0, r5, #9
 800222e:	f004 ff94 	bl	800715a <putle16>
 8002232:	72ef      	strb	r7, [r5, #11]
 8002234:	2001      	movs	r0, #1

08002236 <??zcl_report_append_attr_1>:
 8002236:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800223c <??DataTable4>:
 800223c:	0000 0000                                   ....

08002240 <zcl_cluster_report_check_timeout>:
 8002240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002244:	0006      	movs	r6, r0
 8002246:	000f      	movs	r7, r1
 8002248:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 800224a:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 800224e:	4288      	cmp	r0, r1
 8002250:	d001      	beq.n	8002256 <??zcl_cluster_report_check_timeout_0>
 8002252:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 8002254:	e000      	b.n	8002258 <??zcl_cluster_report_check_timeout_1>

08002256 <??zcl_cluster_report_check_timeout_0>:
 8002256:	2000      	movs	r0, #0

08002258 <??zcl_cluster_report_check_timeout_1>:
 8002258:	2800      	cmp	r0, #0
 800225a:	d101      	bne.n	8002260 <??zcl_cluster_report_check_timeout_2>
 800225c:	2000      	movs	r0, #0
 800225e:	e042      	b.n	80022e6 <??zcl_cluster_report_check_timeout_3>

08002260 <??zcl_cluster_report_check_timeout_2>:
 8002260:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 8002262:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 8002266:	4288      	cmp	r0, r1
 8002268:	d001      	beq.n	800226e <??zcl_cluster_report_check_timeout_4>
 800226a:	6b35      	ldr	r5, [r6, #48]	@ 0x30
 800226c:	e000      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

0800226e <??zcl_cluster_report_check_timeout_4>:
 800226e:	2500      	movs	r5, #0

08002270 <??zcl_cluster_report_check_timeout_5>:
 8002270:	2d00      	cmp	r5, #0
 8002272:	d037      	beq.n	80022e4 <??zcl_cluster_report_check_timeout_6>
 8002274:	46a8      	mov	r8, r5
 8002276:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 800227a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800227e:	4288      	cmp	r0, r1
 8002280:	d027      	beq.n	80022d2 <??zcl_cluster_report_check_timeout_7>

08002282 <??zcl_cluster_report_check_timeout_8>:
 8002282:	f8b8 0020 	ldrh.w	r0, [r8, #32]
 8002286:	2800      	cmp	r0, #0
 8002288:	d00e      	beq.n	80022a8 <??zcl_cluster_report_check_timeout_9>
 800228a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800228e:	f8b8 9020 	ldrh.w	r9, [r8, #32]
 8002292:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002296:	fb00 1909 	mla	r9, r0, r9, r1
 800229a:	4649      	mov	r1, r9
 800229c:	0038      	movs	r0, r7
 800229e:	f011 f8df 	bl	8013460 <ZbTimeoutRemaining>
 80022a2:	0004      	movs	r4, r0
 80022a4:	2c00      	cmp	r4, #0
 80022a6:	d114      	bne.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022a8 <??zcl_cluster_report_check_timeout_9>:
 80022a8:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 80022ac:	2800      	cmp	r0, #0
 80022ae:	d010      	beq.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022b0 <??zcl_cluster_report_check_timeout_10>:
 80022b0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80022b4:	f8b8 9022 	ldrh.w	r9, [r8, #34]	@ 0x22
 80022b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022bc:	fb00 1909 	mla	r9, r0, r9, r1
 80022c0:	4649      	mov	r1, r9
 80022c2:	0038      	movs	r0, r7
 80022c4:	f011 f8cc 	bl	8013460 <ZbTimeoutRemaining>
 80022c8:	0004      	movs	r4, r0
 80022ca:	2c00      	cmp	r4, #0
 80022cc:	d101      	bne.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022ce <??zcl_cluster_report_check_timeout_11>:
 80022ce:	2001      	movs	r0, #1
 80022d0:	e009      	b.n	80022e6 <??zcl_cluster_report_check_timeout_3>

080022d2 <??zcl_cluster_report_check_timeout_7>:
 80022d2:	6828      	ldr	r0, [r5, #0]
 80022d4:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 80022d8:	4288      	cmp	r0, r1
 80022da:	d001      	beq.n	80022e0 <??zcl_cluster_report_check_timeout_12>
 80022dc:	682d      	ldr	r5, [r5, #0]
 80022de:	e7c7      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

080022e0 <??zcl_cluster_report_check_timeout_12>:
 80022e0:	2500      	movs	r5, #0
 80022e2:	e7c5      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

080022e4 <??zcl_cluster_report_check_timeout_6>:
 80022e4:	2000      	movs	r0, #0

080022e6 <??zcl_cluster_report_check_timeout_3>:
 80022e6:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

080022ec <zcl_cluster_reports_timer>:
 80022ec:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022f0:	b081      	sub	sp, #4
 80022f2:	ed2d 8b04 	vpush	{d8-d9}
 80022f6:	b0b0      	sub	sp, #192	@ 0xc0
 80022f8:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 80022fa:	9003      	str	r0, [sp, #12]
 80022fc:	2000      	movs	r0, #0
 80022fe:	9005      	str	r0, [sp, #20]
 8002300:	2000      	movs	r0, #0
 8002302:	9007      	str	r0, [sp, #28]
 8002304:	f8df 08f8 	ldr.w	r0, [pc, #2296]	@ 8002c00 <??DataTable9_4>
 8002308:	9006      	str	r0, [sp, #24]
 800230a:	2000      	movs	r0, #0
 800230c:	f88d 0010 	strb.w	r0, [sp, #16]
 8002310:	f05f 0b00 	movs.w	fp, #0
 8002314:	9803      	ldr	r0, [sp, #12]
 8002316:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800231a:	f88d 000b 	strb.w	r0, [sp, #11]
 800231e:	2000      	movs	r0, #0
 8002320:	f88d 000a 	strb.w	r0, [sp, #10]
 8002324:	2000      	movs	r0, #0
 8002326:	9903      	ldr	r1, [sp, #12]
 8002328:	f881 003d 	strb.w	r0, [r1, #61]	@ 0x3d
 800232c:	2000      	movs	r0, #0
 800232e:	9903      	ldr	r1, [sp, #12]
 8002330:	f881 003c 	strb.w	r0, [r1, #60]	@ 0x3c
 8002334:	9803      	ldr	r0, [sp, #12]
 8002336:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002338:	9903      	ldr	r1, [sp, #12]
 800233a:	3130      	adds	r1, #48	@ 0x30
 800233c:	4288      	cmp	r0, r1
 800233e:	d002      	beq.n	8002346 <??zcl_cluster_reports_timer_1>
 8002340:	9803      	ldr	r0, [sp, #12]
 8002342:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002344:	e000      	b.n	8002348 <??zcl_cluster_reports_timer_2>

08002346 <??zcl_cluster_reports_timer_1>:
 8002346:	2000      	movs	r0, #0

08002348 <??zcl_cluster_reports_timer_2>:
 8002348:	2800      	cmp	r0, #0
 800234a:	f000 81f7 	beq.w	800273c <??zcl_cluster_reports_timer_3>

0800234e <??zcl_cluster_reports_timer_4>:
 800234e:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002350:	f011 f90b 	bl	801356a <ZbZclUptime>
 8002354:	9009      	str	r0, [sp, #36]	@ 0x24
 8002356:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002358:	9803      	ldr	r0, [sp, #12]
 800235a:	f7ff ff71 	bl	8002240 <zcl_cluster_report_check_timeout>
 800235e:	2800      	cmp	r0, #0
 8002360:	d004      	beq.n	800236c <??zcl_cluster_reports_timer_5>
 8002362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002364:	f510 707a 	adds.w	r0, r0, #1000	@ 0x3e8
 8002368:	900b      	str	r0, [sp, #44]	@ 0x2c
 800236a:	e001      	b.n	8002370 <??zcl_cluster_reports_timer_6>

0800236c <??zcl_cluster_reports_timer_5>:
 800236c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800236e:	900b      	str	r0, [sp, #44]	@ 0x2c

08002370 <??zcl_cluster_reports_timer_6>:
 8002370:	2490      	movs	r4, #144	@ 0x90
 8002372:	2500      	movs	r5, #0
 8002374:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 8002378:	002a      	movs	r2, r5
 800237a:	0021      	movs	r1, r4
 800237c:	4640      	mov	r0, r8
 800237e:	f005 fccb 	bl	8007d18 <__aeabi_memset>
 8002382:	2000      	movs	r0, #0
 8002384:	4682      	mov	sl, r0
 8002386:	2000      	movs	r0, #0
 8002388:	f88d 0008 	strb.w	r0, [sp, #8]
 800238c:	9803      	ldr	r0, [sp, #12]
 800238e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002390:	9903      	ldr	r1, [sp, #12]
 8002392:	3130      	adds	r1, #48	@ 0x30
 8002394:	4288      	cmp	r0, r1
 8002396:	d002      	beq.n	800239e <??zcl_cluster_reports_timer_7>
 8002398:	9803      	ldr	r0, [sp, #12]
 800239a:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 800239c:	e000      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

0800239e <??zcl_cluster_reports_timer_7>:
 800239e:	2600      	movs	r6, #0

080023a0 <??zcl_cluster_reports_timer_8>:
 80023a0:	2e00      	cmp	r6, #0
 80023a2:	f000 817b 	beq.w	800269c <??zcl_cluster_reports_timer_9>
 80023a6:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023aa:	f88d 0009 	strb.w	r0, [sp, #9]
 80023ae:	f8df 0850 	ldr.w	r0, [pc, #2128]	@ 8002c00 <??DataTable9_4>
 80023b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80023b4:	0037      	movs	r7, r6
 80023b6:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 80023b8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023bc:	4288      	cmp	r0, r1
 80023be:	f000 8164 	beq.w	800268a <??zcl_cluster_reports_timer_10>

080023c2 <??zcl_cluster_reports_timer_11>:
 80023c2:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d116      	bne.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023ca:	8c38      	ldrh	r0, [r7, #32]
 80023cc:	2800      	cmp	r0, #0
 80023ce:	d013      	beq.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023d0:	6939      	ldr	r1, [r7, #16]
 80023d2:	8c3c      	ldrh	r4, [r7, #32]
 80023d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023d8:	fb00 1404 	mla	r4, r0, r4, r1
 80023dc:	0021      	movs	r1, r4
 80023de:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80023e0:	f011 f83e 	bl	8013460 <ZbTimeoutRemaining>
 80023e4:	9008      	str	r0, [sp, #32]
 80023e6:	9808      	ldr	r0, [sp, #32]
 80023e8:	2800      	cmp	r0, #0
 80023ea:	d005      	beq.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023ec:	9908      	ldr	r1, [sp, #32]
 80023ee:	9806      	ldr	r0, [sp, #24]
 80023f0:	f7ff febe 	bl	8002170 <zcl_report_check_time>
 80023f4:	9006      	str	r0, [sp, #24]
 80023f6:	e148      	b.n	800268a <??zcl_cluster_reports_timer_10>

080023f8 <??zcl_cluster_reports_timer_12>:
 80023f8:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023fc:	2800      	cmp	r0, #0
 80023fe:	d115      	bne.n	800242c <??zcl_cluster_reports_timer_13>
 8002400:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002402:	2800      	cmp	r0, #0
 8002404:	d012      	beq.n	800242c <??zcl_cluster_reports_timer_13>
 8002406:	6939      	ldr	r1, [r7, #16]
 8002408:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 800240a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800240e:	fb00 1404 	mla	r4, r0, r4, r1
 8002412:	0021      	movs	r1, r4
 8002414:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8002416:	f011 f823 	bl	8013460 <ZbTimeoutRemaining>
 800241a:	900a      	str	r0, [sp, #40]	@ 0x28
 800241c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800241e:	2800      	cmp	r0, #0
 8002420:	d104      	bne.n	800242c <??zcl_cluster_reports_timer_13>
 8002422:	2001      	movs	r0, #1
 8002424:	f88d 0009 	strb.w	r0, [sp, #9]
 8002428:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800242a:	6138      	str	r0, [r7, #16]

0800242c <??zcl_cluster_reports_timer_13>:
 800242c:	9803      	ldr	r0, [sp, #12]
 800242e:	8982      	ldrh	r2, [r0, #12]
 8002430:	9803      	ldr	r0, [sp, #12]
 8002432:	7b81      	ldrb	r1, [r0, #14]
 8002434:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002436:	f010 fe5a 	bl	80130ee <ZbApsBindSrcExists>
 800243a:	2800      	cmp	r0, #0
 800243c:	d105      	bne.n	800244a <??zcl_cluster_reports_timer_14>
 800243e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002440:	9806      	ldr	r0, [sp, #24]
 8002442:	f7ff fe95 	bl	8002170 <zcl_report_check_time>
 8002446:	9006      	str	r0, [sp, #24]
 8002448:	e11f      	b.n	800268a <??zcl_cluster_reports_timer_10>

0800244a <??zcl_cluster_reports_timer_14>:
 800244a:	9805      	ldr	r0, [sp, #20]
 800244c:	2800      	cmp	r0, #0
 800244e:	d10b      	bne.n	8002468 <??zcl_cluster_reports_timer_15>
 8002450:	2300      	movs	r3, #0
 8002452:	a28a      	add	r2, pc, #552	@ (adr r2, 800267c <??zcl_cluster_reports_timer_0>)
 8002454:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002458:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800245a:	f011 fb0e 	bl	8013a7a <zb_heap_alloc>
 800245e:	9005      	str	r0, [sp, #20]
 8002460:	9805      	ldr	r0, [sp, #20]
 8002462:	2800      	cmp	r0, #0
 8002464:	f000 816a 	beq.w	800273c <??zcl_cluster_reports_timer_3>

08002468 <??zcl_cluster_reports_timer_15>:
 8002468:	2000      	movs	r0, #0
 800246a:	9001      	str	r0, [sp, #4]
 800246c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002470:	9000      	str	r0, [sp, #0]
 8002472:	9b05      	ldr	r3, [sp, #20]
 8002474:	f10d 0211 	add.w	r2, sp, #17
 8002478:	89b9      	ldrh	r1, [r7, #12]
 800247a:	9803      	ldr	r0, [sp, #12]
 800247c:	f7fd ffb3 	bl	80003e6 <ZbZclAttrRead>
 8002480:	2800      	cmp	r0, #0
 8002482:	d003      	beq.n	800248c <??zcl_cluster_reports_timer_16>
 8002484:	0038      	movs	r0, r7
 8002486:	f000 fb0a 	bl	8002a9e <zcl_reporting_disable>
 800248a:	e094      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

0800248c <??zcl_cluster_reports_timer_16>:
 800248c:	2300      	movs	r3, #0
 800248e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002492:	9905      	ldr	r1, [sp, #20]
 8002494:	f89d 0011 	ldrb.w	r0, [sp, #17]
 8002498:	f7fe fdcd 	bl	8001036 <ZbZclAttrParseLength>
 800249c:	9007      	str	r0, [sp, #28]
 800249e:	9807      	ldr	r0, [sp, #28]
 80024a0:	2800      	cmp	r0, #0
 80024a2:	d503      	bpl.n	80024ac <??zcl_cluster_reports_timer_18>
 80024a4:	0038      	movs	r0, r7
 80024a6:	f000 fafa 	bl	8002a9e <zcl_reporting_disable>
 80024aa:	e084      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

080024ac <??zcl_cluster_reports_timer_18>:
 80024ac:	9807      	ldr	r0, [sp, #28]
 80024ae:	2800      	cmp	r0, #0
 80024b0:	f000 8081 	beq.w	80025b6 <??zcl_cluster_reports_timer_17>

080024b4 <??zcl_cluster_reports_timer_19>:
 80024b4:	7bb8      	ldrb	r0, [r7, #14]
 80024b6:	2838      	cmp	r0, #56	@ 0x38
 80024b8:	db37      	blt.n	800252a <??zcl_cluster_reports_timer_20>
 80024ba:	7bb8      	ldrb	r0, [r7, #14]
 80024bc:	283b      	cmp	r0, #59	@ 0x3b
 80024be:	da34      	bge.n	800252a <??zcl_cluster_reports_timer_20>
 80024c0:	f10d 0201 	add.w	r2, sp, #1
 80024c4:	9905      	ldr	r1, [sp, #20]
 80024c6:	7bb8      	ldrb	r0, [r7, #14]
 80024c8:	f004 ffdb 	bl	8007482 <ZbZclParseFloat>
 80024cc:	eeb0 8a40 	vmov.f32	s16, s0
 80024d0:	eef0 8a60 	vmov.f32	s17, s1
 80024d4:	f89d 0001 	ldrb.w	r0, [sp, #1]
 80024d8:	2800      	cmp	r0, #0
 80024da:	d003      	beq.n	80024e4 <??zcl_cluster_reports_timer_21>
 80024dc:	0038      	movs	r0, r7
 80024de:	f000 fade 	bl	8002a9e <zcl_reporting_disable>
 80024e2:	e068      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

080024e4 <??zcl_cluster_reports_timer_21>:
 80024e4:	ec51 0b18 	vmov	r0, r1, d8
 80024e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ec:	f005 fcc8 	bl	8007e80 <__aeabi_dsub>
 80024f0:	ec41 0b19 	vmov	d9, r0, r1
 80024f4:	ec51 0b19 	vmov	r0, r1, d9
 80024f8:	2200      	movs	r2, #0
 80024fa:	2300      	movs	r3, #0
 80024fc:	f006 f8d8 	bl	80086b0 <__aeabi_cdcmpeq>
 8002500:	d205      	bcs.n	800250e <??zcl_cluster_reports_timer_22>
 8002502:	ec51 0b19 	vmov	r0, r1, d9
 8002506:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800250a:	ec41 0b19 	vmov	d9, r0, r1

0800250e <??zcl_cluster_reports_timer_22>:
 800250e:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002512:	2800      	cmp	r0, #0
 8002514:	d106      	bne.n	8002524 <??zcl_cluster_reports_timer_23>
 8002516:	ec51 0b19 	vmov	r0, r1, d9
 800251a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800251e:	f006 f8c7 	bl	80086b0 <__aeabi_cdcmpeq>
 8002522:	d348      	bcc.n	80025b6 <??zcl_cluster_reports_timer_17>

08002524 <??zcl_cluster_reports_timer_23>:
 8002524:	ed87 8b06 	vstr	d8, [r7, #24]
 8002528:	e040      	b.n	80025ac <??zcl_cluster_reports_timer_24>

0800252a <??zcl_cluster_reports_timer_20>:
 800252a:	7bb8      	ldrb	r0, [r7, #14]
 800252c:	f7fe fe34 	bl	8001198 <ZbZclAttrIsAnalog>
 8002530:	2800      	cmp	r0, #0
 8002532:	d02b      	beq.n	800258c <??zcl_cluster_reports_timer_25>
 8002534:	466a      	mov	r2, sp
 8002536:	9905      	ldr	r1, [sp, #20]
 8002538:	7bb8      	ldrb	r0, [r7, #14]
 800253a:	f7fe ff2b 	bl	8001394 <ZbZclParseInteger>
 800253e:	0004      	movs	r4, r0
 8002540:	000d      	movs	r5, r1
 8002542:	f89d 0000 	ldrb.w	r0, [sp]
 8002546:	2800      	cmp	r0, #0
 8002548:	d003      	beq.n	8002552 <??zcl_cluster_reports_timer_26>
 800254a:	0038      	movs	r0, r7
 800254c:	f000 faa7 	bl	8002a9e <zcl_reporting_disable>
 8002550:	e031      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

08002552 <??zcl_cluster_reports_timer_26>:
 8002552:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002556:	ebb4 0800 	subs.w	r8, r4, r0
 800255a:	eb75 0901 	sbcs.w	r9, r5, r1
 800255e:	f1b9 0f00 	cmp.w	r9, #0
 8002562:	d503      	bpl.n	800256c <??zcl_cluster_reports_timer_27>
 8002564:	f1d8 0800 	rsbs	r8, r8, #0
 8002568:	eb79 0949 	sbcs.w	r9, r9, r9, lsl #1

0800256c <??zcl_cluster_reports_timer_27>:
 800256c:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002570:	2800      	cmp	r0, #0
 8002572:	d108      	bne.n	8002586 <??zcl_cluster_reports_timer_28>
 8002574:	4640      	mov	r0, r8
 8002576:	4649      	mov	r1, r9
 8002578:	f005 fe0c 	bl	8008194 <__aeabi_l2d>
 800257c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002580:	f006 f896 	bl	80086b0 <__aeabi_cdcmpeq>
 8002584:	d317      	bcc.n	80025b6 <??zcl_cluster_reports_timer_17>

08002586 <??zcl_cluster_reports_timer_28>:
 8002586:	e9c7 4506 	strd	r4, r5, [r7, #24]
 800258a:	e00f      	b.n	80025ac <??zcl_cluster_reports_timer_24>

0800258c <??zcl_cluster_reports_timer_25>:
 800258c:	9a07      	ldr	r2, [sp, #28]
 800258e:	9905      	ldr	r1, [sp, #20]
 8002590:	2000      	movs	r0, #0
 8002592:	f011 fa8f 	bl	8013ab4 <WpanCrc>
 8002596:	0001      	movs	r1, r0
 8002598:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800259c:	2800      	cmp	r0, #0
 800259e:	d104      	bne.n	80025aa <??zcl_cluster_reports_timer_29>
 80025a0:	8b38      	ldrh	r0, [r7, #24]
 80025a2:	000a      	movs	r2, r1
 80025a4:	b292      	uxth	r2, r2
 80025a6:	4290      	cmp	r0, r2
 80025a8:	d005      	beq.n	80025b6 <??zcl_cluster_reports_timer_17>

080025aa <??zcl_cluster_reports_timer_29>:
 80025aa:	8339      	strh	r1, [r7, #24]

080025ac <??zcl_cluster_reports_timer_24>:
 80025ac:	2001      	movs	r0, #1
 80025ae:	f88d 0009 	strb.w	r0, [sp, #9]
 80025b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80025b4:	6138      	str	r0, [r7, #16]

080025b6 <??zcl_cluster_reports_timer_17>:
 80025b6:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80025ba:	2800      	cmp	r0, #0
 80025bc:	d060      	beq.n	8002680 <??zcl_cluster_reports_timer_30>
 80025be:	9807      	ldr	r0, [sp, #28]
 80025c0:	2800      	cmp	r0, #0
 80025c2:	d05d      	beq.n	8002680 <??zcl_cluster_reports_timer_30>
 80025c4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80025c8:	1c40      	adds	r0, r0, #1
 80025ca:	f88d 0010 	strb.w	r0, [sp, #16]
 80025ce:	4650      	mov	r0, sl
 80025d0:	b2c0      	uxtb	r0, r0
 80025d2:	280c      	cmp	r0, #12
 80025d4:	d007      	beq.n	80025e6 <??zcl_cluster_reports_timer_31>
 80025d6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80025da:	9907      	ldr	r1, [sp, #28]
 80025dc:	fa51 f080 	uxtab	r0, r1, r0
 80025e0:	1cc0      	adds	r0, r0, #3
 80025e2:	2837      	cmp	r0, #55	@ 0x37
 80025e4:	d314      	bcc.n	8002610 <??zcl_cluster_reports_timer_32>

080025e6 <??zcl_cluster_reports_timer_31>:
 80025e6:	465a      	mov	r2, fp
 80025e8:	a90c      	add	r1, sp, #48	@ 0x30
 80025ea:	9803      	ldr	r0, [sp, #12]
 80025ec:	f7ff fc8e 	bl	8001f0c <zcl_reporting_queue_report>
 80025f0:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 80025f4:	2490      	movs	r4, #144	@ 0x90
 80025f6:	2500      	movs	r5, #0
 80025f8:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80025fc:	002a      	movs	r2, r5
 80025fe:	0021      	movs	r1, r4
 8002600:	4640      	mov	r0, r8
 8002602:	f005 fb89 	bl	8007d18 <__aeabi_memset>
 8002606:	2000      	movs	r0, #0
 8002608:	4682      	mov	sl, r0
 800260a:	2000      	movs	r0, #0
 800260c:	f88d 0008 	strb.w	r0, [sp, #8]

08002610 <??zcl_cluster_reports_timer_32>:
 8002610:	9807      	ldr	r0, [sp, #28]
 8002612:	9001      	str	r0, [sp, #4]
 8002614:	9805      	ldr	r0, [sp, #20]
 8002616:	9000      	str	r0, [sp, #0]
 8002618:	7bbb      	ldrb	r3, [r7, #14]
 800261a:	89ba      	ldrh	r2, [r7, #12]
 800261c:	a90c      	add	r1, sp, #48	@ 0x30
 800261e:	4654      	mov	r4, sl
 8002620:	b2e4      	uxtb	r4, r4
 8002622:	200c      	movs	r0, #12
 8002624:	4344      	muls	r4, r0
 8002626:	4421      	add	r1, r4
 8002628:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800262a:	f7ff fdd9 	bl	80021e0 <zcl_report_append_attr>
 800262e:	2800      	cmp	r0, #0
 8002630:	d02b      	beq.n	800268a <??zcl_cluster_reports_timer_10>

08002632 <??zcl_cluster_reports_timer_33>:
 8002632:	f11a 0a01 	adds.w	sl, sl, #1
 8002636:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800263a:	9807      	ldr	r0, [sp, #28]
 800263c:	1841      	adds	r1, r0, r1
 800263e:	1cc9      	adds	r1, r1, #3
 8002640:	f88d 1008 	strb.w	r1, [sp, #8]
 8002644:	8c38      	ldrh	r0, [r7, #32]
 8002646:	2800      	cmp	r0, #0
 8002648:	d005      	beq.n	8002656 <??zcl_cluster_reports_timer_34>
 800264a:	8c39      	ldrh	r1, [r7, #32]
 800264c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002650:	4341      	muls	r1, r0
 8002652:	9108      	str	r1, [sp, #32]
 8002654:	e00b      	b.n	800266e <??zcl_cluster_reports_timer_35>

08002656 <??zcl_cluster_reports_timer_34>:
 8002656:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002658:	2800      	cmp	r0, #0
 800265a:	d005      	beq.n	8002668 <??zcl_cluster_reports_timer_36>
 800265c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800265e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002662:	4341      	muls	r1, r0
 8002664:	9108      	str	r1, [sp, #32]
 8002666:	e002      	b.n	800266e <??zcl_cluster_reports_timer_35>

08002668 <??zcl_cluster_reports_timer_36>:
 8002668:	f8df 0594 	ldr.w	r0, [pc, #1428]	@ 8002c00 <??DataTable9_4>
 800266c:	9008      	str	r0, [sp, #32]

0800266e <??zcl_cluster_reports_timer_35>:
 800266e:	9908      	ldr	r1, [sp, #32]
 8002670:	9806      	ldr	r0, [sp, #24]
 8002672:	f7ff fd7d 	bl	8002170 <zcl_report_check_time>
 8002676:	9006      	str	r0, [sp, #24]
 8002678:	e007      	b.n	800268a <??zcl_cluster_reports_timer_10>
 800267a:	bf00      	nop

0800267c <??zcl_cluster_reports_timer_0>:
 800267c:	0000 0000                                   ....

08002680 <??zcl_cluster_reports_timer_30>:
 8002680:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002682:	9806      	ldr	r0, [sp, #24]
 8002684:	f7ff fd74 	bl	8002170 <zcl_report_check_time>
 8002688:	9006      	str	r0, [sp, #24]

0800268a <??zcl_cluster_reports_timer_10>:
 800268a:	6830      	ldr	r0, [r6, #0]
 800268c:	9903      	ldr	r1, [sp, #12]
 800268e:	3130      	adds	r1, #48	@ 0x30
 8002690:	4288      	cmp	r0, r1
 8002692:	d001      	beq.n	8002698 <??zcl_cluster_reports_timer_37>
 8002694:	6836      	ldr	r6, [r6, #0]
 8002696:	e683      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

08002698 <??zcl_cluster_reports_timer_37>:
 8002698:	2600      	movs	r6, #0
 800269a:	e681      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

0800269c <??zcl_cluster_reports_timer_9>:
 800269c:	9805      	ldr	r0, [sp, #20]
 800269e:	2800      	cmp	r0, #0
 80026a0:	d04c      	beq.n	800273c <??zcl_cluster_reports_timer_3>
 80026a2:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80026a6:	2800      	cmp	r0, #0
 80026a8:	d042      	beq.n	8002730 <??zcl_cluster_reports_timer_38>
 80026aa:	2001      	movs	r0, #1
 80026ac:	9007      	str	r0, [sp, #28]
 80026ae:	2001      	movs	r0, #1
 80026b0:	9905      	ldr	r1, [sp, #20]
 80026b2:	7008      	strb	r0, [r1, #0]
 80026b4:	4650      	mov	r0, sl
 80026b6:	b2c0      	uxtb	r0, r0
 80026b8:	280c      	cmp	r0, #12
 80026ba:	d007      	beq.n	80026cc <??zcl_cluster_reports_timer_39>
 80026bc:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80026c0:	9907      	ldr	r1, [sp, #28]
 80026c2:	fa51 f080 	uxtab	r0, r1, r0
 80026c6:	1cc0      	adds	r0, r0, #3
 80026c8:	2837      	cmp	r0, #55	@ 0x37
 80026ca:	d314      	bcc.n	80026f6 <??zcl_cluster_reports_timer_40>

080026cc <??zcl_cluster_reports_timer_39>:
 80026cc:	465a      	mov	r2, fp
 80026ce:	a90c      	add	r1, sp, #48	@ 0x30
 80026d0:	9803      	ldr	r0, [sp, #12]
 80026d2:	f7ff fc1b 	bl	8001f0c <zcl_reporting_queue_report>
 80026d6:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 80026da:	2490      	movs	r4, #144	@ 0x90
 80026dc:	2500      	movs	r5, #0
 80026de:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80026e2:	002a      	movs	r2, r5
 80026e4:	0021      	movs	r1, r4
 80026e6:	4640      	mov	r0, r8
 80026e8:	f005 fb16 	bl	8007d18 <__aeabi_memset>
 80026ec:	2000      	movs	r0, #0
 80026ee:	4682      	mov	sl, r0
 80026f0:	2000      	movs	r0, #0
 80026f2:	f88d 0008 	strb.w	r0, [sp, #8]

080026f6 <??zcl_cluster_reports_timer_40>:
 80026f6:	9807      	ldr	r0, [sp, #28]
 80026f8:	9001      	str	r0, [sp, #4]
 80026fa:	9805      	ldr	r0, [sp, #20]
 80026fc:	9000      	str	r0, [sp, #0]
 80026fe:	2330      	movs	r3, #48	@ 0x30
 8002700:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002704:	a90c      	add	r1, sp, #48	@ 0x30
 8002706:	4654      	mov	r4, sl
 8002708:	b2e4      	uxtb	r4, r4
 800270a:	200c      	movs	r0, #12
 800270c:	4344      	muls	r4, r0
 800270e:	4421      	add	r1, r4
 8002710:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002712:	f7ff fd65 	bl	80021e0 <zcl_report_append_attr>
 8002716:	2800      	cmp	r0, #0
 8002718:	d001      	beq.n	800271e <??zcl_cluster_reports_timer_41>
 800271a:	f11a 0a01 	adds.w	sl, sl, #1

0800271e <??zcl_cluster_reports_timer_41>:
 800271e:	4650      	mov	r0, sl
 8002720:	b2c0      	uxtb	r0, r0
 8002722:	2800      	cmp	r0, #0
 8002724:	d004      	beq.n	8002730 <??zcl_cluster_reports_timer_38>
 8002726:	465a      	mov	r2, fp
 8002728:	a90c      	add	r1, sp, #48	@ 0x30
 800272a:	9803      	ldr	r0, [sp, #12]
 800272c:	f7ff fbee 	bl	8001f0c <zcl_reporting_queue_report>

08002730 <??zcl_cluster_reports_timer_38>:
 8002730:	2300      	movs	r3, #0
 8002732:	a2ba      	add	r2, pc, #744	@ (adr r2, 8002a1c <??DataTable7>)
 8002734:	9905      	ldr	r1, [sp, #20]
 8002736:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002738:	f011 f9ae 	bl	8013a98 <zb_heap_free>

0800273c <??zcl_cluster_reports_timer_3>:
 800273c:	9806      	ldr	r0, [sp, #24]
 800273e:	28c8      	cmp	r0, #200	@ 0xc8
 8002740:	d201      	bcs.n	8002746 <??zcl_cluster_reports_timer_42>
 8002742:	20c8      	movs	r0, #200	@ 0xc8
 8002744:	9006      	str	r0, [sp, #24]

08002746 <??zcl_cluster_reports_timer_42>:
 8002746:	9803      	ldr	r0, [sp, #12]
 8002748:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 800274a:	2800      	cmp	r0, #0
 800274c:	d00c      	beq.n	8002768 <??zcl_cluster_reports_timer_43>
 800274e:	9803      	ldr	r0, [sp, #12]
 8002750:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002752:	9906      	ldr	r1, [sp, #24]
 8002754:	9803      	ldr	r0, [sp, #12]
 8002756:	9b03      	ldr	r3, [sp, #12]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	4798      	blx	r3
 800275c:	2000      	movs	r0, #0
 800275e:	9903      	ldr	r1, [sp, #12]
 8002760:	6408      	str	r0, [r1, #64]	@ 0x40
 8002762:	2000      	movs	r0, #0
 8002764:	9903      	ldr	r1, [sp, #12]
 8002766:	6448      	str	r0, [r1, #68]	@ 0x44

08002768 <??zcl_cluster_reports_timer_43>:
 8002768:	2301      	movs	r3, #1
 800276a:	f10d 020a 	add.w	r2, sp, #10
 800276e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002772:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002774:	f010 fee4 	bl	8013540 <ZbNwkGet>
 8002778:	2800      	cmp	r0, #0
 800277a:	d002      	beq.n	8002782 <??zcl_cluster_reports_timer_44>
 800277c:	2000      	movs	r0, #0
 800277e:	f88d 000a 	strb.w	r0, [sp, #10]

08002782 <??zcl_cluster_reports_timer_44>:
 8002782:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8002786:	2800      	cmp	r0, #0
 8002788:	d110      	bne.n	80027ac <??zcl_cluster_reports_timer_45>
 800278a:	9803      	ldr	r0, [sp, #12]
 800278c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800278e:	9903      	ldr	r1, [sp, #12]
 8002790:	3130      	adds	r1, #48	@ 0x30
 8002792:	4288      	cmp	r0, r1
 8002794:	d002      	beq.n	800279c <??zcl_cluster_reports_timer_46>
 8002796:	9803      	ldr	r0, [sp, #12]
 8002798:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800279a:	e000      	b.n	800279e <??zcl_cluster_reports_timer_47>

0800279c <??zcl_cluster_reports_timer_46>:
 800279c:	2000      	movs	r0, #0

0800279e <??zcl_cluster_reports_timer_47>:
 800279e:	2800      	cmp	r0, #0
 80027a0:	d004      	beq.n	80027ac <??zcl_cluster_reports_timer_45>
 80027a2:	9906      	ldr	r1, [sp, #24]
 80027a4:	9803      	ldr	r0, [sp, #12]
 80027a6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80027a8:	f010 fe2a 	bl	8013400 <ZbTimerReset>

080027ac <??zcl_cluster_reports_timer_45>:
 80027ac:	b030      	add	sp, #192	@ 0xc0
 80027ae:	ecbd 8b04 	vpop	{d8-d9}
 80027b2:	e8bd 8ff7 	ldmia.w	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080027b6 <zcl_attr_reporting_check>:
 80027b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b8:	0005      	movs	r5, r0
 80027ba:	000e      	movs	r6, r1
 80027bc:	0017      	movs	r7, r2
 80027be:	2000      	movs	r0, #0
 80027c0:	f88d 0000 	strb.w	r0, [sp]
 80027c4:	2301      	movs	r3, #1
 80027c6:	466a      	mov	r2, sp
 80027c8:	f240 410c 	movw	r1, #1036	@ 0x40c
 80027cc:	68a8      	ldr	r0, [r5, #8]
 80027ce:	f010 feb7 	bl	8013540 <ZbNwkGet>
 80027d2:	2800      	cmp	r0, #0
 80027d4:	d002      	beq.n	80027dc <??zcl_attr_reporting_check_0>
 80027d6:	2000      	movs	r0, #0
 80027d8:	f88d 0000 	strb.w	r0, [sp]

080027dc <??zcl_attr_reporting_check_0>:
 80027dc:	f89d 0000 	ldrb.w	r0, [sp]
 80027e0:	2800      	cmp	r0, #0
 80027e2:	d10d      	bne.n	8002800 <??zcl_attr_reporting_check_1>
 80027e4:	003a      	movs	r2, r7
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	0031      	movs	r1, r6
 80027ea:	b289      	uxth	r1, r1
 80027ec:	0028      	movs	r0, r5
 80027ee:	f000 f81a 	bl	8002826 <zcl_reporting_find>
 80027f2:	0004      	movs	r4, r0
 80027f4:	2c00      	cmp	r4, #0
 80027f6:	d003      	beq.n	8002800 <??zcl_attr_reporting_check_1>
 80027f8:	21c8      	movs	r1, #200	@ 0xc8
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7ff fcbd 	bl	800217a <zcl_report_kick>

08002800 <??zcl_attr_reporting_check_1>:
 8002800:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08002802 <ZbZclReportCleanup>:
 8002802:	b570      	push	{r4, r5, r6, lr}
 8002804:	0005      	movs	r5, r0

08002806 <??ZbZclReportCleanup_0>:
 8002806:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002808:	f115 0130 	adds.w	r1, r5, #48	@ 0x30
 800280c:	4288      	cmp	r0, r1
 800280e:	d001      	beq.n	8002814 <??ZbZclReportCleanup_1>
 8002810:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8002812:	e000      	b.n	8002816 <??ZbZclReportCleanup_2>

08002814 <??ZbZclReportCleanup_1>:
 8002814:	2400      	movs	r4, #0

08002816 <??ZbZclReportCleanup_2>:
 8002816:	2c00      	cmp	r4, #0
 8002818:	d004      	beq.n	8002824 <??ZbZclReportCleanup_3>

0800281a <??ZbZclReportCleanup_4>:
 800281a:	0026      	movs	r6, r4
 800281c:	0030      	movs	r0, r6
 800281e:	f000 f8ff 	bl	8002a20 <zcl_reporting_delete>
 8002822:	e7f0      	b.n	8002806 <??ZbZclReportCleanup_0>

08002824 <??ZbZclReportCleanup_3>:
 8002824:	bd70      	pop	{r4, r5, r6, pc}

08002826 <zcl_reporting_find>:
 8002826:	b470      	push	{r4, r5, r6}
 8002828:	0004      	movs	r4, r0
 800282a:	000b      	movs	r3, r1
 800282c:	0010      	movs	r0, r2
 800282e:	b2c0      	uxtb	r0, r0
 8002830:	2801      	cmp	r0, #1
 8002832:	d101      	bne.n	8002838 <??zcl_reporting_find_0>
 8002834:	2000      	movs	r0, #0
 8002836:	e01c      	b.n	8002872 <??zcl_reporting_find_1>

08002838 <??zcl_reporting_find_0>:
 8002838:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800283a:	f114 0130 	adds.w	r1, r4, #48	@ 0x30
 800283e:	4288      	cmp	r0, r1
 8002840:	d001      	beq.n	8002846 <??zcl_reporting_find_2>
 8002842:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002844:	e000      	b.n	8002848 <??zcl_reporting_find_3>

08002846 <??zcl_reporting_find_2>:
 8002846:	2100      	movs	r1, #0

08002848 <??zcl_reporting_find_3>:
 8002848:	2900      	cmp	r1, #0
 800284a:	d011      	beq.n	8002870 <??zcl_reporting_find_4>
 800284c:	000d      	movs	r5, r1
 800284e:	89a8      	ldrh	r0, [r5, #12]
 8002850:	001e      	movs	r6, r3
 8002852:	b2b6      	uxth	r6, r6
 8002854:	42b0      	cmp	r0, r6
 8002856:	d005      	beq.n	8002864 <??zcl_reporting_find_5>
 8002858:	6808      	ldr	r0, [r1, #0]
 800285a:	f114 0630 	adds.w	r6, r4, #48	@ 0x30
 800285e:	42b0      	cmp	r0, r6
 8002860:	d004      	beq.n	800286c <??zcl_reporting_find_6>
 8002862:	e001      	b.n	8002868 <??zcl_reporting_find_7>

08002864 <??zcl_reporting_find_5>:
 8002864:	0028      	movs	r0, r5
 8002866:	e004      	b.n	8002872 <??zcl_reporting_find_1>

08002868 <??zcl_reporting_find_7>:
 8002868:	6809      	ldr	r1, [r1, #0]
 800286a:	e7ed      	b.n	8002848 <??zcl_reporting_find_3>

0800286c <??zcl_reporting_find_6>:
 800286c:	2100      	movs	r1, #0
 800286e:	e7eb      	b.n	8002848 <??zcl_reporting_find_3>

08002870 <??zcl_reporting_find_4>:
 8002870:	2000      	movs	r0, #0

08002872 <??zcl_reporting_find_1>:
 8002872:	bc70      	pop	{r4, r5, r6}
 8002874:	4770      	bx	lr

08002876 <zcl_reporting_stack_event>:
 8002876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287a:	0006      	movs	r6, r0
 800287c:	000f      	movs	r7, r1
 800287e:	4690      	mov	r8, r2
 8002880:	4699      	mov	r9, r3
 8002882:	46ca      	mov	sl, r9
 8002884:	f5b7 4f00 	cmp.w	r7, #32768	@ 0x8000
 8002888:	d001      	beq.n	800288e <??zcl_reporting_stack_event_0>
 800288a:	2000      	movs	r0, #0
 800288c:	e01b      	b.n	80028c6 <??zcl_reporting_stack_event_1>

0800288e <??zcl_reporting_stack_event_0>:
 800288e:	f8da 0030 	ldr.w	r0, [sl, #48]	@ 0x30
 8002892:	f11a 0130 	adds.w	r1, sl, #48	@ 0x30
 8002896:	4288      	cmp	r0, r1
 8002898:	d002      	beq.n	80028a0 <??zcl_reporting_stack_event_2>
 800289a:	f8da 4030 	ldr.w	r4, [sl, #48]	@ 0x30
 800289e:	e000      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028a0 <??zcl_reporting_stack_event_2>:
 80028a0:	2400      	movs	r4, #0

080028a2 <??zcl_reporting_stack_event_3>:
 80028a2:	2c00      	cmp	r4, #0
 80028a4:	d00e      	beq.n	80028c4 <??zcl_reporting_stack_event_4>
 80028a6:	0025      	movs	r5, r4
 80028a8:	2201      	movs	r2, #1
 80028aa:	0029      	movs	r1, r5
 80028ac:	0030      	movs	r0, r6
 80028ae:	f000 f947 	bl	8002b40 <zcl_reporting_reset_defaults>
 80028b2:	6820      	ldr	r0, [r4, #0]
 80028b4:	f11a 0130 	adds.w	r1, sl, #48	@ 0x30
 80028b8:	4288      	cmp	r0, r1
 80028ba:	d001      	beq.n	80028c0 <??zcl_reporting_stack_event_5>
 80028bc:	6824      	ldr	r4, [r4, #0]
 80028be:	e7f0      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028c0 <??zcl_reporting_stack_event_5>:
 80028c0:	2400      	movs	r4, #0
 80028c2:	e7ee      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028c4 <??zcl_reporting_stack_event_4>:
 80028c4:	2000      	movs	r0, #0

080028c6 <??zcl_reporting_stack_event_1>:
 80028c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080028ca <zcl_reporting_save_curr_val>:
 80028ca:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 80028ce:	0005      	movs	r5, r0
 80028d0:	000e      	movs	r6, r1
 80028d2:	68af      	ldr	r7, [r5, #8]
 80028d4:	f20f 1944 	addw	r9, pc, #324	@ 0x144
 80028d8:	2300      	movs	r3, #0
 80028da:	464a      	mov	r2, r9
 80028dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028e0:	0038      	movs	r0, r7
 80028e2:	f011 f8ca 	bl	8013a7a <zb_heap_alloc>
 80028e6:	0004      	movs	r4, r0
 80028e8:	2c00      	cmp	r4, #0
 80028ea:	d101      	bne.n	80028f0 <??zcl_reporting_save_curr_val_0>
 80028ec:	2089      	movs	r0, #137	@ 0x89
 80028ee:	e05d      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

080028f0 <??zcl_reporting_save_curr_val_0>:
 80028f0:	2001      	movs	r0, #1
 80028f2:	9001      	str	r0, [sp, #4]
 80028f4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	0023      	movs	r3, r4
 80028fc:	f10d 0209 	add.w	r2, sp, #9
 8002900:	89b1      	ldrh	r1, [r6, #12]
 8002902:	0028      	movs	r0, r5
 8002904:	f7fd fd6f 	bl	80003e6 <ZbZclAttrRead>
 8002908:	f88d 0008 	strb.w	r0, [sp, #8]
 800290c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002910:	2800      	cmp	r0, #0
 8002912:	d002      	beq.n	800291a <??zcl_reporting_save_curr_val_2>
 8002914:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002918:	e048      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

0800291a <??zcl_reporting_save_curr_val_2>:
 800291a:	7bb0      	ldrb	r0, [r6, #14]
 800291c:	f89d 1009 	ldrb.w	r1, [sp, #9]
 8002920:	4288      	cmp	r0, r1
 8002922:	d001      	beq.n	8002928 <??zcl_reporting_save_curr_val_3>
 8002924:	208d      	movs	r0, #141	@ 0x8d
 8002926:	e041      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002928 <??zcl_reporting_save_curr_val_3>:
 8002928:	2300      	movs	r3, #0
 800292a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800292e:	0021      	movs	r1, r4
 8002930:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002934:	f7fe fb7f 	bl	8001036 <ZbZclAttrParseLength>
 8002938:	4680      	mov	r8, r0
 800293a:	f1b8 0f00 	cmp.w	r8, #0
 800293e:	d501      	bpl.n	8002944 <??zcl_reporting_save_curr_val_4>
 8002940:	2089      	movs	r0, #137	@ 0x89
 8002942:	e033      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002944 <??zcl_reporting_save_curr_val_4>:
 8002944:	7bb0      	ldrb	r0, [r6, #14]
 8002946:	f7fe fc27 	bl	8001198 <ZbZclAttrIsAnalog>
 800294a:	2800      	cmp	r0, #0
 800294c:	d106      	bne.n	800295c <??zcl_reporting_save_curr_val_5>
 800294e:	4642      	mov	r2, r8
 8002950:	0021      	movs	r1, r4
 8002952:	2000      	movs	r0, #0
 8002954:	f011 f8ae 	bl	8013ab4 <WpanCrc>
 8002958:	8330      	strh	r0, [r6, #24]
 800295a:	e020      	b.n	800299e <??zcl_reporting_save_curr_val_6>

0800295c <??zcl_reporting_save_curr_val_5>:
 800295c:	7bb0      	ldrb	r0, [r6, #14]
 800295e:	f005 f8b5 	bl	8007acc <ZbZclAttrIsFloat>
 8002962:	2800      	cmp	r0, #0
 8002964:	d00d      	beq.n	8002982 <??zcl_reporting_save_curr_val_7>
 8002966:	aa02      	add	r2, sp, #8
 8002968:	0021      	movs	r1, r4
 800296a:	7bb0      	ldrb	r0, [r6, #14]
 800296c:	f004 fd89 	bl	8007482 <ZbZclParseFloat>
 8002970:	ed86 0b06 	vstr	d0, [r6, #24]
 8002974:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002978:	2800      	cmp	r0, #0
 800297a:	d010      	beq.n	800299e <??zcl_reporting_save_curr_val_6>
 800297c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002980:	e014      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002982 <??zcl_reporting_save_curr_val_7>:
 8002982:	aa02      	add	r2, sp, #8
 8002984:	0021      	movs	r1, r4
 8002986:	7bb0      	ldrb	r0, [r6, #14]
 8002988:	f7fe fd04 	bl	8001394 <ZbZclParseInteger>
 800298c:	e9c6 0106 	strd	r0, r1, [r6, #24]
 8002990:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002994:	2800      	cmp	r0, #0
 8002996:	d002      	beq.n	800299e <??zcl_reporting_save_curr_val_6>
 8002998:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800299c:	e006      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

0800299e <??zcl_reporting_save_curr_val_6>:
 800299e:	2300      	movs	r3, #0
 80029a0:	464a      	mov	r2, r9
 80029a2:	0021      	movs	r1, r4
 80029a4:	0038      	movs	r0, r7
 80029a6:	f011 f877 	bl	8013a98 <zb_heap_free>
 80029aa:	2000      	movs	r0, #0

080029ac <??zcl_reporting_save_curr_val_1>:
 80029ac:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

080029b0 <zcl_reporting_create_new>:
 80029b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029b4:	0006      	movs	r6, r0
 80029b6:	000f      	movs	r7, r1
 80029b8:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80029bc:	2200      	movs	r2, #0
 80029be:	89b9      	ldrh	r1, [r7, #12]
 80029c0:	0030      	movs	r0, r6
 80029c2:	f7ff ff30 	bl	8002826 <zcl_reporting_find>
 80029c6:	0005      	movs	r5, r0
 80029c8:	2d00      	cmp	r5, #0
 80029ca:	d001      	beq.n	80029d0 <??zcl_reporting_create_new_0>
 80029cc:	0028      	movs	r0, r5
 80029ce:	e023      	b.n	8002a18 <??zcl_reporting_create_new_1>

080029d0 <??zcl_reporting_create_new_0>:
 80029d0:	2300      	movs	r3, #0
 80029d2:	a212      	add	r2, pc, #72	@ (adr r2, 8002a1c <??DataTable7>)
 80029d4:	2138      	movs	r1, #56	@ 0x38
 80029d6:	4640      	mov	r0, r8
 80029d8:	f011 f84f 	bl	8013a7a <zb_heap_alloc>
 80029dc:	0004      	movs	r4, r0
 80029de:	2c00      	cmp	r4, #0
 80029e0:	d101      	bne.n	80029e6 <??zcl_reporting_create_new_2>
 80029e2:	2000      	movs	r0, #0
 80029e4:	e018      	b.n	8002a18 <??zcl_reporting_create_new_1>

080029e6 <??zcl_reporting_create_new_2>:
 80029e6:	2538      	movs	r5, #56	@ 0x38
 80029e8:	46b9      	mov	r9, r7
 80029ea:	46a2      	mov	sl, r4
 80029ec:	002a      	movs	r2, r5
 80029ee:	4649      	mov	r1, r9
 80029f0:	4650      	mov	r0, sl
 80029f2:	f014 fe04 	bl	80175fe <__aeabi_memcpy>
 80029f6:	6024      	str	r4, [r4, #0]
 80029f8:	6064      	str	r4, [r4, #4]
 80029fa:	f116 0030 	adds.w	r0, r6, #48	@ 0x30
 80029fe:	6020      	str	r0, [r4, #0]
 8002a00:	6b70      	ldr	r0, [r6, #52]	@ 0x34
 8002a02:	6060      	str	r0, [r4, #4]
 8002a04:	6820      	ldr	r0, [r4, #0]
 8002a06:	6044      	str	r4, [r0, #4]
 8002a08:	6860      	ldr	r0, [r4, #4]
 8002a0a:	6004      	str	r4, [r0, #0]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	0021      	movs	r1, r4
 8002a10:	4640      	mov	r0, r8
 8002a12:	f000 f895 	bl	8002b40 <zcl_reporting_reset_defaults>
 8002a16:	0020      	movs	r0, r4

08002a18 <??zcl_reporting_create_new_1>:
 8002a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002a1c <??DataTable7>:
 8002a1c:	0000 0000                                   ....

08002a20 <zcl_reporting_delete>:
 8002a20:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002a22:	0004      	movs	r4, r0
 8002a24:	68a5      	ldr	r5, [r4, #8]
 8002a26:	68ae      	ldr	r6, [r5, #8]
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f88d 0000 	strb.w	r0, [sp]
 8002a2e:	6860      	ldr	r0, [r4, #4]
 8002a30:	6821      	ldr	r1, [r4, #0]
 8002a32:	6048      	str	r0, [r1, #4]
 8002a34:	6820      	ldr	r0, [r4, #0]
 8002a36:	6861      	ldr	r1, [r4, #4]
 8002a38:	6008      	str	r0, [r1, #0]
 8002a3a:	6024      	str	r4, [r4, #0]
 8002a3c:	6064      	str	r4, [r4, #4]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	a26c      	add	r2, pc, #432	@ (adr r2, 8002bf4 <??DataTable9_1>)
 8002a42:	0021      	movs	r1, r4
 8002a44:	0030      	movs	r0, r6
 8002a46:	f011 f827 	bl	8013a98 <zb_heap_free>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	466a      	mov	r2, sp
 8002a4e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002a52:	0030      	movs	r0, r6
 8002a54:	f010 fd74 	bl	8013540 <ZbNwkGet>
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	d002      	beq.n	8002a62 <??zcl_reporting_delete_0>
 8002a5c:	2000      	movs	r0, #0
 8002a5e:	f88d 0000 	strb.w	r0, [sp]

08002a62 <??zcl_reporting_delete_0>:
 8002a62:	f89d 0000 	ldrb.w	r0, [sp]
 8002a66:	2800      	cmp	r0, #0
 8002a68:	d103      	bne.n	8002a72 <??zcl_reporting_delete_1>
 8002a6a:	21c8      	movs	r1, #200	@ 0xc8
 8002a6c:	0028      	movs	r0, r5
 8002a6e:	f7ff fb84 	bl	800217a <zcl_report_kick>

08002a72 <??zcl_reporting_delete_1>:
 8002a72:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002a74 <zcl_cluster_attr_report_delete>:
 8002a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a76:	0005      	movs	r5, r0
 8002a78:	000e      	movs	r6, r1
 8002a7a:	0017      	movs	r7, r2
 8002a7c:	003a      	movs	r2, r7
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	0031      	movs	r1, r6
 8002a82:	b289      	uxth	r1, r1
 8002a84:	0028      	movs	r0, r5
 8002a86:	f7ff fece 	bl	8002826 <zcl_reporting_find>
 8002a8a:	0004      	movs	r4, r0
 8002a8c:	2c00      	cmp	r4, #0
 8002a8e:	d101      	bne.n	8002a94 <??zcl_cluster_attr_report_delete_0>
 8002a90:	2000      	movs	r0, #0
 8002a92:	e003      	b.n	8002a9c <??zcl_cluster_attr_report_delete_1>

08002a94 <??zcl_cluster_attr_report_delete_0>:
 8002a94:	0020      	movs	r0, r4
 8002a96:	f7ff ffc3 	bl	8002a20 <zcl_reporting_delete>
 8002a9a:	2001      	movs	r0, #1

08002a9c <??zcl_cluster_attr_report_delete_1>:
 8002a9c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08002a9e <zcl_reporting_disable>:
 8002a9e:	b538      	push	{r3, r4, r5, lr}
 8002aa0:	0004      	movs	r4, r0
 8002aa2:	68a0      	ldr	r0, [r4, #8]
 8002aa4:	6885      	ldr	r5, [r0, #8]
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	f88d 0000 	strb.w	r0, [sp]
 8002aac:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002ab0:	8460      	strh	r0, [r4, #34]	@ 0x22
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	8420      	strh	r0, [r4, #32]
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	466a      	mov	r2, sp
 8002aba:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002abe:	0028      	movs	r0, r5
 8002ac0:	f010 fd3e 	bl	8013540 <ZbNwkGet>
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	d002      	beq.n	8002ace <??zcl_reporting_disable_0>
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f88d 0000 	strb.w	r0, [sp]

08002ace <??zcl_reporting_disable_0>:
 8002ace:	f89d 0000 	ldrb.w	r0, [sp]
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	d103      	bne.n	8002ade <??zcl_reporting_disable_1>
 8002ad6:	21c8      	movs	r1, #200	@ 0xc8
 8002ad8:	68a0      	ldr	r0, [r4, #8]
 8002ada:	f7ff fb4e 	bl	800217a <zcl_report_kick>

08002ade <??zcl_reporting_disable_1>:
 8002ade:	bd31      	pop	{r0, r4, r5, pc}

08002ae0 <zcl_reporting_check_default_intvl>:
 8002ae0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ae4:	880a      	ldrh	r2, [r1, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d00e      	beq.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002aea:	880a      	ldrh	r2, [r1, #0]
 8002aec:	2a00      	cmp	r2, #0
 8002aee:	d00b      	beq.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002af0:	880a      	ldrh	r2, [r1, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d102      	bne.n	8002afc <??zcl_reporting_check_default_intvl_1>
 8002af6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002afa:	800a      	strh	r2, [r1, #0]

08002afc <??zcl_reporting_check_default_intvl_1>:
 8002afc:	880a      	ldrh	r2, [r1, #0]
 8002afe:	8803      	ldrh	r3, [r0, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d201      	bcs.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002b04:	2200      	movs	r2, #0
 8002b06:	8002      	strh	r2, [r0, #0]

08002b08 <??zcl_reporting_check_default_intvl_0>:
 8002b08:	4770      	bx	lr

08002b0a <zcl_reporting_config_attr_defaults>:
 8002b0a:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002b0c:	0004      	movs	r4, r0
 8002b0e:	000d      	movs	r5, r1
 8002b10:	0016      	movs	r6, r2
 8002b12:	8aa8      	ldrh	r0, [r5, #20]
 8002b14:	f8ad 0002 	strh.w	r0, [sp, #2]
 8002b18:	8ae8      	ldrh	r0, [r5, #22]
 8002b1a:	f8ad 0000 	strh.w	r0, [sp]
 8002b1e:	4669      	mov	r1, sp
 8002b20:	f10d 0002 	add.w	r0, sp, #2
 8002b24:	f7ff ffdc 	bl	8002ae0 <zcl_reporting_check_default_intvl>
 8002b28:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8002b2c:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8002b2e:	f8bd 0000 	ldrh.w	r0, [sp]
 8002b32:	84f0      	strh	r0, [r6, #38]	@ 0x26
 8002b34:	2200      	movs	r2, #0
 8002b36:	0031      	movs	r1, r6
 8002b38:	0020      	movs	r0, r4
 8002b3a:	f000 f801 	bl	8002b40 <zcl_reporting_reset_defaults>
 8002b3e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002b40 <zcl_reporting_reset_defaults>:
 8002b40:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002b42:	0004      	movs	r4, r0
 8002b44:	000d      	movs	r5, r1
 8002b46:	0016      	movs	r6, r2
 8002b48:	8ca8      	ldrh	r0, [r5, #36]	@ 0x24
 8002b4a:	8428      	strh	r0, [r5, #32]
 8002b4c:	8ce8      	ldrh	r0, [r5, #38]	@ 0x26
 8002b4e:	8468      	strh	r0, [r5, #34]	@ 0x22
 8002b50:	8c28      	ldrh	r0, [r5, #32]
 8002b52:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002b56:	4288      	cmp	r0, r1
 8002b58:	d106      	bne.n	8002b68 <??zcl_reporting_reset_defaults_0>
 8002b5a:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8002b5c:	2800      	cmp	r0, #0
 8002b5e:	d103      	bne.n	8002b68 <??zcl_reporting_reset_defaults_0>
 8002b60:	203d      	movs	r0, #61	@ 0x3d
 8002b62:	8468      	strh	r0, [r5, #34]	@ 0x22
 8002b64:	2000      	movs	r0, #0
 8002b66:	8428      	strh	r0, [r5, #32]

08002b68 <??zcl_reporting_reset_defaults_0>:
 8002b68:	ed95 0b0c 	vldr	d0, [r5, #48]	@ 0x30
 8002b6c:	ed85 0b0a 	vstr	d0, [r5, #40]	@ 0x28
 8002b70:	0020      	movs	r0, r4
 8002b72:	f010 fcfa 	bl	801356a <ZbZclUptime>
 8002b76:	6128      	str	r0, [r5, #16]
 8002b78:	0030      	movs	r0, r6
 8002b7a:	b2c0      	uxtb	r0, r0
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d013      	beq.n	8002ba8 <??zcl_reporting_reset_defaults_1>
 8002b80:	2301      	movs	r3, #1
 8002b82:	466a      	mov	r2, sp
 8002b84:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002b88:	0020      	movs	r0, r4
 8002b8a:	f010 fcd9 	bl	8013540 <ZbNwkGet>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d002      	beq.n	8002b98 <??zcl_reporting_reset_defaults_2>
 8002b92:	2000      	movs	r0, #0
 8002b94:	f88d 0000 	strb.w	r0, [sp]

08002b98 <??zcl_reporting_reset_defaults_2>:
 8002b98:	f89d 0000 	ldrb.w	r0, [sp]
 8002b9c:	2800      	cmp	r0, #0
 8002b9e:	d103      	bne.n	8002ba8 <??zcl_reporting_reset_defaults_1>
 8002ba0:	21c8      	movs	r1, #200	@ 0xc8
 8002ba2:	68a8      	ldr	r0, [r5, #8]
 8002ba4:	f7ff fae9 	bl	800217a <zcl_report_kick>

08002ba8 <??zcl_reporting_reset_defaults_1>:
 8002ba8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002baa <zcl_reporting_epsilon_default>:
 8002baa:	b538      	push	{r3, r4, r5, lr}
 8002bac:	0004      	movs	r4, r0
 8002bae:	000d      	movs	r5, r1
 8002bb0:	0028      	movs	r0, r5
 8002bb2:	b2c0      	uxtb	r0, r0
 8002bb4:	2838      	cmp	r0, #56	@ 0x38
 8002bb6:	db09      	blt.n	8002bcc <??zcl_reporting_epsilon_default_0>
 8002bb8:	0028      	movs	r0, r5
 8002bba:	b2c0      	uxtb	r0, r0
 8002bbc:	283b      	cmp	r0, #59	@ 0x3b
 8002bbe:	da05      	bge.n	8002bcc <??zcl_reporting_epsilon_default_0>
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f8df 1bd0 	ldr.w	r1, [pc, #3024]	@ 8003794 <??DataTable11>
 8002bc6:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002bca:	e00f      	b.n	8002bec <??zcl_reporting_epsilon_default_1>

08002bcc <??zcl_reporting_epsilon_default_0>:
 8002bcc:	0028      	movs	r0, r5
 8002bce:	b2c0      	uxtb	r0, r0
 8002bd0:	f7fe fae2 	bl	8001198 <ZbZclAttrIsAnalog>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d005      	beq.n	8002be4 <??zcl_reporting_epsilon_default_2>
 8002bd8:	2000      	movs	r0, #0
 8002bda:	f8df 1bb8 	ldr.w	r1, [pc, #3000]	@ 8003794 <??DataTable11>
 8002bde:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002be2:	e003      	b.n	8002bec <??zcl_reporting_epsilon_default_1>

08002be4 <??zcl_reporting_epsilon_default_2>:
 8002be4:	2000      	movs	r0, #0
 8002be6:	2100      	movs	r1, #0
 8002be8:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002bec <??zcl_reporting_epsilon_default_1>:
 8002bec:	bd31      	pop	{r0, r4, r5, pc}
	...

08002bf0 <??DataTable9>:
 8002bf0:	1ee5 0800                                   ....

08002bf4 <??DataTable9_1>:
 8002bf4:	0000 0000                                   ....

08002bf8 <??DataTable9_2>:
 8002bf8:	0014 2000                                   ... 

08002bfc <??DataTable9_3>:
 8002bfc:	1ed1 0800                                   ....

08002c00 <??DataTable9_4>:
 8002c00:	ee80 0036                                   ..6.

08002c04 <zcl_reporting_epsilon_check>:
 8002c04:	b510      	push	{r4, lr}
 8002c06:	0004      	movs	r4, r0
 8002c08:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002c0c:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8002c0e:	4281      	cmp	r1, r0
 8002c10:	d101      	bne.n	8002c16 <??zcl_reporting_epsilon_check_0>
 8002c12:	2001      	movs	r0, #1
 8002c14:	e049      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c16 <??zcl_reporting_epsilon_check_0>:
 8002c16:	8c21      	ldrh	r1, [r4, #32]
 8002c18:	4281      	cmp	r1, r0
 8002c1a:	d104      	bne.n	8002c26 <??zcl_reporting_epsilon_check_2>
 8002c1c:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d101      	bne.n	8002c26 <??zcl_reporting_epsilon_check_2>
 8002c22:	2001      	movs	r0, #1
 8002c24:	e041      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c26 <??zcl_reporting_epsilon_check_2>:
 8002c26:	7ba0      	ldrb	r0, [r4, #14]
 8002c28:	2838      	cmp	r0, #56	@ 0x38
 8002c2a:	db1d      	blt.n	8002c68 <??zcl_reporting_epsilon_check_3>
 8002c2c:	7ba0      	ldrb	r0, [r4, #14]
 8002c2e:	283b      	cmp	r0, #59	@ 0x3b
 8002c30:	da1a      	bge.n	8002c68 <??zcl_reporting_epsilon_check_3>
 8002c32:	8c20      	ldrh	r0, [r4, #32]
 8002c34:	2800      	cmp	r0, #0
 8002c36:	d108      	bne.n	8002c4a <??zcl_reporting_epsilon_check_4>
 8002c38:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	@ 0x28
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	2100      	movs	r1, #0
 8002c40:	f005 fd36 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c44:	d101      	bne.n	8002c4a <??zcl_reporting_epsilon_check_4>
 8002c46:	2000      	movs	r0, #0
 8002c48:	e02f      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c4a <??zcl_reporting_epsilon_check_4>:
 8002c4a:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2300      	movs	r3, #0
 8002c52:	f005 fd2d 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c56:	d205      	bcs.n	8002c64 <??zcl_reporting_epsilon_check_5>
 8002c58:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c5c:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8002c60:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002c64 <??zcl_reporting_epsilon_check_5>:
 8002c64:	2001      	movs	r0, #1
 8002c66:	e020      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c68 <??zcl_reporting_epsilon_check_3>:
 8002c68:	7ba0      	ldrb	r0, [r4, #14]
 8002c6a:	f7fe fa95 	bl	8001198 <ZbZclAttrIsAnalog>
 8002c6e:	2800      	cmp	r0, #0
 8002c70:	d01a      	beq.n	8002ca8 <??zcl_reporting_epsilon_check_6>
 8002c72:	8c20      	ldrh	r0, [r4, #32]
 8002c74:	2800      	cmp	r0, #0
 8002c76:	d108      	bne.n	8002c8a <??zcl_reporting_epsilon_check_7>
 8002c78:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	@ 0x28
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	f005 fd16 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c84:	d101      	bne.n	8002c8a <??zcl_reporting_epsilon_check_7>
 8002c86:	2000      	movs	r0, #0
 8002c88:	e00f      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c8a <??zcl_reporting_epsilon_check_7>:
 8002c8a:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2300      	movs	r3, #0
 8002c92:	f005 fd0d 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c96:	d205      	bcs.n	8002ca4 <??zcl_reporting_epsilon_check_8>
 8002c98:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c9c:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8002ca0:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002ca4 <??zcl_reporting_epsilon_check_8>:
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	e000      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002ca8 <??zcl_reporting_epsilon_check_6>:
 8002ca8:	2001      	movs	r0, #1

08002caa <??zcl_reporting_epsilon_check_1>:
 8002caa:	bd10      	pop	{r4, pc}

08002cac <zcl_reporting_create_default_reports>:
 8002cac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cb0:	b090      	sub	sp, #64	@ 0x40
 8002cb2:	0005      	movs	r5, r0
 8002cb4:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002cb6:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8002cba:	4288      	cmp	r0, r1
 8002cbc:	d001      	beq.n	8002cc2 <??zcl_reporting_create_default_reports_0>
 8002cbe:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8002cc0:	e000      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002cc2 <??zcl_reporting_create_default_reports_0>:
 8002cc2:	2400      	movs	r4, #0

08002cc4 <??zcl_reporting_create_default_reports_1>:
 8002cc4:	2c00      	cmp	r4, #0
 8002cc6:	d054      	beq.n	8002d72 <??zcl_reporting_create_default_reports_2>
 8002cc8:	0026      	movs	r6, r4
 8002cca:	68b0      	ldr	r0, [r6, #8]
 8002ccc:	7900      	ldrb	r0, [r0, #4]
 8002cce:	0780      	lsls	r0, r0, #30
 8002cd0:	d546      	bpl.n	8002d60 <??zcl_reporting_create_default_reports_3>

08002cd2 <??zcl_reporting_create_default_reports_4>:
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	68b0      	ldr	r0, [r6, #8]
 8002cd6:	8801      	ldrh	r1, [r0, #0]
 8002cd8:	0028      	movs	r0, r5
 8002cda:	f7ff fda4 	bl	8002826 <zcl_reporting_find>
 8002cde:	9001      	str	r0, [sp, #4]
 8002ce0:	9801      	ldr	r0, [sp, #4]
 8002ce2:	2800      	cmp	r0, #0
 8002ce4:	d13c      	bne.n	8002d60 <??zcl_reporting_create_default_reports_3>

08002ce6 <??zcl_reporting_create_default_reports_5>:
 8002ce6:	2738      	movs	r7, #56	@ 0x38
 8002ce8:	f05f 0800 	movs.w	r8, #0
 8002cec:	f10d 0908 	add.w	r9, sp, #8
 8002cf0:	4642      	mov	r2, r8
 8002cf2:	0039      	movs	r1, r7
 8002cf4:	4648      	mov	r0, r9
 8002cf6:	f005 f80f 	bl	8007d18 <__aeabi_memset>
 8002cfa:	68b0      	ldr	r0, [r6, #8]
 8002cfc:	8800      	ldrh	r0, [r0, #0]
 8002cfe:	f8ad 0014 	strh.w	r0, [sp, #20]
 8002d02:	9504      	str	r5, [sp, #16]
 8002d04:	68b0      	ldr	r0, [r6, #8]
 8002d06:	7880      	ldrb	r0, [r0, #2]
 8002d08:	f88d 0016 	strb.w	r0, [sp, #22]
 8002d0c:	68b0      	ldr	r0, [r6, #8]
 8002d0e:	7881      	ldrb	r1, [r0, #2]
 8002d10:	a802      	add	r0, sp, #8
 8002d12:	f7ff ff4a 	bl	8002baa <zcl_reporting_epsilon_default>
 8002d16:	f05f 0908 	movs.w	r9, #8
 8002d1a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8002d1e:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 8002d22:	464a      	mov	r2, r9
 8002d24:	4651      	mov	r1, sl
 8002d26:	4658      	mov	r0, fp
 8002d28:	f014 fc69 	bl	80175fe <__aeabi_memcpy>
 8002d2c:	aa02      	add	r2, sp, #8
 8002d2e:	0031      	movs	r1, r6
 8002d30:	68a8      	ldr	r0, [r5, #8]
 8002d32:	f7ff feea 	bl	8002b0a <zcl_reporting_config_attr_defaults>
 8002d36:	a902      	add	r1, sp, #8
 8002d38:	0028      	movs	r0, r5
 8002d3a:	f7ff fdc6 	bl	80028ca <zcl_reporting_save_curr_val>
 8002d3e:	f88d 0000 	strb.w	r0, [sp]
 8002d42:	f89d 0000 	ldrb.w	r0, [sp]
 8002d46:	2800      	cmp	r0, #0
 8002d48:	d002      	beq.n	8002d50 <??zcl_reporting_create_default_reports_6>
 8002d4a:	f89d 0000 	ldrb.w	r0, [sp]
 8002d4e:	e011      	b.n	8002d74 <??zcl_reporting_create_default_reports_7>

08002d50 <??zcl_reporting_create_default_reports_6>:
 8002d50:	a902      	add	r1, sp, #8
 8002d52:	0028      	movs	r0, r5
 8002d54:	f7ff fe2c 	bl	80029b0 <zcl_reporting_create_new>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d101      	bne.n	8002d60 <??zcl_reporting_create_default_reports_3>
 8002d5c:	2089      	movs	r0, #137	@ 0x89
 8002d5e:	e009      	b.n	8002d74 <??zcl_reporting_create_default_reports_7>

08002d60 <??zcl_reporting_create_default_reports_3>:
 8002d60:	6820      	ldr	r0, [r4, #0]
 8002d62:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8002d66:	4288      	cmp	r0, r1
 8002d68:	d001      	beq.n	8002d6e <??zcl_reporting_create_default_reports_8>
 8002d6a:	6824      	ldr	r4, [r4, #0]
 8002d6c:	e7aa      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002d6e <??zcl_reporting_create_default_reports_8>:
 8002d6e:	2400      	movs	r4, #0
 8002d70:	e7a8      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002d72 <??zcl_reporting_create_default_reports_2>:
 8002d72:	2000      	movs	r0, #0

08002d74 <??zcl_reporting_create_default_reports_7>:
 8002d74:	b011      	add	sp, #68	@ 0x44
 8002d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002d7a <ZbZclHandleConfigReport>:
 8002d7a:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d7e:	b0c8      	sub	sp, #288	@ 0x120
 8002d80:	0004      	movs	r4, r0
 8002d82:	0015      	movs	r5, r2
 8002d84:	68a0      	ldr	r0, [r4, #8]
 8002d86:	9001      	str	r0, [sp, #4]
 8002d88:	2700      	movs	r7, #0
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f88d 0003 	strb.w	r0, [sp, #3]
 8002d90:	2600      	movs	r6, #0
 8002d92:	2000      	movs	r0, #0
 8002d94:	f88d 0002 	strb.w	r0, [sp, #2]
 8002d98:	f05f 0808 	movs.w	r8, #8
 8002d9c:	f05f 0900 	movs.w	r9, #0
 8002da0:	f10d 0a0c 	add.w	sl, sp, #12
 8002da4:	464a      	mov	r2, r9
 8002da6:	4641      	mov	r1, r8
 8002da8:	4650      	mov	r0, sl
 8002daa:	f004 ffb5 	bl	8007d18 <__aeabi_memset>
 8002dae:	2000      	movs	r0, #0
 8002db0:	f88d 000c 	strb.w	r0, [sp, #12]
 8002db4:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002db6:	7840      	ldrb	r0, [r0, #1]
 8002db8:	f88d 000d 	strb.w	r0, [sp, #13]
 8002dbc:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002dbe:	7880      	ldrb	r0, [r0, #2]
 8002dc0:	2800      	cmp	r0, #0
 8002dc2:	d003      	beq.n	8002dcc <??ZbZclHandleConfigReport_0>
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f88d 000e 	strb.w	r0, [sp, #14]
 8002dca:	e002      	b.n	8002dd2 <??ZbZclHandleConfigReport_1>

08002dcc <??ZbZclHandleConfigReport_0>:
 8002dcc:	2001      	movs	r0, #1
 8002dce:	f88d 000e 	strb.w	r0, [sp, #14]

08002dd2 <??ZbZclHandleConfigReport_1>:
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	f88d 000f 	strb.w	r0, [sp, #15]
 8002dd8:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002dda:	8880      	ldrh	r0, [r0, #4]
 8002ddc:	f8ad 0010 	strh.w	r0, [sp, #16]
 8002de0:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002de2:	7980      	ldrb	r0, [r0, #6]
 8002de4:	f88d 0012 	strb.w	r0, [sp, #18]
 8002de8:	2007      	movs	r0, #7
 8002dea:	f88d 0013 	strb.w	r0, [sp, #19]
 8002dee:	2205      	movs	r2, #5
 8002df0:	a916      	add	r1, sp, #88	@ 0x58
 8002df2:	a803      	add	r0, sp, #12
 8002df4:	f003 fbca 	bl	800658c <ZbZclAppendHeader>
 8002df8:	9005      	str	r0, [sp, #20]
 8002dfa:	9805      	ldr	r0, [sp, #20]
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	d506      	bpl.n	8002e0e <??ZbZclHandleConfigReport_2>
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e04:	0029      	movs	r1, r5
 8002e06:	0020      	movs	r0, r4
 8002e08:	f010 fcaf 	bl	801376a <ZbZclSendDefaultResponse>
 8002e0c:	e236      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e0e <??ZbZclHandleConfigReport_2>:
 8002e0e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e10:	4286      	cmp	r6, r0
 8002e12:	f080 81b4 	bcs.w	800317e <??ZbZclHandleConfigReport_4>
 8002e16:	f05f 0900 	movs.w	r9, #0
 8002e1a:	f05f 0838 	movs.w	r8, #56	@ 0x38
 8002e1e:	f05f 0a00 	movs.w	sl, #0
 8002e22:	f10d 0b18 	add.w	fp, sp, #24
 8002e26:	4652      	mov	r2, sl
 8002e28:	4641      	mov	r1, r8
 8002e2a:	4658      	mov	r0, fp
 8002e2c:	f004 ff74 	bl	8007d18 <__aeabi_memset>
 8002e30:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e32:	1cf1      	adds	r1, r6, #3
 8002e34:	4288      	cmp	r0, r1
 8002e36:	d206      	bcs.n	8002e46 <??ZbZclHandleConfigReport_5>
 8002e38:	2380      	movs	r3, #128	@ 0x80
 8002e3a:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e3c:	0029      	movs	r1, r5
 8002e3e:	0020      	movs	r0, r4
 8002e40:	f010 fc93 	bl	801376a <ZbZclSendDefaultResponse>
 8002e44:	e21a      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e46 <??ZbZclHandleConfigReport_5>:
 8002e46:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e48:	5d80      	ldrb	r0, [r0, r6]
 8002e4a:	f88d 0001 	strb.w	r0, [sp, #1]
 8002e4e:	1c76      	adds	r6, r6, #1
 8002e50:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e52:	4430      	add	r0, r6
 8002e54:	f004 f935 	bl	80070c2 <pletoh16>
 8002e58:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8002e5c:	1cb6      	adds	r6, r6, #2
 8002e5e:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8002e62:	2800      	cmp	r0, #0
 8002e64:	f040 8159 	bne.w	800311a <??ZbZclHandleConfigReport_6>
 8002e68:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e6a:	1cb1      	adds	r1, r6, #2
 8002e6c:	4288      	cmp	r0, r1
 8002e6e:	d206      	bcs.n	8002e7e <??ZbZclHandleConfigReport_7>
 8002e70:	2380      	movs	r3, #128	@ 0x80
 8002e72:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e74:	0029      	movs	r1, r5
 8002e76:	0020      	movs	r0, r4
 8002e78:	f010 fc77 	bl	801376a <ZbZclSendDefaultResponse>
 8002e7c:	e1fe      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e7e <??ZbZclHandleConfigReport_7>:
 8002e7e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e80:	1c71      	adds	r1, r6, #1
 8002e82:	4288      	cmp	r0, r1
 8002e84:	f0c0 808f 	bcc.w	8002fa6 <??ZbZclHandleConfigReport_19>

08002e88 <??ZbZclHandleConfigReport_9>:
 8002e88:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e8a:	5d80      	ldrb	r0, [r0, r6]
 8002e8c:	f88d 0026 	strb.w	r0, [sp, #38]	@ 0x26
 8002e90:	1c76      	adds	r6, r6, #1
 8002e92:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e94:	1cb1      	adds	r1, r6, #2
 8002e96:	4288      	cmp	r0, r1
 8002e98:	f0c0 8085 	bcc.w	8002fa6 <??ZbZclHandleConfigReport_19>

08002e9c <??ZbZclHandleConfigReport_10>:
 8002e9c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e9e:	4430      	add	r0, r6
 8002ea0:	f004 f90f 	bl	80070c2 <pletoh16>
 8002ea4:	f8ad 0038 	strh.w	r0, [sp, #56]	@ 0x38
 8002ea8:	1cb6      	adds	r6, r6, #2
 8002eaa:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002eac:	1cb1      	adds	r1, r6, #2
 8002eae:	4288      	cmp	r0, r1
 8002eb0:	d379      	bcc.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002eb2 <??ZbZclHandleConfigReport_11>:
 8002eb2:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002eb4:	4430      	add	r0, r6
 8002eb6:	f004 f904 	bl	80070c2 <pletoh16>
 8002eba:	f8ad 003a 	strh.w	r0, [sp, #58]	@ 0x3a
 8002ebe:	1cb6      	adds	r6, r6, #2
 8002ec0:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002ec2:	1c71      	adds	r1, r6, #1
 8002ec4:	4288      	cmp	r0, r1
 8002ec6:	d36e      	bcc.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002ec8 <??ZbZclHandleConfigReport_12>:
 8002ec8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ecc:	2848      	cmp	r0, #72	@ 0x48
 8002ece:	d00b      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ed0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ed4:	284c      	cmp	r0, #76	@ 0x4c
 8002ed6:	d007      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ed8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002edc:	2850      	cmp	r0, #80	@ 0x50
 8002ede:	d003      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ee0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ee4:	2851      	cmp	r0, #81	@ 0x51
 8002ee6:	d103      	bne.n	8002ef0 <??ZbZclHandleConfigReport_14>

08002ee8 <??ZbZclHandleConfigReport_13>:
 8002ee8:	208c      	movs	r0, #140	@ 0x8c
 8002eea:	f88d 0000 	strb.w	r0, [sp]
 8002eee:	e12e      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002ef0 <??ZbZclHandleConfigReport_14>:
 8002ef0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ef4:	2838      	cmp	r0, #56	@ 0x38
 8002ef6:	db29      	blt.n	8002f4c <??ZbZclHandleConfigReport_16>
 8002ef8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002efc:	283b      	cmp	r0, #59	@ 0x3b
 8002efe:	da25      	bge.n	8002f4c <??ZbZclHandleConfigReport_16>
 8002f00:	2300      	movs	r3, #0
 8002f02:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8002f04:	1b92      	subs	r2, r2, r6
 8002f06:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f08:	eb00 0106 	add.w	r1, r0, r6
 8002f0c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f10:	f7fe f891 	bl	8001036 <ZbZclAttrParseLength>
 8002f14:	9002      	str	r0, [sp, #8]
 8002f16:	9802      	ldr	r0, [sp, #8]
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d503      	bpl.n	8002f24 <??ZbZclHandleConfigReport_17>
 8002f1c:	2085      	movs	r0, #133	@ 0x85
 8002f1e:	f88d 0000 	strb.w	r0, [sp]
 8002f22:	e114      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002f24 <??ZbZclHandleConfigReport_17>:
 8002f24:	466a      	mov	r2, sp
 8002f26:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f28:	eb00 0106 	add.w	r1, r0, r6
 8002f2c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f30:	f004 faa7 	bl	8007482 <ZbZclParseFloat>
 8002f34:	ed8d 0b10 	vstr	d0, [sp, #64]	@ 0x40
 8002f38:	f89d 0000 	ldrb.w	r0, [sp]
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	f040 8106 	bne.w	800314e <??ZbZclHandleConfigReport_15>

08002f42 <??ZbZclHandleConfigReport_18>:
 8002f42:	9802      	ldr	r0, [sp, #8]
 8002f44:	1986      	adds	r6, r0, r6
 8002f46:	2001      	movs	r0, #1
 8002f48:	4681      	mov	r9, r0
 8002f4a:	e02c      	b.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002f4c <??ZbZclHandleConfigReport_16>:
 8002f4c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f50:	f7fe f922 	bl	8001198 <ZbZclAttrIsAnalog>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d026      	beq.n	8002fa6 <??ZbZclHandleConfigReport_19>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8002f5c:	1b92      	subs	r2, r2, r6
 8002f5e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f60:	eb00 0106 	add.w	r1, r0, r6
 8002f64:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f68:	f7fe f865 	bl	8001036 <ZbZclAttrParseLength>
 8002f6c:	9002      	str	r0, [sp, #8]
 8002f6e:	9802      	ldr	r0, [sp, #8]
 8002f70:	2800      	cmp	r0, #0
 8002f72:	d503      	bpl.n	8002f7c <??ZbZclHandleConfigReport_20>
 8002f74:	2085      	movs	r0, #133	@ 0x85
 8002f76:	f88d 0000 	strb.w	r0, [sp]
 8002f7a:	e0e8      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002f7c <??ZbZclHandleConfigReport_20>:
 8002f7c:	466a      	mov	r2, sp
 8002f7e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f80:	eb00 0106 	add.w	r1, r0, r6
 8002f84:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f88:	f7fe fa04 	bl	8001394 <ZbZclParseInteger>
 8002f8c:	f005 f902 	bl	8008194 <__aeabi_l2d>
 8002f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002f94:	f89d 0000 	ldrb.w	r0, [sp]
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	f040 80d8 	bne.w	800314e <??ZbZclHandleConfigReport_15>

08002f9e <??ZbZclHandleConfigReport_21>:
 8002f9e:	9802      	ldr	r0, [sp, #8]
 8002fa0:	1986      	adds	r6, r0, r6
 8002fa2:	2001      	movs	r0, #1
 8002fa4:	4681      	mov	r9, r0

08002fa6 <??ZbZclHandleConfigReport_19>:
 8002fa6:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8002faa:	0020      	movs	r0, r4
 8002fac:	f7fd f917 	bl	80001de <ZbZclAttrFind>
 8002fb0:	4682      	mov	sl, r0
 8002fb2:	f1ba 0f00 	cmp.w	sl, #0
 8002fb6:	d103      	bne.n	8002fc0 <??ZbZclHandleConfigReport_22>
 8002fb8:	2086      	movs	r0, #134	@ 0x86
 8002fba:	f88d 0000 	strb.w	r0, [sp]
 8002fbe:	e0c6      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fc0 <??ZbZclHandleConfigReport_22>:
 8002fc0:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002fc4:	8880      	ldrh	r0, [r0, #4]
 8002fc6:	0400      	lsls	r0, r0, #16
 8002fc8:	d503      	bpl.n	8002fd2 <??ZbZclHandleConfigReport_23>
 8002fca:	2086      	movs	r0, #134	@ 0x86
 8002fcc:	f88d 0000 	strb.w	r0, [sp]
 8002fd0:	e0bd      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fd2 <??ZbZclHandleConfigReport_23>:
 8002fd2:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002fd6:	7900      	ldrb	r0, [r0, #4]
 8002fd8:	0780      	lsls	r0, r0, #30
 8002fda:	d403      	bmi.n	8002fe4 <??ZbZclHandleConfigReport_24>
 8002fdc:	208c      	movs	r0, #140	@ 0x8c
 8002fde:	f88d 0000 	strb.w	r0, [sp]
 8002fe2:	e0b4      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fe4 <??ZbZclHandleConfigReport_24>:
 8002fe4:	f64f 7bff 	movw	fp, #65535	@ 0xffff
 8002fe8:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8002fec:	4558      	cmp	r0, fp
 8002fee:	d101      	bne.n	8002ff4 <??ZbZclHandleConfigReport_25>
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	4681      	mov	r9, r0

08002ff4 <??ZbZclHandleConfigReport_25>:
 8002ff4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8002ff8:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8002ffc:	0020      	movs	r0, r4
 8002ffe:	f7ff fc12 	bl	8002826 <zcl_reporting_find>
 8003002:	4680      	mov	r8, r0
 8003004:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 8003008:	4558      	cmp	r0, fp
 800300a:	d11b      	bne.n	8003044 <??ZbZclHandleConfigReport_26>
 800300c:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8003010:	2800      	cmp	r0, #0
 8003012:	d117      	bne.n	8003044 <??ZbZclHandleConfigReport_26>
 8003014:	2000      	movs	r0, #0
 8003016:	4681      	mov	r9, r0
 8003018:	f1b8 0f00 	cmp.w	r8, #0
 800301c:	d00d      	beq.n	800303a <??ZbZclHandleConfigReport_27>
 800301e:	f8b8 0024 	ldrh.w	r0, [r8, #36]	@ 0x24
 8003022:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8003026:	f8b8 0026 	ldrh.w	r0, [r8, #38]	@ 0x26
 800302a:	f8ad 003e 	strh.w	r0, [sp, #62]	@ 0x3e
 800302e:	2200      	movs	r2, #0
 8003030:	a906      	add	r1, sp, #24
 8003032:	9801      	ldr	r0, [sp, #4]
 8003034:	f7ff fd84 	bl	8002b40 <zcl_reporting_reset_defaults>
 8003038:	e004      	b.n	8003044 <??ZbZclHandleConfigReport_26>

0800303a <??ZbZclHandleConfigReport_27>:
 800303a:	aa06      	add	r2, sp, #24
 800303c:	4651      	mov	r1, sl
 800303e:	9801      	ldr	r0, [sp, #4]
 8003040:	f7ff fd63 	bl	8002b0a <zcl_reporting_config_attr_defaults>

08003044 <??ZbZclHandleConfigReport_26>:
 8003044:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8003048:	f8da 1008 	ldr.w	r1, [sl, #8]
 800304c:	7889      	ldrb	r1, [r1, #2]
 800304e:	4288      	cmp	r0, r1
 8003050:	d003      	beq.n	800305a <??ZbZclHandleConfigReport_28>
 8003052:	208d      	movs	r0, #141	@ 0x8d
 8003054:	f88d 0000 	strb.w	r0, [sp]
 8003058:	e079      	b.n	800314e <??ZbZclHandleConfigReport_15>

0800305a <??ZbZclHandleConfigReport_28>:
 800305a:	f1b8 0f00 	cmp.w	r8, #0
 800305e:	d021      	beq.n	80030a4 <??ZbZclHandleConfigReport_29>
 8003060:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 8003064:	f8a8 0020 	strh.w	r0, [r8, #32]
 8003068:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 800306c:	f8a8 0022 	strh.w	r0, [r8, #34]	@ 0x22
 8003070:	4648      	mov	r0, r9
 8003072:	b2c0      	uxtb	r0, r0
 8003074:	2800      	cmp	r0, #0
 8003076:	d00c      	beq.n	8003092 <??ZbZclHandleConfigReport_30>
 8003078:	a806      	add	r0, sp, #24
 800307a:	f7ff fdc3 	bl	8002c04 <zcl_reporting_epsilon_check>
 800307e:	2800      	cmp	r0, #0
 8003080:	d103      	bne.n	800308a <??ZbZclHandleConfigReport_31>
 8003082:	2085      	movs	r0, #133	@ 0x85
 8003084:	f88d 0000 	strb.w	r0, [sp]
 8003088:	e061      	b.n	800314e <??ZbZclHandleConfigReport_15>

0800308a <??ZbZclHandleConfigReport_31>:
 800308a:	ed9d 0b10 	vldr	d0, [sp, #64]	@ 0x40
 800308e:	ed88 0b0a 	vstr	d0, [r8, #40]	@ 0x28

08003092 <??ZbZclHandleConfigReport_30>:
 8003092:	9801      	ldr	r0, [sp, #4]
 8003094:	f010 fa69 	bl	801356a <ZbZclUptime>
 8003098:	f8c8 0010 	str.w	r0, [r8, #16]
 800309c:	2001      	movs	r0, #1
 800309e:	f88d 0002 	strb.w	r0, [sp, #2]
 80030a2:	e6b4      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

080030a4 <??ZbZclHandleConfigReport_29>:
 80030a4:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 80030a8:	4558      	cmp	r0, fp
 80030aa:	f43f aeb0 	beq.w	8002e0e <??ZbZclHandleConfigReport_2>

080030ae <??ZbZclHandleConfigReport_32>:
 80030ae:	9408      	str	r4, [sp, #32]
 80030b0:	4648      	mov	r0, r9
 80030b2:	b2c0      	uxtb	r0, r0
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d008      	beq.n	80030ca <??ZbZclHandleConfigReport_33>
 80030b8:	a806      	add	r0, sp, #24
 80030ba:	f7ff fda3 	bl	8002c04 <zcl_reporting_epsilon_check>
 80030be:	2800      	cmp	r0, #0
 80030c0:	d108      	bne.n	80030d4 <??ZbZclHandleConfigReport_34>
 80030c2:	2085      	movs	r0, #133	@ 0x85
 80030c4:	f88d 0000 	strb.w	r0, [sp]
 80030c8:	e041      	b.n	800314e <??ZbZclHandleConfigReport_15>

080030ca <??ZbZclHandleConfigReport_33>:
 80030ca:	f89d 1026 	ldrb.w	r1, [sp, #38]	@ 0x26
 80030ce:	a806      	add	r0, sp, #24
 80030d0:	f7ff fd6b 	bl	8002baa <zcl_reporting_epsilon_default>

080030d4 <??ZbZclHandleConfigReport_34>:
 80030d4:	2008      	movs	r0, #8
 80030d6:	9015      	str	r0, [sp, #84]	@ 0x54
 80030d8:	a810      	add	r0, sp, #64	@ 0x40
 80030da:	9014      	str	r0, [sp, #80]	@ 0x50
 80030dc:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 80030e0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80030e2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80030e4:	4658      	mov	r0, fp
 80030e6:	f014 fa8a 	bl	80175fe <__aeabi_memcpy>
 80030ea:	a906      	add	r1, sp, #24
 80030ec:	0020      	movs	r0, r4
 80030ee:	f7ff fbec 	bl	80028ca <zcl_reporting_save_curr_val>
 80030f2:	f88d 0000 	strb.w	r0, [sp]
 80030f6:	f89d 0000 	ldrb.w	r0, [sp]
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d127      	bne.n	800314e <??ZbZclHandleConfigReport_15>

080030fe <??ZbZclHandleConfigReport_35>:
 80030fe:	a906      	add	r1, sp, #24
 8003100:	0020      	movs	r0, r4
 8003102:	f7ff fc55 	bl	80029b0 <zcl_reporting_create_new>
 8003106:	2800      	cmp	r0, #0
 8003108:	d103      	bne.n	8003112 <??ZbZclHandleConfigReport_36>
 800310a:	2189      	movs	r1, #137	@ 0x89
 800310c:	f88d 1000 	strb.w	r1, [sp]
 8003110:	e01d      	b.n	800314e <??ZbZclHandleConfigReport_15>

08003112 <??ZbZclHandleConfigReport_36>:
 8003112:	2101      	movs	r1, #1
 8003114:	f88d 1002 	strb.w	r1, [sp, #2]
 8003118:	e679      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

0800311a <??ZbZclHandleConfigReport_6>:
 800311a:	f89d 0001 	ldrb.w	r0, [sp, #1]
 800311e:	2801      	cmp	r0, #1
 8003120:	d10e      	bne.n	8003140 <??ZbZclHandleConfigReport_37>
 8003122:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003124:	1cb1      	adds	r1, r6, #2
 8003126:	4288      	cmp	r0, r1
 8003128:	d206      	bcs.n	8003138 <??ZbZclHandleConfigReport_38>
 800312a:	2380      	movs	r3, #128	@ 0x80
 800312c:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 800312e:	0029      	movs	r1, r5
 8003130:	0020      	movs	r0, r4
 8003132:	f010 fb1a 	bl	801376a <ZbZclSendDefaultResponse>
 8003136:	e0a1      	b.n	800327c <??ZbZclHandleConfigReport_3>

08003138 <??ZbZclHandleConfigReport_38>:
 8003138:	208c      	movs	r0, #140	@ 0x8c
 800313a:	f88d 0000 	strb.w	r0, [sp]
 800313e:	e006      	b.n	800314e <??ZbZclHandleConfigReport_15>

08003140 <??ZbZclHandleConfigReport_37>:
 8003140:	2380      	movs	r3, #128	@ 0x80
 8003142:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8003144:	0029      	movs	r1, r5
 8003146:	0020      	movs	r0, r4
 8003148:	f010 fb0f 	bl	801376a <ZbZclSendDefaultResponse>
 800314c:	e096      	b.n	800327c <??ZbZclHandleConfigReport_3>

0800314e <??ZbZclHandleConfigReport_15>:
 800314e:	f89d 0000 	ldrb.w	r0, [sp]
 8003152:	f88d 0003 	strb.w	r0, [sp, #3]
 8003156:	1d38      	adds	r0, r7, #4
 8003158:	2837      	cmp	r0, #55	@ 0x37
 800315a:	d210      	bcs.n	800317e <??ZbZclHandleConfigReport_4>

0800315c <??ZbZclHandleConfigReport_39>:
 800315c:	a83a      	add	r0, sp, #232	@ 0xe8
 800315e:	f89d 1000 	ldrb.w	r1, [sp]
 8003162:	55c1      	strb	r1, [r0, r7]
 8003164:	1c7f      	adds	r7, r7, #1
 8003166:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800316a:	55c1      	strb	r1, [r0, r7]
 800316c:	1c7f      	adds	r7, r7, #1
 800316e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8003172:	a83a      	add	r0, sp, #232	@ 0xe8
 8003174:	4438      	add	r0, r7
 8003176:	f003 fff0 	bl	800715a <putle16>
 800317a:	1cbf      	adds	r7, r7, #2
 800317c:	e647      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

0800317e <??ZbZclHandleConfigReport_4>:
 800317e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003182:	2800      	cmp	r0, #0
 8003184:	d105      	bne.n	8003192 <??ZbZclHandleConfigReport_40>
 8003186:	2000      	movs	r0, #0
 8003188:	2100      	movs	r1, #0
 800318a:	aa3a      	add	r2, sp, #232	@ 0xe8
 800318c:	5411      	strb	r1, [r2, r0]
 800318e:	1c40      	adds	r0, r0, #1
 8003190:	0007      	movs	r7, r0

08003192 <??ZbZclHandleConfigReport_40>:
 8003192:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003196:	2800      	cmp	r0, #0
 8003198:	d127      	bne.n	80031ea <??ZbZclHandleConfigReport_41>
 800319a:	f05f 0920 	movs.w	r9, #32
 800319e:	f05f 0800 	movs.w	r8, #0
 80031a2:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 80031a6:	4642      	mov	r2, r8
 80031a8:	4649      	mov	r1, r9
 80031aa:	4650      	mov	r0, sl
 80031ac:	f004 fdb4 	bl	8007d18 <__aeabi_memset>
 80031b0:	9801      	ldr	r0, [sp, #4]
 80031b2:	f00f fd51 	bl	8012c58 <ZbExtendedAddress>
 80031b6:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 80031ba:	8868      	ldrh	r0, [r5, #2]
 80031bc:	f88d 0068 	strb.w	r0, [sp, #104]	@ 0x68
 80031c0:	89a0      	ldrh	r0, [r4, #12]
 80031c2:	f8ad 006a 	strh.w	r0, [sp, #106]	@ 0x6a
 80031c6:	2003      	movs	r0, #3
 80031c8:	f88d 0070 	strb.w	r0, [sp, #112]	@ 0x70
 80031cc:	8a68      	ldrh	r0, [r5, #18]
 80031ce:	f8ad 0072 	strh.w	r0, [sp, #114]	@ 0x72
 80031d2:	8ae8      	ldrh	r0, [r5, #22]
 80031d4:	f8ad 0076 	strh.w	r0, [sp, #118]	@ 0x76
 80031d8:	e9d5 0106 	ldrd	r0, r1, [r5, #24]
 80031dc:	e9cd 011e 	strd	r0, r1, [sp, #120]	@ 0x78
 80031e0:	aa30      	add	r2, sp, #192	@ 0xc0
 80031e2:	a918      	add	r1, sp, #96	@ 0x60
 80031e4:	9801      	ldr	r0, [sp, #4]
 80031e6:	f00f ff52 	bl	801308e <ZbApsmeBindReq>

080031ea <??ZbZclHandleConfigReport_41>:
 80031ea:	2200      	movs	r2, #0
 80031ec:	a924      	add	r1, sp, #144	@ 0x90
 80031ee:	0020      	movs	r0, r4
 80031f0:	f000 fda3 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 80031f4:	a824      	add	r0, sp, #144	@ 0x90
 80031f6:	f115 0110 	adds.w	r1, r5, #16
 80031fa:	2210      	movs	r2, #16
 80031fc:	f014 f9ff 	bl	80175fe <__aeabi_memcpy>
 8003200:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003204:	f000 fd31 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8003208:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 800320c:	f8bd 00b4 	ldrh.w	r0, [sp, #180]	@ 0xb4
 8003210:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 8003214:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 8003218:	2001      	movs	r0, #1
 800321a:	f88d 00b6 	strb.w	r0, [sp, #182]	@ 0xb6
 800321e:	2000      	movs	r0, #0
 8003220:	f88d 00b7 	strb.w	r0, [sp, #183]	@ 0xb7
 8003224:	a816      	add	r0, sp, #88	@ 0x58
 8003226:	9020      	str	r0, [sp, #128]	@ 0x80
 8003228:	a820      	add	r0, sp, #128	@ 0x80
 800322a:	9905      	ldr	r1, [sp, #20]
 800322c:	6041      	str	r1, [r0, #4]
 800322e:	a93a      	add	r1, sp, #232	@ 0xe8
 8003230:	6081      	str	r1, [r0, #8]
 8003232:	60c7      	str	r7, [r0, #12]
 8003234:	a820      	add	r0, sp, #128	@ 0x80
 8003236:	902a      	str	r0, [sp, #168]	@ 0xa8
 8003238:	2002      	movs	r0, #2
 800323a:	f8ad 00ac 	strh.w	r0, [sp, #172]	@ 0xac
 800323e:	2300      	movs	r3, #0
 8003240:	2200      	movs	r2, #0
 8003242:	a924      	add	r1, sp, #144	@ 0x90
 8003244:	9801      	ldr	r0, [sp, #4]
 8003246:	f00f fe1d 	bl	8012e84 <ZbApsdeDataReqCallback>
 800324a:	f89d 0002 	ldrb.w	r0, [sp, #2]
 800324e:	2800      	cmp	r0, #0
 8003250:	d014      	beq.n	800327c <??ZbZclHandleConfigReport_3>
 8003252:	2301      	movs	r3, #1
 8003254:	f10d 0201 	add.w	r2, sp, #1
 8003258:	f240 410c 	movw	r1, #1036	@ 0x40c
 800325c:	9801      	ldr	r0, [sp, #4]
 800325e:	f010 f96f 	bl	8013540 <ZbNwkGet>
 8003262:	2800      	cmp	r0, #0
 8003264:	d002      	beq.n	800326c <??ZbZclHandleConfigReport_43>
 8003266:	2000      	movs	r0, #0
 8003268:	f88d 0001 	strb.w	r0, [sp, #1]

0800326c <??ZbZclHandleConfigReport_43>:
 800326c:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8003270:	2800      	cmp	r0, #0
 8003272:	d103      	bne.n	800327c <??ZbZclHandleConfigReport_3>
 8003274:	21c8      	movs	r1, #200	@ 0xc8
 8003276:	0020      	movs	r0, r4
 8003278:	f7fe ff7f 	bl	800217a <zcl_report_kick>

0800327c <??ZbZclHandleConfigReport_3>:
 800327c:	b049      	add	sp, #292	@ 0x124
 800327e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003282 <ZbZclHandleReadReport>:
 8003282:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003286:	b09a      	sub	sp, #104	@ 0x68
 8003288:	4680      	mov	r8, r0
 800328a:	4691      	mov	r9, r2
 800328c:	f05f 0a00 	movs.w	sl, #0
 8003290:	2300      	movs	r3, #0
 8003292:	a28d      	add	r2, pc, #564	@ (adr r2, 80034c8 <??DataTable10>)
 8003294:	f8b8 101a 	ldrh.w	r1, [r8, #26]
 8003298:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800329c:	f010 fbed 	bl	8013a7a <zb_heap_alloc>
 80032a0:	0007      	movs	r7, r0
 80032a2:	2f00      	cmp	r7, #0
 80032a4:	d106      	bne.n	80032b4 <??ZbZclHandleReadReport_0>
 80032a6:	2389      	movs	r3, #137	@ 0x89
 80032a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80032aa:	4649      	mov	r1, r9
 80032ac:	4640      	mov	r0, r8
 80032ae:	f010 fa5c 	bl	801376a <ZbZclSendDefaultResponse>
 80032b2:	e105      	b.n	80034c0 <??ZbZclHandleReadReport_1>

080032b4 <??ZbZclHandleReadReport_0>:
 80032b4:	2408      	movs	r4, #8
 80032b6:	2500      	movs	r5, #0
 80032b8:	ae01      	add	r6, sp, #4
 80032ba:	002a      	movs	r2, r5
 80032bc:	0021      	movs	r1, r4
 80032be:	0030      	movs	r0, r6
 80032c0:	f004 fd2a 	bl	8007d18 <__aeabi_memset>
 80032c4:	2000      	movs	r0, #0
 80032c6:	f88d 0004 	strb.w	r0, [sp, #4]
 80032ca:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032cc:	7840      	ldrb	r0, [r0, #1]
 80032ce:	f88d 0005 	strb.w	r0, [sp, #5]
 80032d2:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032d4:	7880      	ldrb	r0, [r0, #2]
 80032d6:	2800      	cmp	r0, #0
 80032d8:	d103      	bne.n	80032e2 <??ZbZclHandleReadReport_2>
 80032da:	2001      	movs	r0, #1
 80032dc:	f88d 0006 	strb.w	r0, [sp, #6]
 80032e0:	e002      	b.n	80032e8 <??ZbZclHandleReadReport_3>

080032e2 <??ZbZclHandleReadReport_2>:
 80032e2:	2000      	movs	r0, #0
 80032e4:	f88d 0006 	strb.w	r0, [sp, #6]

080032e8 <??ZbZclHandleReadReport_3>:
 80032e8:	2001      	movs	r0, #1
 80032ea:	f88d 0007 	strb.w	r0, [sp, #7]
 80032ee:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032f0:	8880      	ldrh	r0, [r0, #4]
 80032f2:	f8ad 0008 	strh.w	r0, [sp, #8]
 80032f6:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032f8:	7980      	ldrb	r0, [r0, #6]
 80032fa:	f88d 000a 	strb.w	r0, [sp, #10]
 80032fe:	2009      	movs	r0, #9
 8003300:	f88d 000b 	strb.w	r0, [sp, #11]
 8003304:	2205      	movs	r2, #5
 8003306:	0039      	movs	r1, r7
 8003308:	a801      	add	r0, sp, #4
 800330a:	f003 f93f 	bl	800658c <ZbZclAppendHeader>
 800330e:	0004      	movs	r4, r0
 8003310:	2c00      	cmp	r4, #0
 8003312:	d506      	bpl.n	8003322 <??ZbZclHandleReadReport_4>
 8003314:	2380      	movs	r3, #128	@ 0x80
 8003316:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8003318:	4649      	mov	r1, r9
 800331a:	4640      	mov	r0, r8
 800331c:	f010 fa25 	bl	801376a <ZbZclSendDefaultResponse>
 8003320:	e0ce      	b.n	80034c0 <??ZbZclHandleReadReport_1>

08003322 <??ZbZclHandleReadReport_4>:
 8003322:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 8003326:	4582      	cmp	sl, r0
 8003328:	f080 80a1 	bcs.w	800346e <??ZbZclHandleReadReport_5>
 800332c:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 8003330:	f11a 0103 	adds.w	r1, sl, #3
 8003334:	4288      	cmp	r0, r1
 8003336:	d206      	bcs.n	8003346 <??ZbZclHandleReadReport_6>
 8003338:	2380      	movs	r3, #128	@ 0x80
 800333a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800333c:	4649      	mov	r1, r9
 800333e:	4640      	mov	r0, r8
 8003340:	f010 fa13 	bl	801376a <ZbZclSendDefaultResponse>
 8003344:	e0bc      	b.n	80034c0 <??ZbZclHandleReadReport_1>

08003346 <??ZbZclHandleReadReport_6>:
 8003346:	4650      	mov	r0, sl
 8003348:	f110 0a01 	adds.w	sl, r0, #1
 800334c:	f8d9 1024 	ldr.w	r1, [r9, #36]	@ 0x24
 8003350:	5c08      	ldrb	r0, [r1, r0]
 8003352:	2800      	cmp	r0, #0
 8003354:	d003      	beq.n	800335e <??ZbZclHandleReadReport_7>
 8003356:	2001      	movs	r0, #1
 8003358:	f88d 0000 	strb.w	r0, [sp]
 800335c:	e002      	b.n	8003364 <??ZbZclHandleReadReport_8>

0800335e <??ZbZclHandleReadReport_7>:
 800335e:	2000      	movs	r0, #0
 8003360:	f88d 0000 	strb.w	r0, [sp]

08003364 <??ZbZclHandleReadReport_8>:
 8003364:	f8d9 0024 	ldr.w	r0, [r9, #36]	@ 0x24
 8003368:	4450      	add	r0, sl
 800336a:	f003 feaa 	bl	80070c2 <pletoh16>
 800336e:	f8ad 0002 	strh.w	r0, [sp, #2]
 8003372:	f11a 0a02 	adds.w	sl, sl, #2
 8003376:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 800337a:	4640      	mov	r0, r8
 800337c:	f7fc ff2f 	bl	80001de <ZbZclAttrFind>
 8003380:	0006      	movs	r6, r0
 8003382:	2e00      	cmp	r6, #0
 8003384:	d102      	bne.n	800338c <??ZbZclHandleReadReport_9>
 8003386:	f05f 0b86 	movs.w	fp, #134	@ 0x86
 800338a:	e05c      	b.n	8003446 <??ZbZclHandleReadReport_10>

0800338c <??ZbZclHandleReadReport_9>:
 800338c:	68b0      	ldr	r0, [r6, #8]
 800338e:	7900      	ldrb	r0, [r0, #4]
 8003390:	0780      	lsls	r0, r0, #30
 8003392:	d402      	bmi.n	800339a <??ZbZclHandleReadReport_11>
 8003394:	f05f 0b8c 	movs.w	fp, #140	@ 0x8c
 8003398:	e055      	b.n	8003446 <??ZbZclHandleReadReport_10>

0800339a <??ZbZclHandleReadReport_11>:
 800339a:	f89d 2000 	ldrb.w	r2, [sp]
 800339e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 80033a2:	4640      	mov	r0, r8
 80033a4:	f7ff fa3f 	bl	8002826 <zcl_reporting_find>
 80033a8:	0005      	movs	r5, r0
 80033aa:	2d00      	cmp	r5, #0
 80033ac:	d102      	bne.n	80033b4 <??ZbZclHandleReadReport_12>
 80033ae:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 80033b2:	e048      	b.n	8003446 <??ZbZclHandleReadReport_10>

080033b4 <??ZbZclHandleReadReport_12>:
 80033b4:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80033b6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80033ba:	4288      	cmp	r0, r1
 80033bc:	d102      	bne.n	80033c4 <??ZbZclHandleReadReport_13>
 80033be:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 80033c2:	e040      	b.n	8003446 <??ZbZclHandleReadReport_10>

080033c4 <??ZbZclHandleReadReport_13>:
 80033c4:	2020      	movs	r0, #32
 80033c6:	9005      	str	r0, [sp, #20]
 80033c8:	2000      	movs	r0, #0
 80033ca:	9004      	str	r0, [sp, #16]
 80033cc:	f10d 0b18 	add.w	fp, sp, #24
 80033d0:	9a04      	ldr	r2, [sp, #16]
 80033d2:	9905      	ldr	r1, [sp, #20]
 80033d4:	4658      	mov	r0, fp
 80033d6:	f004 fc9f 	bl	8007d18 <__aeabi_memset>
 80033da:	f89d 0000 	ldrb.w	r0, [sp]
 80033de:	2800      	cmp	r0, #0
 80033e0:	d003      	beq.n	80033ea <??ZbZclHandleReadReport_14>
 80033e2:	2001      	movs	r0, #1
 80033e4:	f88d 0018 	strb.w	r0, [sp, #24]
 80033e8:	e002      	b.n	80033f0 <??ZbZclHandleReadReport_15>

080033ea <??ZbZclHandleReadReport_14>:
 80033ea:	2000      	movs	r0, #0
 80033ec:	f88d 0018 	strb.w	r0, [sp, #24]

080033f0 <??ZbZclHandleReadReport_15>:
 80033f0:	89a8      	ldrh	r0, [r5, #12]
 80033f2:	f8ad 001a 	strh.w	r0, [sp, #26]
 80033f6:	7ba8      	ldrb	r0, [r5, #14]
 80033f8:	f88d 001c 	strb.w	r0, [sp, #28]
 80033fc:	8c28      	ldrh	r0, [r5, #32]
 80033fe:	f8ad 001e 	strh.w	r0, [sp, #30]
 8003402:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8003404:	f8ad 0020 	strh.w	r0, [sp, #32]
 8003408:	ed95 0b0a 	vldr	d0, [r5, #40]	@ 0x28
 800340c:	ed8d 0b0a 	vstr	d0, [sp, #40]	@ 0x28
 8003410:	2000      	movs	r0, #0
 8003412:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8003416:	2000      	movs	r0, #0
 8003418:	5538      	strb	r0, [r7, r4]
 800341a:	1c64      	adds	r4, r4, #1
 800341c:	f8b8 201a 	ldrh.w	r2, [r8, #26]
 8003420:	0020      	movs	r0, r4
 8003422:	b280      	uxth	r0, r0
 8003424:	1a12      	subs	r2, r2, r0
 8003426:	eb07 0104 	add.w	r1, r7, r4
 800342a:	a806      	add	r0, sp, #24
 800342c:	f000 f896 	bl	800355c <zcl_append_report_config_record>
 8003430:	9003      	str	r0, [sp, #12]
 8003432:	9803      	ldr	r0, [sp, #12]
 8003434:	2800      	cmp	r0, #0
 8003436:	d503      	bpl.n	8003440 <??ZbZclHandleReadReport_16>
 8003438:	1e64      	subs	r4, r4, #1
 800343a:	f05f 0b01 	movs.w	fp, #1
 800343e:	e002      	b.n	8003446 <??ZbZclHandleReadReport_10>

08003440 <??ZbZclHandleReadReport_16>:
 8003440:	9803      	ldr	r0, [sp, #12]
 8003442:	1904      	adds	r4, r0, r4
 8003444:	e76d      	b.n	8003322 <??ZbZclHandleReadReport_4>

08003446 <??ZbZclHandleReadReport_10>:
 8003446:	f8b8 001a 	ldrh.w	r0, [r8, #26]
 800344a:	1ce1      	adds	r1, r4, #3
 800344c:	4288      	cmp	r0, r1
 800344e:	d30e      	bcc.n	800346e <??ZbZclHandleReadReport_5>

08003450 <??ZbZclHandleReadReport_17>:
 8003450:	f807 b004 	strb.w	fp, [r7, r4]
 8003454:	1c64      	adds	r4, r4, #1
 8003456:	f89d 0000 	ldrb.w	r0, [sp]
 800345a:	5538      	strb	r0, [r7, r4]
 800345c:	1c64      	adds	r4, r4, #1
 800345e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8003462:	eb07 0004 	add.w	r0, r7, r4
 8003466:	f003 fe78 	bl	800715a <putle16>
 800346a:	1ca4      	adds	r4, r4, #2
 800346c:	e759      	b.n	8003322 <??ZbZclHandleReadReport_4>

0800346e <??ZbZclHandleReadReport_5>:
 800346e:	464a      	mov	r2, r9
 8003470:	a90e      	add	r1, sp, #56	@ 0x38
 8003472:	4640      	mov	r0, r8
 8003474:	f000 fc61 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8003478:	a80e      	add	r0, sp, #56	@ 0x38
 800347a:	f119 0110 	adds.w	r1, r9, #16
 800347e:	2210      	movs	r2, #16
 8003480:	f014 f8bd 	bl	80175fe <__aeabi_memcpy>
 8003484:	f899 002a 	ldrb.w	r0, [r9, #42]	@ 0x2a
 8003488:	f000 fbef 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 800348c:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 8003490:	2001      	movs	r0, #1
 8003492:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8003496:	2000      	movs	r0, #0
 8003498:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f
 800349c:	9714      	str	r7, [sp, #80]	@ 0x50
 800349e:	0020      	movs	r0, r4
 80034a0:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 80034a4:	2300      	movs	r3, #0
 80034a6:	2200      	movs	r2, #0
 80034a8:	a90e      	add	r1, sp, #56	@ 0x38
 80034aa:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80034ae:	f00f fce9 	bl	8012e84 <ZbApsdeDataReqCallback>
 80034b2:	2300      	movs	r3, #0
 80034b4:	a204      	add	r2, pc, #16	@ (adr r2, 80034c8 <??DataTable10>)
 80034b6:	0039      	movs	r1, r7
 80034b8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80034bc:	f010 faec 	bl	8013a98 <zb_heap_free>

080034c0 <??ZbZclHandleReadReport_1>:
 80034c0:	b01b      	add	sp, #108	@ 0x6c
 80034c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080034c8 <??DataTable10>:
 80034c8:	0000 0000                                   ....

080034cc <ZbZclHandleReportAttr>:
 80034cc:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d0:	0004      	movs	r4, r0
 80034d2:	000d      	movs	r5, r1
 80034d4:	0016      	movs	r6, r2
 80034d6:	f05f 0a00 	movs.w	sl, #0
 80034da:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80034dc:	2800      	cmp	r0, #0
 80034de:	d03b      	beq.n	8003558 <??ZbZclHandleReportAttr_0>

080034e0 <??ZbZclHandleReportAttr_1>:
 80034e0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80034e2:	4651      	mov	r1, sl
 80034e4:	b289      	uxth	r1, r1
 80034e6:	1cc9      	adds	r1, r1, #3
 80034e8:	4288      	cmp	r0, r1
 80034ea:	d335      	bcc.n	8003558 <??ZbZclHandleReportAttr_0>

080034ec <??ZbZclHandleReportAttr_3>:
 80034ec:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80034ee:	4651      	mov	r1, sl
 80034f0:	b289      	uxth	r1, r1
 80034f2:	4408      	add	r0, r1
 80034f4:	f003 fde5 	bl	80070c2 <pletoh16>
 80034f8:	0007      	movs	r7, r0
 80034fa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80034fc:	4651      	mov	r1, sl
 80034fe:	b289      	uxth	r1, r1
 8003500:	4408      	add	r0, r1
 8003502:	7880      	ldrb	r0, [r0, #2]
 8003504:	4680      	mov	r8, r0
 8003506:	f11a 0a03 	adds.w	sl, sl, #3
 800350a:	2300      	movs	r3, #0
 800350c:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 800350e:	4650      	mov	r0, sl
 8003510:	b280      	uxth	r0, r0
 8003512:	1a12      	subs	r2, r2, r0
 8003514:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8003516:	4651      	mov	r1, sl
 8003518:	b289      	uxth	r1, r1
 800351a:	4401      	add	r1, r0
 800351c:	4640      	mov	r0, r8
 800351e:	b2c0      	uxtb	r0, r0
 8003520:	f7fd fd89 	bl	8001036 <ZbZclAttrParseLength>
 8003524:	4681      	mov	r9, r0
 8003526:	f1b9 0f00 	cmp.w	r9, #0
 800352a:	d415      	bmi.n	8003558 <??ZbZclHandleReportAttr_0>

0800352c <??ZbZclHandleReportAttr_4>:
 800352c:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800352e:	ebb0 000a 	subs.w	r0, r0, sl
 8003532:	b280      	uxth	r0, r0
 8003534:	9001      	str	r0, [sp, #4]
 8003536:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8003538:	4651      	mov	r1, sl
 800353a:	b289      	uxth	r1, r1
 800353c:	4408      	add	r0, r1
 800353e:	9000      	str	r0, [sp, #0]
 8003540:	4643      	mov	r3, r8
 8003542:	b2db      	uxtb	r3, r3
 8003544:	003a      	movs	r2, r7
 8003546:	b292      	uxth	r2, r2
 8003548:	0031      	movs	r1, r6
 800354a:	0020      	movs	r0, r4
 800354c:	f8d4 c05c 	ldr.w	ip, [r4, #92]	@ 0x5c
 8003550:	47e0      	blx	ip
 8003552:	eb19 0a0a 	adds.w	sl, r9, sl
 8003556:	e7c3      	b.n	80034e0 <??ZbZclHandleReportAttr_1>

08003558 <??ZbZclHandleReportAttr_0>:
 8003558:	e8bd 87f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, pc}

0800355c <zcl_append_report_config_record>:
 800355c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003560:	0005      	movs	r5, r0
 8003562:	000e      	movs	r6, r1
 8003564:	4690      	mov	r8, r2
 8003566:	2700      	movs	r7, #0
 8003568:	7828      	ldrb	r0, [r5, #0]
 800356a:	2800      	cmp	r0, #0
 800356c:	d003      	beq.n	8003576 <??zcl_append_report_config_record_0>
 800356e:	2801      	cmp	r0, #1
 8003570:	f000 80f4 	beq.w	800375c <??zcl_append_report_config_record_1>
 8003574:	e108      	b.n	8003788 <??zcl_append_report_config_record_2>

08003576 <??zcl_append_report_config_record_0>:
 8003576:	7928      	ldrb	r0, [r5, #4]
 8003578:	f004 faa8 	bl	8007acc <ZbZclAttrIsFloat>
 800357c:	2800      	cmp	r0, #0
 800357e:	d002      	beq.n	8003586 <??zcl_append_report_config_record_3>
 8003580:	2001      	movs	r0, #1
 8003582:	4681      	mov	r9, r0
 8003584:	e009      	b.n	800359a <??zcl_append_report_config_record_4>

08003586 <??zcl_append_report_config_record_3>:
 8003586:	7928      	ldrb	r0, [r5, #4]
 8003588:	f7fd fe06 	bl	8001198 <ZbZclAttrIsAnalog>
 800358c:	2800      	cmp	r0, #0
 800358e:	d002      	beq.n	8003596 <??zcl_append_report_config_record_5>
 8003590:	2001      	movs	r0, #1
 8003592:	4681      	mov	r9, r0
 8003594:	e001      	b.n	800359a <??zcl_append_report_config_record_4>

08003596 <??zcl_append_report_config_record_5>:
 8003596:	2000      	movs	r0, #0
 8003598:	4681      	mov	r9, r0

0800359a <??zcl_append_report_config_record_4>:
 800359a:	f1b8 0f08 	cmp.w	r8, #8
 800359e:	d202      	bcs.n	80035a6 <??zcl_append_report_config_record_6>
 80035a0:	f05f 30ff 	movs.w	r0, #4294967295
 80035a4:	e0f3      	b.n	800378e <??zcl_append_report_config_record_7>

080035a6 <??zcl_append_report_config_record_6>:
 80035a6:	7828      	ldrb	r0, [r5, #0]
 80035a8:	55f0      	strb	r0, [r6, r7]
 80035aa:	1c7f      	adds	r7, r7, #1
 80035ac:	8869      	ldrh	r1, [r5, #2]
 80035ae:	eb06 0007 	add.w	r0, r6, r7
 80035b2:	f003 fdd2 	bl	800715a <putle16>
 80035b6:	1cbf      	adds	r7, r7, #2
 80035b8:	7928      	ldrb	r0, [r5, #4]
 80035ba:	55f0      	strb	r0, [r6, r7]
 80035bc:	1c7f      	adds	r7, r7, #1
 80035be:	88e9      	ldrh	r1, [r5, #6]
 80035c0:	eb06 0007 	add.w	r0, r6, r7
 80035c4:	f003 fdc9 	bl	800715a <putle16>
 80035c8:	1cbf      	adds	r7, r7, #2
 80035ca:	8929      	ldrh	r1, [r5, #8]
 80035cc:	eb06 0007 	add.w	r0, r6, r7
 80035d0:	f003 fdc3 	bl	800715a <putle16>
 80035d4:	1cbf      	adds	r7, r7, #2
 80035d6:	4648      	mov	r0, r9
 80035d8:	b2c0      	uxtb	r0, r0
 80035da:	2800      	cmp	r0, #0
 80035dc:	f000 80bd 	beq.w	800375a <??zcl_append_report_config_record_8>
 80035e0:	7928      	ldrb	r0, [r5, #4]
 80035e2:	f7fd fc9d 	bl	8000f20 <ZbZclAttrTypeLength>
 80035e6:	0004      	movs	r4, r0
 80035e8:	2c00      	cmp	r4, #0
 80035ea:	d101      	bne.n	80035f0 <??zcl_append_report_config_record_9>
 80035ec:	2001      	movs	r0, #1
 80035ee:	e0ce      	b.n	800378e <??zcl_append_report_config_record_7>

080035f0 <??zcl_append_report_config_record_9>:
 80035f0:	2c01      	cmp	r4, #1
 80035f2:	d00e      	beq.n	8003612 <??zcl_append_report_config_record_10>
 80035f4:	f0c0 80af 	bcc.w	8003756 <??zcl_append_report_config_record_11>
 80035f8:	2c03      	cmp	r4, #3
 80035fa:	d02f      	beq.n	800365c <??zcl_append_report_config_record_12>
 80035fc:	d319      	bcc.n	8003632 <??zcl_append_report_config_record_13>
 80035fe:	2c05      	cmp	r4, #5
 8003600:	d054      	beq.n	80036ac <??zcl_append_report_config_record_14>
 8003602:	d33f      	bcc.n	8003684 <??zcl_append_report_config_record_15>
 8003604:	2c07      	cmp	r4, #7
 8003606:	d07c      	beq.n	8003702 <??zcl_append_report_config_record_16>
 8003608:	d365      	bcc.n	80036d6 <??zcl_append_report_config_record_17>
 800360a:	2c08      	cmp	r4, #8
 800360c:	f000 808e 	beq.w	800372c <??zcl_append_report_config_record_18>
 8003610:	e0a1      	b.n	8003756 <??zcl_append_report_config_record_11>

08003612 <??zcl_append_report_config_record_10>:
 8003612:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003616:	2201      	movs	r2, #1
 8003618:	4b5f      	ldr	r3, [pc, #380]	@ (8003798 <??DataTable11_1>)
 800361a:	f005 f841 	bl	80086a0 <__aeabi_cdrcmple>
 800361e:	d801      	bhi.n	8003624 <??zcl_append_report_config_record_19>
 8003620:	2001      	movs	r0, #1
 8003622:	e0b4      	b.n	800378e <??zcl_append_report_config_record_7>

08003624 <??zcl_append_report_config_record_19>:
 8003624:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003628:	f005 f892 	bl	8008750 <__aeabi_d2iz>
 800362c:	55f0      	strb	r0, [r6, r7]
 800362e:	1c7f      	adds	r7, r7, #1
 8003630:	e093      	b.n	800375a <??zcl_append_report_config_record_8>

08003632 <??zcl_append_report_config_record_13>:
 8003632:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003636:	2201      	movs	r2, #1
 8003638:	4b58      	ldr	r3, [pc, #352]	@ (800379c <??DataTable11_2>)
 800363a:	f005 f831 	bl	80086a0 <__aeabi_cdrcmple>
 800363e:	d801      	bhi.n	8003644 <??zcl_append_report_config_record_20>
 8003640:	2001      	movs	r0, #1
 8003642:	e0a4      	b.n	800378e <??zcl_append_report_config_record_7>

08003644 <??zcl_append_report_config_record_20>:
 8003644:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003648:	f005 f882 	bl	8008750 <__aeabi_d2iz>
 800364c:	0001      	movs	r1, r0
 800364e:	b289      	uxth	r1, r1
 8003650:	eb06 0007 	add.w	r0, r6, r7
 8003654:	f003 fd81 	bl	800715a <putle16>
 8003658:	1cbf      	adds	r7, r7, #2
 800365a:	e07e      	b.n	800375a <??zcl_append_report_config_record_8>

0800365c <??zcl_append_report_config_record_12>:
 800365c:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003660:	4a4f      	ldr	r2, [pc, #316]	@ (80037a0 <??DataTable11_3>)
 8003662:	4b50      	ldr	r3, [pc, #320]	@ (80037a4 <??DataTable11_4>)
 8003664:	f005 f81c 	bl	80086a0 <__aeabi_cdrcmple>
 8003668:	d801      	bhi.n	800366e <??zcl_append_report_config_record_21>
 800366a:	2001      	movs	r0, #1
 800366c:	e08f      	b.n	800378e <??zcl_append_report_config_record_7>

0800366e <??zcl_append_report_config_record_21>:
 800366e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003672:	f005 f895 	bl	80087a0 <__aeabi_d2uiz>
 8003676:	0001      	movs	r1, r0
 8003678:	eb06 0007 	add.w	r0, r6, r7
 800367c:	f003 fd73 	bl	8007166 <putle24>
 8003680:	1cff      	adds	r7, r7, #3
 8003682:	e06a      	b.n	800375a <??zcl_append_report_config_record_8>

08003684 <??zcl_append_report_config_record_15>:
 8003684:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003688:	4a47      	ldr	r2, [pc, #284]	@ (80037a8 <??DataTable11_5>)
 800368a:	4b48      	ldr	r3, [pc, #288]	@ (80037ac <??DataTable11_6>)
 800368c:	f005 f808 	bl	80086a0 <__aeabi_cdrcmple>
 8003690:	d801      	bhi.n	8003696 <??zcl_append_report_config_record_22>
 8003692:	2001      	movs	r0, #1
 8003694:	e07b      	b.n	800378e <??zcl_append_report_config_record_7>

08003696 <??zcl_append_report_config_record_22>:
 8003696:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800369a:	f005 f881 	bl	80087a0 <__aeabi_d2uiz>
 800369e:	0001      	movs	r1, r0
 80036a0:	eb06 0007 	add.w	r0, r6, r7
 80036a4:	f003 fd6b 	bl	800717e <putle32>
 80036a8:	1d3f      	adds	r7, r7, #4
 80036aa:	e056      	b.n	800375a <??zcl_append_report_config_record_8>

080036ac <??zcl_append_report_config_record_14>:
 80036ac:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036b0:	4a3f      	ldr	r2, [pc, #252]	@ (80037b0 <??DataTable11_7>)
 80036b2:	4b40      	ldr	r3, [pc, #256]	@ (80037b4 <??DataTable11_8>)
 80036b4:	f004 fff4 	bl	80086a0 <__aeabi_cdrcmple>
 80036b8:	d801      	bhi.n	80036be <??zcl_append_report_config_record_23>
 80036ba:	2001      	movs	r0, #1
 80036bc:	e067      	b.n	800378e <??zcl_append_report_config_record_7>

080036be <??zcl_append_report_config_record_23>:
 80036be:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036c2:	f005 f90d 	bl	80088e0 <__aeabi_d2ulz>
 80036c6:	0002      	movs	r2, r0
 80036c8:	000b      	movs	r3, r1
 80036ca:	eb06 0007 	add.w	r0, r6, r7
 80036ce:	f003 fd61 	bl	8007194 <putle40>
 80036d2:	1d7f      	adds	r7, r7, #5
 80036d4:	e041      	b.n	800375a <??zcl_append_report_config_record_8>

080036d6 <??zcl_append_report_config_record_17>:
 80036d6:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036da:	f07f 021e 	mvns.w	r2, #30
 80036de:	4b36      	ldr	r3, [pc, #216]	@ (80037b8 <??DataTable11_9>)
 80036e0:	f004 ffde 	bl	80086a0 <__aeabi_cdrcmple>
 80036e4:	d801      	bhi.n	80036ea <??zcl_append_report_config_record_24>
 80036e6:	2001      	movs	r0, #1
 80036e8:	e051      	b.n	800378e <??zcl_append_report_config_record_7>

080036ea <??zcl_append_report_config_record_24>:
 80036ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036ee:	f005 f8f7 	bl	80088e0 <__aeabi_d2ulz>
 80036f2:	0002      	movs	r2, r0
 80036f4:	000b      	movs	r3, r1
 80036f6:	eb06 0007 	add.w	r0, r6, r7
 80036fa:	f003 fd55 	bl	80071a8 <putle48>
 80036fe:	1dbf      	adds	r7, r7, #6
 8003700:	e02b      	b.n	800375a <??zcl_append_report_config_record_8>

08003702 <??zcl_append_report_config_record_16>:
 8003702:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003706:	2201      	movs	r2, #1
 8003708:	4b2c      	ldr	r3, [pc, #176]	@ (80037bc <??DataTable11_10>)
 800370a:	f004 ffc9 	bl	80086a0 <__aeabi_cdrcmple>
 800370e:	d801      	bhi.n	8003714 <??zcl_append_report_config_record_25>
 8003710:	2001      	movs	r0, #1
 8003712:	e03c      	b.n	800378e <??zcl_append_report_config_record_7>

08003714 <??zcl_append_report_config_record_25>:
 8003714:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003718:	f005 f8e2 	bl	80088e0 <__aeabi_d2ulz>
 800371c:	0002      	movs	r2, r0
 800371e:	000b      	movs	r3, r1
 8003720:	eb06 0007 	add.w	r0, r6, r7
 8003724:	f003 fd4f 	bl	80071c6 <putle56>
 8003728:	1dff      	adds	r7, r7, #7
 800372a:	e016      	b.n	800375a <??zcl_append_report_config_record_8>

0800372c <??zcl_append_report_config_record_18>:
 800372c:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003730:	2201      	movs	r2, #1
 8003732:	4b23      	ldr	r3, [pc, #140]	@ (80037c0 <??DataTable11_11>)
 8003734:	f004 ffb4 	bl	80086a0 <__aeabi_cdrcmple>
 8003738:	d801      	bhi.n	800373e <??zcl_append_report_config_record_26>
 800373a:	2001      	movs	r0, #1
 800373c:	e027      	b.n	800378e <??zcl_append_report_config_record_7>

0800373e <??zcl_append_report_config_record_26>:
 800373e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003742:	f005 f8cd 	bl	80088e0 <__aeabi_d2ulz>
 8003746:	0002      	movs	r2, r0
 8003748:	000b      	movs	r3, r1
 800374a:	eb06 0007 	add.w	r0, r6, r7
 800374e:	f003 fd49 	bl	80071e4 <putle64>
 8003752:	3708      	adds	r7, #8
 8003754:	e001      	b.n	800375a <??zcl_append_report_config_record_8>

08003756 <??zcl_append_report_config_record_11>:
 8003756:	2001      	movs	r0, #1
 8003758:	e019      	b.n	800378e <??zcl_append_report_config_record_7>

0800375a <??zcl_append_report_config_record_8>:
 800375a:	e017      	b.n	800378c <??zcl_append_report_config_record_27>

0800375c <??zcl_append_report_config_record_1>:
 800375c:	f1b8 0f08 	cmp.w	r8, #8
 8003760:	d202      	bcs.n	8003768 <??zcl_append_report_config_record_28>
 8003762:	f05f 30ff 	movs.w	r0, #4294967295
 8003766:	e012      	b.n	800378e <??zcl_append_report_config_record_7>

08003768 <??zcl_append_report_config_record_28>:
 8003768:	7828      	ldrb	r0, [r5, #0]
 800376a:	55f0      	strb	r0, [r6, r7]
 800376c:	1c7f      	adds	r7, r7, #1
 800376e:	8869      	ldrh	r1, [r5, #2]
 8003770:	eb06 0007 	add.w	r0, r6, r7
 8003774:	f003 fcf1 	bl	800715a <putle16>
 8003778:	1cbf      	adds	r7, r7, #2
 800377a:	8b29      	ldrh	r1, [r5, #24]
 800377c:	eb06 0007 	add.w	r0, r6, r7
 8003780:	f003 fceb 	bl	800715a <putle16>
 8003784:	1cbf      	adds	r7, r7, #2
 8003786:	e001      	b.n	800378c <??zcl_append_report_config_record_27>

08003788 <??zcl_append_report_config_record_2>:
 8003788:	2001      	movs	r0, #1
 800378a:	e000      	b.n	800378e <??zcl_append_report_config_record_7>

0800378c <??zcl_append_report_config_record_27>:
 800378c:	0038      	movs	r0, r7

0800378e <??zcl_append_report_config_record_7>:
 800378e:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08003794 <??DataTable11>:
 8003794:	0000 3ff0                                   ...?

08003798 <??DataTable11_1>:
 8003798:	e000 406f                                   ..o@

0800379c <??DataTable11_2>:
 800379c:	ffe0 40ef                                   ...@

080037a0 <??DataTable11_3>:
 80037a0:	0001 e000                                   ....

080037a4 <??DataTable11_4>:
 80037a4:	ffff 416f                                   ..oA

080037a8 <??DataTable11_5>:
 80037a8:	0001 ffe0                                   ....

080037ac <??DataTable11_6>:
 80037ac:	ffff 41ef                                   ...A

080037b0 <??DataTable11_7>:
 80037b0:	e001 ffff                                   ....

080037b4 <??DataTable11_8>:
 80037b4:	ffff 426f                                   ..oB

080037b8 <??DataTable11_9>:
 80037b8:	ffff 42ef                                   ...B

080037bc <??DataTable11_10>:
 80037bc:	0000 4370                                   ..pC

080037c0 <??DataTable11_11>:
 80037c0:	0000 43f0                                   ...C

080037c4 <ZbZclAttrReportConfigReq>:
 80037c4:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c8:	b09b      	sub	sp, #108	@ 0x6c
 80037ca:	0004      	movs	r4, r0
 80037cc:	000d      	movs	r5, r1
 80037ce:	001e      	movs	r6, r3
 80037d0:	2700      	movs	r7, #0
 80037d2:	7c28      	ldrb	r0, [r5, #16]
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d002      	beq.n	80037de <??ZbZclAttrReportConfigReq_0>
 80037d8:	7c28      	ldrb	r0, [r5, #16]
 80037da:	2807      	cmp	r0, #7
 80037dc:	d301      	bcc.n	80037e2 <??ZbZclAttrReportConfigReq_1>

080037de <??ZbZclAttrReportConfigReq_0>:
 80037de:	2001      	movs	r0, #1
 80037e0:	e059      	b.n	8003896 <??ZbZclAttrReportConfigReq_2>

080037e2 <??ZbZclAttrReportConfigReq_1>:
 80037e2:	f05f 0800 	movs.w	r8, #0

080037e6 <??ZbZclAttrReportConfigReq_3>:
 80037e6:	7c28      	ldrb	r0, [r5, #16]
 80037e8:	4580      	cmp	r8, r0
 80037ea:	d215      	bcs.n	8003818 <??ZbZclAttrReportConfigReq_4>
 80037ec:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80037f0:	4428      	add	r0, r5
 80037f2:	f110 0918 	adds.w	r9, r0, #24
 80037f6:	f1d7 0239 	rsbs	r2, r7, #57	@ 0x39
 80037fa:	a80c      	add	r0, sp, #48	@ 0x30
 80037fc:	eb00 0107 	add.w	r1, r0, r7
 8003800:	4648      	mov	r0, r9
 8003802:	f7ff feab 	bl	800355c <zcl_append_report_config_record>
 8003806:	0001      	movs	r1, r0
 8003808:	2901      	cmp	r1, #1
 800380a:	da01      	bge.n	8003810 <??ZbZclAttrReportConfigReq_5>
 800380c:	2001      	movs	r0, #1
 800380e:	e042      	b.n	8003896 <??ZbZclAttrReportConfigReq_2>

08003810 <??ZbZclAttrReportConfigReq_5>:
 8003810:	19cf      	adds	r7, r1, r7
 8003812:	f118 0801 	adds.w	r8, r8, #1
 8003816:	e7e6      	b.n	80037e6 <??ZbZclAttrReportConfigReq_3>

08003818 <??ZbZclAttrReportConfigReq_4>:
 8003818:	f05f 0930 	movs.w	r9, #48	@ 0x30
 800381c:	f05f 0a00 	movs.w	sl, #0
 8003820:	46eb      	mov	fp, sp
 8003822:	4652      	mov	r2, sl
 8003824:	4649      	mov	r1, r9
 8003826:	4658      	mov	r0, fp
 8003828:	f004 fa76 	bl	8007d18 <__aeabi_memset>
 800382c:	2000      	movs	r0, #0
 800382e:	f88d 001a 	strb.w	r0, [sp, #26]
 8003832:	8a20      	ldrh	r0, [r4, #16]
 8003834:	2800      	cmp	r0, #0
 8003836:	d001      	beq.n	800383c <??ZbZclAttrReportConfigReq_6>
 8003838:	2001      	movs	r0, #1
 800383a:	e000      	b.n	800383e <??ZbZclAttrReportConfigReq_7>

0800383c <??ZbZclAttrReportConfigReq_6>:
 800383c:	2000      	movs	r0, #0

0800383e <??ZbZclAttrReportConfigReq_7>:
 800383e:	f88d 001b 	strb.w	r0, [sp, #27]
 8003842:	8a20      	ldrh	r0, [r4, #16]
 8003844:	f8ad 001e 	strh.w	r0, [sp, #30]
 8003848:	2006      	movs	r0, #6
 800384a:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 800384e:	f00f ff08 	bl	8013662 <ZbZclGetNextSeqnum>
 8003852:	f88d 0020 	strb.w	r0, [sp, #32]
 8003856:	4668      	mov	r0, sp
 8003858:	0029      	movs	r1, r5
 800385a:	2210      	movs	r2, #16
 800385c:	f013 fecf 	bl	80175fe <__aeabi_memcpy>
 8003860:	8aa0      	ldrh	r0, [r4, #20]
 8003862:	f8ad 0010 	strh.w	r0, [sp, #16]
 8003866:	89a0      	ldrh	r0, [r4, #12]
 8003868:	f8ad 0012 	strh.w	r0, [sp, #18]
 800386c:	7ba0      	ldrb	r0, [r4, #14]
 800386e:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003872:	8ae0      	ldrh	r0, [r4, #22]
 8003874:	f8ad 0016 	strh.w	r0, [sp, #22]
 8003878:	7e20      	ldrb	r0, [r4, #24]
 800387a:	f88d 0018 	strb.w	r0, [sp, #24]
 800387e:	7e60      	ldrb	r0, [r4, #25]
 8003880:	f88d 0019 	strb.w	r0, [sp, #25]
 8003884:	a80c      	add	r0, sp, #48	@ 0x30
 8003886:	9009      	str	r0, [sp, #36]	@ 0x24
 8003888:	970a      	str	r7, [sp, #40]	@ 0x28
 800388a:	0033      	movs	r3, r6
 800388c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800388e:	4669      	mov	r1, sp
 8003890:	68a0      	ldr	r0, [r4, #8]
 8003892:	f00f ff11 	bl	80136b8 <ZbZclCommandReq>

08003896 <??ZbZclAttrReportConfigReq_2>:
 8003896:	b01d      	add	sp, #116	@ 0x74
 8003898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800389c <ZbZclAttrReportReadReq>:
 800389c:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a0:	b09b      	sub	sp, #108	@ 0x6c
 80038a2:	0005      	movs	r5, r0
 80038a4:	000e      	movs	r6, r1
 80038a6:	001f      	movs	r7, r3
 80038a8:	2400      	movs	r4, #0
 80038aa:	7c30      	ldrb	r0, [r6, #16]
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d002      	beq.n	80038b6 <??ZbZclAttrReportReadReq_0>
 80038b0:	7c30      	ldrb	r0, [r6, #16]
 80038b2:	2807      	cmp	r0, #7
 80038b4:	d301      	bcc.n	80038ba <??ZbZclAttrReportReadReq_1>

080038b6 <??ZbZclAttrReportReadReq_0>:
 80038b6:	2001      	movs	r0, #1
 80038b8:	e050      	b.n	800395c <??ZbZclAttrReportReadReq_2>

080038ba <??ZbZclAttrReportReadReq_1>:
 80038ba:	f05f 0800 	movs.w	r8, #0

080038be <??ZbZclAttrReportReadReq_3>:
 80038be:	7c30      	ldrb	r0, [r6, #16]
 80038c0:	4580      	cmp	r8, r0
 80038c2:	d217      	bcs.n	80038f4 <??ZbZclAttrReportReadReq_4>
 80038c4:	1ce0      	adds	r0, r4, #3
 80038c6:	283a      	cmp	r0, #58	@ 0x3a
 80038c8:	d301      	bcc.n	80038ce <??ZbZclAttrReportReadReq_5>
 80038ca:	2001      	movs	r0, #1
 80038cc:	e046      	b.n	800395c <??ZbZclAttrReportReadReq_2>

080038ce <??ZbZclAttrReportReadReq_5>:
 80038ce:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80038d2:	4430      	add	r0, r6
 80038d4:	7e00      	ldrb	r0, [r0, #24]
 80038d6:	a90c      	add	r1, sp, #48	@ 0x30
 80038d8:	5508      	strb	r0, [r1, r4]
 80038da:	1c64      	adds	r4, r4, #1
 80038dc:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80038e0:	4430      	add	r0, r6
 80038e2:	8b41      	ldrh	r1, [r0, #26]
 80038e4:	a80c      	add	r0, sp, #48	@ 0x30
 80038e6:	4420      	add	r0, r4
 80038e8:	f003 fc37 	bl	800715a <putle16>
 80038ec:	1ca4      	adds	r4, r4, #2
 80038ee:	f118 0801 	adds.w	r8, r8, #1
 80038f2:	e7e4      	b.n	80038be <??ZbZclAttrReportReadReq_3>

080038f4 <??ZbZclAttrReportReadReq_4>:
 80038f4:	f05f 0930 	movs.w	r9, #48	@ 0x30
 80038f8:	f05f 0a00 	movs.w	sl, #0
 80038fc:	46eb      	mov	fp, sp
 80038fe:	4652      	mov	r2, sl
 8003900:	4649      	mov	r1, r9
 8003902:	4658      	mov	r0, fp
 8003904:	f004 fa08 	bl	8007d18 <__aeabi_memset>
 8003908:	2000      	movs	r0, #0
 800390a:	f88d 001a 	strb.w	r0, [sp, #26]
 800390e:	2008      	movs	r0, #8
 8003910:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 8003914:	f00f fea5 	bl	8013662 <ZbZclGetNextSeqnum>
 8003918:	f88d 0020 	strb.w	r0, [sp, #32]
 800391c:	4668      	mov	r0, sp
 800391e:	0031      	movs	r1, r6
 8003920:	2210      	movs	r2, #16
 8003922:	f013 fe6c 	bl	80175fe <__aeabi_memcpy>
 8003926:	8aa8      	ldrh	r0, [r5, #20]
 8003928:	f8ad 0010 	strh.w	r0, [sp, #16]
 800392c:	89a8      	ldrh	r0, [r5, #12]
 800392e:	f8ad 0012 	strh.w	r0, [sp, #18]
 8003932:	7ba8      	ldrb	r0, [r5, #14]
 8003934:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003938:	8ae8      	ldrh	r0, [r5, #22]
 800393a:	f8ad 0016 	strh.w	r0, [sp, #22]
 800393e:	7e28      	ldrb	r0, [r5, #24]
 8003940:	f88d 0018 	strb.w	r0, [sp, #24]
 8003944:	7e68      	ldrb	r0, [r5, #25]
 8003946:	f88d 0019 	strb.w	r0, [sp, #25]
 800394a:	a80c      	add	r0, sp, #48	@ 0x30
 800394c:	9009      	str	r0, [sp, #36]	@ 0x24
 800394e:	940a      	str	r4, [sp, #40]	@ 0x28
 8003950:	003b      	movs	r3, r7
 8003952:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8003954:	4669      	mov	r1, sp
 8003956:	68a8      	ldr	r0, [r5, #8]
 8003958:	f00f feae 	bl	80136b8 <ZbZclCommandReq>

0800395c <??ZbZclAttrReportReadReq_2>:
 800395c:	b01d      	add	sp, #116	@ 0x74
 800395e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003962 <ZbZclAttrReportConfigDefault>:
 8003962:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003966:	0007      	movs	r7, r0
 8003968:	4688      	mov	r8, r1
 800396a:	4691      	mov	r9, r2
 800396c:	469a      	mov	sl, r3
 800396e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003970:	4641      	mov	r1, r8
 8003972:	b289      	uxth	r1, r1
 8003974:	0038      	movs	r0, r7
 8003976:	f7fc fc32 	bl	80001de <ZbZclAttrFind>
 800397a:	0005      	movs	r5, r0
 800397c:	2d00      	cmp	r5, #0
 800397e:	d101      	bne.n	8003984 <??ZbZclAttrReportConfigDefault_0>
 8003980:	2086      	movs	r0, #134	@ 0x86
 8003982:	e02b      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

08003984 <??ZbZclAttrReportConfigDefault_0>:
 8003984:	68a8      	ldr	r0, [r5, #8]
 8003986:	7900      	ldrb	r0, [r0, #4]
 8003988:	0780      	lsls	r0, r0, #30
 800398a:	d401      	bmi.n	8003990 <??ZbZclAttrReportConfigDefault_2>
 800398c:	208c      	movs	r0, #140	@ 0x8c
 800398e:	e025      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

08003990 <??ZbZclAttrReportConfigDefault_2>:
 8003990:	2200      	movs	r2, #0
 8003992:	4641      	mov	r1, r8
 8003994:	b289      	uxth	r1, r1
 8003996:	0038      	movs	r0, r7
 8003998:	f7fe ff45 	bl	8002826 <zcl_reporting_find>
 800399c:	0006      	movs	r6, r0
 800399e:	2e00      	cmp	r6, #0
 80039a0:	d101      	bne.n	80039a6 <??ZbZclAttrReportConfigDefault_3>
 80039a2:	208b      	movs	r0, #139	@ 0x8b
 80039a4:	e01a      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

080039a6 <??ZbZclAttrReportConfigDefault_3>:
 80039a6:	f8ad 9002 	strh.w	r9, [sp, #2]
 80039aa:	f8ad a000 	strh.w	sl, [sp]
 80039ae:	4669      	mov	r1, sp
 80039b0:	f10d 0002 	add.w	r0, sp, #2
 80039b4:	f7ff f894 	bl	8002ae0 <zcl_reporting_check_default_intvl>
 80039b8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 80039bc:	84b0      	strh	r0, [r6, #36]	@ 0x24
 80039be:	f8bd 0000 	ldrh.w	r0, [sp]
 80039c2:	84f0      	strh	r0, [r6, #38]	@ 0x26
 80039c4:	2c00      	cmp	r4, #0
 80039c6:	d003      	beq.n	80039d0 <??ZbZclAttrReportConfigDefault_4>
 80039c8:	ed94 0b00 	vldr	d0, [r4]
 80039cc:	ed86 0b0c 	vstr	d0, [r6, #48]	@ 0x30

080039d0 <??ZbZclAttrReportConfigDefault_4>:
 80039d0:	2201      	movs	r2, #1
 80039d2:	0031      	movs	r1, r6
 80039d4:	68b8      	ldr	r0, [r7, #8]
 80039d6:	f7ff f8b3 	bl	8002b40 <zcl_reporting_reset_defaults>
 80039da:	2000      	movs	r0, #0

080039dc <??ZbZclAttrReportConfigDefault_1>:
 80039dc:	e8bd 87f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, pc}

080039e0 <ZbZclClusterReportCallbackAttach>:
 80039e0:	65c1      	str	r1, [r0, #92]	@ 0x5c
 80039e2:	4770      	bx	lr

080039e4 <ZbZclBasicClientAlloc>:
 80039e4:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80039e6:	0005      	movs	r5, r0
 80039e8:	000e      	movs	r6, r1
 80039ea:	2001      	movs	r0, #1
 80039ec:	9000      	str	r0, [sp, #0]
 80039ee:	0033      	movs	r3, r6
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2200      	movs	r2, #0
 80039f4:	216c      	movs	r1, #108	@ 0x6c
 80039f6:	0028      	movs	r0, r5
 80039f8:	f000 f9cf 	bl	8003d9a <ZbZclClusterAlloc>
 80039fc:	0004      	movs	r4, r0
 80039fe:	2c00      	cmp	r4, #0
 8003a00:	d101      	bne.n	8003a06 <??ZbZclBasicClientAlloc_0>
 8003a02:	2000      	movs	r0, #0
 8003a04:	e006      	b.n	8003a14 <??ZbZclBasicClientAlloc_1>

08003a06 <??ZbZclBasicClientAlloc_0>:
 8003a06:	f20f 0011 	addw	r0, pc, #17
 8003a0a:	65a0      	str	r0, [r4, #88]	@ 0x58
 8003a0c:	0020      	movs	r0, r4
 8003a0e:	f000 fa54 	bl	8003eba <ZbZclClusterAttach>
 8003a12:	0020      	movs	r0, r4

08003a14 <??ZbZclBasicClientAlloc_1>:
 8003a14:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	...

08003a18 <zcl_basic_client_handle_command>:
 8003a18:	0003      	movs	r3, r0
 8003a1a:	7888      	ldrb	r0, [r1, #2]
 8003a1c:	2801      	cmp	r0, #1
 8003a1e:	d001      	beq.n	8003a24 <??zcl_basic_client_handle_command_0>
 8003a20:	2081      	movs	r0, #129	@ 0x81
 8003a22:	e000      	b.n	8003a26 <??zcl_basic_client_handle_command_1>

08003a24 <??zcl_basic_client_handle_command_0>:
 8003a24:	2081      	movs	r0, #129	@ 0x81

08003a26 <??zcl_basic_client_handle_command_1>:
 8003a26:	4770      	bx	lr

08003a28 <zcl_basic_client_reset_rsp_cb>:
 8003a28:	000a      	movs	r2, r1
 8003a2a:	4770      	bx	lr

08003a2c <ZbZclBasicClientResetReq>:
 8003a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a30:	b088      	sub	sp, #32
 8003a32:	0004      	movs	r4, r0
 8003a34:	000d      	movs	r5, r1
 8003a36:	2620      	movs	r6, #32
 8003a38:	2700      	movs	r7, #0
 8003a3a:	46e8      	mov	r8, sp
 8003a3c:	003a      	movs	r2, r7
 8003a3e:	0031      	movs	r1, r6
 8003a40:	4640      	mov	r0, r8
 8003a42:	f004 f969 	bl	8007d18 <__aeabi_memset>
 8003a46:	4668      	mov	r0, sp
 8003a48:	0029      	movs	r1, r5
 8003a4a:	2210      	movs	r2, #16
 8003a4c:	f013 fdd7 	bl	80175fe <__aeabi_memcpy>
 8003a50:	2000      	movs	r0, #0
 8003a52:	f88d 0010 	strb.w	r0, [sp, #16]
 8003a56:	2000      	movs	r0, #0
 8003a58:	f88d 0011 	strb.w	r0, [sp, #17]
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	9005      	str	r0, [sp, #20]
 8003a60:	2000      	movs	r0, #0
 8003a62:	9006      	str	r0, [sp, #24]
 8003a64:	0023      	movs	r3, r4
 8003a66:	4a04      	ldr	r2, [pc, #16]	@ (8003a78 <??DataTable1>)
 8003a68:	4669      	mov	r1, sp
 8003a6a:	0020      	movs	r0, r4
 8003a6c:	f00f feb5 	bl	80137da <ZbZclClusterCommandReq>
 8003a70:	b008      	add	sp, #32
 8003a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003a78 <??DataTable1>:
 8003a78:	3a29 0800                                   ):..

08003a7c <ZbZclClusterGetEndpoint>:
 8003a7c:	7b80      	ldrb	r0, [r0, #14]
 8003a7e:	4770      	bx	lr

08003a80 <ZbZclClusterSetCallbackArg>:
 8003a80:	6541      	str	r1, [r0, #84]	@ 0x54
 8003a82:	4770      	bx	lr

08003a84 <ZbZclClusterSetMfrCode>:
 8003a84:	8201      	strh	r1, [r0, #16]
 8003a86:	4770      	bx	lr

08003a88 <ZbZclClusterGetClusterId>:
 8003a88:	8980      	ldrh	r0, [r0, #12]
 8003a8a:	4770      	bx	lr

08003a8c <ZbZclClusterSetProfileId>:
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	0004      	movs	r4, r0
 8003a90:	000d      	movs	r5, r1
 8003a92:	82a5      	strh	r5, [r4, #20]
 8003a94:	7ba0      	ldrb	r0, [r4, #14]
 8003a96:	28ff      	cmp	r0, #255	@ 0xff
 8003a98:	d008      	beq.n	8003aac <??ZbZclClusterSetProfileId_0>
 8003a9a:	0020      	movs	r0, r4
 8003a9c:	f00f ff95 	bl	80139ca <ZbZclClusterUnbind>
 8003aa0:	7f23      	ldrb	r3, [r4, #28]
 8003aa2:	8aa2      	ldrh	r2, [r4, #20]
 8003aa4:	7ba1      	ldrb	r1, [r4, #14]
 8003aa6:	0020      	movs	r0, r4
 8003aa8:	f00f ff4c 	bl	8013944 <ZbZclClusterBind>

08003aac <??ZbZclClusterSetProfileId_0>:
 8003aac:	bd31      	pop	{r0, r4, r5, pc}

08003aae <ZbZclClusterGetProfileId>:
 8003aae:	b510      	push	{r4, lr}
 8003ab0:	0004      	movs	r4, r0
 8003ab2:	7ba1      	ldrb	r1, [r4, #14]
 8003ab4:	68a0      	ldr	r0, [r4, #8]
 8003ab6:	f00f fa2c 	bl	8012f12 <ZbApsEndpointProfile>
 8003aba:	0001      	movs	r1, r0
 8003abc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ac0:	b289      	uxth	r1, r1
 8003ac2:	4291      	cmp	r1, r2
 8003ac4:	d101      	bne.n	8003aca <??ZbZclClusterGetProfileId_0>
 8003ac6:	8aa1      	ldrh	r1, [r4, #20]
 8003ac8:	0008      	movs	r0, r1

08003aca <??ZbZclClusterGetProfileId_0>:
 8003aca:	b280      	uxth	r0, r0
 8003acc:	bd10      	pop	{r4, pc}

08003ace <ZbZclClusterSetMinSecurity>:
 8003ace:	b430      	push	{r4, r5}
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	7d9a      	ldrb	r2, [r3, #22]
 8003ad6:	f012 0203 	ands.w	r2, r2, #3
 8003ada:	2a01      	cmp	r2, #1
 8003adc:	d101      	bne.n	8003ae2 <??ZbZclClusterSetMinSecurity_0>
 8003ade:	2401      	movs	r4, #1
 8003ae0:	e000      	b.n	8003ae4 <??ZbZclClusterSetMinSecurity_1>

08003ae2 <??ZbZclClusterSetMinSecurity_0>:
 8003ae2:	2400      	movs	r4, #0

08003ae4 <??ZbZclClusterSetMinSecurity_1>:
 8003ae4:	000a      	movs	r2, r1
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	2aab      	cmp	r2, #171	@ 0xab
 8003aea:	d01d      	beq.n	8003b28 <??ZbZclClusterSetMinSecurity_2>
 8003aec:	2aac      	cmp	r2, #172	@ 0xac
 8003aee:	d00f      	beq.n	8003b10 <??ZbZclClusterSetMinSecurity_3>
 8003af0:	2aaf      	cmp	r2, #175	@ 0xaf
 8003af2:	d123      	bne.n	8003b3c <??ZbZclClusterSetMinSecurity_4>

08003af4 <??ZbZclClusterSetMinSecurity_5>:
 8003af4:	8add      	ldrh	r5, [r3, #22]
 8003af6:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8003afa:	4015      	ands	r5, r2
 8003afc:	82dd      	strh	r5, [r3, #22]
 8003afe:	8add      	ldrh	r5, [r3, #22]
 8003b00:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003b04:	4015      	ands	r5, r2
 8003b06:	82dd      	strh	r5, [r3, #22]
 8003b08:	0022      	movs	r2, r4
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	2a00      	cmp	r2, #0

08003b0e <??ZbZclClusterSetMinSecurity_6>:
 8003b0e:	e017      	b.n	8003b40 <??ZbZclClusterSetMinSecurity_7>

08003b10 <??ZbZclClusterSetMinSecurity_3>:
 8003b10:	8ada      	ldrh	r2, [r3, #22]
 8003b12:	f052 0202 	orrs.w	r2, r2, #2
 8003b16:	82da      	strh	r2, [r3, #22]
 8003b18:	8ada      	ldrh	r2, [r3, #22]
 8003b1a:	f052 0201 	orrs.w	r2, r2, #1
 8003b1e:	82da      	strh	r2, [r3, #22]
 8003b20:	0022      	movs	r2, r4
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	2a00      	cmp	r2, #0

08003b26 <??ZbZclClusterSetMinSecurity_8>:
 8003b26:	e00b      	b.n	8003b40 <??ZbZclClusterSetMinSecurity_7>

08003b28 <??ZbZclClusterSetMinSecurity_2>:
 8003b28:	8add      	ldrh	r5, [r3, #22]
 8003b2a:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8003b2e:	4015      	ands	r5, r2
 8003b30:	82dd      	strh	r5, [r3, #22]
 8003b32:	8ada      	ldrh	r2, [r3, #22]
 8003b34:	f052 0201 	orrs.w	r2, r2, #1
 8003b38:	82da      	strh	r2, [r3, #22]
 8003b3a:	e001      	b.n	8003b40 <??ZbZclClusterSetMinSecurity_7>

08003b3c <??ZbZclClusterSetMinSecurity_4>:
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	0010      	movs	r0, r2

08003b40 <??ZbZclClusterSetMinSecurity_7>:
 8003b40:	0002      	movs	r2, r0
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	2a00      	cmp	r2, #0
 8003b46:	d000      	beq.n	8003b4a <??ZbZclClusterSetMinSecurity_9>
 8003b48:	7499      	strb	r1, [r3, #18]

08003b4a <??ZbZclClusterSetMinSecurity_9>:
 8003b4a:	b2c0      	uxtb	r0, r0
 8003b4c:	bc30      	pop	{r4, r5}
 8003b4e:	4770      	bx	lr

08003b50 <ZbZclClusterCheckMinSecurity>:
 8003b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b54:	0004      	movs	r4, r0
 8003b56:	000d      	movs	r5, r1
 8003b58:	0016      	movs	r6, r2
 8003b5a:	2700      	movs	r7, #0
 8003b5c:	7ca0      	ldrb	r0, [r4, #18]
 8003b5e:	28af      	cmp	r0, #175	@ 0xaf
 8003b60:	d102      	bne.n	8003b68 <??ZbZclClusterCheckMinSecurity_0>
 8003b62:	2001      	movs	r0, #1
 8003b64:	0007      	movs	r7, r0
 8003b66:	e073      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003b68 <??ZbZclClusterCheckMinSecurity_0>:
 8003b68:	7ca0      	ldrb	r0, [r4, #18]
 8003b6a:	28ac      	cmp	r0, #172	@ 0xac
 8003b6c:	d10a      	bne.n	8003b84 <??ZbZclClusterCheckMinSecurity_2>
 8003b6e:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b72:	28ac      	cmp	r0, #172	@ 0xac
 8003b74:	d003      	beq.n	8003b7e <??ZbZclClusterCheckMinSecurity_3>
 8003b76:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b7a:	28ab      	cmp	r0, #171	@ 0xab
 8003b7c:	d101      	bne.n	8003b82 <??ZbZclClusterCheckMinSecurity_4>

08003b7e <??ZbZclClusterCheckMinSecurity_3>:
 8003b7e:	2001      	movs	r0, #1
 8003b80:	0007      	movs	r7, r0

08003b82 <??ZbZclClusterCheckMinSecurity_4>:
 8003b82:	e065      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003b84 <??ZbZclClusterCheckMinSecurity_2>:
 8003b84:	7ca0      	ldrb	r0, [r4, #18]
 8003b86:	28ab      	cmp	r0, #171	@ 0xab
 8003b88:	d162      	bne.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>
 8003b8a:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b8e:	28ab      	cmp	r0, #171	@ 0xab
 8003b90:	d102      	bne.n	8003b98 <??ZbZclClusterCheckMinSecurity_6>
 8003b92:	2001      	movs	r0, #1
 8003b94:	0007      	movs	r7, r0
 8003b96:	e05b      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003b98 <??ZbZclClusterCheckMinSecurity_6>:
 8003b98:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b9c:	28ac      	cmp	r0, #172	@ 0xac
 8003b9e:	d157      	bne.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003ba0 <??ZbZclClusterCheckMinSecurity_7>:
 8003ba0:	89a0      	ldrh	r0, [r4, #12]
 8003ba2:	2819      	cmp	r0, #25
 8003ba4:	d114      	bne.n	8003bd0 <??ZbZclClusterCheckMinSecurity_8>
 8003ba6:	7f20      	ldrb	r0, [r4, #28]
 8003ba8:	2801      	cmp	r0, #1
 8003baa:	d111      	bne.n	8003bd0 <??ZbZclClusterCheckMinSecurity_8>
 8003bac:	0028      	movs	r0, r5
 8003bae:	f00f f9e3 	bl	8012f78 <ZbApsAddrIsBcast>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d00b      	beq.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bb6:	7830      	ldrb	r0, [r6, #0]
 8003bb8:	2801      	cmp	r0, #1
 8003bba:	d108      	bne.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bbc:	78b0      	ldrb	r0, [r6, #2]
 8003bbe:	2801      	cmp	r0, #1
 8003bc0:	d105      	bne.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bc2:	79f0      	ldrb	r0, [r6, #7]
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d102      	bne.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bc8:	2001      	movs	r0, #1
 8003bca:	0007      	movs	r7, r0
 8003bcc:	e040      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003bce <??ZbZclClusterCheckMinSecurity_9>:
 8003bce:	e03f      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003bd0 <??ZbZclClusterCheckMinSecurity_8>:
 8003bd0:	f240 7802 	movw	r8, #1794	@ 0x702
 8003bd4:	89a0      	ldrh	r0, [r4, #12]
 8003bd6:	4540      	cmp	r0, r8
 8003bd8:	d11a      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bda:	7f20      	ldrb	r0, [r4, #28]
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d117      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003be0:	7830      	ldrb	r0, [r6, #0]
 8003be2:	2800      	cmp	r0, #0
 8003be4:	d114      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003be6:	79f0      	ldrb	r0, [r6, #7]
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d111      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bec:	78b0      	ldrb	r0, [r6, #2]
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	d10e      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bf2:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003bf4:	2802      	cmp	r0, #2
 8003bf6:	d30b      	bcc.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bf8:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003bfa:	f003 fa62 	bl	80070c2 <pletoh16>
 8003bfe:	0001      	movs	r1, r0
 8003c00:	f240 3206 	movw	r2, #774	@ 0x306
 8003c04:	b289      	uxth	r1, r1
 8003c06:	4291      	cmp	r1, r2
 8003c08:	d102      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	000f      	movs	r7, r1
 8003c0e:	e01f      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c10 <??ZbZclClusterCheckMinSecurity_10>:
 8003c10:	89a0      	ldrh	r0, [r4, #12]
 8003c12:	4540      	cmp	r0, r8
 8003c14:	d11b      	bne.n	8003c4e <??ZbZclClusterCheckMinSecurity_11>
 8003c16:	7f20      	ldrb	r0, [r4, #28]
 8003c18:	2801      	cmp	r0, #1
 8003c1a:	d118      	bne.n	8003c4e <??ZbZclClusterCheckMinSecurity_11>
 8003c1c:	7830      	ldrb	r0, [r6, #0]
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	d114      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c22:	79f0      	ldrb	r0, [r6, #7]
 8003c24:	2801      	cmp	r0, #1
 8003c26:	d111      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c28:	78b0      	ldrb	r0, [r6, #2]
 8003c2a:	2801      	cmp	r0, #1
 8003c2c:	d10e      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c2e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003c30:	2802      	cmp	r0, #2
 8003c32:	d30b      	bcc.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c34:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003c36:	f003 fa44 	bl	80070c2 <pletoh16>
 8003c3a:	0001      	movs	r1, r0
 8003c3c:	f240 3206 	movw	r2, #774	@ 0x306
 8003c40:	b289      	uxth	r1, r1
 8003c42:	4291      	cmp	r1, r2
 8003c44:	d102      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c46:	2101      	movs	r1, #1
 8003c48:	000f      	movs	r7, r1
 8003c4a:	e001      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c4c <??ZbZclClusterCheckMinSecurity_12>:
 8003c4c:	e000      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c4e <??ZbZclClusterCheckMinSecurity_11>:
 8003c4e:	e7ff      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c50 <??ZbZclClusterCheckMinSecurity_1>:
 8003c50:	0038      	movs	r0, r7
 8003c52:	b2c0      	uxtb	r0, r0
 8003c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003c58 <ZbZclClusterSetTxOptions>:
 8003c58:	05ca      	lsls	r2, r1, #23
 8003c5a:	d400      	bmi.n	8003c5e <??ZbZclClusterSetTxOptions_0>

08003c5c <??ZbZclClusterSetTxOptions_1>:
 8003c5c:	82c1      	strh	r1, [r0, #22]

08003c5e <??ZbZclClusterSetTxOptions_0>:
 8003c5e:	4770      	bx	lr

08003c60 <ZbZclClusterGetTxOptions>:
 8003c60:	8ac0      	ldrh	r0, [r0, #22]
 8003c62:	f64f 61ff 	movw	r1, #65279	@ 0xfeff
 8003c66:	4008      	ands	r0, r1
 8003c68:	4770      	bx	lr

08003c6a <ZbZclTxOptsFromSecurityStatus>:
 8003c6a:	0001      	movs	r1, r0
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f050 0004 	orrs.w	r0, r0, #4
 8003c72:	f050 0008 	orrs.w	r0, r0, #8
 8003c76:	000a      	movs	r2, r1
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	2aab      	cmp	r2, #171	@ 0xab
 8003c7c:	d102      	bne.n	8003c84 <??ZbZclTxOptsFromSecurityStatus_0>
 8003c7e:	f050 0001 	orrs.w	r0, r0, #1
 8003c82:	e007      	b.n	8003c94 <??ZbZclTxOptsFromSecurityStatus_1>

08003c84 <??ZbZclTxOptsFromSecurityStatus_0>:
 8003c84:	000a      	movs	r2, r1
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	2aac      	cmp	r2, #172	@ 0xac
 8003c8a:	d103      	bne.n	8003c94 <??ZbZclTxOptsFromSecurityStatus_1>
 8003c8c:	f050 0001 	orrs.w	r0, r0, #1
 8003c90:	f050 0002 	orrs.w	r0, r0, #2

08003c94 <??ZbZclTxOptsFromSecurityStatus_1>:
 8003c94:	b280      	uxth	r0, r0
 8003c96:	4770      	bx	lr

08003c98 <ZbZclClusterGetDirection>:
 8003c98:	7f00      	ldrb	r0, [r0, #28]
 8003c9a:	4770      	bx	lr

08003c9c <ZbZclClusterGetDirectionStr>:
 8003c9c:	0001      	movs	r1, r0
 8003c9e:	7f08      	ldrb	r0, [r1, #28]
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d003      	beq.n	8003cac <??ZbZclClusterGetDirectionStr_0>
 8003ca4:	2802      	cmp	r0, #2
 8003ca6:	d005      	beq.n	8003cb4 <??ZbZclClusterGetDirectionStr_1>
 8003ca8:	d302      	bcc.n	8003cb0 <??ZbZclClusterGetDirectionStr_2>
 8003caa:	e005      	b.n	8003cb8 <??ZbZclClusterGetDirectionStr_3>

08003cac <??ZbZclClusterGetDirectionStr_0>:
 8003cac:	4803      	ldr	r0, [pc, #12]	@ (8003cbc <??DataTable1>)
 8003cae:	e004      	b.n	8003cba <??ZbZclClusterGetDirectionStr_4>

08003cb0 <??ZbZclClusterGetDirectionStr_2>:
 8003cb0:	4803      	ldr	r0, [pc, #12]	@ (8003cc0 <??DataTable1_1>)
 8003cb2:	e002      	b.n	8003cba <??ZbZclClusterGetDirectionStr_4>

08003cb4 <??ZbZclClusterGetDirectionStr_1>:
 8003cb4:	4803      	ldr	r0, [pc, #12]	@ (8003cc4 <??DataTable1_2>)
 8003cb6:	e000      	b.n	8003cba <??ZbZclClusterGetDirectionStr_4>

08003cb8 <??ZbZclClusterGetDirectionStr_3>:
 8003cb8:	4803      	ldr	r0, [pc, #12]	@ (8003cc8 <??DataTable1_3>)

08003cba <??ZbZclClusterGetDirectionStr_4>:
 8003cba:	4770      	bx	lr

08003cbc <??DataTable1>:
 8003cbc:	98e0 0801                                   ....

08003cc0 <??DataTable1_1>:
 8003cc0:	98e8 0801                                   ....

08003cc4 <??DataTable1_2>:
 8003cc4:	98f0 0801                                   ....

08003cc8 <??DataTable1_3>:
 8003cc8:	98f8 0801                                   ....

08003ccc <ZbZclClusterSetDiscoverRoute>:
 8003ccc:	7601      	strb	r1, [r0, #24]
 8003cce:	4770      	bx	lr

08003cd0 <ZbZclClusterSetRadius>:
 8003cd0:	7641      	strb	r1, [r0, #25]
 8003cd2:	4770      	bx	lr

08003cd4 <ZbZclClusterGetRadius>:
 8003cd4:	7e40      	ldrb	r0, [r0, #25]
 8003cd6:	4770      	bx	lr

08003cd8 <ZbZclClusterSetMaxAsduLength>:
 8003cd8:	b410      	push	{r4}
 8003cda:	0002      	movs	r2, r0
 8003cdc:	000b      	movs	r3, r1
 8003cde:	0018      	movs	r0, r3
 8003ce0:	b280      	uxth	r0, r0
 8003ce2:	f240 74d1 	movw	r4, #2001	@ 0x7d1
 8003ce6:	42a0      	cmp	r0, r4
 8003ce8:	d301      	bcc.n	8003cee <??ZbZclClusterSetMaxAsduLength_0>
 8003cea:	2000      	movs	r0, #0
 8003cec:	e007      	b.n	8003cfe <??ZbZclClusterSetMaxAsduLength_1>

08003cee <??ZbZclClusterSetMaxAsduLength_0>:
 8003cee:	0018      	movs	r0, r3
 8003cf0:	b280      	uxth	r0, r0
 8003cf2:	2839      	cmp	r0, #57	@ 0x39
 8003cf4:	d201      	bcs.n	8003cfa <??ZbZclClusterSetMaxAsduLength_2>
 8003cf6:	2039      	movs	r0, #57	@ 0x39
 8003cf8:	0003      	movs	r3, r0

08003cfa <??ZbZclClusterSetMaxAsduLength_2>:
 8003cfa:	8353      	strh	r3, [r2, #26]
 8003cfc:	2001      	movs	r0, #1

08003cfe <??ZbZclClusterSetMaxAsduLength_1>:
 8003cfe:	bc10      	pop	{r4}
 8003d00:	4770      	bx	lr

08003d02 <ZbZclClusterGetMaxAsduLength>:
 8003d02:	8b40      	ldrh	r0, [r0, #26]
 8003d04:	4770      	bx	lr

08003d06 <ZbZclClusterInitCommandReq>:
 8003d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0a:	0004      	movs	r4, r0
 8003d0c:	000d      	movs	r5, r1
 8003d0e:	2630      	movs	r6, #48	@ 0x30
 8003d10:	2700      	movs	r7, #0
 8003d12:	46a8      	mov	r8, r5
 8003d14:	003a      	movs	r2, r7
 8003d16:	0031      	movs	r1, r6
 8003d18:	4640      	mov	r0, r8
 8003d1a:	f003 fffd 	bl	8007d18 <__aeabi_memset>
 8003d1e:	8aa0      	ldrh	r0, [r4, #20]
 8003d20:	8228      	strh	r0, [r5, #16]
 8003d22:	89a0      	ldrh	r0, [r4, #12]
 8003d24:	8268      	strh	r0, [r5, #18]
 8003d26:	7ba0      	ldrb	r0, [r4, #14]
 8003d28:	82a8      	strh	r0, [r5, #20]
 8003d2a:	8ae0      	ldrh	r0, [r4, #22]
 8003d2c:	82e8      	strh	r0, [r5, #22]
 8003d2e:	7e20      	ldrb	r0, [r4, #24]
 8003d30:	7628      	strb	r0, [r5, #24]
 8003d32:	7e60      	ldrb	r0, [r4, #25]
 8003d34:	7668      	strb	r0, [r5, #25]
 8003d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003d3a <ZbZclClusterInitApsdeReq>:
 8003d3a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d3e:	0005      	movs	r5, r0
 8003d40:	000e      	movs	r6, r1
 8003d42:	0014      	movs	r4, r2
 8003d44:	2730      	movs	r7, #48	@ 0x30
 8003d46:	f05f 0800 	movs.w	r8, #0
 8003d4a:	46b1      	mov	r9, r6
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	0039      	movs	r1, r7
 8003d50:	4648      	mov	r0, r9
 8003d52:	f003 ffe1 	bl	8007d18 <__aeabi_memset>
 8003d56:	8aa8      	ldrh	r0, [r5, #20]
 8003d58:	8230      	strh	r0, [r6, #16]
 8003d5a:	89a8      	ldrh	r0, [r5, #12]
 8003d5c:	8270      	strh	r0, [r6, #18]
 8003d5e:	7ba8      	ldrb	r0, [r5, #14]
 8003d60:	82b0      	strh	r0, [r6, #20]
 8003d62:	8ae8      	ldrh	r0, [r5, #22]
 8003d64:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8003d66:	7e28      	ldrb	r0, [r5, #24]
 8003d68:	f886 0026 	strb.w	r0, [r6, #38]	@ 0x26
 8003d6c:	7e68      	ldrb	r0, [r5, #25]
 8003d6e:	f886 0027 	strb.w	r0, [r6, #39]	@ 0x27
 8003d72:	2c00      	cmp	r4, #0
 8003d74:	d00b      	beq.n	8003d8e <??ZbZclClusterInitApsdeReq_0>
 8003d76:	8ab0      	ldrh	r0, [r6, #20]
 8003d78:	28ff      	cmp	r0, #255	@ 0xff
 8003d7a:	d101      	bne.n	8003d80 <??ZbZclClusterInitApsdeReq_1>
 8003d7c:	8860      	ldrh	r0, [r4, #2]
 8003d7e:	82b0      	strh	r0, [r6, #20]

08003d80 <??ZbZclClusterInitApsdeReq_1>:
 8003d80:	8c20      	ldrh	r0, [r4, #32]
 8003d82:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003d86:	4288      	cmp	r0, r1
 8003d88:	d001      	beq.n	8003d8e <??ZbZclClusterInitApsdeReq_0>
 8003d8a:	8c20      	ldrh	r0, [r4, #32]
 8003d8c:	8230      	strh	r0, [r6, #16]

08003d8e <??ZbZclClusterInitApsdeReq_0>:
 8003d8e:	e8bd 83f1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, pc}
	...

08003d94 <zcl_cluster_command_dummy>:
 8003d94:	0003      	movs	r3, r0
 8003d96:	20ff      	movs	r0, #255	@ 0xff
 8003d98:	4770      	bx	lr

08003d9a <ZbZclClusterAlloc>:
 8003d9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9e:	0006      	movs	r6, r0
 8003da0:	000f      	movs	r7, r1
 8003da2:	4698      	mov	r8, r3
 8003da4:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8003da6:	2f6c      	cmp	r7, #108	@ 0x6c
 8003da8:	d201      	bcs.n	8003dae <??ZbZclClusterAlloc_0>
 8003daa:	2000      	movs	r0, #0
 8003dac:	e083      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003dae <??ZbZclClusterAlloc_0>:
 8003dae:	f20f 2914 	addw	r9, pc, #532	@ 0x214
 8003db2:	2300      	movs	r3, #0
 8003db4:	464a      	mov	r2, r9
 8003db6:	0039      	movs	r1, r7
 8003db8:	0030      	movs	r0, r6
 8003dba:	f00f fe5e 	bl	8013a7a <zb_heap_alloc>
 8003dbe:	0004      	movs	r4, r0
 8003dc0:	2c00      	cmp	r4, #0
 8003dc2:	d101      	bne.n	8003dc8 <??ZbZclClusterAlloc_2>
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	e076      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003dc8 <??ZbZclClusterAlloc_2>:
 8003dc8:	9701      	str	r7, [sp, #4]
 8003dca:	f05f 0a00 	movs.w	sl, #0
 8003dce:	46a3      	mov	fp, r4
 8003dd0:	4652      	mov	r2, sl
 8003dd2:	9901      	ldr	r1, [sp, #4]
 8003dd4:	4658      	mov	r0, fp
 8003dd6:	f003 ff9f 	bl	8007d18 <__aeabi_memset>
 8003dda:	6024      	str	r4, [r4, #0]
 8003ddc:	6064      	str	r4, [r4, #4]
 8003dde:	60a6      	str	r6, [r4, #8]
 8003de0:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8003de4:	81a0      	strh	r0, [r4, #12]
 8003de6:	f884 800e 	strb.w	r8, [r4, #14]
 8003dea:	2000      	movs	r0, #0
 8003dec:	8220      	strh	r0, [r4, #16]
 8003dee:	f44f 7082 	mov.w	r0, #260	@ 0x104
 8003df2:	82a0      	strh	r0, [r4, #20]
 8003df4:	200f      	movs	r0, #15
 8003df6:	82e0      	strh	r0, [r4, #22]
 8003df8:	2001      	movs	r0, #1
 8003dfa:	7620      	strb	r0, [r4, #24]
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	7660      	strb	r0, [r4, #25]
 8003e00:	2039      	movs	r0, #57	@ 0x39
 8003e02:	8360      	strh	r0, [r4, #26]
 8003e04:	7725      	strb	r5, [r4, #28]
 8003e06:	f114 0024 	adds.w	r0, r4, #36	@ 0x24
 8003e0a:	6260      	str	r0, [r4, #36]	@ 0x24
 8003e0c:	f114 0024 	adds.w	r0, r4, #36	@ 0x24
 8003e10:	62a0      	str	r0, [r4, #40]	@ 0x28
 8003e12:	f114 0030 	adds.w	r0, r4, #48	@ 0x30
 8003e16:	6320      	str	r0, [r4, #48]	@ 0x30
 8003e18:	f114 0030 	adds.w	r0, r4, #48	@ 0x30
 8003e1c:	6360      	str	r0, [r4, #52]	@ 0x34
 8003e1e:	9400      	str	r4, [sp, #0]
 8003e20:	f8df 33d4 	ldr.w	r3, [pc, #980]	@ 80041f8 <??DataTable5_1>
 8003e24:	2281      	movs	r2, #129	@ 0x81
 8003e26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e2a:	0030      	movs	r0, r6
 8003e2c:	f00f f9a6 	bl	801317c <ZbMsgFilterRegister>
 8003e30:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003e32:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003e34:	2800      	cmp	r0, #0
 8003e36:	d104      	bne.n	8003e42 <??ZbZclClusterAlloc_3>
 8003e38:	0020      	movs	r0, r4
 8003e3a:	f000 f870 	bl	8003f1e <ZbZclClusterFree>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	e039      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003e42 <??ZbZclClusterAlloc_3>:
 8003e42:	0022      	movs	r2, r4
 8003e44:	f8df 13b4 	ldr.w	r1, [pc, #948]	@ 80041fc <??DataTable5_2>
 8003e48:	0030      	movs	r0, r6
 8003e4a:	f00f fa53 	bl	80132f4 <ZbTimerAlloc>
 8003e4e:	63a0      	str	r0, [r4, #56]	@ 0x38
 8003e50:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003e52:	2800      	cmp	r0, #0
 8003e54:	d104      	bne.n	8003e60 <??ZbZclClusterAlloc_4>
 8003e56:	0020      	movs	r0, r4
 8003e58:	f000 f861 	bl	8003f1e <ZbZclClusterFree>
 8003e5c:	2000      	movs	r0, #0
 8003e5e:	e02a      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003e60 <??ZbZclClusterAlloc_4>:
 8003e60:	0022      	movs	r2, r4
 8003e62:	f20f 1125 	addw	r1, pc, #293	@ 0x125
 8003e66:	0030      	movs	r0, r6
 8003e68:	f00f fa44 	bl	80132f4 <ZbTimerAlloc>
 8003e6c:	6520      	str	r0, [r4, #80]	@ 0x50
 8003e6e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d104      	bne.n	8003e7e <??ZbZclClusterAlloc_5>
 8003e74:	0020      	movs	r0, r4
 8003e76:	f000 f852 	bl	8003f1e <ZbZclClusterFree>
 8003e7a:	2000      	movs	r0, #0
 8003e7c:	e01b      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003e7e <??ZbZclClusterAlloc_5>:
 8003e7e:	21ac      	movs	r1, #172	@ 0xac
 8003e80:	0020      	movs	r0, r4
 8003e82:	f7ff fe24 	bl	8003ace <ZbZclClusterSetMinSecurity>
 8003e86:	2201      	movs	r2, #1
 8003e88:	f8df 1374 	ldr.w	r1, [pc, #884]	@ 8004200 <??DataTable5_3>
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	f7fd feff 	bl	8001c90 <ZbZclAttrAppendList>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d007      	beq.n	8003ea6 <??ZbZclClusterAlloc_6>
 8003e96:	2300      	movs	r3, #0
 8003e98:	464a      	mov	r2, r9
 8003e9a:	0021      	movs	r1, r4
 8003e9c:	0030      	movs	r0, r6
 8003e9e:	f00f fdfb 	bl	8013a98 <zb_heap_free>
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	e007      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003ea6 <??ZbZclClusterAlloc_6>:
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8003eae:	0020      	movs	r0, r4
 8003eb0:	f7fd fdd7 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8003eb4:	0020      	movs	r0, r4

08003eb6 <??ZbZclClusterAlloc_1>:
 8003eb6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003eba <ZbZclClusterAttach>:
 8003eba:	b510      	push	{r4, lr}
 8003ebc:	0004      	movs	r4, r0
 8003ebe:	7ba0      	ldrb	r0, [r4, #14]
 8003ec0:	28ff      	cmp	r0, #255	@ 0xff
 8003ec2:	d104      	bne.n	8003ece <??ZbZclClusterAttach_0>
 8003ec4:	89a0      	ldrh	r0, [r4, #12]
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d001      	beq.n	8003ece <??ZbZclClusterAttach_0>
 8003eca:	89a0      	ldrh	r0, [r4, #12]
 8003ecc:	280a      	cmp	r0, #10

08003ece <??ZbZclClusterAttach_0>:
 8003ece:	7ba0      	ldrb	r0, [r4, #14]
 8003ed0:	28ff      	cmp	r0, #255	@ 0xff
 8003ed2:	d00b      	beq.n	8003eec <??ZbZclClusterAttach_1>
 8003ed4:	7f23      	ldrb	r3, [r4, #28]
 8003ed6:	8aa2      	ldrh	r2, [r4, #20]
 8003ed8:	7ba1      	ldrb	r1, [r4, #14]
 8003eda:	0020      	movs	r0, r4
 8003edc:	f00f fd32 	bl	8013944 <ZbZclClusterBind>
 8003ee0:	0001      	movs	r1, r0
 8003ee2:	b2c9      	uxtb	r1, r1
 8003ee4:	2900      	cmp	r1, #0
 8003ee6:	d001      	beq.n	8003eec <??ZbZclClusterAttach_1>
 8003ee8:	b2c0      	uxtb	r0, r0
 8003eea:	e005      	b.n	8003ef8 <??ZbZclClusterAttach_2>

08003eec <??ZbZclClusterAttach_1>:
 8003eec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d101      	bne.n	8003ef6 <??ZbZclClusterAttach_3>
 8003ef2:	48c4      	ldr	r0, [pc, #784]	@ (8004204 <??DataTable5_4>)
 8003ef4:	65a0      	str	r0, [r4, #88]	@ 0x58

08003ef6 <??ZbZclClusterAttach_3>:
 8003ef6:	2000      	movs	r0, #0

08003ef8 <??ZbZclClusterAttach_2>:
 8003ef8:	bd10      	pop	{r4, pc}

08003efa <ZbZclClusterDetach>:
 8003efa:	b510      	push	{r4, lr}
 8003efc:	0004      	movs	r4, r0
 8003efe:	68a0      	ldr	r0, [r4, #8]
 8003f00:	2800      	cmp	r0, #0
 8003f02:	d00b      	beq.n	8003f1c <??ZbZclClusterDetach_0>

08003f04 <??ZbZclClusterDetach_1>:
 8003f04:	0020      	movs	r0, r4
 8003f06:	f00f fd60 	bl	80139ca <ZbZclClusterUnbind>
 8003f0a:	0020      	movs	r0, r4
 8003f0c:	f00f fd89 	bl	8013a22 <ZbZclClusterRemoveAlarmResetHandler>
 8003f10:	7ba0      	ldrb	r0, [r4, #14]
 8003f12:	28ff      	cmp	r0, #255	@ 0xff
 8003f14:	d002      	beq.n	8003f1c <??ZbZclClusterDetach_0>
 8003f16:	0020      	movs	r0, r4
 8003f18:	f00f fcdf 	bl	80138da <ZbZclClusterEndpointRemove>

08003f1c <??ZbZclClusterDetach_0>:
 8003f1c:	bd10      	pop	{r4, pc}

08003f1e <ZbZclClusterFree>:
 8003f1e:	b538      	push	{r3, r4, r5, lr}
 8003f20:	0005      	movs	r5, r0
 8003f22:	68ac      	ldr	r4, [r5, #8]
 8003f24:	2c00      	cmp	r4, #0
 8003f26:	d02d      	beq.n	8003f84 <??ZbZclClusterFree_0>

08003f28 <??ZbZclClusterFree_1>:
 8003f28:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8003f2a:	2800      	cmp	r0, #0
 8003f2c:	d004      	beq.n	8003f38 <??ZbZclClusterFree_2>
 8003f2e:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8003f30:	f00f fa32 	bl	8013398 <ZbTimerFree>
 8003f34:	2000      	movs	r0, #0
 8003f36:	6528      	str	r0, [r5, #80]	@ 0x50

08003f38 <??ZbZclClusterFree_2>:
 8003f38:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d004      	beq.n	8003f48 <??ZbZclClusterFree_3>
 8003f3e:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8003f40:	f00f fa2a 	bl	8013398 <ZbTimerFree>
 8003f44:	2000      	movs	r0, #0
 8003f46:	63a8      	str	r0, [r5, #56]	@ 0x38

08003f48 <??ZbZclClusterFree_3>:
 8003f48:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8003f4a:	2800      	cmp	r0, #0
 8003f4c:	d005      	beq.n	8003f5a <??ZbZclClusterFree_4>
 8003f4e:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8003f50:	0020      	movs	r0, r4
 8003f52:	f00f f977 	bl	8013244 <ZbMsgFilterRemove>
 8003f56:	2000      	movs	r0, #0
 8003f58:	62e8      	str	r0, [r5, #44]	@ 0x2c

08003f5a <??ZbZclClusterFree_4>:
 8003f5a:	0028      	movs	r0, r5
 8003f5c:	f7fe fc51 	bl	8002802 <ZbZclReportCleanup>
 8003f60:	0028      	movs	r0, r5
 8003f62:	f7ff ffca 	bl	8003efa <ZbZclClusterDetach>
 8003f66:	0028      	movs	r0, r5
 8003f68:	f7fd ff9e 	bl	8001ea8 <ZbZclAttrFreeList>
 8003f6c:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 8003f6e:	2800      	cmp	r0, #0
 8003f70:	d002      	beq.n	8003f78 <??ZbZclClusterFree_5>
 8003f72:	0028      	movs	r0, r5
 8003f74:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8003f76:	4788      	blx	r1

08003f78 <??ZbZclClusterFree_5>:
 8003f78:	2300      	movs	r3, #0
 8003f7a:	a212      	add	r2, pc, #72	@ (adr r2, 8003fc4 <??DataTable4>)
 8003f7c:	0029      	movs	r1, r5
 8003f7e:	0020      	movs	r0, r4
 8003f80:	f00f fd8a 	bl	8013a98 <zb_heap_free>

08003f84 <??ZbZclClusterFree_0>:
 8003f84:	bd31      	pop	{r0, r4, r5, pc}
	...

08003f88 <zcl_cluster_persist_timer>:
 8003f88:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8003f8a:	0005      	movs	r5, r0
 8003f8c:	000e      	movs	r6, r1
 8003f8e:	0037      	movs	r7, r6
 8003f90:	a902      	add	r1, sp, #8
 8003f92:	0038      	movs	r0, r7
 8003f94:	f000 f818 	bl	8003fc8 <zcl_persist_read_attrs>
 8003f98:	0004      	movs	r4, r0
 8003f9a:	2c00      	cmp	r4, #0
 8003f9c:	d010      	beq.n	8003fc0 <??zcl_cluster_persist_timer_0>
 8003f9e:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8003fa2:	9001      	str	r0, [sp, #4]
 8003fa4:	9400      	str	r4, [sp, #0]
 8003fa6:	7bbb      	ldrb	r3, [r7, #14]
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	7f3a      	ldrb	r2, [r7, #28]
 8003fac:	89b9      	ldrh	r1, [r7, #12]
 8003fae:	68b8      	ldr	r0, [r7, #8]
 8003fb0:	f000 f92a 	bl	8004208 <zcl_persist_send_cache>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	a203      	add	r2, pc, #12	@ (adr r2, 8003fc4 <??DataTable4>)
 8003fb8:	0021      	movs	r1, r4
 8003fba:	68b8      	ldr	r0, [r7, #8]
 8003fbc:	f00f fd6c 	bl	8013a98 <zb_heap_free>

08003fc0 <??zcl_cluster_persist_timer_0>:
 8003fc0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	...

08003fc4 <??DataTable4>:
 8003fc4:	0000 0000                                   ....

08003fc8 <zcl_persist_read_attrs>:
 8003fc8:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fcc:	b08c      	sub	sp, #48	@ 0x30
 8003fce:	0007      	movs	r7, r0
 8003fd0:	f05f 0b00 	movs.w	fp, #0
 8003fd4:	f05f 0900 	movs.w	r9, #0
 8003fd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003fda:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8003fde:	4288      	cmp	r0, r1
 8003fe0:	d001      	beq.n	8003fe6 <??zcl_persist_read_attrs_0>
 8003fe2:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003fe4:	e000      	b.n	8003fe8 <??zcl_persist_read_attrs_1>

08003fe6 <??zcl_persist_read_attrs_0>:
 8003fe6:	2400      	movs	r4, #0

08003fe8 <??zcl_persist_read_attrs_1>:
 8003fe8:	2c00      	cmp	r4, #0
 8003fea:	d01e      	beq.n	800402a <??zcl_persist_read_attrs_2>
 8003fec:	46a0      	mov	r8, r4
 8003fee:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8003ff2:	7900      	ldrb	r0, [r0, #4]
 8003ff4:	0740      	lsls	r0, r0, #29
 8003ff6:	d50f      	bpl.n	8004018 <??zcl_persist_read_attrs_3>

08003ff8 <??zcl_persist_read_attrs_4>:
 8003ff8:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d004      	beq.n	800400a <??zcl_persist_read_attrs_5>
 8004000:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8004004:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004008:	d300      	bcc.n	800400c <??zcl_persist_read_attrs_6>

0800400a <??zcl_persist_read_attrs_5>:
 800400a:	e005      	b.n	8004018 <??zcl_persist_read_attrs_3>

0800400c <??zcl_persist_read_attrs_6>:
 800400c:	f119 0904 	adds.w	r9, r9, #4
 8004010:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8004014:	eb10 0909 	adds.w	r9, r0, r9

08004018 <??zcl_persist_read_attrs_3>:
 8004018:	6820      	ldr	r0, [r4, #0]
 800401a:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 800401e:	4288      	cmp	r0, r1
 8004020:	d001      	beq.n	8004026 <??zcl_persist_read_attrs_7>
 8004022:	6824      	ldr	r4, [r4, #0]
 8004024:	e7e0      	b.n	8003fe8 <??zcl_persist_read_attrs_1>

08004026 <??zcl_persist_read_attrs_7>:
 8004026:	2400      	movs	r4, #0
 8004028:	e7de      	b.n	8003fe8 <??zcl_persist_read_attrs_1>

0800402a <??zcl_persist_read_attrs_2>:
 800402a:	4648      	mov	r0, r9
 800402c:	b280      	uxth	r0, r0
 800402e:	2800      	cmp	r0, #0
 8004030:	d101      	bne.n	8004036 <??zcl_persist_read_attrs_8>
 8004032:	2000      	movs	r0, #0
 8004034:	e0db      	b.n	80041ee <??zcl_persist_read_attrs_9>

08004036 <??zcl_persist_read_attrs_8>:
 8004036:	2300      	movs	r3, #0
 8004038:	a26e      	add	r2, pc, #440	@ (adr r2, 80041f4 <??DataTable5>)
 800403a:	4649      	mov	r1, r9
 800403c:	b289      	uxth	r1, r1
 800403e:	68b8      	ldr	r0, [r7, #8]
 8004040:	f00f fd1b 	bl	8013a7a <zb_heap_alloc>
 8004044:	0005      	movs	r5, r0
 8004046:	2d00      	cmp	r5, #0
 8004048:	d101      	bne.n	800404e <??zcl_persist_read_attrs_10>
 800404a:	2000      	movs	r0, #0
 800404c:	e0cf      	b.n	80041ee <??zcl_persist_read_attrs_9>

0800404e <??zcl_persist_read_attrs_10>:
 800404e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004050:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8004054:	4288      	cmp	r0, r1
 8004056:	d001      	beq.n	800405c <??zcl_persist_read_attrs_11>
 8004058:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800405a:	e000      	b.n	800405e <??zcl_persist_read_attrs_12>

0800405c <??zcl_persist_read_attrs_11>:
 800405c:	2400      	movs	r4, #0

0800405e <??zcl_persist_read_attrs_12>:
 800405e:	2c00      	cmp	r4, #0
 8004060:	f000 80c1 	beq.w	80041e6 <??zcl_persist_read_attrs_13>
 8004064:	46a0      	mov	r8, r4
 8004066:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800406a:	7900      	ldrb	r0, [r0, #4]
 800406c:	0740      	lsls	r0, r0, #29
 800406e:	f140 80b1 	bpl.w	80041d4 <??zcl_persist_read_attrs_14>

08004072 <??zcl_persist_read_attrs_15>:
 8004072:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004076:	7900      	ldrb	r0, [r0, #4]
 8004078:	06c0      	lsls	r0, r0, #27
 800407a:	d566      	bpl.n	800414a <??zcl_persist_read_attrs_16>
 800407c:	4658      	mov	r0, fp
 800407e:	b280      	uxth	r0, r0
 8004080:	4428      	add	r0, r5
 8004082:	1d00      	adds	r0, r0, #4
 8004084:	9001      	str	r0, [sp, #4]
 8004086:	4649      	mov	r1, r9
 8004088:	b289      	uxth	r1, r1
 800408a:	4658      	mov	r0, fp
 800408c:	b280      	uxth	r0, r0
 800408e:	1a09      	subs	r1, r1, r0
 8004090:	1f08      	subs	r0, r1, #4
 8004092:	f8ad 0000 	strh.w	r0, [sp]
 8004096:	2020      	movs	r0, #32
 8004098:	9003      	str	r0, [sp, #12]
 800409a:	2000      	movs	r0, #0
 800409c:	9002      	str	r0, [sp, #8]
 800409e:	f10d 0a10 	add.w	sl, sp, #16
 80040a2:	9a02      	ldr	r2, [sp, #8]
 80040a4:	9903      	ldr	r1, [sp, #12]
 80040a6:	4650      	mov	r0, sl
 80040a8:	f003 fe36 	bl	8007d18 <__aeabi_memset>
 80040ac:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80040b0:	9004      	str	r0, [sp, #16]
 80040b2:	2000      	movs	r0, #0
 80040b4:	f88d 0014 	strb.w	r0, [sp, #20]
 80040b8:	9801      	ldr	r0, [sp, #4]
 80040ba:	9006      	str	r0, [sp, #24]
 80040bc:	f8bd 0000 	ldrh.w	r0, [sp]
 80040c0:	9007      	str	r0, [sp, #28]
 80040c2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80040c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80040c6:	aa04      	add	r2, sp, #16
 80040c8:	4641      	mov	r1, r8
 80040ca:	0038      	movs	r0, r7
 80040cc:	f7fd feb8 	bl	8001e40 <ZbZclAttrCallbackExec>
 80040d0:	4682      	mov	sl, r0
 80040d2:	4650      	mov	r0, sl
 80040d4:	b2c0      	uxtb	r0, r0
 80040d6:	2800      	cmp	r0, #0
 80040d8:	d17c      	bne.n	80041d4 <??zcl_persist_read_attrs_14>

080040da <??zcl_persist_read_attrs_17>:
 80040da:	2300      	movs	r3, #0
 80040dc:	f8bd 2000 	ldrh.w	r2, [sp]
 80040e0:	9901      	ldr	r1, [sp, #4]
 80040e2:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80040e6:	7880      	ldrb	r0, [r0, #2]
 80040e8:	f7fc ffa5 	bl	8001036 <ZbZclAttrParseLength>
 80040ec:	0006      	movs	r6, r0
 80040ee:	2e01      	cmp	r6, #1
 80040f0:	db02      	blt.n	80040f8 <??zcl_persist_read_attrs_18>
 80040f2:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
 80040f6:	db00      	blt.n	80040fa <??zcl_persist_read_attrs_19>

080040f8 <??zcl_persist_read_attrs_18>:
 80040f8:	e06c      	b.n	80041d4 <??zcl_persist_read_attrs_14>

080040fa <??zcl_persist_read_attrs_19>:
 80040fa:	4648      	mov	r0, r9
 80040fc:	b280      	uxth	r0, r0
 80040fe:	4659      	mov	r1, fp
 8004100:	b289      	uxth	r1, r1
 8004102:	fa11 f186 	uxtah	r1, r1, r6
 8004106:	1d09      	adds	r1, r1, #4
 8004108:	4288      	cmp	r0, r1
 800410a:	d207      	bcs.n	800411c <??zcl_persist_read_attrs_20>
 800410c:	2300      	movs	r3, #0
 800410e:	a239      	add	r2, pc, #228	@ (adr r2, 80041f4 <??DataTable5>)
 8004110:	0029      	movs	r1, r5
 8004112:	68b8      	ldr	r0, [r7, #8]
 8004114:	f00f fcc0 	bl	8013a98 <zb_heap_free>
 8004118:	2000      	movs	r0, #0
 800411a:	e068      	b.n	80041ee <??zcl_persist_read_attrs_9>

0800411c <??zcl_persist_read_attrs_20>:
 800411c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004120:	8801      	ldrh	r1, [r0, #0]
 8004122:	4658      	mov	r0, fp
 8004124:	b280      	uxth	r0, r0
 8004126:	4428      	add	r0, r5
 8004128:	f003 f817 	bl	800715a <putle16>
 800412c:	f11b 0b02 	adds.w	fp, fp, #2
 8004130:	0030      	movs	r0, r6
 8004132:	0001      	movs	r1, r0
 8004134:	b289      	uxth	r1, r1
 8004136:	4658      	mov	r0, fp
 8004138:	b280      	uxth	r0, r0
 800413a:	4428      	add	r0, r5
 800413c:	f003 f80d 	bl	800715a <putle16>
 8004140:	f11b 0b02 	adds.w	fp, fp, #2
 8004144:	eb16 0b0b 	adds.w	fp, r6, fp
 8004148:	e044      	b.n	80041d4 <??zcl_persist_read_attrs_14>

0800414a <??zcl_persist_read_attrs_16>:
 800414a:	2300      	movs	r3, #0
 800414c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8004150:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8004154:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004158:	7880      	ldrb	r0, [r0, #2]
 800415a:	f7fc ff6c 	bl	8001036 <ZbZclAttrParseLength>
 800415e:	0006      	movs	r6, r0
 8004160:	2e01      	cmp	r6, #1
 8004162:	db02      	blt.n	800416a <??zcl_persist_read_attrs_21>
 8004164:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
 8004168:	db00      	blt.n	800416c <??zcl_persist_read_attrs_22>

0800416a <??zcl_persist_read_attrs_21>:
 800416a:	e033      	b.n	80041d4 <??zcl_persist_read_attrs_14>

0800416c <??zcl_persist_read_attrs_22>:
 800416c:	4648      	mov	r0, r9
 800416e:	b280      	uxth	r0, r0
 8004170:	4659      	mov	r1, fp
 8004172:	b289      	uxth	r1, r1
 8004174:	fa11 f186 	uxtah	r1, r1, r6
 8004178:	1d09      	adds	r1, r1, #4
 800417a:	4288      	cmp	r0, r1
 800417c:	d207      	bcs.n	800418e <??zcl_persist_read_attrs_23>
 800417e:	2300      	movs	r3, #0
 8004180:	a21c      	add	r2, pc, #112	@ (adr r2, 80041f4 <??DataTable5>)
 8004182:	0029      	movs	r1, r5
 8004184:	68b8      	ldr	r0, [r7, #8]
 8004186:	f00f fc87 	bl	8013a98 <zb_heap_free>
 800418a:	2000      	movs	r0, #0
 800418c:	e02f      	b.n	80041ee <??zcl_persist_read_attrs_9>

0800418e <??zcl_persist_read_attrs_23>:
 800418e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004192:	8801      	ldrh	r1, [r0, #0]
 8004194:	4658      	mov	r0, fp
 8004196:	b280      	uxth	r0, r0
 8004198:	4428      	add	r0, r5
 800419a:	f002 ffde 	bl	800715a <putle16>
 800419e:	f11b 0b02 	adds.w	fp, fp, #2
 80041a2:	0030      	movs	r0, r6
 80041a4:	0001      	movs	r1, r0
 80041a6:	b289      	uxth	r1, r1
 80041a8:	4658      	mov	r0, fp
 80041aa:	b280      	uxth	r0, r0
 80041ac:	4428      	add	r0, r5
 80041ae:	f002 ffd4 	bl	800715a <putle16>
 80041b2:	f11b 0b02 	adds.w	fp, fp, #2
 80041b6:	9601      	str	r6, [sp, #4]
 80041b8:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80041bc:	9000      	str	r0, [sp, #0]
 80041be:	4658      	mov	r0, fp
 80041c0:	b280      	uxth	r0, r0
 80041c2:	eb05 0a00 	add.w	sl, r5, r0
 80041c6:	9a01      	ldr	r2, [sp, #4]
 80041c8:	9900      	ldr	r1, [sp, #0]
 80041ca:	4650      	mov	r0, sl
 80041cc:	f013 fa17 	bl	80175fe <__aeabi_memcpy>
 80041d0:	eb16 0b0b 	adds.w	fp, r6, fp

080041d4 <??zcl_persist_read_attrs_14>:
 80041d4:	6820      	ldr	r0, [r4, #0]
 80041d6:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 80041da:	4288      	cmp	r0, r1
 80041dc:	d001      	beq.n	80041e2 <??zcl_persist_read_attrs_24>
 80041de:	6824      	ldr	r4, [r4, #0]
 80041e0:	e73d      	b.n	800405e <??zcl_persist_read_attrs_12>

080041e2 <??zcl_persist_read_attrs_24>:
 80041e2:	2400      	movs	r4, #0
 80041e4:	e73b      	b.n	800405e <??zcl_persist_read_attrs_12>

080041e6 <??zcl_persist_read_attrs_13>:
 80041e6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80041e8:	f8a0 b000 	strh.w	fp, [r0]
 80041ec:	0028      	movs	r0, r5

080041ee <??zcl_persist_read_attrs_9>:
 80041ee:	b00d      	add	sp, #52	@ 0x34
 80041f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080041f4 <??DataTable5>:
 80041f4:	0000 0000                                   ....

080041f8 <??DataTable5_1>:
 80041f8:	2877 0800                                   w(..

080041fc <??DataTable5_2>:
 80041fc:	22ed 0800                                   ."..

08004200 <??DataTable5_3>:
 8004200:	9900 0801                                   ....

08004204 <??DataTable5_4>:
 8004204:	3d95 0800                                   .=..

08004208 <zcl_persist_send_cache>:
 8004208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420c:	b098      	sub	sp, #96	@ 0x60
 800420e:	0005      	movs	r5, r0
 8004210:	001e      	movs	r6, r3
 8004212:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8004214:	f05f 0900 	movs.w	r9, #0
 8004218:	0030      	movs	r0, r6
 800421a:	b280      	uxth	r0, r0
 800421c:	28ff      	cmp	r0, #255	@ 0xff
 800421e:	d101      	bne.n	8004224 <??zcl_persist_send_cache_0>
 8004220:	2085      	movs	r0, #133	@ 0x85
 8004222:	e0a1      	b.n	8004368 <??zcl_persist_send_cache_1>

08004224 <??zcl_persist_send_cache_0>:
 8004224:	0020      	movs	r0, r4
 8004226:	b280      	uxth	r0, r0
 8004228:	f64f 71fb 	movw	r1, #65531	@ 0xfffb
 800422c:	4288      	cmp	r0, r1
 800422e:	d301      	bcc.n	8004234 <??zcl_persist_send_cache_2>
 8004230:	2089      	movs	r0, #137	@ 0x89
 8004232:	e099      	b.n	8004368 <??zcl_persist_send_cache_1>

08004234 <??zcl_persist_send_cache_2>:
 8004234:	f05f 0a08 	movs.w	sl, #8
 8004238:	f05f 0b00 	movs.w	fp, #0
 800423c:	466f      	mov	r7, sp
 800423e:	465a      	mov	r2, fp
 8004240:	4651      	mov	r1, sl
 8004242:	0038      	movs	r0, r7
 8004244:	f003 fd68 	bl	8007d18 <__aeabi_memset>
 8004248:	2001      	movs	r0, #1
 800424a:	f88d 0000 	strb.w	r0, [sp]
 800424e:	2001      	movs	r0, #1
 8004250:	f88d 0001 	strb.w	r0, [sp, #1]
 8004254:	2000      	movs	r0, #0
 8004256:	f88d 0002 	strb.w	r0, [sp, #2]
 800425a:	2001      	movs	r0, #1
 800425c:	f88d 0003 	strb.w	r0, [sp, #3]
 8004260:	f64f 78fe 	movw	r8, #65534	@ 0xfffe
 8004264:	f8ad 8004 	strh.w	r8, [sp, #4]
 8004268:	f00f f9fb 	bl	8013662 <ZbZclGetNextSeqnum>
 800426c:	f88d 0006 	strb.w	r0, [sp, #6]
 8004270:	2000      	movs	r0, #0
 8004272:	f88d 0007 	strb.w	r0, [sp, #7]
 8004276:	2205      	movs	r2, #5
 8004278:	a904      	add	r1, sp, #16
 800427a:	4668      	mov	r0, sp
 800427c:	f002 f986 	bl	800658c <ZbZclAppendHeader>
 8004280:	0007      	movs	r7, r0
 8004282:	2f00      	cmp	r7, #0
 8004284:	d501      	bpl.n	800428a <??zcl_persist_send_cache_3>
 8004286:	2085      	movs	r0, #133	@ 0x85
 8004288:	e06e      	b.n	8004368 <??zcl_persist_send_cache_1>

0800428a <??zcl_persist_send_cache_3>:
 800428a:	f10d 0a48 	add.w	sl, sp, #72	@ 0x48
 800428e:	a804      	add	r0, sp, #16
 8004290:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 8004294:	a812      	add	r0, sp, #72	@ 0x48
 8004296:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 800429a:	6047      	str	r7, [r0, #4]
 800429c:	f119 0901 	adds.w	r9, r9, #1
 80042a0:	f8bd 1064 	ldrh.w	r1, [sp, #100]	@ 0x64
 80042a4:	a802      	add	r0, sp, #8
 80042a6:	f002 ff58 	bl	800715a <putle16>
 80042aa:	f89d 0068 	ldrb.w	r0, [sp, #104]	@ 0x68
 80042ae:	f88d 000a 	strb.w	r0, [sp, #10]
 80042b2:	a802      	add	r0, sp, #8
 80042b4:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 80042b8:	2003      	movs	r0, #3
 80042ba:	a912      	add	r1, sp, #72	@ 0x48
 80042bc:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80042c0:	6048      	str	r0, [r1, #4]
 80042c2:	f119 0901 	adds.w	r9, r9, #1
 80042c6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80042c8:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 80042cc:	0020      	movs	r0, r4
 80042ce:	b280      	uxth	r0, r0
 80042d0:	a912      	add	r1, sp, #72	@ 0x48
 80042d2:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80042d6:	6048      	str	r0, [r1, #4]
 80042d8:	f119 0901 	adds.w	r9, r9, #1
 80042dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80042e0:	f05f 0a30 	movs.w	sl, #48	@ 0x30
 80042e4:	f05f 0900 	movs.w	r9, #0
 80042e8:	f10d 0b18 	add.w	fp, sp, #24
 80042ec:	464a      	mov	r2, r9
 80042ee:	4651      	mov	r1, sl
 80042f0:	4658      	mov	r0, fp
 80042f2:	f003 fd11 	bl	8007d18 <__aeabi_memset>
 80042f6:	2003      	movs	r0, #3
 80042f8:	f88d 0018 	strb.w	r0, [sp, #24]
 80042fc:	0028      	movs	r0, r5
 80042fe:	f00e fcab 	bl	8012c58 <ZbExtendedAddress>
 8004302:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004306:	20ff      	movs	r0, #255	@ 0xff
 8004308:	f8ad 001a 	strh.w	r0, [sp, #26]
 800430c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8004310:	f8ad 0028 	strh.w	r0, [sp, #40]	@ 0x28
 8004314:	f8ad 802a 	strh.w	r8, [sp, #42]	@ 0x2a
 8004318:	f8ad 602c 	strh.w	r6, [sp, #44]	@ 0x2c
 800431c:	a812      	add	r0, sp, #72	@ 0x48
 800431e:	900c      	str	r0, [sp, #48]	@ 0x30
 8004320:	9803      	ldr	r0, [sp, #12]
 8004322:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8004326:	2000      	movs	r0, #0
 8004328:	f88d 003e 	strb.w	r0, [sp, #62]	@ 0x3e
 800432c:	2000      	movs	r0, #0
 800432e:	f88d 003f 	strb.w	r0, [sp, #63]	@ 0x3f
 8004332:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004336:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 800433a:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 800433e:	f050 0008 	orrs.w	r0, r0, #8
 8004342:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8004346:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 800434a:	f050 0004 	orrs.w	r0, r0, #4
 800434e:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8004352:	2300      	movs	r3, #0
 8004354:	2200      	movs	r2, #0
 8004356:	a906      	add	r1, sp, #24
 8004358:	0028      	movs	r0, r5
 800435a:	f00e fd93 	bl	8012e84 <ZbApsdeDataReqCallback>
 800435e:	2800      	cmp	r0, #0
 8004360:	d001      	beq.n	8004366 <??zcl_persist_send_cache_4>
 8004362:	2001      	movs	r0, #1
 8004364:	e000      	b.n	8004368 <??zcl_persist_send_cache_1>

08004366 <??zcl_persist_send_cache_4>:
 8004366:	2000      	movs	r0, #0

08004368 <??zcl_persist_send_cache_1>:
 8004368:	b01b      	add	sp, #108	@ 0x6c
 800436a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004370 <zcl_attr_cb>:
 8004370:	b538      	push	{r3, r4, r5, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	0004      	movs	r4, r0
 8004376:	000d      	movs	r5, r1
 8004378:	7928      	ldrb	r0, [r5, #4]
 800437a:	2801      	cmp	r0, #1
 800437c:	d10f      	bne.n	800439e <??zcl_attr_cb_0>
 800437e:	69e8      	ldr	r0, [r5, #28]
 8004380:	9003      	str	r0, [sp, #12]
 8004382:	8a28      	ldrh	r0, [r5, #16]
 8004384:	9002      	str	r0, [sp, #8]
 8004386:	6968      	ldr	r0, [r5, #20]
 8004388:	9001      	str	r0, [sp, #4]
 800438a:	68e8      	ldr	r0, [r5, #12]
 800438c:	9000      	str	r0, [sp, #0]
 800438e:	68ab      	ldr	r3, [r5, #8]
 8004390:	6828      	ldr	r0, [r5, #0]
 8004392:	8802      	ldrh	r2, [r0, #0]
 8004394:	69a9      	ldr	r1, [r5, #24]
 8004396:	0020      	movs	r0, r4
 8004398:	f001 fb71 	bl	8005a7e <zcl_attr_write_cb>
 800439c:	e000      	b.n	80043a0 <??zcl_attr_cb_1>

0800439e <??zcl_attr_cb_0>:
 800439e:	2001      	movs	r0, #1

080043a0 <??zcl_attr_cb_1>:
 80043a0:	b005      	add	sp, #20
 80043a2:	bd30      	pop	{r4, r5, pc}

080043a4 <ZbZclColorServerAlloc>:
 80043a4:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a8:	b082      	sub	sp, #8
 80043aa:	4688      	mov	r8, r1
 80043ac:	0014      	movs	r4, r2
 80043ae:	001d      	movs	r5, r3
 80043b0:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80043b2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80043b6:	2e00      	cmp	r6, #0
 80043b8:	d101      	bne.n	80043be <??ZbZclColorServerAlloc_0>
 80043ba:	2000      	movs	r0, #0
 80043bc:	e167      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043be <??ZbZclColorServerAlloc_0>:
 80043be:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80043c2:	0780      	lsls	r0, r0, #30
 80043c4:	d505      	bpl.n	80043d2 <??ZbZclColorServerAlloc_2>
 80043c6:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80043ca:	07c0      	lsls	r0, r0, #31
 80043cc:	d401      	bmi.n	80043d2 <??ZbZclColorServerAlloc_2>
 80043ce:	2000      	movs	r0, #0
 80043d0:	e15d      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043d2 <??ZbZclColorServerAlloc_2>:
 80043d2:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80043d6:	0700      	lsls	r0, r0, #28
 80043d8:	d401      	bmi.n	80043de <??ZbZclColorServerAlloc_3>
 80043da:	2000      	movs	r0, #0
 80043dc:	e157      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043de <??ZbZclColorServerAlloc_3>:
 80043de:	2c00      	cmp	r4, #0
 80043e0:	d016      	beq.n	8004410 <??ZbZclColorServerAlloc_4>
 80043e2:	0020      	movs	r0, r4
 80043e4:	f7ff fb50 	bl	8003a88 <ZbZclClusterGetClusterId>
 80043e8:	2806      	cmp	r0, #6
 80043ea:	d001      	beq.n	80043f0 <??ZbZclColorServerAlloc_5>
 80043ec:	2000      	movs	r0, #0
 80043ee:	e14e      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043f0 <??ZbZclColorServerAlloc_5>:
 80043f0:	0020      	movs	r0, r4
 80043f2:	f7ff fc51 	bl	8003c98 <ZbZclClusterGetDirection>
 80043f6:	2800      	cmp	r0, #0
 80043f8:	d001      	beq.n	80043fe <??ZbZclColorServerAlloc_6>
 80043fa:	2000      	movs	r0, #0
 80043fc:	e147      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043fe <??ZbZclColorServerAlloc_6>:
 80043fe:	0020      	movs	r0, r4
 8004400:	f7ff fb3c 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8004404:	4641      	mov	r1, r8
 8004406:	b2c9      	uxtb	r1, r1
 8004408:	4288      	cmp	r0, r1
 800440a:	d001      	beq.n	8004410 <??ZbZclColorServerAlloc_4>
 800440c:	2000      	movs	r0, #0
 800440e:	e13e      	b.n	800468e <??ZbZclColorServerAlloc_1>

08004410 <??ZbZclColorServerAlloc_4>:
 8004410:	2000      	movs	r0, #0
 8004412:	9000      	str	r0, [sp, #0]
 8004414:	4643      	mov	r3, r8
 8004416:	b2db      	uxtb	r3, r3
 8004418:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800441c:	21c0      	movs	r1, #192	@ 0xc0
 800441e:	9802      	ldr	r0, [sp, #8]
 8004420:	f7ff fcbb 	bl	8003d9a <ZbZclClusterAlloc>
 8004424:	0007      	movs	r7, r0
 8004426:	2f00      	cmp	r7, #0
 8004428:	d101      	bne.n	800442e <??ZbZclColorServerAlloc_7>
 800442a:	2000      	movs	r0, #0
 800442c:	e12f      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800442e <??ZbZclColorServerAlloc_7>:
 800442e:	2202      	movs	r2, #2
 8004430:	2300      	movs	r3, #0
 8004432:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8004436:	0038      	movs	r0, r7
 8004438:	f7fd fb13 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800443c:	f20f 206d 	addw	r0, pc, #621	@ 0x26d
 8004440:	6638      	str	r0, [r7, #96]	@ 0x60
 8004442:	f20f 4055 	addw	r0, pc, #1109	@ 0x455
 8004446:	6678      	str	r0, [r7, #100]	@ 0x64
 8004448:	f20f 7039 	addw	r0, pc, #1849	@ 0x739
 800444c:	65b8      	str	r0, [r7, #88]	@ 0x58
 800444e:	f05f 0950 	movs.w	r9, #80	@ 0x50
 8004452:	9600      	str	r6, [sp, #0]
 8004454:	f117 0b70 	adds.w	fp, r7, #112	@ 0x70
 8004458:	464a      	mov	r2, r9
 800445a:	9900      	ldr	r1, [sp, #0]
 800445c:	4658      	mov	r0, fp
 800445e:	f013 f8ce 	bl	80175fe <__aeabi_memcpy>
 8004462:	66fc      	str	r4, [r7, #108]	@ 0x6c
 8004464:	2205      	movs	r2, #5
 8004466:	498b      	ldr	r1, [pc, #556]	@ (8004694 <??DataTable1>)
 8004468:	0038      	movs	r0, r7
 800446a:	f7fd fc11 	bl	8001c90 <ZbZclAttrAppendList>
 800446e:	2800      	cmp	r0, #0
 8004470:	d004      	beq.n	800447c <??ZbZclColorServerAlloc_8>
 8004472:	0038      	movs	r0, r7
 8004474:	f7ff fd53 	bl	8003f1e <ZbZclClusterFree>
 8004478:	2000      	movs	r0, #0
 800447a:	e108      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800447c <??ZbZclColorServerAlloc_8>:
 800447c:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004480:	07c0      	lsls	r0, r0, #31
 8004482:	d50b      	bpl.n	800449c <??ZbZclColorServerAlloc_9>
 8004484:	2202      	movs	r2, #2
 8004486:	4984      	ldr	r1, [pc, #528]	@ (8004698 <??DataTable1_1>)
 8004488:	0038      	movs	r0, r7
 800448a:	f7fd fc01 	bl	8001c90 <ZbZclAttrAppendList>
 800448e:	2800      	cmp	r0, #0
 8004490:	d004      	beq.n	800449c <??ZbZclColorServerAlloc_9>
 8004492:	0038      	movs	r0, r7
 8004494:	f7ff fd43 	bl	8003f1e <ZbZclClusterFree>
 8004498:	2000      	movs	r0, #0
 800449a:	e0f8      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800449c <??ZbZclColorServerAlloc_9>:
 800449c:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80044a0:	0780      	lsls	r0, r0, #30
 80044a2:	d50b      	bpl.n	80044bc <??ZbZclColorServerAlloc_10>
 80044a4:	2201      	movs	r2, #1
 80044a6:	497d      	ldr	r1, [pc, #500]	@ (800469c <??DataTable1_2>)
 80044a8:	0038      	movs	r0, r7
 80044aa:	f7fd fbf1 	bl	8001c90 <ZbZclAttrAppendList>
 80044ae:	2800      	cmp	r0, #0
 80044b0:	d004      	beq.n	80044bc <??ZbZclColorServerAlloc_10>
 80044b2:	0038      	movs	r0, r7
 80044b4:	f7ff fd33 	bl	8003f1e <ZbZclClusterFree>
 80044b8:	2000      	movs	r0, #0
 80044ba:	e0e8      	b.n	800468e <??ZbZclColorServerAlloc_1>

080044bc <??ZbZclColorServerAlloc_10>:
 80044bc:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80044c0:	0700      	lsls	r0, r0, #28
 80044c2:	d50b      	bpl.n	80044dc <??ZbZclColorServerAlloc_11>
 80044c4:	2202      	movs	r2, #2
 80044c6:	4976      	ldr	r1, [pc, #472]	@ (80046a0 <??DataTable1_3>)
 80044c8:	0038      	movs	r0, r7
 80044ca:	f7fd fbe1 	bl	8001c90 <ZbZclAttrAppendList>
 80044ce:	2800      	cmp	r0, #0
 80044d0:	d004      	beq.n	80044dc <??ZbZclColorServerAlloc_11>
 80044d2:	0038      	movs	r0, r7
 80044d4:	f7ff fd23 	bl	8003f1e <ZbZclClusterFree>
 80044d8:	2000      	movs	r0, #0
 80044da:	e0d8      	b.n	800468e <??ZbZclColorServerAlloc_1>

080044dc <??ZbZclColorServerAlloc_11>:
 80044dc:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80044e0:	06c0      	lsls	r0, r0, #27
 80044e2:	d50b      	bpl.n	80044fc <??ZbZclColorServerAlloc_12>
 80044e4:	2205      	movs	r2, #5
 80044e6:	496f      	ldr	r1, [pc, #444]	@ (80046a4 <??DataTable1_4>)
 80044e8:	0038      	movs	r0, r7
 80044ea:	f7fd fbd1 	bl	8001c90 <ZbZclAttrAppendList>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	d004      	beq.n	80044fc <??ZbZclColorServerAlloc_12>
 80044f2:	0038      	movs	r0, r7
 80044f4:	f7ff fd13 	bl	8003f1e <ZbZclClusterFree>
 80044f8:	2000      	movs	r0, #0
 80044fa:	e0c8      	b.n	800468e <??ZbZclColorServerAlloc_1>

080044fc <??ZbZclColorServerAlloc_12>:
 80044fc:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004500:	0740      	lsls	r0, r0, #29
 8004502:	d50b      	bpl.n	800451c <??ZbZclColorServerAlloc_13>
 8004504:	2205      	movs	r2, #5
 8004506:	4968      	ldr	r1, [pc, #416]	@ (80046a8 <??DataTable1_5>)
 8004508:	0038      	movs	r0, r7
 800450a:	f7fd fbc1 	bl	8001c90 <ZbZclAttrAppendList>
 800450e:	2800      	cmp	r0, #0
 8004510:	d004      	beq.n	800451c <??ZbZclColorServerAlloc_13>
 8004512:	0038      	movs	r0, r7
 8004514:	f7ff fd03 	bl	8003f1e <ZbZclClusterFree>
 8004518:	2000      	movs	r0, #0
 800451a:	e0b8      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800451c <??ZbZclColorServerAlloc_13>:
 800451c:	2d00      	cmp	r5, #0
 800451e:	d00b      	beq.n	8004538 <??ZbZclColorServerAlloc_14>
 8004520:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004522:	0029      	movs	r1, r5
 8004524:	0038      	movs	r0, r7
 8004526:	f7fd fbb3 	bl	8001c90 <ZbZclAttrAppendList>
 800452a:	2800      	cmp	r0, #0
 800452c:	d004      	beq.n	8004538 <??ZbZclColorServerAlloc_14>
 800452e:	0038      	movs	r0, r7
 8004530:	f7ff fcf5 	bl	8003f1e <ZbZclClusterFree>
 8004534:	2000      	movs	r0, #0
 8004536:	e0aa      	b.n	800468e <??ZbZclColorServerAlloc_1>

08004538 <??ZbZclColorServerAlloc_14>:
 8004538:	2200      	movs	r2, #0
 800453a:	2300      	movs	r3, #0
 800453c:	210f      	movs	r1, #15
 800453e:	0038      	movs	r0, r7
 8004540:	f7fd fa8f 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004544:	2201      	movs	r2, #1
 8004546:	2300      	movs	r3, #0
 8004548:	2108      	movs	r1, #8
 800454a:	0038      	movs	r0, r7
 800454c:	f7fd fa89 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004550:	f244 090a 	movw	r9, #16394	@ 0x400a
 8004554:	2200      	movs	r2, #0
 8004556:	2300      	movs	r3, #0
 8004558:	4649      	mov	r1, r9
 800455a:	0038      	movs	r0, r7
 800455c:	f7fd fa81 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004560:	2201      	movs	r2, #1
 8004562:	2300      	movs	r3, #0
 8004564:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004568:	0038      	movs	r0, r7
 800456a:	f7fd fa7a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800456e:	2200      	movs	r2, #0
 8004570:	2300      	movs	r3, #0
 8004572:	2110      	movs	r1, #16
 8004574:	0038      	movs	r0, r7
 8004576:	f7fd fa74 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800457a:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 800457e:	07c0      	lsls	r0, r0, #31
 8004580:	d50b      	bpl.n	800459a <??ZbZclColorServerAlloc_15>
 8004582:	2200      	movs	r2, #0
 8004584:	2300      	movs	r3, #0
 8004586:	2100      	movs	r1, #0
 8004588:	0038      	movs	r0, r7
 800458a:	f7fd fa6a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800458e:	2200      	movs	r2, #0
 8004590:	2300      	movs	r3, #0
 8004592:	2101      	movs	r1, #1
 8004594:	0038      	movs	r0, r7
 8004596:	f7fd fa64 	bl	8001a62 <ZbZclAttrIntegerWrite>

0800459a <??ZbZclColorServerAlloc_15>:
 800459a:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 800459e:	0700      	lsls	r0, r0, #28
 80045a0:	d50d      	bpl.n	80045be <??ZbZclColorServerAlloc_16>
 80045a2:	f246 126b 	movw	r2, #24939	@ 0x616b
 80045a6:	2300      	movs	r3, #0
 80045a8:	2103      	movs	r1, #3
 80045aa:	0038      	movs	r0, r7
 80045ac:	f7fd fa59 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045b0:	f246 027d 	movw	r2, #24701	@ 0x607d
 80045b4:	2300      	movs	r3, #0
 80045b6:	2104      	movs	r1, #4
 80045b8:	0038      	movs	r0, r7
 80045ba:	f7fd fa52 	bl	8001a62 <ZbZclAttrIntegerWrite>

080045be <??ZbZclColorServerAlloc_16>:
 80045be:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80045c2:	06c0      	lsls	r0, r0, #27
 80045c4:	d523      	bpl.n	800460e <??ZbZclColorServerAlloc_17>
 80045c6:	22fa      	movs	r2, #250	@ 0xfa
 80045c8:	2300      	movs	r3, #0
 80045ca:	2107      	movs	r1, #7
 80045cc:	0038      	movs	r0, r7
 80045ce:	f7fd fa48 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045d2:	2200      	movs	r2, #0
 80045d4:	2300      	movs	r3, #0
 80045d6:	f244 010b 	movw	r1, #16395	@ 0x400b
 80045da:	0038      	movs	r0, r7
 80045dc:	f7fd fa41 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045e0:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 80045e4:	2300      	movs	r3, #0
 80045e6:	f244 010c 	movw	r1, #16396	@ 0x400c
 80045ea:	0038      	movs	r0, r7
 80045ec:	f7fd fa39 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045f0:	2200      	movs	r2, #0
 80045f2:	2300      	movs	r3, #0
 80045f4:	f244 010d 	movw	r1, #16397	@ 0x400d
 80045f8:	0038      	movs	r0, r7
 80045fa:	f7fd fa32 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045fe:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8004602:	2300      	movs	r3, #0
 8004604:	f244 0110 	movw	r1, #16400	@ 0x4010
 8004608:	0038      	movs	r0, r7
 800460a:	f7fd fa2a 	bl	8001a62 <ZbZclAttrIntegerWrite>

0800460e <??ZbZclColorServerAlloc_17>:
 800460e:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004612:	0740      	lsls	r0, r0, #29
 8004614:	d523      	bpl.n	800465e <??ZbZclColorServerAlloc_18>
 8004616:	2200      	movs	r2, #0
 8004618:	2300      	movs	r3, #0
 800461a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800461e:	0038      	movs	r0, r7
 8004620:	f7fd fa1f 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004624:	2219      	movs	r2, #25
 8004626:	2300      	movs	r3, #0
 8004628:	f244 0104 	movw	r1, #16388	@ 0x4004
 800462c:	0038      	movs	r0, r7
 800462e:	f7fd fa18 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004632:	f44f 520c 	mov.w	r2, #8960	@ 0x2300
 8004636:	2300      	movs	r3, #0
 8004638:	f244 0105 	movw	r1, #16389	@ 0x4005
 800463c:	0038      	movs	r0, r7
 800463e:	f7fd fa10 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004642:	2200      	movs	r2, #0
 8004644:	2300      	movs	r3, #0
 8004646:	f244 0103 	movw	r1, #16387	@ 0x4003
 800464a:	0038      	movs	r0, r7
 800464c:	f7fd fa09 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004650:	2200      	movs	r2, #0
 8004652:	2300      	movs	r3, #0
 8004654:	f244 0106 	movw	r1, #16390	@ 0x4006
 8004658:	0038      	movs	r0, r7
 800465a:	f7fd fa02 	bl	8001a62 <ZbZclAttrIntegerWrite>

0800465e <??ZbZclColorServerAlloc_18>:
 800465e:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004662:	0780      	lsls	r0, r0, #30
 8004664:	d506      	bpl.n	8004674 <??ZbZclColorServerAlloc_19>
 8004666:	2200      	movs	r2, #0
 8004668:	2300      	movs	r3, #0
 800466a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800466e:	0038      	movs	r0, r7
 8004670:	f7fd f9f7 	bl	8001a62 <ZbZclAttrIntegerWrite>

08004674 <??ZbZclColorServerAlloc_19>:
 8004674:	f8c7 a054 	str.w	sl, [r7, #84]	@ 0x54
 8004678:	f896 204c 	ldrb.w	r2, [r6, #76]	@ 0x4c
 800467c:	2300      	movs	r3, #0
 800467e:	4649      	mov	r1, r9
 8004680:	0038      	movs	r0, r7
 8004682:	f7fd f9ee 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004686:	0038      	movs	r0, r7
 8004688:	f7ff fc17 	bl	8003eba <ZbZclClusterAttach>
 800468c:	0038      	movs	r0, r7

0800468e <??ZbZclColorServerAlloc_1>:
 800468e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004694 <??DataTable1>:
 8004694:	9928 0801                                   (...

08004698 <??DataTable1_1>:
 8004698:	99f0 0801                                   ....

0800469c <??DataTable1_2>:
 800469c:	9a40 0801                                   @...

080046a0 <??DataTable1_3>:
 80046a0:	9a68 0801                                   h...

080046a4 <??DataTable1_4>:
 80046a4:	9ab8 0801                                   ....

080046a8 <??DataTable1_5>:
 80046a8:	9b80 0801                                   ....

080046ac <zcl_color_server_get_scene_data>:
 80046ac:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80046b0:	0004      	movs	r4, r0
 80046b2:	000d      	movs	r5, r1
 80046b4:	0016      	movs	r6, r2
 80046b6:	0027      	movs	r7, r4
 80046b8:	f05f 0803 	movs.w	r8, #3
 80046bc:	2000      	movs	r0, #0
 80046be:	9001      	str	r0, [sp, #4]
 80046c0:	2002      	movs	r0, #2
 80046c2:	9000      	str	r0, [sp, #0]
 80046c4:	f10d 030a 	add.w	r3, sp, #10
 80046c8:	2200      	movs	r2, #0
 80046ca:	2103      	movs	r1, #3
 80046cc:	0020      	movs	r0, r4
 80046ce:	f7fb fe8a 	bl	80003e6 <ZbZclAttrRead>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d001      	beq.n	80046da <??zcl_color_server_get_scene_data_0>
 80046d6:	2000      	movs	r0, #0
 80046d8:	e0db      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

080046da <??zcl_color_server_get_scene_data_0>:
 80046da:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 80046de:	4640      	mov	r0, r8
 80046e0:	b2c0      	uxtb	r0, r0
 80046e2:	4428      	add	r0, r5
 80046e4:	f002 fd39 	bl	800715a <putle16>
 80046e8:	f118 0802 	adds.w	r8, r8, #2
 80046ec:	2000      	movs	r0, #0
 80046ee:	9001      	str	r0, [sp, #4]
 80046f0:	2002      	movs	r0, #2
 80046f2:	9000      	str	r0, [sp, #0]
 80046f4:	f10d 030a 	add.w	r3, sp, #10
 80046f8:	2200      	movs	r2, #0
 80046fa:	2104      	movs	r1, #4
 80046fc:	0020      	movs	r0, r4
 80046fe:	f7fb fe72 	bl	80003e6 <ZbZclAttrRead>
 8004702:	2800      	cmp	r0, #0
 8004704:	d001      	beq.n	800470a <??zcl_color_server_get_scene_data_2>
 8004706:	2000      	movs	r0, #0
 8004708:	e0c3      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

0800470a <??zcl_color_server_get_scene_data_2>:
 800470a:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800470e:	4640      	mov	r0, r8
 8004710:	b2c0      	uxtb	r0, r0
 8004712:	4428      	add	r0, r5
 8004714:	f002 fd21 	bl	800715a <putle16>
 8004718:	f118 0802 	adds.w	r8, r8, #2
 800471c:	f897 00bc 	ldrb.w	r0, [r7, #188]	@ 0xbc
 8004720:	0780      	lsls	r0, r0, #30
 8004722:	d50f      	bpl.n	8004744 <??zcl_color_server_get_scene_data_3>
 8004724:	2000      	movs	r0, #0
 8004726:	9001      	str	r0, [sp, #4]
 8004728:	2002      	movs	r0, #2
 800472a:	9000      	str	r0, [sp, #0]
 800472c:	f10d 030a 	add.w	r3, sp, #10
 8004730:	2200      	movs	r2, #0
 8004732:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004736:	0020      	movs	r0, r4
 8004738:	f7fb fe55 	bl	80003e6 <ZbZclAttrRead>
 800473c:	2800      	cmp	r0, #0
 800473e:	d004      	beq.n	800474a <??zcl_color_server_get_scene_data_4>
 8004740:	2000      	movs	r0, #0
 8004742:	e0a6      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004744 <??zcl_color_server_get_scene_data_3>:
 8004744:	2000      	movs	r0, #0
 8004746:	f8ad 000a 	strh.w	r0, [sp, #10]

0800474a <??zcl_color_server_get_scene_data_4>:
 800474a:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800474e:	4640      	mov	r0, r8
 8004750:	b2c0      	uxtb	r0, r0
 8004752:	4428      	add	r0, r5
 8004754:	f002 fd01 	bl	800715a <putle16>
 8004758:	f118 0802 	adds.w	r8, r8, #2
 800475c:	2000      	movs	r0, #0
 800475e:	9001      	str	r0, [sp, #4]
 8004760:	2001      	movs	r0, #1
 8004762:	9000      	str	r0, [sp, #0]
 8004764:	ab02      	add	r3, sp, #8
 8004766:	2200      	movs	r2, #0
 8004768:	2101      	movs	r1, #1
 800476a:	0020      	movs	r0, r4
 800476c:	f7fb fe3b 	bl	80003e6 <ZbZclAttrRead>
 8004770:	2800      	cmp	r0, #0
 8004772:	d001      	beq.n	8004778 <??zcl_color_server_get_scene_data_5>
 8004774:	2000      	movs	r0, #0
 8004776:	e08c      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004778 <??zcl_color_server_get_scene_data_5>:
 8004778:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800477c:	4641      	mov	r1, r8
 800477e:	b2c9      	uxtb	r1, r1
 8004780:	5468      	strb	r0, [r5, r1]
 8004782:	f118 0801 	adds.w	r8, r8, #1
 8004786:	f897 00bc 	ldrb.w	r0, [r7, #188]	@ 0xbc
 800478a:	0740      	lsls	r0, r0, #29
 800478c:	d545      	bpl.n	800481a <??zcl_color_server_get_scene_data_6>
 800478e:	2000      	movs	r0, #0
 8004790:	9001      	str	r0, [sp, #4]
 8004792:	2001      	movs	r0, #1
 8004794:	9000      	str	r0, [sp, #0]
 8004796:	ab02      	add	r3, sp, #8
 8004798:	2200      	movs	r2, #0
 800479a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800479e:	0020      	movs	r0, r4
 80047a0:	f7fb fe21 	bl	80003e6 <ZbZclAttrRead>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d001      	beq.n	80047ac <??zcl_color_server_get_scene_data_7>
 80047a8:	2000      	movs	r0, #0
 80047aa:	e072      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

080047ac <??zcl_color_server_get_scene_data_7>:
 80047ac:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80047b0:	4641      	mov	r1, r8
 80047b2:	b2c9      	uxtb	r1, r1
 80047b4:	5468      	strb	r0, [r5, r1]
 80047b6:	f118 0801 	adds.w	r8, r8, #1
 80047ba:	2000      	movs	r0, #0
 80047bc:	9001      	str	r0, [sp, #4]
 80047be:	2001      	movs	r0, #1
 80047c0:	9000      	str	r0, [sp, #0]
 80047c2:	ab02      	add	r3, sp, #8
 80047c4:	2200      	movs	r2, #0
 80047c6:	f244 0103 	movw	r1, #16387	@ 0x4003
 80047ca:	0020      	movs	r0, r4
 80047cc:	f7fb fe0b 	bl	80003e6 <ZbZclAttrRead>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d001      	beq.n	80047d8 <??zcl_color_server_get_scene_data_8>
 80047d4:	2000      	movs	r0, #0
 80047d6:	e05c      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

080047d8 <??zcl_color_server_get_scene_data_8>:
 80047d8:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80047dc:	4641      	mov	r1, r8
 80047de:	b2c9      	uxtb	r1, r1
 80047e0:	5468      	strb	r0, [r5, r1]
 80047e2:	f118 0801 	adds.w	r8, r8, #1
 80047e6:	2000      	movs	r0, #0
 80047e8:	9001      	str	r0, [sp, #4]
 80047ea:	2002      	movs	r0, #2
 80047ec:	9000      	str	r0, [sp, #0]
 80047ee:	f10d 030a 	add.w	r3, sp, #10
 80047f2:	2200      	movs	r2, #0
 80047f4:	f244 0104 	movw	r1, #16388	@ 0x4004
 80047f8:	0020      	movs	r0, r4
 80047fa:	f7fb fdf4 	bl	80003e6 <ZbZclAttrRead>
 80047fe:	2800      	cmp	r0, #0
 8004800:	d001      	beq.n	8004806 <??zcl_color_server_get_scene_data_9>
 8004802:	2000      	movs	r0, #0
 8004804:	e045      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004806 <??zcl_color_server_get_scene_data_9>:
 8004806:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800480a:	4640      	mov	r0, r8
 800480c:	b2c0      	uxtb	r0, r0
 800480e:	4428      	add	r0, r5
 8004810:	f002 fca3 	bl	800715a <putle16>
 8004814:	f118 0802 	adds.w	r8, r8, #2
 8004818:	e013      	b.n	8004842 <??zcl_color_server_get_scene_data_10>

0800481a <??zcl_color_server_get_scene_data_6>:
 800481a:	2000      	movs	r0, #0
 800481c:	4641      	mov	r1, r8
 800481e:	b2c9      	uxtb	r1, r1
 8004820:	5468      	strb	r0, [r5, r1]
 8004822:	f118 0801 	adds.w	r8, r8, #1
 8004826:	2000      	movs	r0, #0
 8004828:	4641      	mov	r1, r8
 800482a:	b2c9      	uxtb	r1, r1
 800482c:	5468      	strb	r0, [r5, r1]
 800482e:	f118 0801 	adds.w	r8, r8, #1
 8004832:	2100      	movs	r1, #0
 8004834:	4640      	mov	r0, r8
 8004836:	b2c0      	uxtb	r0, r0
 8004838:	4428      	add	r0, r5
 800483a:	f002 fc8e 	bl	800715a <putle16>
 800483e:	f118 0802 	adds.w	r8, r8, #2

08004842 <??zcl_color_server_get_scene_data_10>:
 8004842:	f897 00bc 	ldrb.w	r0, [r7, #188]	@ 0xbc
 8004846:	06c0      	lsls	r0, r0, #27
 8004848:	d50e      	bpl.n	8004868 <??zcl_color_server_get_scene_data_11>
 800484a:	2000      	movs	r0, #0
 800484c:	9001      	str	r0, [sp, #4]
 800484e:	2002      	movs	r0, #2
 8004850:	9000      	str	r0, [sp, #0]
 8004852:	f10d 030a 	add.w	r3, sp, #10
 8004856:	2200      	movs	r2, #0
 8004858:	2107      	movs	r1, #7
 800485a:	0020      	movs	r0, r4
 800485c:	f7fb fdc3 	bl	80003e6 <ZbZclAttrRead>
 8004860:	2800      	cmp	r0, #0
 8004862:	d004      	beq.n	800486e <??zcl_color_server_get_scene_data_12>
 8004864:	2000      	movs	r0, #0
 8004866:	e014      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004868 <??zcl_color_server_get_scene_data_11>:
 8004868:	2000      	movs	r0, #0
 800486a:	f8ad 000a 	strh.w	r0, [sp, #10]

0800486e <??zcl_color_server_get_scene_data_12>:
 800486e:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8004872:	4640      	mov	r0, r8
 8004874:	b2c0      	uxtb	r0, r0
 8004876:	4428      	add	r0, r5
 8004878:	f002 fc6f 	bl	800715a <putle16>
 800487c:	f118 0802 	adds.w	r8, r8, #2
 8004880:	89a1      	ldrh	r1, [r4, #12]
 8004882:	0028      	movs	r0, r5
 8004884:	f002 fc69 	bl	800715a <putle16>
 8004888:	f1b8 0003 	subs.w	r0, r8, #3
 800488c:	70a8      	strb	r0, [r5, #2]
 800488e:	4640      	mov	r0, r8
 8004890:	b2c0      	uxtb	r0, r0

08004892 <??zcl_color_server_get_scene_data_1>:
 8004892:	b004      	add	sp, #16
 8004894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004898 <zcl_color_server_set_scene_data>:
 8004898:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489c:	b08c      	sub	sp, #48	@ 0x30
 800489e:	4680      	mov	r8, r0
 80048a0:	000c      	movs	r4, r1
 80048a2:	001d      	movs	r5, r3
 80048a4:	4646      	mov	r6, r8
 80048a6:	f89d 0030 	ldrb.w	r0, [sp, #48]	@ 0x30
 80048aa:	280d      	cmp	r0, #13
 80048ac:	d001      	beq.n	80048b2 <??zcl_color_server_set_scene_data_0>
 80048ae:	2087      	movs	r0, #135	@ 0x87
 80048b0:	e10b      	b.n	8004aca <??zcl_color_server_set_scene_data_1>

080048b2 <??zcl_color_server_set_scene_data_0>:
 80048b2:	0020      	movs	r0, r4
 80048b4:	f002 fc05 	bl	80070c2 <pletoh16>
 80048b8:	f8ad 001e 	strh.w	r0, [sp, #30]
 80048bc:	1ca0      	adds	r0, r4, #2
 80048be:	f002 fc00 	bl	80070c2 <pletoh16>
 80048c2:	f8ad 001c 	strh.w	r0, [sp, #28]
 80048c6:	1d20      	adds	r0, r4, #4
 80048c8:	f002 fbfb 	bl	80070c2 <pletoh16>
 80048cc:	0007      	movs	r7, r0
 80048ce:	79a0      	ldrb	r0, [r4, #6]
 80048d0:	f88d 000a 	strb.w	r0, [sp, #10]
 80048d4:	79e0      	ldrb	r0, [r4, #7]
 80048d6:	f88d 0009 	strb.w	r0, [sp, #9]
 80048da:	7a20      	ldrb	r0, [r4, #8]
 80048dc:	f88d 0008 	strb.w	r0, [sp, #8]
 80048e0:	f114 0009 	adds.w	r0, r4, #9
 80048e4:	f002 fbed 	bl	80070c2 <pletoh16>
 80048e8:	f8ad 000e 	strh.w	r0, [sp, #14]
 80048ec:	f114 000b 	adds.w	r0, r4, #11
 80048f0:	f002 fbe7 	bl	80070c2 <pletoh16>
 80048f4:	f8ad 000c 	strh.w	r0, [sp, #12]
 80048f8:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 80048fc:	0700      	lsls	r0, r0, #28
 80048fe:	d535      	bpl.n	800496c <??zcl_color_server_set_scene_data_2>
 8004900:	f8d6 008c 	ldr.w	r0, [r6, #140]	@ 0x8c
 8004904:	2800      	cmp	r0, #0
 8004906:	d01d      	beq.n	8004944 <??zcl_color_server_set_scene_data_3>
 8004908:	f05f 0908 	movs.w	r9, #8
 800490c:	f05f 0a00 	movs.w	sl, #0
 8004910:	f10d 0b20 	add.w	fp, sp, #32
 8004914:	4652      	mov	r2, sl
 8004916:	4649      	mov	r1, r9
 8004918:	4658      	mov	r0, fp
 800491a:	f003 f9fd 	bl	8007d18 <__aeabi_memset>
 800491e:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8004922:	f8ad 0020 	strh.w	r0, [sp, #32]
 8004926:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800492a:	f8ad 0022 	strh.w	r0, [sp, #34]	@ 0x22
 800492e:	f8ad 5024 	strh.w	r5, [sp, #36]	@ 0x24
 8004932:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004936:	2200      	movs	r2, #0
 8004938:	a908      	add	r1, sp, #32
 800493a:	4640      	mov	r0, r8
 800493c:	f8d6 c08c 	ldr.w	ip, [r6, #140]	@ 0x8c
 8004940:	47e0      	blx	ip
 8004942:	e013      	b.n	800496c <??zcl_color_server_set_scene_data_2>

08004944 <??zcl_color_server_set_scene_data_3>:
 8004944:	2002      	movs	r0, #2
 8004946:	9001      	str	r0, [sp, #4]
 8004948:	2002      	movs	r0, #2
 800494a:	9000      	str	r0, [sp, #0]
 800494c:	0023      	movs	r3, r4
 800494e:	2203      	movs	r2, #3
 8004950:	2100      	movs	r1, #0
 8004952:	4640      	mov	r0, r8
 8004954:	f7fb fe99 	bl	800068a <ZbZclAttrWrite>
 8004958:	2002      	movs	r0, #2
 800495a:	9001      	str	r0, [sp, #4]
 800495c:	2002      	movs	r0, #2
 800495e:	9000      	str	r0, [sp, #0]
 8004960:	1ca3      	adds	r3, r4, #2
 8004962:	2204      	movs	r2, #4
 8004964:	2100      	movs	r1, #0
 8004966:	4640      	mov	r0, r8
 8004968:	f7fb fe8f 	bl	800068a <ZbZclAttrWrite>

0800496c <??zcl_color_server_set_scene_data_2>:
 800496c:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 8004970:	0780      	lsls	r0, r0, #30
 8004972:	d526      	bpl.n	80049c2 <??zcl_color_server_set_scene_data_4>
 8004974:	f8d6 00a8 	ldr.w	r0, [r6, #168]	@ 0xa8
 8004978:	2800      	cmp	r0, #0
 800497a:	d01a      	beq.n	80049b2 <??zcl_color_server_set_scene_data_5>
 800497c:	f05f 0908 	movs.w	r9, #8
 8004980:	f05f 0a00 	movs.w	sl, #0
 8004984:	46eb      	mov	fp, sp
 8004986:	4652      	mov	r2, sl
 8004988:	4649      	mov	r1, r9
 800498a:	4658      	mov	r0, fp
 800498c:	f003 f9c4 	bl	8007d18 <__aeabi_memset>
 8004990:	f8ad 7000 	strh.w	r7, [sp]
 8004994:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8004998:	f88d 0002 	strb.w	r0, [sp, #2]
 800499c:	f8ad 5004 	strh.w	r5, [sp, #4]
 80049a0:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 80049a4:	2200      	movs	r2, #0
 80049a6:	4669      	mov	r1, sp
 80049a8:	4640      	mov	r0, r8
 80049aa:	f8d6 c0a8 	ldr.w	ip, [r6, #168]	@ 0xa8
 80049ae:	47e0      	blx	ip
 80049b0:	e007      	b.n	80049c2 <??zcl_color_server_set_scene_data_4>

080049b2 <??zcl_color_server_set_scene_data_5>:
 80049b2:	003a      	movs	r2, r7
 80049b4:	b292      	uxth	r2, r2
 80049b6:	2300      	movs	r3, #0
 80049b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049bc:	4640      	mov	r0, r8
 80049be:	f7fd f850 	bl	8001a62 <ZbZclAttrIntegerWrite>

080049c2 <??zcl_color_server_set_scene_data_4>:
 80049c2:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 80049c6:	0740      	lsls	r0, r0, #29
 80049c8:	d555      	bpl.n	8004a76 <??zcl_color_server_set_scene_data_6>
 80049ca:	f8d6 00ac 	ldr.w	r0, [r6, #172]	@ 0xac
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d039      	beq.n	8004a46 <??zcl_color_server_set_scene_data_7>
 80049d2:	f05f 090a 	movs.w	r9, #10
 80049d6:	f05f 0a00 	movs.w	sl, #0
 80049da:	f10d 0b10 	add.w	fp, sp, #16
 80049de:	4652      	mov	r2, sl
 80049e0:	4649      	mov	r1, r9
 80049e2:	4658      	mov	r0, fp
 80049e4:	f003 f998 	bl	8007d18 <__aeabi_memset>
 80049e8:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80049ec:	f050 0001 	orrs.w	r0, r0, #1
 80049f0:	f88d 0010 	strb.w	r0, [sp, #16]
 80049f4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80049f8:	f050 0002 	orrs.w	r0, r0, #2
 80049fc:	f88d 0010 	strb.w	r0, [sp, #16]
 8004a00:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8004a04:	f050 0004 	orrs.w	r0, r0, #4
 8004a08:	f88d 0010 	strb.w	r0, [sp, #16]
 8004a0c:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8004a10:	f050 0008 	orrs.w	r0, r0, #8
 8004a14:	f88d 0010 	strb.w	r0, [sp, #16]
 8004a18:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8004a1c:	f88d 0011 	strb.w	r0, [sp, #17]
 8004a20:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004a24:	f88d 0012 	strb.w	r0, [sp, #18]
 8004a28:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 8004a2c:	f8ad 0014 	strh.w	r0, [sp, #20]
 8004a30:	f8ad 7016 	strh.w	r7, [sp, #22]
 8004a34:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004a38:	2200      	movs	r2, #0
 8004a3a:	a904      	add	r1, sp, #16
 8004a3c:	4640      	mov	r0, r8
 8004a3e:	f8d6 c0ac 	ldr.w	ip, [r6, #172]	@ 0xac
 8004a42:	47e0      	blx	ip
 8004a44:	e017      	b.n	8004a76 <??zcl_color_server_set_scene_data_6>

08004a46 <??zcl_color_server_set_scene_data_7>:
 8004a46:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	f244 0102 	movw	r1, #16386	@ 0x4002
 8004a50:	4640      	mov	r0, r8
 8004a52:	f7fd f806 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004a56:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f244 0103 	movw	r1, #16387	@ 0x4003
 8004a60:	4640      	mov	r0, r8
 8004a62:	f7fc fffe 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004a66:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f244 0104 	movw	r1, #16388	@ 0x4004
 8004a70:	4640      	mov	r0, r8
 8004a72:	f7fc fff6 	bl	8001a62 <ZbZclAttrIntegerWrite>

08004a76 <??zcl_color_server_set_scene_data_6>:
 8004a76:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 8004a7a:	06c0      	lsls	r0, r0, #27
 8004a7c:	d524      	bpl.n	8004ac8 <??zcl_color_server_set_scene_data_8>
 8004a7e:	f8d6 0098 	ldr.w	r0, [r6, #152]	@ 0x98
 8004a82:	2800      	cmp	r0, #0
 8004a84:	d019      	beq.n	8004aba <??zcl_color_server_set_scene_data_9>
 8004a86:	f05f 0906 	movs.w	r9, #6
 8004a8a:	f05f 0a00 	movs.w	sl, #0
 8004a8e:	f10d 0b28 	add.w	fp, sp, #40	@ 0x28
 8004a92:	4652      	mov	r2, sl
 8004a94:	4649      	mov	r1, r9
 8004a96:	4658      	mov	r0, fp
 8004a98:	f003 f93e 	bl	8007d18 <__aeabi_memset>
 8004a9c:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8004aa0:	f8ad 0028 	strh.w	r0, [sp, #40]	@ 0x28
 8004aa4:	f8ad 502a 	strh.w	r5, [sp, #42]	@ 0x2a
 8004aa8:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004aac:	2200      	movs	r2, #0
 8004aae:	a90a      	add	r1, sp, #40	@ 0x28
 8004ab0:	4640      	mov	r0, r8
 8004ab2:	f8d6 c098 	ldr.w	ip, [r6, #152]	@ 0x98
 8004ab6:	47e0      	blx	ip
 8004ab8:	e006      	b.n	8004ac8 <??zcl_color_server_set_scene_data_8>

08004aba <??zcl_color_server_set_scene_data_9>:
 8004aba:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8004abe:	2300      	movs	r3, #0
 8004ac0:	2107      	movs	r1, #7
 8004ac2:	4640      	mov	r0, r8
 8004ac4:	f7fc ffcd 	bl	8001a62 <ZbZclAttrIntegerWrite>

08004ac8 <??zcl_color_server_set_scene_data_8>:
 8004ac8:	2000      	movs	r0, #0

08004aca <??zcl_color_server_set_scene_data_1>:
 8004aca:	b00d      	add	sp, #52	@ 0x34
 8004acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ad0 <zcl_color_options_cmd_allow>:
 8004ad0:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8004ad4:	0005      	movs	r5, r0
 8004ad6:	000e      	movs	r6, r1
 8004ad8:	0017      	movs	r7, r2
 8004ada:	46a8      	mov	r8, r5
 8004adc:	2000      	movs	r0, #0
 8004ade:	9001      	str	r0, [sp, #4]
 8004ae0:	2001      	movs	r0, #1
 8004ae2:	9000      	str	r0, [sp, #0]
 8004ae4:	ab02      	add	r3, sp, #8
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	210f      	movs	r1, #15
 8004aea:	0028      	movs	r0, r5
 8004aec:	f7fb fc7b 	bl	80003e6 <ZbZclAttrRead>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d001      	beq.n	8004af8 <??zcl_color_options_cmd_allow_0>
 8004af4:	2000      	movs	r0, #0
 8004af6:	e042      	b.n	8004b7e <??zcl_color_options_cmd_allow_1>

08004af8 <??zcl_color_options_cmd_allow_0>:
 8004af8:	f05f 0900 	movs.w	r9, #0

08004afc <??zcl_color_options_cmd_allow_2>:
 8004afc:	4648      	mov	r0, r9
 8004afe:	b2c0      	uxtb	r0, r0
 8004b00:	2808      	cmp	r0, #8
 8004b02:	da1d      	bge.n	8004b40 <??zcl_color_options_cmd_allow_3>
 8004b04:	2001      	movs	r0, #1
 8004b06:	fa10 f009 	lsls.w	r0, r0, r9
 8004b0a:	0004      	movs	r4, r0
 8004b0c:	0030      	movs	r0, r6
 8004b0e:	b2c0      	uxtb	r0, r0
 8004b10:	0021      	movs	r1, r4
 8004b12:	b2c9      	uxtb	r1, r1
 8004b14:	4208      	tst	r0, r1
 8004b16:	d010      	beq.n	8004b3a <??zcl_color_options_cmd_allow_4>

08004b18 <??zcl_color_options_cmd_allow_5>:
 8004b18:	0038      	movs	r0, r7
 8004b1a:	b2c0      	uxtb	r0, r0
 8004b1c:	0021      	movs	r1, r4
 8004b1e:	b2c9      	uxtb	r1, r1
 8004b20:	4208      	tst	r0, r1
 8004b22:	d105      	bne.n	8004b30 <??zcl_color_options_cmd_allow_6>
 8004b24:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004b28:	43a0      	bics	r0, r4
 8004b2a:	f88d 0008 	strb.w	r0, [sp, #8]
 8004b2e:	e004      	b.n	8004b3a <??zcl_color_options_cmd_allow_4>

08004b30 <??zcl_color_options_cmd_allow_6>:
 8004b30:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004b34:	4320      	orrs	r0, r4
 8004b36:	f88d 0008 	strb.w	r0, [sp, #8]

08004b3a <??zcl_color_options_cmd_allow_4>:
 8004b3a:	f119 0901 	adds.w	r9, r9, #1
 8004b3e:	e7dd      	b.n	8004afc <??zcl_color_options_cmd_allow_2>

08004b40 <??zcl_color_options_cmd_allow_3>:
 8004b40:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004b44:	07c0      	lsls	r0, r0, #31
 8004b46:	d419      	bmi.n	8004b7c <??zcl_color_options_cmd_allow_7>
 8004b48:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d015      	beq.n	8004b7c <??zcl_color_options_cmd_allow_7>
 8004b50:	2000      	movs	r0, #0
 8004b52:	9001      	str	r0, [sp, #4]
 8004b54:	2001      	movs	r0, #1
 8004b56:	9000      	str	r0, [sp, #0]
 8004b58:	f10d 0309 	add.w	r3, sp, #9
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2100      	movs	r1, #0
 8004b60:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 8004b64:	f7fb fc3f 	bl	80003e6 <ZbZclAttrRead>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	d001      	beq.n	8004b70 <??zcl_color_options_cmd_allow_8>
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	e006      	b.n	8004b7e <??zcl_color_options_cmd_allow_1>

08004b70 <??zcl_color_options_cmd_allow_8>:
 8004b70:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8004b74:	2800      	cmp	r0, #0
 8004b76:	d101      	bne.n	8004b7c <??zcl_color_options_cmd_allow_7>
 8004b78:	2000      	movs	r0, #0
 8004b7a:	e000      	b.n	8004b7e <??zcl_color_options_cmd_allow_1>

08004b7c <??zcl_color_options_cmd_allow_7>:
 8004b7c:	2001      	movs	r0, #1

08004b7e <??zcl_color_options_cmd_allow_1>:
 8004b7e:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004b84 <zcl_color_server_handle_command>:
 8004b84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b88:	b0b4      	sub	sp, #208	@ 0xd0
 8004b8a:	0004      	movs	r4, r0
 8004b8c:	000d      	movs	r5, r1
 8004b8e:	0016      	movs	r6, r2
 8004b90:	0027      	movs	r7, r4
 8004b92:	f8b6 8028 	ldrh.w	r8, [r6, #40]	@ 0x28
 8004b96:	f05f 0918 	movs.w	r9, #24
 8004b9a:	f05f 0a00 	movs.w	sl, #0
 8004b9e:	f10d 0bb8 	add.w	fp, sp, #184	@ 0xb8
 8004ba2:	4652      	mov	r2, sl
 8004ba4:	4649      	mov	r1, r9
 8004ba6:	4658      	mov	r0, fp
 8004ba8:	f003 f8b6 	bl	8007d18 <__aeabi_memset>
 8004bac:	a82e      	add	r0, sp, #184	@ 0xb8
 8004bae:	f116 0110 	adds.w	r1, r6, #16
 8004bb2:	2210      	movs	r2, #16
 8004bb4:	f012 fd23 	bl	80175fe <__aeabi_memcpy>
 8004bb8:	79a8      	ldrb	r0, [r5, #6]
 8004bba:	f88d 00c8 	strb.w	r0, [sp, #200]	@ 0xc8
 8004bbe:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 8004bc2:	f7ff f852 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8004bc6:	f8ad 00ca 	strh.w	r0, [sp, #202]	@ 0xca
 8004bca:	78a8      	ldrb	r0, [r5, #2]
 8004bcc:	2800      	cmp	r0, #0
 8004bce:	d002      	beq.n	8004bd6 <??zcl_color_server_handle_command_0>
 8004bd0:	2081      	movs	r0, #129	@ 0x81
 8004bd2:	f000 bf51 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004bd6 <??zcl_color_server_handle_command_0>:
 8004bd6:	79e8      	ldrb	r0, [r5, #7]
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	d037      	beq.n	8004c4c <??zcl_color_server_handle_command_2>
 8004bdc:	2801      	cmp	r0, #1
 8004bde:	f000 8093 	beq.w	8004d08 <??zcl_color_server_handle_command_3>
 8004be2:	2802      	cmp	r0, #2
 8004be4:	f000 80f9 	beq.w	8004dda <??zcl_color_server_handle_command_4>
 8004be8:	2803      	cmp	r0, #3
 8004bea:	f000 8156 	beq.w	8004e9a <??zcl_color_server_handle_command_5>
 8004bee:	2804      	cmp	r0, #4
 8004bf0:	f000 81af 	beq.w	8004f52 <??zcl_color_server_handle_command_6>
 8004bf4:	2805      	cmp	r0, #5
 8004bf6:	f000 8214 	beq.w	8005022 <??zcl_color_server_handle_command_7>
 8004bfa:	2806      	cmp	r0, #6
 8004bfc:	f000 8272 	beq.w	80050e4 <??zcl_color_server_handle_command_8>
 8004c00:	2807      	cmp	r0, #7
 8004c02:	f000 82d0 	beq.w	80051a6 <??zcl_color_server_handle_command_9>
 8004c06:	2808      	cmp	r0, #8
 8004c08:	f000 8331 	beq.w	800526e <??zcl_color_server_handle_command_10>
 8004c0c:	2809      	cmp	r0, #9
 8004c0e:	f000 8390 	beq.w	8005332 <??zcl_color_server_handle_command_11>
 8004c12:	280a      	cmp	r0, #10
 8004c14:	f000 83ed 	beq.w	80053f2 <??zcl_color_server_handle_command_12>
 8004c18:	2840      	cmp	r0, #64	@ 0x40
 8004c1a:	f000 8448 	beq.w	80054ae <??zcl_color_server_handle_command_13>
 8004c1e:	2841      	cmp	r0, #65	@ 0x41
 8004c20:	f000 84a5 	beq.w	800556e <??zcl_color_server_handle_command_14>
 8004c24:	2842      	cmp	r0, #66	@ 0x42
 8004c26:	f000 850c 	beq.w	8005642 <??zcl_color_server_handle_command_15>
 8004c2a:	2843      	cmp	r0, #67	@ 0x43
 8004c2c:	f000 856a 	beq.w	8005704 <??zcl_color_server_handle_command_16>
 8004c30:	2844      	cmp	r0, #68	@ 0x44
 8004c32:	f000 85c8 	beq.w	80057c6 <??zcl_color_server_handle_command_17>
 8004c36:	2847      	cmp	r0, #71	@ 0x47
 8004c38:	f000 8612 	beq.w	8005860 <??zcl_color_server_handle_command_18>
 8004c3c:	284b      	cmp	r0, #75	@ 0x4b
 8004c3e:	f000 863e 	beq.w	80058be <??zcl_color_server_handle_command_19>
 8004c42:	284c      	cmp	r0, #76	@ 0x4c
 8004c44:	f000 86ae 	beq.w	80059a4 <??zcl_color_server_handle_command_20>
 8004c48:	f000 bf15 	b.w	8005a76 <??zcl_color_server_handle_command_21>

08004c4c <??zcl_color_server_handle_command_2>:
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	f88d 0014 	strb.w	r0, [sp, #20]
 8004c52:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004c54:	2804      	cmp	r0, #4
 8004c56:	da02      	bge.n	8004c5e <??zcl_color_server_handle_command_22>
 8004c58:	2080      	movs	r0, #128	@ 0x80
 8004c5a:	f000 bf0d 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004c5e <??zcl_color_server_handle_command_22>:
 8004c5e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d102      	bne.n	8004c6a <??zcl_color_server_handle_command_23>
 8004c64:	2081      	movs	r0, #129	@ 0x81
 8004c66:	f000 bf07 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004c6a <??zcl_color_server_handle_command_23>:
 8004c6a:	f05f 0906 	movs.w	r9, #6
 8004c6e:	f05f 0a00 	movs.w	sl, #0
 8004c72:	f10d 0b80 	add.w	fp, sp, #128	@ 0x80
 8004c76:	4652      	mov	r2, sl
 8004c78:	4649      	mov	r1, r9
 8004c7a:	4658      	mov	r0, fp
 8004c7c:	f003 f84c 	bl	8007d18 <__aeabi_memset>
 8004c80:	4640      	mov	r0, r8
 8004c82:	b280      	uxth	r0, r0
 8004c84:	2806      	cmp	r0, #6
 8004c86:	db07      	blt.n	8004c98 <??zcl_color_server_handle_command_24>
 8004c88:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004c8a:	7900      	ldrb	r0, [r0, #4]
 8004c8c:	f88d 0084 	strb.w	r0, [sp, #132]	@ 0x84
 8004c90:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004c92:	7940      	ldrb	r0, [r0, #5]
 8004c94:	f88d 0085 	strb.w	r0, [sp, #133]	@ 0x85

08004c98 <??zcl_color_server_handle_command_24>:
 8004c98:	f89d 2085 	ldrb.w	r2, [sp, #133]	@ 0x85
 8004c9c:	f89d 1084 	ldrb.w	r1, [sp, #132]	@ 0x84
 8004ca0:	0020      	movs	r0, r4
 8004ca2:	f7ff ff15 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	d102      	bne.n	8004cb0 <??zcl_color_server_handle_command_25>
 8004caa:	2070      	movs	r0, #112	@ 0x70
 8004cac:	f000 bee4 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004cb0 <??zcl_color_server_handle_command_25>:
 8004cb0:	2002      	movs	r0, #2
 8004cb2:	9001      	str	r0, [sp, #4]
 8004cb4:	2001      	movs	r0, #1
 8004cb6:	9000      	str	r0, [sp, #0]
 8004cb8:	ab05      	add	r3, sp, #20
 8004cba:	2208      	movs	r2, #8
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	0020      	movs	r0, r4
 8004cc0:	f7fb fce3 	bl	800068a <ZbZclAttrWrite>
 8004cc4:	2002      	movs	r0, #2
 8004cc6:	9001      	str	r0, [sp, #4]
 8004cc8:	2001      	movs	r0, #1
 8004cca:	9000      	str	r0, [sp, #0]
 8004ccc:	ab05      	add	r3, sp, #20
 8004cce:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	0020      	movs	r0, r4
 8004cd6:	f7fb fcd8 	bl	800068a <ZbZclAttrWrite>
 8004cda:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004cdc:	7800      	ldrb	r0, [r0, #0]
 8004cde:	f88d 0080 	strb.w	r0, [sp, #128]	@ 0x80
 8004ce2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ce4:	7840      	ldrb	r0, [r0, #1]
 8004ce6:	f88d 0081 	strb.w	r0, [sp, #129]	@ 0x81
 8004cea:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004cec:	1c80      	adds	r0, r0, #2
 8004cee:	f002 f9e8 	bl	80070c2 <pletoh16>
 8004cf2:	f8ad 0082 	strh.w	r0, [sp, #130]	@ 0x82
 8004cf6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004cf8:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004cfa:	a920      	add	r1, sp, #128	@ 0x80
 8004cfc:	0020      	movs	r0, r4
 8004cfe:	f8d7 c070 	ldr.w	ip, [r7, #112]	@ 0x70
 8004d02:	47e0      	blx	ip
 8004d04:	f000 beb8 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d08 <??zcl_color_server_handle_command_3>:
 8004d08:	2000      	movs	r0, #0
 8004d0a:	f88d 0013 	strb.w	r0, [sp, #19]
 8004d0e:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004d10:	2802      	cmp	r0, #2
 8004d12:	da02      	bge.n	8004d1a <??zcl_color_server_handle_command_26>
 8004d14:	2080      	movs	r0, #128	@ 0x80
 8004d16:	f000 beaf 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d1a <??zcl_color_server_handle_command_26>:
 8004d1a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	d102      	bne.n	8004d26 <??zcl_color_server_handle_command_27>
 8004d20:	2081      	movs	r0, #129	@ 0x81
 8004d22:	f000 bea9 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d26 <??zcl_color_server_handle_command_27>:
 8004d26:	f05f 0904 	movs.w	r9, #4
 8004d2a:	f05f 0a00 	movs.w	sl, #0
 8004d2e:	f10d 0b24 	add.w	fp, sp, #36	@ 0x24
 8004d32:	4652      	mov	r2, sl
 8004d34:	4649      	mov	r1, r9
 8004d36:	4658      	mov	r0, fp
 8004d38:	f002 ffee 	bl	8007d18 <__aeabi_memset>
 8004d3c:	4640      	mov	r0, r8
 8004d3e:	b280      	uxth	r0, r0
 8004d40:	2804      	cmp	r0, #4
 8004d42:	db07      	blt.n	8004d54 <??zcl_color_server_handle_command_28>
 8004d44:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d46:	7880      	ldrb	r0, [r0, #2]
 8004d48:	f88d 0026 	strb.w	r0, [sp, #38]	@ 0x26
 8004d4c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d4e:	78c0      	ldrb	r0, [r0, #3]
 8004d50:	f88d 0027 	strb.w	r0, [sp, #39]	@ 0x27

08004d54 <??zcl_color_server_handle_command_28>:
 8004d54:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
 8004d58:	f89d 1026 	ldrb.w	r1, [sp, #38]	@ 0x26
 8004d5c:	0020      	movs	r0, r4
 8004d5e:	f7ff feb7 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004d62:	2800      	cmp	r0, #0
 8004d64:	d102      	bne.n	8004d6c <??zcl_color_server_handle_command_29>
 8004d66:	2070      	movs	r0, #112	@ 0x70
 8004d68:	f000 be86 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d6c <??zcl_color_server_handle_command_29>:
 8004d6c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d6e:	7800      	ldrb	r0, [r0, #0]
 8004d70:	f88d 0024 	strb.w	r0, [sp, #36]	@ 0x24
 8004d74:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d76:	7840      	ldrb	r0, [r0, #1]
 8004d78:	f88d 0025 	strb.w	r0, [sp, #37]	@ 0x25
 8004d7c:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8004d80:	2801      	cmp	r0, #1
 8004d82:	d003      	beq.n	8004d8c <??zcl_color_server_handle_command_30>
 8004d84:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8004d88:	2803      	cmp	r0, #3
 8004d8a:	d106      	bne.n	8004d9a <??zcl_color_server_handle_command_31>

08004d8c <??zcl_color_server_handle_command_30>:
 8004d8c:	f89d 0025 	ldrb.w	r0, [sp, #37]	@ 0x25
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d102      	bne.n	8004d9a <??zcl_color_server_handle_command_31>
 8004d94:	2085      	movs	r0, #133	@ 0x85
 8004d96:	f000 be6f 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d9a <??zcl_color_server_handle_command_31>:
 8004d9a:	2002      	movs	r0, #2
 8004d9c:	9001      	str	r0, [sp, #4]
 8004d9e:	2001      	movs	r0, #1
 8004da0:	9000      	str	r0, [sp, #0]
 8004da2:	f10d 0313 	add.w	r3, sp, #19
 8004da6:	2208      	movs	r2, #8
 8004da8:	2100      	movs	r1, #0
 8004daa:	0020      	movs	r0, r4
 8004dac:	f7fb fc6d 	bl	800068a <ZbZclAttrWrite>
 8004db0:	2002      	movs	r0, #2
 8004db2:	9001      	str	r0, [sp, #4]
 8004db4:	2001      	movs	r0, #1
 8004db6:	9000      	str	r0, [sp, #0]
 8004db8:	f10d 0313 	add.w	r3, sp, #19
 8004dbc:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	0020      	movs	r0, r4
 8004dc4:	f7fb fc61 	bl	800068a <ZbZclAttrWrite>
 8004dc8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004dca:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004dcc:	a909      	add	r1, sp, #36	@ 0x24
 8004dce:	0020      	movs	r0, r4
 8004dd0:	f8d7 c074 	ldr.w	ip, [r7, #116]	@ 0x74
 8004dd4:	47e0      	blx	ip
 8004dd6:	f000 be4f 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004dda <??zcl_color_server_handle_command_4>:
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f88d 0012 	strb.w	r0, [sp, #18]
 8004de0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004de2:	2804      	cmp	r0, #4
 8004de4:	da02      	bge.n	8004dec <??zcl_color_server_handle_command_32>
 8004de6:	2080      	movs	r0, #128	@ 0x80
 8004de8:	f000 be46 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004dec <??zcl_color_server_handle_command_32>:
 8004dec:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d102      	bne.n	8004df8 <??zcl_color_server_handle_command_33>
 8004df2:	2081      	movs	r0, #129	@ 0x81
 8004df4:	f000 be40 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004df8 <??zcl_color_server_handle_command_33>:
 8004df8:	f05f 0905 	movs.w	r9, #5
 8004dfc:	f05f 0a00 	movs.w	sl, #0
 8004e00:	f10d 0b78 	add.w	fp, sp, #120	@ 0x78
 8004e04:	4652      	mov	r2, sl
 8004e06:	4649      	mov	r1, r9
 8004e08:	4658      	mov	r0, fp
 8004e0a:	f002 ff85 	bl	8007d18 <__aeabi_memset>
 8004e0e:	4640      	mov	r0, r8
 8004e10:	b280      	uxth	r0, r0
 8004e12:	2806      	cmp	r0, #6
 8004e14:	db07      	blt.n	8004e26 <??zcl_color_server_handle_command_34>
 8004e16:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e18:	7900      	ldrb	r0, [r0, #4]
 8004e1a:	f88d 007b 	strb.w	r0, [sp, #123]	@ 0x7b
 8004e1e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e20:	7940      	ldrb	r0, [r0, #5]
 8004e22:	f88d 007c 	strb.w	r0, [sp, #124]	@ 0x7c

08004e26 <??zcl_color_server_handle_command_34>:
 8004e26:	f89d 207c 	ldrb.w	r2, [sp, #124]	@ 0x7c
 8004e2a:	f89d 107b 	ldrb.w	r1, [sp, #123]	@ 0x7b
 8004e2e:	0020      	movs	r0, r4
 8004e30:	f7ff fe4e 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d102      	bne.n	8004e3e <??zcl_color_server_handle_command_35>
 8004e38:	2070      	movs	r0, #112	@ 0x70
 8004e3a:	f000 be1d 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004e3e <??zcl_color_server_handle_command_35>:
 8004e3e:	2002      	movs	r0, #2
 8004e40:	9001      	str	r0, [sp, #4]
 8004e42:	2001      	movs	r0, #1
 8004e44:	9000      	str	r0, [sp, #0]
 8004e46:	f10d 0312 	add.w	r3, sp, #18
 8004e4a:	2208      	movs	r2, #8
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	0020      	movs	r0, r4
 8004e50:	f7fb fc1b 	bl	800068a <ZbZclAttrWrite>
 8004e54:	2002      	movs	r0, #2
 8004e56:	9001      	str	r0, [sp, #4]
 8004e58:	2001      	movs	r0, #1
 8004e5a:	9000      	str	r0, [sp, #0]
 8004e5c:	f10d 0312 	add.w	r3, sp, #18
 8004e60:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004e64:	2100      	movs	r1, #0
 8004e66:	0020      	movs	r0, r4
 8004e68:	f7fb fc0f 	bl	800068a <ZbZclAttrWrite>
 8004e6c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e6e:	7800      	ldrb	r0, [r0, #0]
 8004e70:	f88d 0078 	strb.w	r0, [sp, #120]	@ 0x78
 8004e74:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e76:	7840      	ldrb	r0, [r0, #1]
 8004e78:	f88d 0079 	strb.w	r0, [sp, #121]	@ 0x79
 8004e7c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e7e:	1c80      	adds	r0, r0, #2
 8004e80:	f002 f91f 	bl	80070c2 <pletoh16>
 8004e84:	f88d 007a 	strb.w	r0, [sp, #122]	@ 0x7a
 8004e88:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004e8a:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004e8c:	a91e      	add	r1, sp, #120	@ 0x78
 8004e8e:	0020      	movs	r0, r4
 8004e90:	f8d7 c078 	ldr.w	ip, [r7, #120]	@ 0x78
 8004e94:	47e0      	blx	ip
 8004e96:	f000 bdef 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004e9a <??zcl_color_server_handle_command_5>:
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	f88d 0011 	strb.w	r0, [sp, #17]
 8004ea0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004ea2:	2803      	cmp	r0, #3
 8004ea4:	da02      	bge.n	8004eac <??zcl_color_server_handle_command_36>
 8004ea6:	2080      	movs	r0, #128	@ 0x80
 8004ea8:	f000 bde6 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004eac <??zcl_color_server_handle_command_36>:
 8004eac:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	d102      	bne.n	8004eb8 <??zcl_color_server_handle_command_37>
 8004eb2:	2081      	movs	r0, #129	@ 0x81
 8004eb4:	f000 bde0 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004eb8 <??zcl_color_server_handle_command_37>:
 8004eb8:	f05f 0906 	movs.w	r9, #6
 8004ebc:	f05f 0a00 	movs.w	sl, #0
 8004ec0:	f10d 0b94 	add.w	fp, sp, #148	@ 0x94
 8004ec4:	4652      	mov	r2, sl
 8004ec6:	4649      	mov	r1, r9
 8004ec8:	4658      	mov	r0, fp
 8004eca:	f002 ff25 	bl	8007d18 <__aeabi_memset>
 8004ece:	4640      	mov	r0, r8
 8004ed0:	b280      	uxth	r0, r0
 8004ed2:	2805      	cmp	r0, #5
 8004ed4:	db07      	blt.n	8004ee6 <??zcl_color_server_handle_command_38>
 8004ed6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ed8:	78c0      	ldrb	r0, [r0, #3]
 8004eda:	f88d 0098 	strb.w	r0, [sp, #152]	@ 0x98
 8004ede:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ee0:	7900      	ldrb	r0, [r0, #4]
 8004ee2:	f88d 0099 	strb.w	r0, [sp, #153]	@ 0x99

08004ee6 <??zcl_color_server_handle_command_38>:
 8004ee6:	f89d 2099 	ldrb.w	r2, [sp, #153]	@ 0x99
 8004eea:	f89d 1098 	ldrb.w	r1, [sp, #152]	@ 0x98
 8004eee:	0020      	movs	r0, r4
 8004ef0:	f7ff fdee 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	d102      	bne.n	8004efe <??zcl_color_server_handle_command_39>
 8004ef8:	2070      	movs	r0, #112	@ 0x70
 8004efa:	f000 bdbd 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004efe <??zcl_color_server_handle_command_39>:
 8004efe:	2002      	movs	r0, #2
 8004f00:	9001      	str	r0, [sp, #4]
 8004f02:	2001      	movs	r0, #1
 8004f04:	9000      	str	r0, [sp, #0]
 8004f06:	f10d 0311 	add.w	r3, sp, #17
 8004f0a:	2208      	movs	r2, #8
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	0020      	movs	r0, r4
 8004f10:	f7fb fbbb 	bl	800068a <ZbZclAttrWrite>
 8004f14:	2002      	movs	r0, #2
 8004f16:	9001      	str	r0, [sp, #4]
 8004f18:	2001      	movs	r0, #1
 8004f1a:	9000      	str	r0, [sp, #0]
 8004f1c:	f10d 0311 	add.w	r3, sp, #17
 8004f20:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004f24:	2100      	movs	r1, #0
 8004f26:	0020      	movs	r0, r4
 8004f28:	f7fb fbaf 	bl	800068a <ZbZclAttrWrite>
 8004f2c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f2e:	7800      	ldrb	r0, [r0, #0]
 8004f30:	f88d 0094 	strb.w	r0, [sp, #148]	@ 0x94
 8004f34:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f36:	1c40      	adds	r0, r0, #1
 8004f38:	f002 f8c3 	bl	80070c2 <pletoh16>
 8004f3c:	f8ad 0096 	strh.w	r0, [sp, #150]	@ 0x96
 8004f40:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004f42:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004f44:	a925      	add	r1, sp, #148	@ 0x94
 8004f46:	0020      	movs	r0, r4
 8004f48:	f8d7 c07c 	ldr.w	ip, [r7, #124]	@ 0x7c
 8004f4c:	47e0      	blx	ip
 8004f4e:	f000 bd93 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004f52 <??zcl_color_server_handle_command_6>:
 8004f52:	2000      	movs	r0, #0
 8004f54:	f88d 0010 	strb.w	r0, [sp, #16]
 8004f58:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004f5a:	2802      	cmp	r0, #2
 8004f5c:	da02      	bge.n	8004f64 <??zcl_color_server_handle_command_40>
 8004f5e:	2080      	movs	r0, #128	@ 0x80
 8004f60:	f000 bd8a 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004f64 <??zcl_color_server_handle_command_40>:
 8004f64:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	d102      	bne.n	8004f72 <??zcl_color_server_handle_command_41>
 8004f6c:	2081      	movs	r0, #129	@ 0x81
 8004f6e:	f000 bd83 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004f72 <??zcl_color_server_handle_command_41>:
 8004f72:	f05f 0904 	movs.w	r9, #4
 8004f76:	f05f 0a00 	movs.w	sl, #0
 8004f7a:	f10d 0b20 	add.w	fp, sp, #32
 8004f7e:	4652      	mov	r2, sl
 8004f80:	4649      	mov	r1, r9
 8004f82:	4658      	mov	r0, fp
 8004f84:	f002 fec8 	bl	8007d18 <__aeabi_memset>
 8004f88:	4640      	mov	r0, r8
 8004f8a:	b280      	uxth	r0, r0
 8004f8c:	2804      	cmp	r0, #4
 8004f8e:	db07      	blt.n	8004fa0 <??zcl_color_server_handle_command_42>
 8004f90:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f92:	7880      	ldrb	r0, [r0, #2]
 8004f94:	f88d 0022 	strb.w	r0, [sp, #34]	@ 0x22
 8004f98:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f9a:	78c0      	ldrb	r0, [r0, #3]
 8004f9c:	f88d 0023 	strb.w	r0, [sp, #35]	@ 0x23

08004fa0 <??zcl_color_server_handle_command_42>:
 8004fa0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004fa2:	7800      	ldrb	r0, [r0, #0]
 8004fa4:	f88d 0020 	strb.w	r0, [sp, #32]
 8004fa8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004faa:	7840      	ldrb	r0, [r0, #1]
 8004fac:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 8004fb0:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8004fb4:	2801      	cmp	r0, #1
 8004fb6:	d003      	beq.n	8004fc0 <??zcl_color_server_handle_command_43>
 8004fb8:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8004fbc:	2803      	cmp	r0, #3
 8004fbe:	d106      	bne.n	8004fce <??zcl_color_server_handle_command_44>

08004fc0 <??zcl_color_server_handle_command_43>:
 8004fc0:	f89d 0021 	ldrb.w	r0, [sp, #33]	@ 0x21
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	d102      	bne.n	8004fce <??zcl_color_server_handle_command_44>
 8004fc8:	2085      	movs	r0, #133	@ 0x85
 8004fca:	f000 bd55 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004fce <??zcl_color_server_handle_command_44>:
 8004fce:	f89d 2023 	ldrb.w	r2, [sp, #35]	@ 0x23
 8004fd2:	f89d 1022 	ldrb.w	r1, [sp, #34]	@ 0x22
 8004fd6:	0020      	movs	r0, r4
 8004fd8:	f7ff fd7a 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	d102      	bne.n	8004fe6 <??zcl_color_server_handle_command_45>
 8004fe0:	2070      	movs	r0, #112	@ 0x70
 8004fe2:	f000 bd49 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004fe6 <??zcl_color_server_handle_command_45>:
 8004fe6:	2002      	movs	r0, #2
 8004fe8:	9001      	str	r0, [sp, #4]
 8004fea:	2001      	movs	r0, #1
 8004fec:	9000      	str	r0, [sp, #0]
 8004fee:	ab04      	add	r3, sp, #16
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	0020      	movs	r0, r4
 8004ff6:	f7fb fb48 	bl	800068a <ZbZclAttrWrite>
 8004ffa:	2002      	movs	r0, #2
 8004ffc:	9001      	str	r0, [sp, #4]
 8004ffe:	2001      	movs	r0, #1
 8005000:	9000      	str	r0, [sp, #0]
 8005002:	ab04      	add	r3, sp, #16
 8005004:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005008:	2100      	movs	r1, #0
 800500a:	0020      	movs	r0, r4
 800500c:	f7fb fb3d 	bl	800068a <ZbZclAttrWrite>
 8005010:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005012:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005014:	a908      	add	r1, sp, #32
 8005016:	0020      	movs	r0, r4
 8005018:	f8d7 c080 	ldr.w	ip, [r7, #128]	@ 0x80
 800501c:	47e0      	blx	ip
 800501e:	f000 bd2b 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005022 <??zcl_color_server_handle_command_7>:
 8005022:	2000      	movs	r0, #0
 8005024:	f88d 000f 	strb.w	r0, [sp, #15]
 8005028:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800502a:	2804      	cmp	r0, #4
 800502c:	da02      	bge.n	8005034 <??zcl_color_server_handle_command_46>
 800502e:	2080      	movs	r0, #128	@ 0x80
 8005030:	f000 bd22 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005034 <??zcl_color_server_handle_command_46>:
 8005034:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8005038:	2800      	cmp	r0, #0
 800503a:	d102      	bne.n	8005042 <??zcl_color_server_handle_command_47>
 800503c:	2081      	movs	r0, #129	@ 0x81
 800503e:	f000 bd1b 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005042 <??zcl_color_server_handle_command_47>:
 8005042:	f05f 0905 	movs.w	r9, #5
 8005046:	f05f 0a00 	movs.w	sl, #0
 800504a:	f10d 0b70 	add.w	fp, sp, #112	@ 0x70
 800504e:	4652      	mov	r2, sl
 8005050:	4649      	mov	r1, r9
 8005052:	4658      	mov	r0, fp
 8005054:	f002 fe60 	bl	8007d18 <__aeabi_memset>
 8005058:	4640      	mov	r0, r8
 800505a:	b280      	uxth	r0, r0
 800505c:	2806      	cmp	r0, #6
 800505e:	db07      	blt.n	8005070 <??zcl_color_server_handle_command_48>
 8005060:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005062:	7900      	ldrb	r0, [r0, #4]
 8005064:	f88d 0073 	strb.w	r0, [sp, #115]	@ 0x73
 8005068:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800506a:	7940      	ldrb	r0, [r0, #5]
 800506c:	f88d 0074 	strb.w	r0, [sp, #116]	@ 0x74

08005070 <??zcl_color_server_handle_command_48>:
 8005070:	f89d 2074 	ldrb.w	r2, [sp, #116]	@ 0x74
 8005074:	f89d 1073 	ldrb.w	r1, [sp, #115]	@ 0x73
 8005078:	0020      	movs	r0, r4
 800507a:	f7ff fd29 	bl	8004ad0 <zcl_color_options_cmd_allow>
 800507e:	2800      	cmp	r0, #0
 8005080:	d102      	bne.n	8005088 <??zcl_color_server_handle_command_49>
 8005082:	2070      	movs	r0, #112	@ 0x70
 8005084:	f000 bcf8 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005088 <??zcl_color_server_handle_command_49>:
 8005088:	2002      	movs	r0, #2
 800508a:	9001      	str	r0, [sp, #4]
 800508c:	2001      	movs	r0, #1
 800508e:	9000      	str	r0, [sp, #0]
 8005090:	f10d 030f 	add.w	r3, sp, #15
 8005094:	2208      	movs	r2, #8
 8005096:	2100      	movs	r1, #0
 8005098:	0020      	movs	r0, r4
 800509a:	f7fb faf6 	bl	800068a <ZbZclAttrWrite>
 800509e:	2002      	movs	r0, #2
 80050a0:	9001      	str	r0, [sp, #4]
 80050a2:	2001      	movs	r0, #1
 80050a4:	9000      	str	r0, [sp, #0]
 80050a6:	f10d 030f 	add.w	r3, sp, #15
 80050aa:	f244 0201 	movw	r2, #16385	@ 0x4001
 80050ae:	2100      	movs	r1, #0
 80050b0:	0020      	movs	r0, r4
 80050b2:	f7fb faea 	bl	800068a <ZbZclAttrWrite>
 80050b6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80050b8:	7800      	ldrb	r0, [r0, #0]
 80050ba:	f88d 0070 	strb.w	r0, [sp, #112]	@ 0x70
 80050be:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80050c0:	7840      	ldrb	r0, [r0, #1]
 80050c2:	f88d 0071 	strb.w	r0, [sp, #113]	@ 0x71
 80050c6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80050c8:	1c80      	adds	r0, r0, #2
 80050ca:	f001 fffa 	bl	80070c2 <pletoh16>
 80050ce:	f88d 0072 	strb.w	r0, [sp, #114]	@ 0x72
 80050d2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80050d4:	aa2e      	add	r2, sp, #184	@ 0xb8
 80050d6:	a91c      	add	r1, sp, #112	@ 0x70
 80050d8:	0020      	movs	r0, r4
 80050da:	f8d7 c084 	ldr.w	ip, [r7, #132]	@ 0x84
 80050de:	47e0      	blx	ip
 80050e0:	f000 bcca 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080050e4 <??zcl_color_server_handle_command_8>:
 80050e4:	2000      	movs	r0, #0
 80050e6:	f88d 000e 	strb.w	r0, [sp, #14]
 80050ea:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80050ec:	2804      	cmp	r0, #4
 80050ee:	da02      	bge.n	80050f6 <??zcl_color_server_handle_command_50>
 80050f0:	2080      	movs	r0, #128	@ 0x80
 80050f2:	f000 bcc1 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080050f6 <??zcl_color_server_handle_command_50>:
 80050f6:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80050fa:	2800      	cmp	r0, #0
 80050fc:	d102      	bne.n	8005104 <??zcl_color_server_handle_command_51>
 80050fe:	2081      	movs	r0, #129	@ 0x81
 8005100:	f000 bcba 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005104 <??zcl_color_server_handle_command_51>:
 8005104:	f05f 0906 	movs.w	r9, #6
 8005108:	f05f 0a00 	movs.w	sl, #0
 800510c:	f10d 0b68 	add.w	fp, sp, #104	@ 0x68
 8005110:	4652      	mov	r2, sl
 8005112:	4649      	mov	r1, r9
 8005114:	4658      	mov	r0, fp
 8005116:	f002 fdff 	bl	8007d18 <__aeabi_memset>
 800511a:	4640      	mov	r0, r8
 800511c:	b280      	uxth	r0, r0
 800511e:	2806      	cmp	r0, #6
 8005120:	db07      	blt.n	8005132 <??zcl_color_server_handle_command_52>
 8005122:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005124:	7900      	ldrb	r0, [r0, #4]
 8005126:	f88d 006c 	strb.w	r0, [sp, #108]	@ 0x6c
 800512a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800512c:	7940      	ldrb	r0, [r0, #5]
 800512e:	f88d 006d 	strb.w	r0, [sp, #109]	@ 0x6d

08005132 <??zcl_color_server_handle_command_52>:
 8005132:	f89d 206d 	ldrb.w	r2, [sp, #109]	@ 0x6d
 8005136:	f89d 106c 	ldrb.w	r1, [sp, #108]	@ 0x6c
 800513a:	0020      	movs	r0, r4
 800513c:	f7ff fcc8 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005140:	2800      	cmp	r0, #0
 8005142:	d102      	bne.n	800514a <??zcl_color_server_handle_command_53>
 8005144:	2070      	movs	r0, #112	@ 0x70
 8005146:	f000 bc97 	b.w	8005a78 <??zcl_color_server_handle_command_1>

0800514a <??zcl_color_server_handle_command_53>:
 800514a:	2002      	movs	r0, #2
 800514c:	9001      	str	r0, [sp, #4]
 800514e:	2001      	movs	r0, #1
 8005150:	9000      	str	r0, [sp, #0]
 8005152:	f10d 030e 	add.w	r3, sp, #14
 8005156:	2208      	movs	r2, #8
 8005158:	2100      	movs	r1, #0
 800515a:	0020      	movs	r0, r4
 800515c:	f7fb fa95 	bl	800068a <ZbZclAttrWrite>
 8005160:	2002      	movs	r0, #2
 8005162:	9001      	str	r0, [sp, #4]
 8005164:	2001      	movs	r0, #1
 8005166:	9000      	str	r0, [sp, #0]
 8005168:	f10d 030e 	add.w	r3, sp, #14
 800516c:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005170:	2100      	movs	r1, #0
 8005172:	0020      	movs	r0, r4
 8005174:	f7fb fa89 	bl	800068a <ZbZclAttrWrite>
 8005178:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800517a:	7800      	ldrb	r0, [r0, #0]
 800517c:	f88d 0068 	strb.w	r0, [sp, #104]	@ 0x68
 8005180:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005182:	7840      	ldrb	r0, [r0, #1]
 8005184:	f88d 0069 	strb.w	r0, [sp, #105]	@ 0x69
 8005188:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800518a:	1c80      	adds	r0, r0, #2
 800518c:	f001 ff99 	bl	80070c2 <pletoh16>
 8005190:	f8ad 006a 	strh.w	r0, [sp, #106]	@ 0x6a
 8005194:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005196:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005198:	a91a      	add	r1, sp, #104	@ 0x68
 800519a:	0020      	movs	r0, r4
 800519c:	f8d7 c088 	ldr.w	ip, [r7, #136]	@ 0x88
 80051a0:	47e0      	blx	ip
 80051a2:	f000 bc69 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080051a6 <??zcl_color_server_handle_command_9>:
 80051a6:	2001      	movs	r0, #1
 80051a8:	f88d 000d 	strb.w	r0, [sp, #13]
 80051ac:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80051ae:	2806      	cmp	r0, #6
 80051b0:	da02      	bge.n	80051b8 <??zcl_color_server_handle_command_54>
 80051b2:	2080      	movs	r0, #128	@ 0x80
 80051b4:	f000 bc60 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080051b8 <??zcl_color_server_handle_command_54>:
 80051b8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80051bc:	2800      	cmp	r0, #0
 80051be:	d102      	bne.n	80051c6 <??zcl_color_server_handle_command_55>
 80051c0:	2081      	movs	r0, #129	@ 0x81
 80051c2:	f000 bc59 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080051c6 <??zcl_color_server_handle_command_55>:
 80051c6:	f05f 0908 	movs.w	r9, #8
 80051ca:	f05f 0a00 	movs.w	sl, #0
 80051ce:	f10d 0b60 	add.w	fp, sp, #96	@ 0x60
 80051d2:	4652      	mov	r2, sl
 80051d4:	4649      	mov	r1, r9
 80051d6:	4658      	mov	r0, fp
 80051d8:	f002 fd9e 	bl	8007d18 <__aeabi_memset>
 80051dc:	4640      	mov	r0, r8
 80051de:	b280      	uxth	r0, r0
 80051e0:	2808      	cmp	r0, #8
 80051e2:	db07      	blt.n	80051f4 <??zcl_color_server_handle_command_56>
 80051e4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80051e6:	7980      	ldrb	r0, [r0, #6]
 80051e8:	f88d 0066 	strb.w	r0, [sp, #102]	@ 0x66
 80051ec:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80051ee:	79c0      	ldrb	r0, [r0, #7]
 80051f0:	f88d 0067 	strb.w	r0, [sp, #103]	@ 0x67

080051f4 <??zcl_color_server_handle_command_56>:
 80051f4:	f89d 2067 	ldrb.w	r2, [sp, #103]	@ 0x67
 80051f8:	f89d 1066 	ldrb.w	r1, [sp, #102]	@ 0x66
 80051fc:	0020      	movs	r0, r4
 80051fe:	f7ff fc67 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005202:	2800      	cmp	r0, #0
 8005204:	d102      	bne.n	800520c <??zcl_color_server_handle_command_57>
 8005206:	2070      	movs	r0, #112	@ 0x70
 8005208:	f000 bc36 	b.w	8005a78 <??zcl_color_server_handle_command_1>

0800520c <??zcl_color_server_handle_command_57>:
 800520c:	2002      	movs	r0, #2
 800520e:	9001      	str	r0, [sp, #4]
 8005210:	2001      	movs	r0, #1
 8005212:	9000      	str	r0, [sp, #0]
 8005214:	f10d 030d 	add.w	r3, sp, #13
 8005218:	2208      	movs	r2, #8
 800521a:	2100      	movs	r1, #0
 800521c:	0020      	movs	r0, r4
 800521e:	f7fb fa34 	bl	800068a <ZbZclAttrWrite>
 8005222:	2002      	movs	r0, #2
 8005224:	9001      	str	r0, [sp, #4]
 8005226:	2001      	movs	r0, #1
 8005228:	9000      	str	r0, [sp, #0]
 800522a:	f10d 030d 	add.w	r3, sp, #13
 800522e:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005232:	2100      	movs	r1, #0
 8005234:	0020      	movs	r0, r4
 8005236:	f7fb fa28 	bl	800068a <ZbZclAttrWrite>
 800523a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800523c:	f001 ff41 	bl	80070c2 <pletoh16>
 8005240:	f8ad 0060 	strh.w	r0, [sp, #96]	@ 0x60
 8005244:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005246:	1c80      	adds	r0, r0, #2
 8005248:	f001 ff3b 	bl	80070c2 <pletoh16>
 800524c:	f8ad 0062 	strh.w	r0, [sp, #98]	@ 0x62
 8005250:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005252:	1d00      	adds	r0, r0, #4
 8005254:	f001 ff35 	bl	80070c2 <pletoh16>
 8005258:	f8ad 0064 	strh.w	r0, [sp, #100]	@ 0x64
 800525c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800525e:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005260:	a918      	add	r1, sp, #96	@ 0x60
 8005262:	0020      	movs	r0, r4
 8005264:	f8d7 c08c 	ldr.w	ip, [r7, #140]	@ 0x8c
 8005268:	47e0      	blx	ip
 800526a:	f000 bc05 	b.w	8005a78 <??zcl_color_server_handle_command_1>

0800526e <??zcl_color_server_handle_command_10>:
 800526e:	2001      	movs	r0, #1
 8005270:	f88d 000c 	strb.w	r0, [sp, #12]
 8005274:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005276:	2804      	cmp	r0, #4
 8005278:	da01      	bge.n	800527e <??zcl_color_server_handle_command_58>
 800527a:	2080      	movs	r0, #128	@ 0x80
 800527c:	e3fc      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800527e <??zcl_color_server_handle_command_58>:
 800527e:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8005282:	2800      	cmp	r0, #0
 8005284:	d101      	bne.n	800528a <??zcl_color_server_handle_command_59>
 8005286:	2081      	movs	r0, #129	@ 0x81
 8005288:	e3f6      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800528a <??zcl_color_server_handle_command_59>:
 800528a:	f05f 0906 	movs.w	r9, #6
 800528e:	f05f 0a00 	movs.w	sl, #0
 8005292:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 8005296:	4652      	mov	r2, sl
 8005298:	4649      	mov	r1, r9
 800529a:	4658      	mov	r0, fp
 800529c:	f002 fd3c 	bl	8007d18 <__aeabi_memset>
 80052a0:	4640      	mov	r0, r8
 80052a2:	b280      	uxth	r0, r0
 80052a4:	2806      	cmp	r0, #6
 80052a6:	db07      	blt.n	80052b8 <??zcl_color_server_handle_command_60>
 80052a8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052aa:	7900      	ldrb	r0, [r0, #4]
 80052ac:	f88d 003c 	strb.w	r0, [sp, #60]	@ 0x3c
 80052b0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052b2:	7940      	ldrb	r0, [r0, #5]
 80052b4:	f88d 003d 	strb.w	r0, [sp, #61]	@ 0x3d

080052b8 <??zcl_color_server_handle_command_60>:
 80052b8:	f89d 203d 	ldrb.w	r2, [sp, #61]	@ 0x3d
 80052bc:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 80052c0:	0020      	movs	r0, r4
 80052c2:	f7ff fc05 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80052c6:	2800      	cmp	r0, #0
 80052c8:	d101      	bne.n	80052ce <??zcl_color_server_handle_command_61>
 80052ca:	2070      	movs	r0, #112	@ 0x70
 80052cc:	e3d4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080052ce <??zcl_color_server_handle_command_61>:
 80052ce:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052d0:	f001 fef7 	bl	80070c2 <pletoh16>
 80052d4:	f8ad 0038 	strh.w	r0, [sp, #56]	@ 0x38
 80052d8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052da:	1c80      	adds	r0, r0, #2
 80052dc:	f001 fef1 	bl	80070c2 <pletoh16>
 80052e0:	f8ad 003a 	strh.w	r0, [sp, #58]	@ 0x3a
 80052e4:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d105      	bne.n	80052f8 <??zcl_color_server_handle_command_62>
 80052ec:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 80052f0:	2800      	cmp	r0, #0
 80052f2:	d101      	bne.n	80052f8 <??zcl_color_server_handle_command_62>
 80052f4:	2000      	movs	r0, #0
 80052f6:	e3bf      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080052f8 <??zcl_color_server_handle_command_62>:
 80052f8:	2002      	movs	r0, #2
 80052fa:	9001      	str	r0, [sp, #4]
 80052fc:	2001      	movs	r0, #1
 80052fe:	9000      	str	r0, [sp, #0]
 8005300:	ab03      	add	r3, sp, #12
 8005302:	2208      	movs	r2, #8
 8005304:	2100      	movs	r1, #0
 8005306:	0020      	movs	r0, r4
 8005308:	f7fb f9bf 	bl	800068a <ZbZclAttrWrite>
 800530c:	2002      	movs	r0, #2
 800530e:	9001      	str	r0, [sp, #4]
 8005310:	2001      	movs	r0, #1
 8005312:	9000      	str	r0, [sp, #0]
 8005314:	ab03      	add	r3, sp, #12
 8005316:	f244 0201 	movw	r2, #16385	@ 0x4001
 800531a:	2100      	movs	r1, #0
 800531c:	0020      	movs	r0, r4
 800531e:	f7fb f9b4 	bl	800068a <ZbZclAttrWrite>
 8005322:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005324:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005326:	a90e      	add	r1, sp, #56	@ 0x38
 8005328:	0020      	movs	r0, r4
 800532a:	f8d7 c090 	ldr.w	ip, [r7, #144]	@ 0x90
 800532e:	47e0      	blx	ip
 8005330:	e3a2      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005332 <??zcl_color_server_handle_command_11>:
 8005332:	2001      	movs	r0, #1
 8005334:	f88d 000b 	strb.w	r0, [sp, #11]
 8005338:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800533a:	2806      	cmp	r0, #6
 800533c:	da01      	bge.n	8005342 <??zcl_color_server_handle_command_63>
 800533e:	2080      	movs	r0, #128	@ 0x80
 8005340:	e39a      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005342 <??zcl_color_server_handle_command_63>:
 8005342:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8005346:	2800      	cmp	r0, #0
 8005348:	d101      	bne.n	800534e <??zcl_color_server_handle_command_64>
 800534a:	2081      	movs	r0, #129	@ 0x81
 800534c:	e394      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800534e <??zcl_color_server_handle_command_64>:
 800534e:	f05f 0908 	movs.w	r9, #8
 8005352:	f05f 0a00 	movs.w	sl, #0
 8005356:	f10d 0b58 	add.w	fp, sp, #88	@ 0x58
 800535a:	4652      	mov	r2, sl
 800535c:	4649      	mov	r1, r9
 800535e:	4658      	mov	r0, fp
 8005360:	f002 fcda 	bl	8007d18 <__aeabi_memset>
 8005364:	4640      	mov	r0, r8
 8005366:	b280      	uxth	r0, r0
 8005368:	2808      	cmp	r0, #8
 800536a:	db07      	blt.n	800537c <??zcl_color_server_handle_command_65>
 800536c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800536e:	7980      	ldrb	r0, [r0, #6]
 8005370:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8005374:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005376:	79c0      	ldrb	r0, [r0, #7]
 8005378:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f

0800537c <??zcl_color_server_handle_command_65>:
 800537c:	f89d 205f 	ldrb.w	r2, [sp, #95]	@ 0x5f
 8005380:	f89d 105e 	ldrb.w	r1, [sp, #94]	@ 0x5e
 8005384:	0020      	movs	r0, r4
 8005386:	f7ff fba3 	bl	8004ad0 <zcl_color_options_cmd_allow>
 800538a:	2800      	cmp	r0, #0
 800538c:	d101      	bne.n	8005392 <??zcl_color_server_handle_command_66>
 800538e:	2070      	movs	r0, #112	@ 0x70
 8005390:	e372      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005392 <??zcl_color_server_handle_command_66>:
 8005392:	2002      	movs	r0, #2
 8005394:	9001      	str	r0, [sp, #4]
 8005396:	2001      	movs	r0, #1
 8005398:	9000      	str	r0, [sp, #0]
 800539a:	f10d 030b 	add.w	r3, sp, #11
 800539e:	2208      	movs	r2, #8
 80053a0:	2100      	movs	r1, #0
 80053a2:	0020      	movs	r0, r4
 80053a4:	f7fb f971 	bl	800068a <ZbZclAttrWrite>
 80053a8:	2002      	movs	r0, #2
 80053aa:	9001      	str	r0, [sp, #4]
 80053ac:	2001      	movs	r0, #1
 80053ae:	9000      	str	r0, [sp, #0]
 80053b0:	f10d 030b 	add.w	r3, sp, #11
 80053b4:	f244 0201 	movw	r2, #16385	@ 0x4001
 80053b8:	2100      	movs	r1, #0
 80053ba:	0020      	movs	r0, r4
 80053bc:	f7fb f965 	bl	800068a <ZbZclAttrWrite>
 80053c0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80053c2:	f001 fe7e 	bl	80070c2 <pletoh16>
 80053c6:	f8ad 0058 	strh.w	r0, [sp, #88]	@ 0x58
 80053ca:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80053cc:	1c80      	adds	r0, r0, #2
 80053ce:	f001 fe78 	bl	80070c2 <pletoh16>
 80053d2:	f8ad 005a 	strh.w	r0, [sp, #90]	@ 0x5a
 80053d6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80053d8:	1d00      	adds	r0, r0, #4
 80053da:	f001 fe72 	bl	80070c2 <pletoh16>
 80053de:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 80053e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80053e4:	aa2e      	add	r2, sp, #184	@ 0xb8
 80053e6:	a916      	add	r1, sp, #88	@ 0x58
 80053e8:	0020      	movs	r0, r4
 80053ea:	f8d7 c094 	ldr.w	ip, [r7, #148]	@ 0x94
 80053ee:	47e0      	blx	ip
 80053f0:	e342      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080053f2 <??zcl_color_server_handle_command_12>:
 80053f2:	2002      	movs	r0, #2
 80053f4:	f88d 000a 	strb.w	r0, [sp, #10]
 80053f8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80053fc:	2800      	cmp	r0, #0
 80053fe:	d101      	bne.n	8005404 <??zcl_color_server_handle_command_67>
 8005400:	2081      	movs	r0, #129	@ 0x81
 8005402:	e339      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005404 <??zcl_color_server_handle_command_67>:
 8005404:	f05f 0906 	movs.w	r9, #6
 8005408:	f05f 0a00 	movs.w	sl, #0
 800540c:	f10d 0b30 	add.w	fp, sp, #48	@ 0x30
 8005410:	4652      	mov	r2, sl
 8005412:	4649      	mov	r1, r9
 8005414:	4658      	mov	r0, fp
 8005416:	f002 fc7f 	bl	8007d18 <__aeabi_memset>
 800541a:	4640      	mov	r0, r8
 800541c:	b280      	uxth	r0, r0
 800541e:	2806      	cmp	r0, #6
 8005420:	db07      	blt.n	8005432 <??zcl_color_server_handle_command_68>
 8005422:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005424:	7900      	ldrb	r0, [r0, #4]
 8005426:	f88d 0034 	strb.w	r0, [sp, #52]	@ 0x34
 800542a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800542c:	7940      	ldrb	r0, [r0, #5]
 800542e:	f88d 0035 	strb.w	r0, [sp, #53]	@ 0x35

08005432 <??zcl_color_server_handle_command_68>:
 8005432:	f89d 2035 	ldrb.w	r2, [sp, #53]	@ 0x35
 8005436:	f89d 1034 	ldrb.w	r1, [sp, #52]	@ 0x34
 800543a:	0020      	movs	r0, r4
 800543c:	f7ff fb48 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005440:	2800      	cmp	r0, #0
 8005442:	d101      	bne.n	8005448 <??zcl_color_server_handle_command_69>
 8005444:	2070      	movs	r0, #112	@ 0x70
 8005446:	e317      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005448 <??zcl_color_server_handle_command_69>:
 8005448:	2002      	movs	r0, #2
 800544a:	9001      	str	r0, [sp, #4]
 800544c:	2001      	movs	r0, #1
 800544e:	9000      	str	r0, [sp, #0]
 8005450:	f10d 030a 	add.w	r3, sp, #10
 8005454:	2208      	movs	r2, #8
 8005456:	2100      	movs	r1, #0
 8005458:	0020      	movs	r0, r4
 800545a:	f7fb f916 	bl	800068a <ZbZclAttrWrite>
 800545e:	2002      	movs	r0, #2
 8005460:	9001      	str	r0, [sp, #4]
 8005462:	2001      	movs	r0, #1
 8005464:	9000      	str	r0, [sp, #0]
 8005466:	f10d 030a 	add.w	r3, sp, #10
 800546a:	f244 0201 	movw	r2, #16385	@ 0x4001
 800546e:	2100      	movs	r1, #0
 8005470:	0020      	movs	r0, r4
 8005472:	f7fb f90a 	bl	800068a <ZbZclAttrWrite>
 8005476:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005478:	f001 fe23 	bl	80070c2 <pletoh16>
 800547c:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8005480:	f8bd 0030 	ldrh.w	r0, [sp, #48]	@ 0x30
 8005484:	f5b0 4f7f 	cmp.w	r0, #65280	@ 0xff00
 8005488:	db03      	blt.n	8005492 <??zcl_color_server_handle_command_70>
 800548a:	f64f 60ff 	movw	r0, #65279	@ 0xfeff
 800548e:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30

08005492 <??zcl_color_server_handle_command_70>:
 8005492:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005494:	1c80      	adds	r0, r0, #2
 8005496:	f001 fe14 	bl	80070c2 <pletoh16>
 800549a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800549e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80054a0:	aa2e      	add	r2, sp, #184	@ 0xb8
 80054a2:	a90c      	add	r1, sp, #48	@ 0x30
 80054a4:	0020      	movs	r0, r4
 80054a6:	f8d7 c098 	ldr.w	ip, [r7, #152]	@ 0x98
 80054aa:	47e0      	blx	ip
 80054ac:	e2e4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080054ae <??zcl_color_server_handle_command_13>:
 80054ae:	2000      	movs	r0, #0
 80054b0:	f88d 001c 	strb.w	r0, [sp, #28]
 80054b4:	2003      	movs	r0, #3
 80054b6:	f88d 001b 	strb.w	r0, [sp, #27]
 80054ba:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80054bc:	2805      	cmp	r0, #5
 80054be:	da01      	bge.n	80054c4 <??zcl_color_server_handle_command_71>
 80054c0:	2080      	movs	r0, #128	@ 0x80
 80054c2:	e2d9      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080054c4 <??zcl_color_server_handle_command_71>:
 80054c4:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d101      	bne.n	80054d0 <??zcl_color_server_handle_command_72>
 80054cc:	2081      	movs	r0, #129	@ 0x81
 80054ce:	e2d3      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080054d0 <??zcl_color_server_handle_command_72>:
 80054d0:	f05f 0908 	movs.w	r9, #8
 80054d4:	f05f 0a00 	movs.w	sl, #0
 80054d8:	f10d 0b50 	add.w	fp, sp, #80	@ 0x50
 80054dc:	4652      	mov	r2, sl
 80054de:	4649      	mov	r1, r9
 80054e0:	4658      	mov	r0, fp
 80054e2:	f002 fc19 	bl	8007d18 <__aeabi_memset>
 80054e6:	4640      	mov	r0, r8
 80054e8:	b280      	uxth	r0, r0
 80054ea:	2807      	cmp	r0, #7
 80054ec:	db07      	blt.n	80054fe <??zcl_color_server_handle_command_73>
 80054ee:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80054f0:	7940      	ldrb	r0, [r0, #5]
 80054f2:	f88d 0056 	strb.w	r0, [sp, #86]	@ 0x56
 80054f6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80054f8:	7980      	ldrb	r0, [r0, #6]
 80054fa:	f88d 0057 	strb.w	r0, [sp, #87]	@ 0x57

080054fe <??zcl_color_server_handle_command_73>:
 80054fe:	f89d 2057 	ldrb.w	r2, [sp, #87]	@ 0x57
 8005502:	f89d 1056 	ldrb.w	r1, [sp, #86]	@ 0x56
 8005506:	0020      	movs	r0, r4
 8005508:	f7ff fae2 	bl	8004ad0 <zcl_color_options_cmd_allow>
 800550c:	2800      	cmp	r0, #0
 800550e:	d101      	bne.n	8005514 <??zcl_color_server_handle_command_74>
 8005510:	2070      	movs	r0, #112	@ 0x70
 8005512:	e2b1      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005514 <??zcl_color_server_handle_command_74>:
 8005514:	2002      	movs	r0, #2
 8005516:	9001      	str	r0, [sp, #4]
 8005518:	2001      	movs	r0, #1
 800551a:	9000      	str	r0, [sp, #0]
 800551c:	ab07      	add	r3, sp, #28
 800551e:	2208      	movs	r2, #8
 8005520:	2100      	movs	r1, #0
 8005522:	0020      	movs	r0, r4
 8005524:	f7fb f8b1 	bl	800068a <ZbZclAttrWrite>
 8005528:	2002      	movs	r0, #2
 800552a:	9001      	str	r0, [sp, #4]
 800552c:	2001      	movs	r0, #1
 800552e:	9000      	str	r0, [sp, #0]
 8005530:	f10d 031b 	add.w	r3, sp, #27
 8005534:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005538:	2100      	movs	r1, #0
 800553a:	0020      	movs	r0, r4
 800553c:	f7fb f8a5 	bl	800068a <ZbZclAttrWrite>
 8005540:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005542:	f001 fdbe 	bl	80070c2 <pletoh16>
 8005546:	f8ad 0050 	strh.w	r0, [sp, #80]	@ 0x50
 800554a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800554c:	7880      	ldrb	r0, [r0, #2]
 800554e:	f88d 0052 	strb.w	r0, [sp, #82]	@ 0x52
 8005552:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005554:	1cc0      	adds	r0, r0, #3
 8005556:	f001 fdb4 	bl	80070c2 <pletoh16>
 800555a:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 800555e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005560:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005562:	a914      	add	r1, sp, #80	@ 0x50
 8005564:	0020      	movs	r0, r4
 8005566:	f8d7 c09c 	ldr.w	ip, [r7, #156]	@ 0x9c
 800556a:	47e0      	blx	ip
 800556c:	e284      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800556e <??zcl_color_server_handle_command_14>:
 800556e:	2000      	movs	r0, #0
 8005570:	f88d 001a 	strb.w	r0, [sp, #26]
 8005574:	2003      	movs	r0, #3
 8005576:	f88d 0019 	strb.w	r0, [sp, #25]
 800557a:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800557c:	2803      	cmp	r0, #3
 800557e:	da01      	bge.n	8005584 <??zcl_color_server_handle_command_75>
 8005580:	2080      	movs	r0, #128	@ 0x80
 8005582:	e279      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005584 <??zcl_color_server_handle_command_75>:
 8005584:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8005588:	2800      	cmp	r0, #0
 800558a:	d101      	bne.n	8005590 <??zcl_color_server_handle_command_76>
 800558c:	2081      	movs	r0, #129	@ 0x81
 800558e:	e273      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005590 <??zcl_color_server_handle_command_76>:
 8005590:	f05f 0906 	movs.w	r9, #6
 8005594:	f05f 0a00 	movs.w	sl, #0
 8005598:	f10d 0b28 	add.w	fp, sp, #40	@ 0x28
 800559c:	4652      	mov	r2, sl
 800559e:	4649      	mov	r1, r9
 80055a0:	4658      	mov	r0, fp
 80055a2:	f002 fbb9 	bl	8007d18 <__aeabi_memset>
 80055a6:	4640      	mov	r0, r8
 80055a8:	b280      	uxth	r0, r0
 80055aa:	2805      	cmp	r0, #5
 80055ac:	db07      	blt.n	80055be <??zcl_color_server_handle_command_77>
 80055ae:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055b0:	78c0      	ldrb	r0, [r0, #3]
 80055b2:	f88d 002c 	strb.w	r0, [sp, #44]	@ 0x2c
 80055b6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055b8:	7900      	ldrb	r0, [r0, #4]
 80055ba:	f88d 002d 	strb.w	r0, [sp, #45]	@ 0x2d

080055be <??zcl_color_server_handle_command_77>:
 80055be:	f89d 202d 	ldrb.w	r2, [sp, #45]	@ 0x2d
 80055c2:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 80055c6:	0020      	movs	r0, r4
 80055c8:	f7ff fa82 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80055cc:	2800      	cmp	r0, #0
 80055ce:	d101      	bne.n	80055d4 <??zcl_color_server_handle_command_78>
 80055d0:	2070      	movs	r0, #112	@ 0x70
 80055d2:	e251      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080055d4 <??zcl_color_server_handle_command_78>:
 80055d4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055d6:	7800      	ldrb	r0, [r0, #0]
 80055d8:	f88d 0028 	strb.w	r0, [sp, #40]	@ 0x28
 80055dc:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055de:	1c40      	adds	r0, r0, #1
 80055e0:	f001 fd6f 	bl	80070c2 <pletoh16>
 80055e4:	f8ad 002a 	strh.w	r0, [sp, #42]	@ 0x2a
 80055e8:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 80055ec:	2801      	cmp	r0, #1
 80055ee:	d003      	beq.n	80055f8 <??zcl_color_server_handle_command_79>
 80055f0:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 80055f4:	2803      	cmp	r0, #3
 80055f6:	d105      	bne.n	8005604 <??zcl_color_server_handle_command_80>

080055f8 <??zcl_color_server_handle_command_79>:
 80055f8:	f8bd 002a 	ldrh.w	r0, [sp, #42]	@ 0x2a
 80055fc:	2800      	cmp	r0, #0
 80055fe:	d101      	bne.n	8005604 <??zcl_color_server_handle_command_80>
 8005600:	2085      	movs	r0, #133	@ 0x85
 8005602:	e239      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005604 <??zcl_color_server_handle_command_80>:
 8005604:	2002      	movs	r0, #2
 8005606:	9001      	str	r0, [sp, #4]
 8005608:	2001      	movs	r0, #1
 800560a:	9000      	str	r0, [sp, #0]
 800560c:	f10d 031a 	add.w	r3, sp, #26
 8005610:	2208      	movs	r2, #8
 8005612:	2100      	movs	r1, #0
 8005614:	0020      	movs	r0, r4
 8005616:	f7fb f838 	bl	800068a <ZbZclAttrWrite>
 800561a:	2002      	movs	r0, #2
 800561c:	9001      	str	r0, [sp, #4]
 800561e:	2001      	movs	r0, #1
 8005620:	9000      	str	r0, [sp, #0]
 8005622:	f10d 0319 	add.w	r3, sp, #25
 8005626:	f244 0201 	movw	r2, #16385	@ 0x4001
 800562a:	2100      	movs	r1, #0
 800562c:	0020      	movs	r0, r4
 800562e:	f7fb f82c 	bl	800068a <ZbZclAttrWrite>
 8005632:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005634:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005636:	a90a      	add	r1, sp, #40	@ 0x28
 8005638:	0020      	movs	r0, r4
 800563a:	f8d7 c0a0 	ldr.w	ip, [r7, #160]	@ 0xa0
 800563e:	47e0      	blx	ip
 8005640:	e21a      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005642 <??zcl_color_server_handle_command_15>:
 8005642:	2000      	movs	r0, #0
 8005644:	f88d 0018 	strb.w	r0, [sp, #24]
 8005648:	2003      	movs	r0, #3
 800564a:	f88d 0017 	strb.w	r0, [sp, #23]
 800564e:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005650:	2805      	cmp	r0, #5
 8005652:	da01      	bge.n	8005658 <??zcl_color_server_handle_command_81>
 8005654:	2080      	movs	r0, #128	@ 0x80
 8005656:	e20f      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005658 <??zcl_color_server_handle_command_81>:
 8005658:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800565c:	2800      	cmp	r0, #0
 800565e:	d101      	bne.n	8005664 <??zcl_color_server_handle_command_82>
 8005660:	2081      	movs	r0, #129	@ 0x81
 8005662:	e209      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005664 <??zcl_color_server_handle_command_82>:
 8005664:	f05f 0908 	movs.w	r9, #8
 8005668:	f05f 0a00 	movs.w	sl, #0
 800566c:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 8005670:	4652      	mov	r2, sl
 8005672:	4649      	mov	r1, r9
 8005674:	4658      	mov	r0, fp
 8005676:	f002 fb4f 	bl	8007d18 <__aeabi_memset>
 800567a:	4640      	mov	r0, r8
 800567c:	b280      	uxth	r0, r0
 800567e:	2807      	cmp	r0, #7
 8005680:	db07      	blt.n	8005692 <??zcl_color_server_handle_command_83>
 8005682:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005684:	7940      	ldrb	r0, [r0, #5]
 8005686:	f88d 004e 	strb.w	r0, [sp, #78]	@ 0x4e
 800568a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800568c:	7980      	ldrb	r0, [r0, #6]
 800568e:	f88d 004f 	strb.w	r0, [sp, #79]	@ 0x4f

08005692 <??zcl_color_server_handle_command_83>:
 8005692:	f89d 204f 	ldrb.w	r2, [sp, #79]	@ 0x4f
 8005696:	f89d 104e 	ldrb.w	r1, [sp, #78]	@ 0x4e
 800569a:	0020      	movs	r0, r4
 800569c:	f7ff fa18 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d101      	bne.n	80056a8 <??zcl_color_server_handle_command_84>
 80056a4:	2070      	movs	r0, #112	@ 0x70
 80056a6:	e1e7      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080056a8 <??zcl_color_server_handle_command_84>:
 80056a8:	2002      	movs	r0, #2
 80056aa:	9001      	str	r0, [sp, #4]
 80056ac:	2001      	movs	r0, #1
 80056ae:	9000      	str	r0, [sp, #0]
 80056b0:	ab06      	add	r3, sp, #24
 80056b2:	2208      	movs	r2, #8
 80056b4:	2100      	movs	r1, #0
 80056b6:	0020      	movs	r0, r4
 80056b8:	f7fa ffe7 	bl	800068a <ZbZclAttrWrite>
 80056bc:	2002      	movs	r0, #2
 80056be:	9001      	str	r0, [sp, #4]
 80056c0:	2001      	movs	r0, #1
 80056c2:	9000      	str	r0, [sp, #0]
 80056c4:	f10d 0317 	add.w	r3, sp, #23
 80056c8:	f244 0201 	movw	r2, #16385	@ 0x4001
 80056cc:	2100      	movs	r1, #0
 80056ce:	0020      	movs	r0, r4
 80056d0:	f7fa ffdb 	bl	800068a <ZbZclAttrWrite>
 80056d4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80056d6:	7800      	ldrb	r0, [r0, #0]
 80056d8:	f88d 0048 	strb.w	r0, [sp, #72]	@ 0x48
 80056dc:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80056de:	1c40      	adds	r0, r0, #1
 80056e0:	f001 fcef 	bl	80070c2 <pletoh16>
 80056e4:	f8ad 004a 	strh.w	r0, [sp, #74]	@ 0x4a
 80056e8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80056ea:	1cc0      	adds	r0, r0, #3
 80056ec:	f001 fce9 	bl	80070c2 <pletoh16>
 80056f0:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
 80056f4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80056f6:	aa2e      	add	r2, sp, #184	@ 0xb8
 80056f8:	a912      	add	r1, sp, #72	@ 0x48
 80056fa:	0020      	movs	r0, r4
 80056fc:	f8d7 c0a4 	ldr.w	ip, [r7, #164]	@ 0xa4
 8005700:	47e0      	blx	ip
 8005702:	e1b9      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005704 <??zcl_color_server_handle_command_16>:
 8005704:	2000      	movs	r0, #0
 8005706:	f88d 0016 	strb.w	r0, [sp, #22]
 800570a:	2003      	movs	r0, #3
 800570c:	f88d 0015 	strb.w	r0, [sp, #21]
 8005710:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005712:	2805      	cmp	r0, #5
 8005714:	da01      	bge.n	800571a <??zcl_color_server_handle_command_85>
 8005716:	2080      	movs	r0, #128	@ 0x80
 8005718:	e1ae      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800571a <??zcl_color_server_handle_command_85>:
 800571a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 800571e:	2800      	cmp	r0, #0
 8005720:	d101      	bne.n	8005726 <??zcl_color_server_handle_command_86>
 8005722:	2081      	movs	r0, #129	@ 0x81
 8005724:	e1a8      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005726 <??zcl_color_server_handle_command_86>:
 8005726:	f05f 0908 	movs.w	r9, #8
 800572a:	f05f 0a00 	movs.w	sl, #0
 800572e:	f10d 0b40 	add.w	fp, sp, #64	@ 0x40
 8005732:	4652      	mov	r2, sl
 8005734:	4649      	mov	r1, r9
 8005736:	4658      	mov	r0, fp
 8005738:	f002 faee 	bl	8007d18 <__aeabi_memset>
 800573c:	4640      	mov	r0, r8
 800573e:	b280      	uxth	r0, r0
 8005740:	2807      	cmp	r0, #7
 8005742:	db07      	blt.n	8005754 <??zcl_color_server_handle_command_87>
 8005744:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005746:	7940      	ldrb	r0, [r0, #5]
 8005748:	f88d 0046 	strb.w	r0, [sp, #70]	@ 0x46
 800574c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800574e:	7980      	ldrb	r0, [r0, #6]
 8005750:	f88d 0047 	strb.w	r0, [sp, #71]	@ 0x47

08005754 <??zcl_color_server_handle_command_87>:
 8005754:	f89d 2047 	ldrb.w	r2, [sp, #71]	@ 0x47
 8005758:	f89d 1046 	ldrb.w	r1, [sp, #70]	@ 0x46
 800575c:	0020      	movs	r0, r4
 800575e:	f7ff f9b7 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005762:	2800      	cmp	r0, #0
 8005764:	d101      	bne.n	800576a <??zcl_color_server_handle_command_88>
 8005766:	2070      	movs	r0, #112	@ 0x70
 8005768:	e186      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800576a <??zcl_color_server_handle_command_88>:
 800576a:	2002      	movs	r0, #2
 800576c:	9001      	str	r0, [sp, #4]
 800576e:	2001      	movs	r0, #1
 8005770:	9000      	str	r0, [sp, #0]
 8005772:	f10d 0316 	add.w	r3, sp, #22
 8005776:	2208      	movs	r2, #8
 8005778:	2100      	movs	r1, #0
 800577a:	0020      	movs	r0, r4
 800577c:	f7fa ff85 	bl	800068a <ZbZclAttrWrite>
 8005780:	2002      	movs	r0, #2
 8005782:	9001      	str	r0, [sp, #4]
 8005784:	2001      	movs	r0, #1
 8005786:	9000      	str	r0, [sp, #0]
 8005788:	f10d 0315 	add.w	r3, sp, #21
 800578c:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005790:	2100      	movs	r1, #0
 8005792:	0020      	movs	r0, r4
 8005794:	f7fa ff79 	bl	800068a <ZbZclAttrWrite>
 8005798:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800579a:	f001 fc92 	bl	80070c2 <pletoh16>
 800579e:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80057a2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80057a4:	7880      	ldrb	r0, [r0, #2]
 80057a6:	f88d 0042 	strb.w	r0, [sp, #66]	@ 0x42
 80057aa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80057ac:	1cc0      	adds	r0, r0, #3
 80057ae:	f001 fc88 	bl	80070c2 <pletoh16>
 80057b2:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 80057b6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80057b8:	aa2e      	add	r2, sp, #184	@ 0xb8
 80057ba:	a910      	add	r1, sp, #64	@ 0x40
 80057bc:	0020      	movs	r0, r4
 80057be:	f8d7 c0a8 	ldr.w	ip, [r7, #168]	@ 0xa8
 80057c2:	47e0      	blx	ip
 80057c4:	e158      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080057c6 <??zcl_color_server_handle_command_17>:
 80057c6:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80057c8:	2807      	cmp	r0, #7
 80057ca:	da01      	bge.n	80057d0 <??zcl_color_server_handle_command_89>
 80057cc:	2080      	movs	r0, #128	@ 0x80
 80057ce:	e153      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080057d0 <??zcl_color_server_handle_command_89>:
 80057d0:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80057d4:	2800      	cmp	r0, #0
 80057d6:	d101      	bne.n	80057dc <??zcl_color_server_handle_command_90>
 80057d8:	2081      	movs	r0, #129	@ 0x81
 80057da:	e14d      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080057dc <??zcl_color_server_handle_command_90>:
 80057dc:	f05f 090a 	movs.w	r9, #10
 80057e0:	f05f 0a00 	movs.w	sl, #0
 80057e4:	f10d 0ba8 	add.w	fp, sp, #168	@ 0xa8
 80057e8:	4652      	mov	r2, sl
 80057ea:	4649      	mov	r1, r9
 80057ec:	4658      	mov	r0, fp
 80057ee:	f002 fa93 	bl	8007d18 <__aeabi_memset>
 80057f2:	4640      	mov	r0, r8
 80057f4:	b280      	uxth	r0, r0
 80057f6:	2809      	cmp	r0, #9
 80057f8:	db07      	blt.n	800580a <??zcl_color_server_handle_command_91>
 80057fa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80057fc:	79c0      	ldrb	r0, [r0, #7]
 80057fe:	f88d 00b0 	strb.w	r0, [sp, #176]	@ 0xb0
 8005802:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005804:	7a00      	ldrb	r0, [r0, #8]
 8005806:	f88d 00b1 	strb.w	r0, [sp, #177]	@ 0xb1

0800580a <??zcl_color_server_handle_command_91>:
 800580a:	f89d 20b1 	ldrb.w	r2, [sp, #177]	@ 0xb1
 800580e:	f89d 10b0 	ldrb.w	r1, [sp, #176]	@ 0xb0
 8005812:	0020      	movs	r0, r4
 8005814:	f7ff f95c 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005818:	2800      	cmp	r0, #0
 800581a:	d101      	bne.n	8005820 <??zcl_color_server_handle_command_92>
 800581c:	2070      	movs	r0, #112	@ 0x70
 800581e:	e12b      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005820 <??zcl_color_server_handle_command_92>:
 8005820:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005822:	7800      	ldrb	r0, [r0, #0]
 8005824:	f88d 00a8 	strb.w	r0, [sp, #168]	@ 0xa8
 8005828:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800582a:	7840      	ldrb	r0, [r0, #1]
 800582c:	f88d 00a9 	strb.w	r0, [sp, #169]	@ 0xa9
 8005830:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005832:	7880      	ldrb	r0, [r0, #2]
 8005834:	f88d 00aa 	strb.w	r0, [sp, #170]	@ 0xaa
 8005838:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800583a:	1cc0      	adds	r0, r0, #3
 800583c:	f001 fc41 	bl	80070c2 <pletoh16>
 8005840:	f8ad 00ac 	strh.w	r0, [sp, #172]	@ 0xac
 8005844:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005846:	1d40      	adds	r0, r0, #5
 8005848:	f001 fc3b 	bl	80070c2 <pletoh16>
 800584c:	f8ad 00ae 	strh.w	r0, [sp, #174]	@ 0xae
 8005850:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005852:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005854:	a92a      	add	r1, sp, #168	@ 0xa8
 8005856:	0020      	movs	r0, r4
 8005858:	f8d7 c0ac 	ldr.w	ip, [r7, #172]	@ 0xac
 800585c:	47e0      	blx	ip
 800585e:	e10b      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005860 <??zcl_color_server_handle_command_18>:
 8005860:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8005864:	2800      	cmp	r0, #0
 8005866:	d101      	bne.n	800586c <??zcl_color_server_handle_command_93>
 8005868:	2081      	movs	r0, #129	@ 0x81
 800586a:	e105      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800586c <??zcl_color_server_handle_command_93>:
 800586c:	f05f 0902 	movs.w	r9, #2
 8005870:	f05f 0a00 	movs.w	sl, #0
 8005874:	46eb      	mov	fp, sp
 8005876:	4652      	mov	r2, sl
 8005878:	4649      	mov	r1, r9
 800587a:	4658      	mov	r0, fp
 800587c:	f002 fa4c 	bl	8007d18 <__aeabi_memset>
 8005880:	4640      	mov	r0, r8
 8005882:	b280      	uxth	r0, r0
 8005884:	2802      	cmp	r0, #2
 8005886:	db07      	blt.n	8005898 <??zcl_color_server_handle_command_94>
 8005888:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800588a:	7800      	ldrb	r0, [r0, #0]
 800588c:	f88d 0000 	strb.w	r0, [sp]
 8005890:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005892:	7840      	ldrb	r0, [r0, #1]
 8005894:	f88d 0001 	strb.w	r0, [sp, #1]

08005898 <??zcl_color_server_handle_command_94>:
 8005898:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800589c:	f89d 1000 	ldrb.w	r1, [sp]
 80058a0:	0020      	movs	r0, r4
 80058a2:	f7ff f915 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80058a6:	2800      	cmp	r0, #0
 80058a8:	d101      	bne.n	80058ae <??zcl_color_server_handle_command_95>
 80058aa:	2070      	movs	r0, #112	@ 0x70
 80058ac:	e0e4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058ae <??zcl_color_server_handle_command_95>:
 80058ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80058b0:	aa2e      	add	r2, sp, #184	@ 0xb8
 80058b2:	4669      	mov	r1, sp
 80058b4:	0020      	movs	r0, r4
 80058b6:	f8d7 c0b0 	ldr.w	ip, [r7, #176]	@ 0xb0
 80058ba:	47e0      	blx	ip
 80058bc:	e0dc      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058be <??zcl_color_server_handle_command_19>:
 80058be:	2002      	movs	r0, #2
 80058c0:	f88d 0009 	strb.w	r0, [sp, #9]
 80058c4:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80058c6:	2807      	cmp	r0, #7
 80058c8:	da01      	bge.n	80058ce <??zcl_color_server_handle_command_96>
 80058ca:	2080      	movs	r0, #128	@ 0x80
 80058cc:	e0d4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058ce <??zcl_color_server_handle_command_96>:
 80058ce:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80058d2:	2800      	cmp	r0, #0
 80058d4:	d101      	bne.n	80058da <??zcl_color_server_handle_command_97>
 80058d6:	2081      	movs	r0, #129	@ 0x81
 80058d8:	e0ce      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058da <??zcl_color_server_handle_command_97>:
 80058da:	f05f 090a 	movs.w	r9, #10
 80058de:	f05f 0a00 	movs.w	sl, #0
 80058e2:	f10d 0b88 	add.w	fp, sp, #136	@ 0x88
 80058e6:	4652      	mov	r2, sl
 80058e8:	4649      	mov	r1, r9
 80058ea:	4658      	mov	r0, fp
 80058ec:	f002 fa14 	bl	8007d18 <__aeabi_memset>
 80058f0:	4640      	mov	r0, r8
 80058f2:	b280      	uxth	r0, r0
 80058f4:	2809      	cmp	r0, #9
 80058f6:	db07      	blt.n	8005908 <??zcl_color_server_handle_command_98>
 80058f8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80058fa:	79c0      	ldrb	r0, [r0, #7]
 80058fc:	f88d 0090 	strb.w	r0, [sp, #144]	@ 0x90
 8005900:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005902:	7a00      	ldrb	r0, [r0, #8]
 8005904:	f88d 0091 	strb.w	r0, [sp, #145]	@ 0x91

08005908 <??zcl_color_server_handle_command_98>:
 8005908:	f89d 2091 	ldrb.w	r2, [sp, #145]	@ 0x91
 800590c:	f89d 1090 	ldrb.w	r1, [sp, #144]	@ 0x90
 8005910:	0020      	movs	r0, r4
 8005912:	f7ff f8dd 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005916:	2800      	cmp	r0, #0
 8005918:	d101      	bne.n	800591e <??zcl_color_server_handle_command_99>
 800591a:	2070      	movs	r0, #112	@ 0x70
 800591c:	e0ac      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800591e <??zcl_color_server_handle_command_99>:
 800591e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005920:	7800      	ldrb	r0, [r0, #0]
 8005922:	f88d 0088 	strb.w	r0, [sp, #136]	@ 0x88
 8005926:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005928:	1c40      	adds	r0, r0, #1
 800592a:	f001 fbca 	bl	80070c2 <pletoh16>
 800592e:	f8ad 008a 	strh.w	r0, [sp, #138]	@ 0x8a
 8005932:	f89d 0088 	ldrb.w	r0, [sp, #136]	@ 0x88
 8005936:	2801      	cmp	r0, #1
 8005938:	d003      	beq.n	8005942 <??zcl_color_server_handle_command_100>
 800593a:	f89d 0088 	ldrb.w	r0, [sp, #136]	@ 0x88
 800593e:	2803      	cmp	r0, #3
 8005940:	d105      	bne.n	800594e <??zcl_color_server_handle_command_101>

08005942 <??zcl_color_server_handle_command_100>:
 8005942:	f8bd 008a 	ldrh.w	r0, [sp, #138]	@ 0x8a
 8005946:	2800      	cmp	r0, #0
 8005948:	d101      	bne.n	800594e <??zcl_color_server_handle_command_101>
 800594a:	2085      	movs	r0, #133	@ 0x85
 800594c:	e094      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800594e <??zcl_color_server_handle_command_101>:
 800594e:	2002      	movs	r0, #2
 8005950:	9001      	str	r0, [sp, #4]
 8005952:	2001      	movs	r0, #1
 8005954:	9000      	str	r0, [sp, #0]
 8005956:	f10d 0309 	add.w	r3, sp, #9
 800595a:	2208      	movs	r2, #8
 800595c:	2100      	movs	r1, #0
 800595e:	0020      	movs	r0, r4
 8005960:	f7fa fe93 	bl	800068a <ZbZclAttrWrite>
 8005964:	2002      	movs	r0, #2
 8005966:	9001      	str	r0, [sp, #4]
 8005968:	2001      	movs	r0, #1
 800596a:	9000      	str	r0, [sp, #0]
 800596c:	f10d 0309 	add.w	r3, sp, #9
 8005970:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005974:	2100      	movs	r1, #0
 8005976:	0020      	movs	r0, r4
 8005978:	f7fa fe87 	bl	800068a <ZbZclAttrWrite>
 800597c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800597e:	1cc0      	adds	r0, r0, #3
 8005980:	f001 fb9f 	bl	80070c2 <pletoh16>
 8005984:	f8ad 008c 	strh.w	r0, [sp, #140]	@ 0x8c
 8005988:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800598a:	1d40      	adds	r0, r0, #5
 800598c:	f001 fb99 	bl	80070c2 <pletoh16>
 8005990:	f8ad 008e 	strh.w	r0, [sp, #142]	@ 0x8e
 8005994:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005996:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005998:	a922      	add	r1, sp, #136	@ 0x88
 800599a:	0020      	movs	r0, r4
 800599c:	f8d7 c0b4 	ldr.w	ip, [r7, #180]	@ 0xb4
 80059a0:	47e0      	blx	ip
 80059a2:	e069      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080059a4 <??zcl_color_server_handle_command_20>:
 80059a4:	2002      	movs	r0, #2
 80059a6:	f88d 0008 	strb.w	r0, [sp, #8]
 80059aa:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80059ac:	2809      	cmp	r0, #9
 80059ae:	da01      	bge.n	80059b4 <??zcl_color_server_handle_command_102>
 80059b0:	2080      	movs	r0, #128	@ 0x80
 80059b2:	e061      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080059b4 <??zcl_color_server_handle_command_102>:
 80059b4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80059b8:	2800      	cmp	r0, #0
 80059ba:	d101      	bne.n	80059c0 <??zcl_color_server_handle_command_103>
 80059bc:	2081      	movs	r0, #129	@ 0x81
 80059be:	e05b      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080059c0 <??zcl_color_server_handle_command_103>:
 80059c0:	f05f 090c 	movs.w	r9, #12
 80059c4:	f05f 0a00 	movs.w	sl, #0
 80059c8:	f10d 0b9c 	add.w	fp, sp, #156	@ 0x9c
 80059cc:	4652      	mov	r2, sl
 80059ce:	4649      	mov	r1, r9
 80059d0:	4658      	mov	r0, fp
 80059d2:	f002 f9a1 	bl	8007d18 <__aeabi_memset>
 80059d6:	4640      	mov	r0, r8
 80059d8:	b280      	uxth	r0, r0
 80059da:	280b      	cmp	r0, #11
 80059dc:	db07      	blt.n	80059ee <??zcl_color_server_handle_command_104>
 80059de:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80059e0:	7a40      	ldrb	r0, [r0, #9]
 80059e2:	f88d 00a6 	strb.w	r0, [sp, #166]	@ 0xa6
 80059e6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80059e8:	7a80      	ldrb	r0, [r0, #10]
 80059ea:	f88d 00a7 	strb.w	r0, [sp, #167]	@ 0xa7

080059ee <??zcl_color_server_handle_command_104>:
 80059ee:	f89d 20a7 	ldrb.w	r2, [sp, #167]	@ 0xa7
 80059f2:	f89d 10a6 	ldrb.w	r1, [sp, #166]	@ 0xa6
 80059f6:	0020      	movs	r0, r4
 80059f8:	f7ff f86a 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d101      	bne.n	8005a04 <??zcl_color_server_handle_command_105>
 8005a00:	2070      	movs	r0, #112	@ 0x70
 8005a02:	e039      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005a04 <??zcl_color_server_handle_command_105>:
 8005a04:	2002      	movs	r0, #2
 8005a06:	9001      	str	r0, [sp, #4]
 8005a08:	2001      	movs	r0, #1
 8005a0a:	9000      	str	r0, [sp, #0]
 8005a0c:	ab02      	add	r3, sp, #8
 8005a0e:	2208      	movs	r2, #8
 8005a10:	2100      	movs	r1, #0
 8005a12:	0020      	movs	r0, r4
 8005a14:	f7fa fe39 	bl	800068a <ZbZclAttrWrite>
 8005a18:	2002      	movs	r0, #2
 8005a1a:	9001      	str	r0, [sp, #4]
 8005a1c:	2001      	movs	r0, #1
 8005a1e:	9000      	str	r0, [sp, #0]
 8005a20:	ab02      	add	r3, sp, #8
 8005a22:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005a26:	2100      	movs	r1, #0
 8005a28:	0020      	movs	r0, r4
 8005a2a:	f7fa fe2e 	bl	800068a <ZbZclAttrWrite>
 8005a2e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a30:	7800      	ldrb	r0, [r0, #0]
 8005a32:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c
 8005a36:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a38:	1c40      	adds	r0, r0, #1
 8005a3a:	f001 fb42 	bl	80070c2 <pletoh16>
 8005a3e:	f8ad 009e 	strh.w	r0, [sp, #158]	@ 0x9e
 8005a42:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a44:	1cc0      	adds	r0, r0, #3
 8005a46:	f001 fb3c 	bl	80070c2 <pletoh16>
 8005a4a:	f8ad 00a0 	strh.w	r0, [sp, #160]	@ 0xa0
 8005a4e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a50:	1d40      	adds	r0, r0, #5
 8005a52:	f001 fb36 	bl	80070c2 <pletoh16>
 8005a56:	f8ad 00a2 	strh.w	r0, [sp, #162]	@ 0xa2
 8005a5a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a5c:	1dc0      	adds	r0, r0, #7
 8005a5e:	f001 fb30 	bl	80070c2 <pletoh16>
 8005a62:	f8ad 00a4 	strh.w	r0, [sp, #164]	@ 0xa4
 8005a66:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005a68:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005a6a:	a927      	add	r1, sp, #156	@ 0x9c
 8005a6c:	0020      	movs	r0, r4
 8005a6e:	f8d7 c0b8 	ldr.w	ip, [r7, #184]	@ 0xb8
 8005a72:	47e0      	blx	ip
 8005a74:	e000      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005a76 <??zcl_color_server_handle_command_21>:
 8005a76:	2081      	movs	r0, #129	@ 0x81

08005a78 <??zcl_color_server_handle_command_1>:
 8005a78:	b035      	add	sp, #212	@ 0xd4
 8005a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005a7e <zcl_attr_write_cb>:
 8005a7e:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	0005      	movs	r5, r0
 8005a86:	0016      	movs	r6, r2
 8005a88:	001f      	movs	r7, r3
 8005a8a:	f8dd 803c 	ldr.w	r8, [sp, #60]	@ 0x3c
 8005a8e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8005a90:	f05f 0900 	movs.w	r9, #0
 8005a94:	0030      	movs	r0, r6
 8005a96:	b280      	uxth	r0, r0
 8005a98:	f244 010d 	movw	r1, #16397	@ 0x400d
 8005a9c:	4288      	cmp	r0, r1
 8005a9e:	d129      	bne.n	8005af4 <??zcl_attr_write_cb_0>
 8005aa0:	0038      	movs	r0, r7
 8005aa2:	f001 fb0e 	bl	80070c2 <pletoh16>
 8005aa6:	f8ad 0000 	strh.w	r0, [sp]
 8005aaa:	2300      	movs	r3, #0
 8005aac:	2200      	movs	r2, #0
 8005aae:	f244 010b 	movw	r1, #16395	@ 0x400b
 8005ab2:	0028      	movs	r0, r5
 8005ab4:	f7fb ff88 	bl	80019c8 <ZbZclAttrIntegerRead>
 8005ab8:	f8ad 0004 	strh.w	r0, [sp, #4]
 8005abc:	2300      	movs	r3, #0
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2107      	movs	r1, #7
 8005ac2:	0028      	movs	r0, r5
 8005ac4:	f7fb ff80 	bl	80019c8 <ZbZclAttrIntegerRead>
 8005ac8:	f8ad 0002 	strh.w	r0, [sp, #2]
 8005acc:	f8bd 0000 	ldrh.w	r0, [sp]
 8005ad0:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8005ad4:	4288      	cmp	r0, r1
 8005ad6:	d305      	bcc.n	8005ae4 <??zcl_attr_write_cb_1>
 8005ad8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8005adc:	f8bd 1000 	ldrh.w	r1, [sp]
 8005ae0:	4288      	cmp	r0, r1
 8005ae2:	d202      	bcs.n	8005aea <??zcl_attr_write_cb_2>

08005ae4 <??zcl_attr_write_cb_1>:
 8005ae4:	f05f 0a87 	movs.w	sl, #135	@ 0x87
 8005ae8:	e006      	b.n	8005af8 <??zcl_attr_write_cb_3>

08005aea <??zcl_attr_write_cb_2>:
 8005aea:	2002      	movs	r0, #2
 8005aec:	4681      	mov	r9, r0
 8005aee:	f05f 0a00 	movs.w	sl, #0
 8005af2:	e001      	b.n	8005af8 <??zcl_attr_write_cb_3>

08005af4 <??zcl_attr_write_cb_0>:
 8005af4:	f05f 0a86 	movs.w	sl, #134	@ 0x86

08005af8 <??zcl_attr_write_cb_3>:
 8005af8:	0020      	movs	r0, r4
 8005afa:	b280      	uxth	r0, r0
 8005afc:	07c0      	lsls	r0, r0, #31
 8005afe:	d40c      	bmi.n	8005b1a <??zcl_attr_write_cb_4>
 8005b00:	4650      	mov	r0, sl
 8005b02:	b2c0      	uxtb	r0, r0
 8005b04:	2800      	cmp	r0, #0
 8005b06:	d108      	bne.n	8005b1a <??zcl_attr_write_cb_4>
 8005b08:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b0c:	9702      	str	r7, [sp, #8]
 8005b0e:	46c3      	mov	fp, r8
 8005b10:	9a03      	ldr	r2, [sp, #12]
 8005b12:	9902      	ldr	r1, [sp, #8]
 8005b14:	4658      	mov	r0, fp
 8005b16:	f011 fd72 	bl	80175fe <__aeabi_memcpy>

08005b1a <??zcl_attr_write_cb_4>:
 8005b1a:	4650      	mov	r0, sl
 8005b1c:	b2c0      	uxtb	r0, r0
 8005b1e:	b005      	add	sp, #20
 8005b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005b24 <zcl_persist_handle_set>:
 8005b24:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b28:	0004      	movs	r4, r0
 8005b2a:	000d      	movs	r5, r1
 8005b2c:	0016      	movs	r6, r2
 8005b2e:	f05f 0b00 	movs.w	fp, #0

08005b32 <??zcl_persist_handle_set_0>:
 8005b32:	4658      	mov	r0, fp
 8005b34:	0031      	movs	r1, r6
 8005b36:	b280      	uxth	r0, r0
 8005b38:	b289      	uxth	r1, r1
 8005b3a:	4288      	cmp	r0, r1
 8005b3c:	d23c      	bcs.n	8005bb8 <??zcl_persist_handle_set_1>
 8005b3e:	0030      	movs	r0, r6
 8005b40:	b280      	uxth	r0, r0
 8005b42:	4659      	mov	r1, fp
 8005b44:	b289      	uxth	r1, r1
 8005b46:	1d09      	adds	r1, r1, #4
 8005b48:	4288      	cmp	r0, r1
 8005b4a:	d201      	bcs.n	8005b50 <??zcl_persist_handle_set_2>
 8005b4c:	2087      	movs	r0, #135	@ 0x87
 8005b4e:	e034      	b.n	8005bba <??zcl_persist_handle_set_3>

08005b50 <??zcl_persist_handle_set_2>:
 8005b50:	4658      	mov	r0, fp
 8005b52:	b280      	uxth	r0, r0
 8005b54:	4428      	add	r0, r5
 8005b56:	f001 fab4 	bl	80070c2 <pletoh16>
 8005b5a:	0007      	movs	r7, r0
 8005b5c:	f11b 0b02 	adds.w	fp, fp, #2
 8005b60:	4658      	mov	r0, fp
 8005b62:	b280      	uxth	r0, r0
 8005b64:	4428      	add	r0, r5
 8005b66:	f001 faac 	bl	80070c2 <pletoh16>
 8005b6a:	4680      	mov	r8, r0
 8005b6c:	f11b 0b02 	adds.w	fp, fp, #2
 8005b70:	0030      	movs	r0, r6
 8005b72:	b280      	uxth	r0, r0
 8005b74:	4641      	mov	r1, r8
 8005b76:	b289      	uxth	r1, r1
 8005b78:	fa11 f18b 	uxtah	r1, r1, fp
 8005b7c:	4288      	cmp	r0, r1
 8005b7e:	da01      	bge.n	8005b84 <??zcl_persist_handle_set_4>
 8005b80:	2087      	movs	r0, #135	@ 0x87
 8005b82:	e01a      	b.n	8005bba <??zcl_persist_handle_set_3>

08005b84 <??zcl_persist_handle_set_4>:
 8005b84:	4658      	mov	r0, fp
 8005b86:	b280      	uxth	r0, r0
 8005b88:	4428      	add	r0, r5
 8005b8a:	4681      	mov	r9, r0
 8005b8c:	eb18 0b0b 	adds.w	fp, r8, fp
 8005b90:	2006      	movs	r0, #6
 8005b92:	9001      	str	r0, [sp, #4]
 8005b94:	4640      	mov	r0, r8
 8005b96:	b280      	uxth	r0, r0
 8005b98:	9000      	str	r0, [sp, #0]
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	003a      	movs	r2, r7
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	0020      	movs	r0, r4
 8005ba4:	f7fa fd71 	bl	800068a <ZbZclAttrWrite>
 8005ba8:	4682      	mov	sl, r0
 8005baa:	4650      	mov	r0, sl
 8005bac:	b2c0      	uxtb	r0, r0
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d0bf      	beq.n	8005b32 <??zcl_persist_handle_set_0>
 8005bb2:	4650      	mov	r0, sl
 8005bb4:	b2c0      	uxtb	r0, r0
 8005bb6:	e000      	b.n	8005bba <??zcl_persist_handle_set_3>

08005bb8 <??zcl_persist_handle_set_1>:
 8005bb8:	2000      	movs	r0, #0

08005bba <??zcl_persist_handle_set_3>:
 8005bba:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005bbe <ZbZclHandleReadAttr>:
 8005bbe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc2:	b092      	sub	sp, #72	@ 0x48
 8005bc4:	0005      	movs	r5, r0
 8005bc6:	000e      	movs	r6, r1
 8005bc8:	0017      	movs	r7, r2
 8005bca:	f20f 19a4 	addw	r9, pc, #420	@ 0x1a4
 8005bce:	2300      	movs	r3, #0
 8005bd0:	464a      	mov	r2, r9
 8005bd2:	8b69      	ldrh	r1, [r5, #26]
 8005bd4:	68a8      	ldr	r0, [r5, #8]
 8005bd6:	f00d ff50 	bl	8013a7a <zb_heap_alloc>
 8005bda:	0004      	movs	r4, r0
 8005bdc:	2c00      	cmp	r4, #0
 8005bde:	d106      	bne.n	8005bee <??ZbZclHandleReadAttr_0>
 8005be0:	2389      	movs	r3, #137	@ 0x89
 8005be2:	0032      	movs	r2, r6
 8005be4:	0039      	movs	r1, r7
 8005be6:	0028      	movs	r0, r5
 8005be8:	f00d fdbf 	bl	801376a <ZbZclSendDefaultResponse>
 8005bec:	e0bd      	b.n	8005d6a <??ZbZclHandleReadAttr_1>

08005bee <??ZbZclHandleReadAttr_0>:
 8005bee:	f05f 0808 	movs.w	r8, #8
 8005bf2:	f05f 0a00 	movs.w	sl, #0
 8005bf6:	f10d 0b0c 	add.w	fp, sp, #12
 8005bfa:	4652      	mov	r2, sl
 8005bfc:	4641      	mov	r1, r8
 8005bfe:	4658      	mov	r0, fp
 8005c00:	f002 f88a 	bl	8007d18 <__aeabi_memset>
 8005c04:	2000      	movs	r0, #0
 8005c06:	f88d 000c 	strb.w	r0, [sp, #12]
 8005c0a:	7870      	ldrb	r0, [r6, #1]
 8005c0c:	f88d 000d 	strb.w	r0, [sp, #13]
 8005c10:	78b0      	ldrb	r0, [r6, #2]
 8005c12:	2800      	cmp	r0, #0
 8005c14:	d101      	bne.n	8005c1a <??ZbZclHandleReadAttr_2>
 8005c16:	2001      	movs	r0, #1
 8005c18:	e000      	b.n	8005c1c <??ZbZclHandleReadAttr_3>

08005c1a <??ZbZclHandleReadAttr_2>:
 8005c1a:	2000      	movs	r0, #0

08005c1c <??ZbZclHandleReadAttr_3>:
 8005c1c:	f88d 000e 	strb.w	r0, [sp, #14]
 8005c20:	2001      	movs	r0, #1
 8005c22:	f88d 000f 	strb.w	r0, [sp, #15]
 8005c26:	88b0      	ldrh	r0, [r6, #4]
 8005c28:	f8ad 0010 	strh.w	r0, [sp, #16]
 8005c2c:	79b0      	ldrb	r0, [r6, #6]
 8005c2e:	f88d 0012 	strb.w	r0, [sp, #18]
 8005c32:	2001      	movs	r0, #1
 8005c34:	f88d 0013 	strb.w	r0, [sp, #19]
 8005c38:	8b6a      	ldrh	r2, [r5, #26]
 8005c3a:	0021      	movs	r1, r4
 8005c3c:	a803      	add	r0, sp, #12
 8005c3e:	f000 fca5 	bl	800658c <ZbZclAppendHeader>
 8005c42:	4680      	mov	r8, r0
 8005c44:	f1b8 0f00 	cmp.w	r8, #0
 8005c48:	d50c      	bpl.n	8005c64 <??ZbZclHandleReadAttr_4>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	464a      	mov	r2, r9
 8005c4e:	0021      	movs	r1, r4
 8005c50:	68a8      	ldr	r0, [r5, #8]
 8005c52:	f00d ff21 	bl	8013a98 <zb_heap_free>
 8005c56:	2380      	movs	r3, #128	@ 0x80
 8005c58:	0032      	movs	r2, r6
 8005c5a:	0039      	movs	r1, r7
 8005c5c:	0028      	movs	r0, r5
 8005c5e:	f00d fd84 	bl	801376a <ZbZclSendDefaultResponse>
 8005c62:	e082      	b.n	8005d6a <??ZbZclHandleReadAttr_1>

08005c64 <??ZbZclHandleReadAttr_4>:
 8005c64:	46c3      	mov	fp, r8

08005c66 <??ZbZclHandleReadAttr_5>:
 8005c66:	8d38      	ldrh	r0, [r7, #40]	@ 0x28
 8005c68:	2802      	cmp	r0, #2
 8005c6a:	d353      	bcc.n	8005d14 <??ZbZclHandleReadAttr_6>

08005c6c <??ZbZclHandleReadAttr_7>:
 8005c6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c6e:	f001 fa28 	bl	80070c2 <pletoh16>
 8005c72:	f8ad 000a 	strh.w	r0, [sp, #10]
 8005c76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c78:	1c80      	adds	r0, r0, #2
 8005c7a:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c7c:	8d38      	ldrh	r0, [r7, #40]	@ 0x28
 8005c7e:	1e80      	subs	r0, r0, #2
 8005c80:	8538      	strh	r0, [r7, #40]	@ 0x28
 8005c82:	f11b 0004 	adds.w	r0, fp, #4
 8005c86:	8b69      	ldrh	r1, [r5, #26]
 8005c88:	4288      	cmp	r0, r1
 8005c8a:	d243      	bcs.n	8005d14 <??ZbZclHandleReadAttr_6>

08005c8c <??ZbZclHandleReadAttr_8>:
 8005c8c:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8005c90:	eb04 000b 	add.w	r0, r4, fp
 8005c94:	f001 fa61 	bl	800715a <putle16>
 8005c98:	f11b 0b02 	adds.w	fp, fp, #2
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	9001      	str	r0, [sp, #4]
 8005ca0:	8b68      	ldrh	r0, [r5, #26]
 8005ca2:	ebb0 000b 	subs.w	r0, r0, fp
 8005ca6:	1e80      	subs	r0, r0, #2
 8005ca8:	9000      	str	r0, [sp, #0]
 8005caa:	eb04 000b 	add.w	r0, r4, fp
 8005cae:	1c83      	adds	r3, r0, #2
 8005cb0:	aa02      	add	r2, sp, #8
 8005cb2:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8005cb6:	0028      	movs	r0, r5
 8005cb8:	f7fa fb95 	bl	80003e6 <ZbZclAttrRead>
 8005cbc:	4682      	mov	sl, r0
 8005cbe:	f804 a00b 	strb.w	sl, [r4, fp]
 8005cc2:	f11b 0b01 	adds.w	fp, fp, #1
 8005cc6:	4650      	mov	r0, sl
 8005cc8:	b2c0      	uxtb	r0, r0
 8005cca:	2889      	cmp	r0, #137	@ 0x89
 8005ccc:	d022      	beq.n	8005d14 <??ZbZclHandleReadAttr_6>

08005cce <??ZbZclHandleReadAttr_9>:
 8005cce:	4650      	mov	r0, sl
 8005cd0:	b2c0      	uxtb	r0, r0
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d1c7      	bne.n	8005c66 <??ZbZclHandleReadAttr_5>

08005cd6 <??ZbZclHandleReadAttr_10>:
 8005cd6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005cda:	f804 000b 	strb.w	r0, [r4, fp]
 8005cde:	f11b 0b01 	adds.w	fp, fp, #1
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	8b6a      	ldrh	r2, [r5, #26]
 8005ce6:	ebb2 020b 	subs.w	r2, r2, fp
 8005cea:	eb04 010b 	add.w	r1, r4, fp
 8005cee:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005cf2:	f7fb f9a0 	bl	8001036 <ZbZclAttrParseLength>
 8005cf6:	4680      	mov	r8, r0
 8005cf8:	f1b8 0f00 	cmp.w	r8, #0
 8005cfc:	d507      	bpl.n	8005d0e <??ZbZclHandleReadAttr_11>
 8005cfe:	f1bb 0b01 	subs.w	fp, fp, #1
 8005d02:	2087      	movs	r0, #135	@ 0x87
 8005d04:	eb04 010b 	add.w	r1, r4, fp
 8005d08:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005d0c:	e7ab      	b.n	8005c66 <??ZbZclHandleReadAttr_5>

08005d0e <??ZbZclHandleReadAttr_11>:
 8005d0e:	eb18 0b0b 	adds.w	fp, r8, fp
 8005d12:	e7a8      	b.n	8005c66 <??ZbZclHandleReadAttr_5>

08005d14 <??ZbZclHandleReadAttr_6>:
 8005d14:	003a      	movs	r2, r7
 8005d16:	a906      	add	r1, sp, #24
 8005d18:	0028      	movs	r0, r5
 8005d1a:	f7fe f80e 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8005d1e:	a806      	add	r0, sp, #24
 8005d20:	f117 0110 	adds.w	r1, r7, #16
 8005d24:	2210      	movs	r2, #16
 8005d26:	f011 fc6a 	bl	80175fe <__aeabi_memcpy>
 8005d2a:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8005d2e:	f7fd ff9c 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8005d32:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8005d36:	7da8      	ldrb	r0, [r5, #22]
 8005d38:	0700      	lsls	r0, r0, #28
 8005d3a:	d406      	bmi.n	8005d4a <??ZbZclHandleReadAttr_12>
 8005d3c:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 8005d40:	f64f 70f7 	movw	r0, #65527	@ 0xfff7
 8005d44:	4001      	ands	r1, r0
 8005d46:	f8ad 103c 	strh.w	r1, [sp, #60]	@ 0x3c

08005d4a <??ZbZclHandleReadAttr_12>:
 8005d4a:	940c      	str	r4, [sp, #48]	@ 0x30
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8005d52:	2300      	movs	r3, #0
 8005d54:	2200      	movs	r2, #0
 8005d56:	a906      	add	r1, sp, #24
 8005d58:	68a8      	ldr	r0, [r5, #8]
 8005d5a:	f00d f893 	bl	8012e84 <ZbApsdeDataReqCallback>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	464a      	mov	r2, r9
 8005d62:	0021      	movs	r1, r4
 8005d64:	68a8      	ldr	r0, [r5, #8]
 8005d66:	f00d fe97 	bl	8013a98 <zb_heap_free>

08005d6a <??ZbZclHandleReadAttr_1>:
 8005d6a:	b013      	add	sp, #76	@ 0x4c
 8005d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d70 <??DataTable1>:
 8005d70:	0000 0000                                   ....

08005d74 <ZbZclHandleWriteAttr>:
 8005d74:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d78:	b0a3      	sub	sp, #140	@ 0x8c
 8005d7a:	0016      	movs	r6, r2
 8005d7c:	2701      	movs	r7, #1
 8005d7e:	2500      	movs	r5, #0
 8005d80:	2400      	movs	r4, #0
 8005d82:	f05f 0800 	movs.w	r8, #0
 8005d86:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005d88:	79c0      	ldrb	r0, [r0, #7]
 8005d8a:	f88d 000a 	strb.w	r0, [sp, #10]
 8005d8e:	f05f 0900 	movs.w	r9, #0
 8005d92:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8005d96:	2802      	cmp	r0, #2
 8005d98:	d007      	beq.n	8005daa <??ZbZclHandleWriteAttr_0>
 8005d9a:	2803      	cmp	r0, #3
 8005d9c:	d003      	beq.n	8005da6 <??ZbZclHandleWriteAttr_1>
 8005d9e:	2805      	cmp	r0, #5
 8005da0:	f000 80c3 	beq.w	8005f2a <??ZbZclHandleWriteAttr_2>
 8005da4:	e116      	b.n	8005fd4 <??ZbZclHandleWriteAttr_3>

08005da6 <??ZbZclHandleWriteAttr_1>:
 8005da6:	f059 0901 	orrs.w	r9, r9, #1

08005daa <??ZbZclHandleWriteAttr_0>:
 8005daa:	2008      	movs	r0, #8
 8005dac:	9001      	str	r0, [sp, #4]
 8005dae:	2000      	movs	r0, #0
 8005db0:	9000      	str	r0, [sp, #0]
 8005db2:	f10d 0b14 	add.w	fp, sp, #20
 8005db6:	9a00      	ldr	r2, [sp, #0]
 8005db8:	9901      	ldr	r1, [sp, #4]
 8005dba:	4658      	mov	r0, fp
 8005dbc:	f001 ffac 	bl	8007d18 <__aeabi_memset>
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	f88d 0014 	strb.w	r0, [sp, #20]
 8005dc6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005dc8:	7840      	ldrb	r0, [r0, #1]
 8005dca:	f88d 0015 	strb.w	r0, [sp, #21]
 8005dce:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005dd0:	7880      	ldrb	r0, [r0, #2]
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	d101      	bne.n	8005dda <??ZbZclHandleWriteAttr_4>
 8005dd6:	2001      	movs	r0, #1
 8005dd8:	e000      	b.n	8005ddc <??ZbZclHandleWriteAttr_5>

08005dda <??ZbZclHandleWriteAttr_4>:
 8005dda:	2000      	movs	r0, #0

08005ddc <??ZbZclHandleWriteAttr_5>:
 8005ddc:	f88d 0016 	strb.w	r0, [sp, #22]
 8005de0:	2001      	movs	r0, #1
 8005de2:	f88d 0017 	strb.w	r0, [sp, #23]
 8005de6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005de8:	8880      	ldrh	r0, [r0, #4]
 8005dea:	f8ad 0018 	strh.w	r0, [sp, #24]
 8005dee:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005df0:	7980      	ldrb	r0, [r0, #6]
 8005df2:	f88d 001a 	strb.w	r0, [sp, #26]
 8005df6:	2004      	movs	r0, #4
 8005df8:	f88d 001b 	strb.w	r0, [sp, #27]
 8005dfc:	2239      	movs	r2, #57	@ 0x39
 8005dfe:	a907      	add	r1, sp, #28
 8005e00:	a805      	add	r0, sp, #20
 8005e02:	f000 fbc3 	bl	800658c <ZbZclAppendHeader>
 8005e06:	0005      	movs	r5, r0
 8005e08:	2d00      	cmp	r5, #0
 8005e0a:	d502      	bpl.n	8005e12 <??ZbZclHandleWriteAttr_6>
 8005e0c:	2080      	movs	r0, #128	@ 0x80
 8005e0e:	4680      	mov	r8, r0
 8005e10:	e0e2      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005e12 <??ZbZclHandleWriteAttr_6>:
 8005e12:	0032      	movs	r2, r6
 8005e14:	a916      	add	r1, sp, #88	@ 0x58
 8005e16:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005e18:	f7fd ff8f 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8005e1c:	a816      	add	r0, sp, #88	@ 0x58
 8005e1e:	f116 0110 	adds.w	r1, r6, #16
 8005e22:	2210      	movs	r2, #16
 8005e24:	f011 fbeb 	bl	80175fe <__aeabi_memcpy>
 8005e28:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 8005e2c:	f7fd ff1d 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8005e30:	f8ad 007c 	strh.w	r0, [sp, #124]	@ 0x7c
 8005e34:	2000      	movs	r0, #0
 8005e36:	4682      	mov	sl, r0
 8005e38:	2080      	movs	r0, #128	@ 0x80
 8005e3a:	0007      	movs	r7, r0
 8005e3c:	2001      	movs	r0, #1
 8005e3e:	f88d 0008 	strb.w	r0, [sp, #8]
 8005e42:	2000      	movs	r0, #0
 8005e44:	0004      	movs	r4, r0

08005e46 <??ZbZclHandleWriteAttr_8>:
 8005e46:	f11a 0003 	adds.w	r0, sl, #3
 8005e4a:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8005e4c:	4288      	cmp	r0, r1
 8005e4e:	d302      	bcc.n	8005e56 <??ZbZclHandleWriteAttr_9>
 8005e50:	2080      	movs	r0, #128	@ 0x80
 8005e52:	0007      	movs	r7, r0
 8005e54:	e05c      	b.n	8005f10 <??ZbZclHandleWriteAttr_10>

08005e56 <??ZbZclHandleWriteAttr_9>:
 8005e56:	1ce8      	adds	r0, r5, #3
 8005e58:	283a      	cmp	r0, #58	@ 0x3a
 8005e5a:	d305      	bcc.n	8005e68 <??ZbZclHandleWriteAttr_11>
 8005e5c:	2001      	movs	r0, #1
 8005e5e:	f88d 0008 	strb.w	r0, [sp, #8]
 8005e62:	2089      	movs	r0, #137	@ 0x89
 8005e64:	0007      	movs	r7, r0
 8005e66:	e053      	b.n	8005f10 <??ZbZclHandleWriteAttr_10>

08005e68 <??ZbZclHandleWriteAttr_11>:
 8005e68:	2000      	movs	r0, #0
 8005e6a:	f88d 0008 	strb.w	r0, [sp, #8]
 8005e6e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005e70:	4450      	add	r0, sl
 8005e72:	f001 f926 	bl	80070c2 <pletoh16>
 8005e76:	f8ad 000c 	strh.w	r0, [sp, #12]
 8005e7a:	f11a 0a02 	adds.w	sl, sl, #2
 8005e7e:	4650      	mov	r0, sl
 8005e80:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 8005e82:	5c09      	ldrb	r1, [r1, r0]
 8005e84:	f88d 1009 	strb.w	r1, [sp, #9]
 8005e88:	4682      	mov	sl, r0
 8005e8a:	f11a 0a01 	adds.w	sl, sl, #1
 8005e8e:	2300      	movs	r3, #0
 8005e90:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 8005e92:	ebb2 020a 	subs.w	r2, r2, sl
 8005e96:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005e98:	eb00 010a 	add.w	r1, r0, sl
 8005e9c:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8005ea0:	f7fb f8c9 	bl	8001036 <ZbZclAttrParseLength>
 8005ea4:	9004      	str	r0, [sp, #16]
 8005ea6:	9804      	ldr	r0, [sp, #16]
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d50c      	bpl.n	8005ec6 <??ZbZclHandleWriteAttr_12>
 8005eac:	1c64      	adds	r4, r4, #1
 8005eae:	2087      	movs	r0, #135	@ 0x87
 8005eb0:	a907      	add	r1, sp, #28
 8005eb2:	5548      	strb	r0, [r1, r5]
 8005eb4:	1c6d      	adds	r5, r5, #1
 8005eb6:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8005eba:	a807      	add	r0, sp, #28
 8005ebc:	4428      	add	r0, r5
 8005ebe:	f001 f94c 	bl	800715a <putle16>
 8005ec2:	1cad      	adds	r5, r5, #2
 8005ec4:	e024      	b.n	8005f10 <??ZbZclHandleWriteAttr_10>

08005ec6 <??ZbZclHandleWriteAttr_12>:
 8005ec6:	4648      	mov	r0, r9
 8005ec8:	b280      	uxth	r0, r0
 8005eca:	9001      	str	r0, [sp, #4]
 8005ecc:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005ece:	ebb0 000a 	subs.w	r0, r0, sl
 8005ed2:	9000      	str	r0, [sp, #0]
 8005ed4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005ed6:	eb00 030a 	add.w	r3, r0, sl
 8005eda:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8005ede:	f116 0110 	adds.w	r1, r6, #16
 8005ee2:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005ee4:	f7fa fbd1 	bl	800068a <ZbZclAttrWrite>
 8005ee8:	0007      	movs	r7, r0
 8005eea:	9804      	ldr	r0, [sp, #16]
 8005eec:	eb10 0a0a 	adds.w	sl, r0, sl
 8005ef0:	0038      	movs	r0, r7
 8005ef2:	b2c0      	uxtb	r0, r0
 8005ef4:	2800      	cmp	r0, #0
 8005ef6:	d0a6      	beq.n	8005e46 <??ZbZclHandleWriteAttr_8>
 8005ef8:	1c64      	adds	r4, r4, #1
 8005efa:	a807      	add	r0, sp, #28
 8005efc:	5547      	strb	r7, [r0, r5]
 8005efe:	1c6d      	adds	r5, r5, #1
 8005f00:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8005f04:	a807      	add	r0, sp, #28
 8005f06:	4428      	add	r0, r5
 8005f08:	f001 f927 	bl	800715a <putle16>
 8005f0c:	1cad      	adds	r5, r5, #2
 8005f0e:	e79a      	b.n	8005e46 <??ZbZclHandleWriteAttr_8>

08005f10 <??ZbZclHandleWriteAttr_10>:
 8005f10:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005f14:	2800      	cmp	r0, #0
 8005f16:	d001      	beq.n	8005f1c <??ZbZclHandleWriteAttr_13>
 8005f18:	46b8      	mov	r8, r7
 8005f1a:	e05d      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005f1c <??ZbZclHandleWriteAttr_13>:
 8005f1c:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8005f20:	2802      	cmp	r0, #2
 8005f22:	d001      	beq.n	8005f28 <??ZbZclHandleWriteAttr_14>
 8005f24:	2c00      	cmp	r4, #0
 8005f26:	d000      	beq.n	8005f2a <??ZbZclHandleWriteAttr_2>

08005f28 <??ZbZclHandleWriteAttr_14>:
 8005f28:	e056      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005f2a <??ZbZclHandleWriteAttr_2>:
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	4682      	mov	sl, r0
 8005f2e:	f05f 0b00 	movs.w	fp, #0

08005f32 <??ZbZclHandleWriteAttr_15>:
 8005f32:	f11a 0003 	adds.w	r0, sl, #3
 8005f36:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8005f38:	4288      	cmp	r0, r1
 8005f3a:	d302      	bcc.n	8005f42 <??ZbZclHandleWriteAttr_16>
 8005f3c:	465c      	mov	r4, fp
 8005f3e:	1c64      	adds	r4, r4, #1
 8005f40:	e03b      	b.n	8005fba <??ZbZclHandleWriteAttr_17>

08005f42 <??ZbZclHandleWriteAttr_16>:
 8005f42:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f44:	4450      	add	r0, sl
 8005f46:	f001 f8bc 	bl	80070c2 <pletoh16>
 8005f4a:	f8ad 000c 	strh.w	r0, [sp, #12]
 8005f4e:	f11a 0a02 	adds.w	sl, sl, #2
 8005f52:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f54:	f810 000a 	ldrb.w	r0, [r0, sl]
 8005f58:	f88d 0009 	strb.w	r0, [sp, #9]
 8005f5c:	f11a 0a01 	adds.w	sl, sl, #1
 8005f60:	2300      	movs	r3, #0
 8005f62:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 8005f64:	ebb2 020a 	subs.w	r2, r2, sl
 8005f68:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f6a:	eb00 010a 	add.w	r1, r0, sl
 8005f6e:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8005f72:	f7fb f860 	bl	8001036 <ZbZclAttrParseLength>
 8005f76:	9004      	str	r0, [sp, #16]
 8005f78:	9804      	ldr	r0, [sp, #16]
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	d502      	bpl.n	8005f84 <??ZbZclHandleWriteAttr_18>
 8005f7e:	465c      	mov	r4, fp
 8005f80:	1c64      	adds	r4, r4, #1
 8005f82:	e01a      	b.n	8005fba <??ZbZclHandleWriteAttr_17>

08005f84 <??ZbZclHandleWriteAttr_18>:
 8005f84:	2000      	movs	r0, #0
 8005f86:	9001      	str	r0, [sp, #4]
 8005f88:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005f8a:	ebb0 000a 	subs.w	r0, r0, sl
 8005f8e:	9000      	str	r0, [sp, #0]
 8005f90:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f92:	eb00 030a 	add.w	r3, r0, sl
 8005f96:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8005f9a:	f116 0110 	adds.w	r1, r6, #16
 8005f9e:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005fa0:	f7fa fb73 	bl	800068a <ZbZclAttrWrite>
 8005fa4:	0007      	movs	r7, r0
 8005fa6:	0038      	movs	r0, r7
 8005fa8:	b2c0      	uxtb	r0, r0
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d001      	beq.n	8005fb2 <??ZbZclHandleWriteAttr_19>
 8005fae:	f11b 0b01 	adds.w	fp, fp, #1

08005fb2 <??ZbZclHandleWriteAttr_19>:
 8005fb2:	9804      	ldr	r0, [sp, #16]
 8005fb4:	eb10 0a0a 	adds.w	sl, r0, sl
 8005fb8:	e7bb      	b.n	8005f32 <??ZbZclHandleWriteAttr_15>

08005fba <??ZbZclHandleWriteAttr_17>:
 8005fba:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8005fbe:	2803      	cmp	r0, #3
 8005fc0:	d105      	bne.n	8005fce <??ZbZclHandleWriteAttr_20>
 8005fc2:	2c00      	cmp	r4, #0
 8005fc4:	d002      	beq.n	8005fcc <??ZbZclHandleWriteAttr_21>
 8005fc6:	2001      	movs	r0, #1
 8005fc8:	4680      	mov	r8, r0
 8005fca:	e005      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005fcc <??ZbZclHandleWriteAttr_21>:
 8005fcc:	e004      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005fce <??ZbZclHandleWriteAttr_20>:
 8005fce:	20ff      	movs	r0, #255	@ 0xff
 8005fd0:	4680      	mov	r8, r0
 8005fd2:	e001      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005fd4 <??ZbZclHandleWriteAttr_3>:
 8005fd4:	2081      	movs	r0, #129	@ 0x81
 8005fd6:	4680      	mov	r8, r0

08005fd8 <??ZbZclHandleWriteAttr_7>:
 8005fd8:	4640      	mov	r0, r8
 8005fda:	b2c0      	uxtb	r0, r0
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	d00b      	beq.n	8005ff8 <??ZbZclHandleWriteAttr_22>
 8005fe0:	4640      	mov	r0, r8
 8005fe2:	b2c0      	uxtb	r0, r0
 8005fe4:	28ff      	cmp	r0, #255	@ 0xff
 8005fe6:	d006      	beq.n	8005ff6 <??ZbZclHandleWriteAttr_23>
 8005fe8:	4643      	mov	r3, r8
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005fee:	0031      	movs	r1, r6
 8005ff0:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005ff2:	f00d fbba 	bl	801376a <ZbZclSendDefaultResponse>

08005ff6 <??ZbZclHandleWriteAttr_23>:
 8005ff6:	e01a      	b.n	800602e <??ZbZclHandleWriteAttr_24>

08005ff8 <??ZbZclHandleWriteAttr_22>:
 8005ff8:	2c00      	cmp	r4, #0
 8005ffa:	d10c      	bne.n	8006016 <??ZbZclHandleWriteAttr_25>
 8005ffc:	2d00      	cmp	r5, #0
 8005ffe:	d106      	bne.n	800600e <??ZbZclHandleWriteAttr_26>
 8006000:	2301      	movs	r3, #1
 8006002:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006004:	0031      	movs	r1, r6
 8006006:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8006008:	f00d fbaf 	bl	801376a <ZbZclSendDefaultResponse>
 800600c:	e00f      	b.n	800602e <??ZbZclHandleWriteAttr_24>

0800600e <??ZbZclHandleWriteAttr_26>:
 800600e:	2000      	movs	r0, #0
 8006010:	a907      	add	r1, sp, #28
 8006012:	5548      	strb	r0, [r1, r5]
 8006014:	1c6d      	adds	r5, r5, #1

08006016 <??ZbZclHandleWriteAttr_25>:
 8006016:	a807      	add	r0, sp, #28
 8006018:	901c      	str	r0, [sp, #112]	@ 0x70
 800601a:	0028      	movs	r0, r5
 800601c:	f8ad 0074 	strh.w	r0, [sp, #116]	@ 0x74
 8006020:	2300      	movs	r3, #0
 8006022:	2200      	movs	r2, #0
 8006024:	a916      	add	r1, sp, #88	@ 0x58
 8006026:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8006028:	6880      	ldr	r0, [r0, #8]
 800602a:	f00c ff2b 	bl	8012e84 <ZbApsdeDataReqCallback>

0800602e <??ZbZclHandleWriteAttr_24>:
 800602e:	b025      	add	sp, #148	@ 0x94
 8006030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006034 <zcl_handle_command>:
 8006034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006038:	0004      	movs	r4, r0
 800603a:	000d      	movs	r5, r1
 800603c:	0016      	movs	r6, r2
 800603e:	79f7      	ldrb	r7, [r6, #7]
 8006040:	8868      	ldrh	r0, [r5, #2]
 8006042:	28ff      	cmp	r0, #255	@ 0xff
 8006044:	d102      	bne.n	800604c <??zcl_handle_command_0>
 8006046:	f05f 0800 	movs.w	r8, #0
 800604a:	e001      	b.n	8006050 <??zcl_handle_command_1>

0800604c <??zcl_handle_command_0>:
 800604c:	f05f 0801 	movs.w	r8, #1

08006050 <??zcl_handle_command_1>:
 8006050:	f115 0110 	adds.w	r1, r5, #16
 8006054:	68a0      	ldr	r0, [r4, #8]
 8006056:	f00c ffb2 	bl	8012fbe <ZbApsAddrIsLocal>
 800605a:	2800      	cmp	r0, #0
 800605c:	d121      	bne.n	80060a2 <??zcl_handle_command_2>

0800605e <??zcl_handle_command_3>:
 800605e:	89a0      	ldrh	r0, [r4, #12]
 8006060:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8006064:	d01d      	beq.n	80060a2 <??zcl_handle_command_2>

08006066 <??zcl_handle_command_4>:
 8006066:	0032      	movs	r2, r6
 8006068:	0029      	movs	r1, r5
 800606a:	0020      	movs	r0, r4
 800606c:	f7fd fd70 	bl	8003b50 <ZbZclClusterCheckMinSecurity>
 8006070:	2800      	cmp	r0, #0
 8006072:	d107      	bne.n	8006084 <??zcl_handle_command_5>
 8006074:	2301      	movs	r3, #1
 8006076:	0032      	movs	r2, r6
 8006078:	0029      	movs	r1, r5
 800607a:	0020      	movs	r0, r4
 800607c:	f00d fb75 	bl	801376a <ZbZclSendDefaultResponse>
 8006080:	4640      	mov	r0, r8
 8006082:	e0f7      	b.n	8006274 <??zcl_handle_command_6>

08006084 <??zcl_handle_command_5>:
 8006084:	0032      	movs	r2, r6
 8006086:	0029      	movs	r1, r5
 8006088:	68a0      	ldr	r0, [r4, #8]
 800608a:	f00d fa81 	bl	8013590 <ZbZclDeviceLogCheckAllow>
 800608e:	2800      	cmp	r0, #0
 8006090:	d107      	bne.n	80060a2 <??zcl_handle_command_2>
 8006092:	2301      	movs	r3, #1
 8006094:	0032      	movs	r2, r6
 8006096:	0029      	movs	r1, r5
 8006098:	0020      	movs	r0, r4
 800609a:	f00d fb66 	bl	801376a <ZbZclSendDefaultResponse>
 800609e:	4640      	mov	r0, r8
 80060a0:	e0e8      	b.n	8006274 <??zcl_handle_command_6>

080060a2 <??zcl_handle_command_2>:
 80060a2:	7830      	ldrb	r0, [r6, #0]
 80060a4:	2801      	cmp	r0, #1
 80060a6:	d13a      	bne.n	800611e <??zcl_handle_command_8>
 80060a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060aa:	2800      	cmp	r0, #0
 80060ac:	d107      	bne.n	80060be <??zcl_handle_command_9>
 80060ae:	2381      	movs	r3, #129	@ 0x81
 80060b0:	0032      	movs	r2, r6
 80060b2:	0029      	movs	r1, r5
 80060b4:	0020      	movs	r0, r4
 80060b6:	f00d fb58 	bl	801376a <ZbZclSendDefaultResponse>
 80060ba:	4640      	mov	r0, r8
 80060bc:	e0da      	b.n	8006274 <??zcl_handle_command_6>

080060be <??zcl_handle_command_9>:
 80060be:	7870      	ldrb	r0, [r6, #1]
 80060c0:	2800      	cmp	r0, #0
 80060c2:	d00e      	beq.n	80060e2 <??zcl_handle_command_10>
 80060c4:	8a20      	ldrh	r0, [r4, #16]
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d003      	beq.n	80060d2 <??zcl_handle_command_11>
 80060ca:	8a20      	ldrh	r0, [r4, #16]
 80060cc:	88b1      	ldrh	r1, [r6, #4]
 80060ce:	4288      	cmp	r0, r1
 80060d0:	d012      	beq.n	80060f8 <??zcl_handle_command_12>

080060d2 <??zcl_handle_command_11>:
 80060d2:	2381      	movs	r3, #129	@ 0x81
 80060d4:	0032      	movs	r2, r6
 80060d6:	0029      	movs	r1, r5
 80060d8:	0020      	movs	r0, r4
 80060da:	f00d fb46 	bl	801376a <ZbZclSendDefaultResponse>
 80060de:	4640      	mov	r0, r8
 80060e0:	e0c8      	b.n	8006274 <??zcl_handle_command_6>

080060e2 <??zcl_handle_command_10>:
 80060e2:	8a20      	ldrh	r0, [r4, #16]
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d007      	beq.n	80060f8 <??zcl_handle_command_12>
 80060e8:	2381      	movs	r3, #129	@ 0x81
 80060ea:	0032      	movs	r2, r6
 80060ec:	0029      	movs	r1, r5
 80060ee:	0020      	movs	r0, r4
 80060f0:	f00d fb3b 	bl	801376a <ZbZclSendDefaultResponse>
 80060f4:	4640      	mov	r0, r8
 80060f6:	e0bd      	b.n	8006274 <??zcl_handle_command_6>

080060f8 <??zcl_handle_command_12>:
 80060f8:	002a      	movs	r2, r5
 80060fa:	0031      	movs	r1, r6
 80060fc:	0020      	movs	r0, r4
 80060fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006100:	4798      	blx	r3
 8006102:	4681      	mov	r9, r0
 8006104:	4648      	mov	r0, r9
 8006106:	b2c0      	uxtb	r0, r0
 8006108:	28ff      	cmp	r0, #255	@ 0xff
 800610a:	d006      	beq.n	800611a <??zcl_handle_command_13>
 800610c:	464b      	mov	r3, r9
 800610e:	b2db      	uxtb	r3, r3
 8006110:	0032      	movs	r2, r6
 8006112:	0029      	movs	r1, r5
 8006114:	0020      	movs	r0, r4
 8006116:	f00d fb28 	bl	801376a <ZbZclSendDefaultResponse>

0800611a <??zcl_handle_command_13>:
 800611a:	4640      	mov	r0, r8
 800611c:	e0aa      	b.n	8006274 <??zcl_handle_command_6>

0800611e <??zcl_handle_command_8>:
 800611e:	7830      	ldrb	r0, [r6, #0]
 8006120:	2800      	cmp	r0, #0
 8006122:	d007      	beq.n	8006134 <??zcl_handle_command_14>
 8006124:	2385      	movs	r3, #133	@ 0x85
 8006126:	0032      	movs	r2, r6
 8006128:	0029      	movs	r1, r5
 800612a:	0020      	movs	r0, r4
 800612c:	f00d fb1d 	bl	801376a <ZbZclSendDefaultResponse>
 8006130:	4640      	mov	r0, r8
 8006132:	e09f      	b.n	8006274 <??zcl_handle_command_6>

08006134 <??zcl_handle_command_14>:
 8006134:	0038      	movs	r0, r7
 8006136:	b2c0      	uxtb	r0, r0
 8006138:	2800      	cmp	r0, #0
 800613a:	d01c      	beq.n	8006176 <??zcl_handle_command_15>
 800613c:	2801      	cmp	r0, #1
 800613e:	d03f      	beq.n	80061c0 <??zcl_handle_command_16>
 8006140:	2802      	cmp	r0, #2
 8006142:	d01e      	beq.n	8006182 <??zcl_handle_command_17>
 8006144:	2803      	cmp	r0, #3
 8006146:	d01c      	beq.n	8006182 <??zcl_handle_command_17>
 8006148:	2804      	cmp	r0, #4
 800614a:	d039      	beq.n	80061c0 <??zcl_handle_command_16>
 800614c:	2805      	cmp	r0, #5
 800614e:	d018      	beq.n	8006182 <??zcl_handle_command_17>
 8006150:	2806      	cmp	r0, #6
 8006152:	d01c      	beq.n	800618e <??zcl_handle_command_18>
 8006154:	2807      	cmp	r0, #7
 8006156:	d033      	beq.n	80061c0 <??zcl_handle_command_16>
 8006158:	2808      	cmp	r0, #8
 800615a:	d01e      	beq.n	800619a <??zcl_handle_command_19>
 800615c:	2809      	cmp	r0, #9
 800615e:	d02f      	beq.n	80061c0 <??zcl_handle_command_16>
 8006160:	280a      	cmp	r0, #10
 8006162:	d020      	beq.n	80061a6 <??zcl_handle_command_20>
 8006164:	280b      	cmp	r0, #11
 8006166:	d02a      	beq.n	80061be <??zcl_handle_command_21>
 8006168:	280c      	cmp	r0, #12
 800616a:	d022      	beq.n	80061b2 <??zcl_handle_command_22>
 800616c:	280d      	cmp	r0, #13
 800616e:	d027      	beq.n	80061c0 <??zcl_handle_command_16>
 8006170:	2810      	cmp	r0, #16
 8006172:	d025      	beq.n	80061c0 <??zcl_handle_command_16>
 8006174:	e025      	b.n	80061c2 <??zcl_handle_command_23>

08006176 <??zcl_handle_command_15>:
 8006176:	002a      	movs	r2, r5
 8006178:	0031      	movs	r1, r6
 800617a:	0020      	movs	r0, r4
 800617c:	f7ff fd1f 	bl	8005bbe <ZbZclHandleReadAttr>
 8006180:	e077      	b.n	8006272 <??zcl_handle_command_24>

08006182 <??zcl_handle_command_17>:
 8006182:	002a      	movs	r2, r5
 8006184:	0031      	movs	r1, r6
 8006186:	0020      	movs	r0, r4
 8006188:	f7ff fdf4 	bl	8005d74 <ZbZclHandleWriteAttr>
 800618c:	e071      	b.n	8006272 <??zcl_handle_command_24>

0800618e <??zcl_handle_command_18>:
 800618e:	002a      	movs	r2, r5
 8006190:	0031      	movs	r1, r6
 8006192:	0020      	movs	r0, r4
 8006194:	f7fc fdf1 	bl	8002d7a <ZbZclHandleConfigReport>
 8006198:	e06b      	b.n	8006272 <??zcl_handle_command_24>

0800619a <??zcl_handle_command_19>:
 800619a:	002a      	movs	r2, r5
 800619c:	0031      	movs	r1, r6
 800619e:	0020      	movs	r0, r4
 80061a0:	f7fd f86f 	bl	8003282 <ZbZclHandleReadReport>
 80061a4:	e065      	b.n	8006272 <??zcl_handle_command_24>

080061a6 <??zcl_handle_command_20>:
 80061a6:	002a      	movs	r2, r5
 80061a8:	0031      	movs	r1, r6
 80061aa:	0020      	movs	r0, r4
 80061ac:	f7fd f98e 	bl	80034cc <ZbZclHandleReportAttr>
 80061b0:	e05f      	b.n	8006272 <??zcl_handle_command_24>

080061b2 <??zcl_handle_command_22>:
 80061b2:	002a      	movs	r2, r5
 80061b4:	0031      	movs	r1, r6
 80061b6:	0020      	movs	r0, r4
 80061b8:	f7fa f833 	bl	8000222 <ZbZclAttrHandleDiscover>
 80061bc:	e059      	b.n	8006272 <??zcl_handle_command_24>

080061be <??zcl_handle_command_21>:
 80061be:	e058      	b.n	8006272 <??zcl_handle_command_24>

080061c0 <??zcl_handle_command_16>:
 80061c0:	e057      	b.n	8006272 <??zcl_handle_command_24>

080061c2 <??zcl_handle_command_23>:
 80061c2:	7870      	ldrb	r0, [r6, #1]
 80061c4:	2800      	cmp	r0, #0
 80061c6:	d04e      	beq.n	8006266 <??zcl_handle_command_25>
 80061c8:	88b0      	ldrh	r0, [r6, #4]
 80061ca:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
 80061ce:	4288      	cmp	r0, r1
 80061d0:	d141      	bne.n	8006256 <??zcl_handle_command_26>
 80061d2:	f115 0110 	adds.w	r1, r5, #16
 80061d6:	68a0      	ldr	r0, [r4, #8]
 80061d8:	f00c fef1 	bl	8012fbe <ZbApsAddrIsLocal>
 80061dc:	2800      	cmp	r0, #0
 80061de:	d107      	bne.n	80061f0 <??zcl_handle_command_27>
 80061e0:	2381      	movs	r3, #129	@ 0x81
 80061e2:	0032      	movs	r2, r6
 80061e4:	0029      	movs	r1, r5
 80061e6:	0020      	movs	r0, r4
 80061e8:	f00d fabf 	bl	801376a <ZbZclSendDefaultResponse>
 80061ec:	4640      	mov	r0, r8
 80061ee:	e041      	b.n	8006274 <??zcl_handle_command_6>

080061f0 <??zcl_handle_command_27>:
 80061f0:	0038      	movs	r0, r7
 80061f2:	b2c0      	uxtb	r0, r0
 80061f4:	28f0      	cmp	r0, #240	@ 0xf0
 80061f6:	d108      	bne.n	800620a <??zcl_handle_command_28>
 80061f8:	78b0      	ldrb	r0, [r6, #2]
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d131      	bne.n	8006262 <??zcl_handle_command_29>
 80061fe:	002a      	movs	r2, r5
 8006200:	0031      	movs	r1, r6
 8006202:	0020      	movs	r0, r4
 8006204:	f001 fc6f 	bl	8007ae6 <ZbZclHandleGetSceneData>
 8006208:	e02b      	b.n	8006262 <??zcl_handle_command_29>

0800620a <??zcl_handle_command_28>:
 800620a:	0038      	movs	r0, r7
 800620c:	b2c0      	uxtb	r0, r0
 800620e:	28f1      	cmp	r0, #241	@ 0xf1
 8006210:	d108      	bne.n	8006224 <??zcl_handle_command_30>
 8006212:	78b0      	ldrb	r0, [r6, #2]
 8006214:	2800      	cmp	r0, #0
 8006216:	d124      	bne.n	8006262 <??zcl_handle_command_29>
 8006218:	002a      	movs	r2, r5
 800621a:	0031      	movs	r1, r6
 800621c:	0020      	movs	r0, r4
 800621e:	f001 fce1 	bl	8007be4 <ZbZclHandleSetSceneData>
 8006222:	e01e      	b.n	8006262 <??zcl_handle_command_29>

08006224 <??zcl_handle_command_30>:
 8006224:	0038      	movs	r0, r7
 8006226:	b2c0      	uxtb	r0, r0
 8006228:	28f2      	cmp	r0, #242	@ 0xf2
 800622a:	d10d      	bne.n	8006248 <??zcl_handle_command_31>
 800622c:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 800622e:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8006230:	0020      	movs	r0, r4
 8006232:	f7ff fc77 	bl	8005b24 <zcl_persist_handle_set>
 8006236:	4681      	mov	r9, r0
 8006238:	464b      	mov	r3, r9
 800623a:	b2db      	uxtb	r3, r3
 800623c:	0032      	movs	r2, r6
 800623e:	0029      	movs	r1, r5
 8006240:	0020      	movs	r0, r4
 8006242:	f00d fa92 	bl	801376a <ZbZclSendDefaultResponse>
 8006246:	e00c      	b.n	8006262 <??zcl_handle_command_29>

08006248 <??zcl_handle_command_31>:
 8006248:	2381      	movs	r3, #129	@ 0x81
 800624a:	0032      	movs	r2, r6
 800624c:	0029      	movs	r1, r5
 800624e:	0020      	movs	r0, r4
 8006250:	f00d fa8b 	bl	801376a <ZbZclSendDefaultResponse>
 8006254:	e005      	b.n	8006262 <??zcl_handle_command_29>

08006256 <??zcl_handle_command_26>:
 8006256:	2381      	movs	r3, #129	@ 0x81
 8006258:	0032      	movs	r2, r6
 800625a:	0029      	movs	r1, r5
 800625c:	0020      	movs	r0, r4
 800625e:	f00d fa84 	bl	801376a <ZbZclSendDefaultResponse>

08006262 <??zcl_handle_command_29>:
 8006262:	4640      	mov	r0, r8
 8006264:	e006      	b.n	8006274 <??zcl_handle_command_6>

08006266 <??zcl_handle_command_25>:
 8006266:	2381      	movs	r3, #129	@ 0x81
 8006268:	0032      	movs	r2, r6
 800626a:	0029      	movs	r1, r5
 800626c:	0020      	movs	r0, r4
 800626e:	f00d fa7c 	bl	801376a <ZbZclSendDefaultResponse>

08006272 <??zcl_handle_command_24>:
 8006272:	4640      	mov	r0, r8

08006274 <??zcl_handle_command_6>:
 8006274:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08006278 <zcl_cluster_data_ind>:
 8006278:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800627a:	0004      	movs	r4, r0
 800627c:	000d      	movs	r5, r1
 800627e:	002e      	movs	r6, r5
 8006280:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8006282:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006284:	4668      	mov	r0, sp
 8006286:	f000 f8fe 	bl	8006486 <ZbZclParseHeader>
 800628a:	0007      	movs	r7, r0
 800628c:	2f00      	cmp	r7, #0
 800628e:	d501      	bpl.n	8006294 <??zcl_cluster_data_ind_0>
 8006290:	2000      	movs	r0, #0
 8006292:	e00a      	b.n	80062aa <??zcl_cluster_data_ind_1>

08006294 <??zcl_cluster_data_ind_0>:
 8006294:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006296:	4438      	add	r0, r7
 8006298:	6260      	str	r0, [r4, #36]	@ 0x24
 800629a:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800629c:	1bc0      	subs	r0, r0, r7
 800629e:	8520      	strh	r0, [r4, #40]	@ 0x28
 80062a0:	466a      	mov	r2, sp
 80062a2:	0021      	movs	r1, r4
 80062a4:	0030      	movs	r0, r6
 80062a6:	f7ff fec5 	bl	8006034 <zcl_handle_command>

080062aa <??zcl_cluster_data_ind_1>:
 80062aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080062ac <zcl_cluster_alarm_data_ind>:
 80062ac:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b0:	b098      	sub	sp, #96	@ 0x60
 80062b2:	0004      	movs	r4, r0
 80062b4:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80062b6:	26ff      	movs	r6, #255	@ 0xff
 80062b8:	2700      	movs	r7, #0
 80062ba:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 80062bc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80062be:	a802      	add	r0, sp, #8
 80062c0:	f000 f8e1 	bl	8006486 <ZbZclParseHeader>
 80062c4:	4680      	mov	r8, r0
 80062c6:	f1b8 0f00 	cmp.w	r8, #0
 80062ca:	d501      	bpl.n	80062d0 <??zcl_cluster_alarm_data_ind_0>
 80062cc:	2000      	movs	r0, #0
 80062ce:	e0d7      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062d0 <??zcl_cluster_alarm_data_ind_0>:
 80062d0:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 80062d2:	ebb0 0008 	subs.w	r0, r0, r8
 80062d6:	8520      	strh	r0, [r4, #40]	@ 0x28
 80062d8:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 80062da:	2809      	cmp	r0, #9
 80062dc:	d001      	beq.n	80062e2 <??zcl_cluster_alarm_data_ind_2>
 80062de:	2000      	movs	r0, #0
 80062e0:	e0ce      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062e2 <??zcl_cluster_alarm_data_ind_2>:
 80062e2:	f89d 000a 	ldrb.w	r0, [sp, #10]
 80062e6:	2800      	cmp	r0, #0
 80062e8:	d001      	beq.n	80062ee <??zcl_cluster_alarm_data_ind_3>
 80062ea:	2000      	movs	r0, #0
 80062ec:	e0c8      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062ee <??zcl_cluster_alarm_data_ind_3>:
 80062ee:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80062f2:	2801      	cmp	r0, #1
 80062f4:	d001      	beq.n	80062fa <??zcl_cluster_alarm_data_ind_4>
 80062f6:	2000      	movs	r0, #0
 80062f8:	e0c2      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062fa <??zcl_cluster_alarm_data_ind_4>:
 80062fa:	f89d 000f 	ldrb.w	r0, [sp, #15]
 80062fe:	2800      	cmp	r0, #0
 8006300:	d002      	beq.n	8006308 <??zcl_cluster_alarm_data_ind_5>
 8006302:	2801      	cmp	r0, #1
 8006304:	d02a      	beq.n	800635c <??zcl_cluster_alarm_data_ind_6>
 8006306:	e03f      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

08006308 <??zcl_cluster_alarm_data_ind_5>:
 8006308:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800630a:	f810 0008 	ldrb.w	r0, [r0, r8]
 800630e:	f88d 0004 	strb.w	r0, [sp, #4]
 8006312:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006314:	4440      	add	r0, r8
 8006316:	1c40      	adds	r0, r0, #1
 8006318:	f000 fed3 	bl	80070c2 <pletoh16>
 800631c:	f8ad 0006 	strh.w	r0, [sp, #6]
 8006320:	f8bd 9006 	ldrh.w	r9, [sp, #6]
 8006324:	0028      	movs	r0, r5
 8006326:	f7fd fbaf 	bl	8003a88 <ZbZclClusterGetClusterId>
 800632a:	4581      	cmp	r9, r0
 800632c:	d12c      	bne.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800632e <??zcl_cluster_alarm_data_ind_9>:
 800632e:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8006330:	2800      	cmp	r0, #0
 8006332:	d104      	bne.n	800633e <??zcl_cluster_alarm_data_ind_10>
 8006334:	2081      	movs	r0, #129	@ 0x81
 8006336:	0006      	movs	r6, r0
 8006338:	2001      	movs	r0, #1
 800633a:	0007      	movs	r7, r0
 800633c:	e024      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800633e <??zcl_cluster_alarm_data_ind_10>:
 800633e:	a802      	add	r0, sp, #8
 8006340:	9000      	str	r0, [sp, #0]
 8006342:	0023      	movs	r3, r4
 8006344:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8006348:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800634c:	0028      	movs	r0, r5
 800634e:	f8d5 c04c 	ldr.w	ip, [r5, #76]	@ 0x4c
 8006352:	47e0      	blx	ip
 8006354:	0006      	movs	r6, r0
 8006356:	2001      	movs	r0, #1
 8006358:	0007      	movs	r7, r0
 800635a:	e015      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800635c <??zcl_cluster_alarm_data_ind_6>:
 800635c:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800635e:	2800      	cmp	r0, #0
 8006360:	d104      	bne.n	800636c <??zcl_cluster_alarm_data_ind_11>
 8006362:	2081      	movs	r0, #129	@ 0x81
 8006364:	0006      	movs	r6, r0
 8006366:	2001      	movs	r0, #1
 8006368:	0007      	movs	r7, r0
 800636a:	e00d      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800636c <??zcl_cluster_alarm_data_ind_11>:
 800636c:	a802      	add	r0, sp, #8
 800636e:	9000      	str	r0, [sp, #0]
 8006370:	0023      	movs	r3, r4
 8006372:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006376:	21ff      	movs	r1, #255	@ 0xff
 8006378:	0028      	movs	r0, r5
 800637a:	f8d5 c04c 	ldr.w	ip, [r5, #76]	@ 0x4c
 800637e:	47e0      	blx	ip
 8006380:	0006      	movs	r6, r0
 8006382:	2001      	movs	r0, #1
 8006384:	0007      	movs	r7, r0
 8006386:	e7ff      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

08006388 <??zcl_cluster_alarm_data_ind_7>:
 8006388:	0030      	movs	r0, r6
 800638a:	b2c0      	uxtb	r0, r0
 800638c:	28ff      	cmp	r0, #255	@ 0xff
 800638e:	d076      	beq.n	800647e <??zcl_cluster_alarm_data_ind_12>
 8006390:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8006394:	f88d 0000 	strb.w	r0, [sp]
 8006398:	f89d 000f 	ldrb.w	r0, [sp, #15]
 800639c:	f88d 0002 	strb.w	r0, [sp, #2]
 80063a0:	f88d 6003 	strb.w	r6, [sp, #3]
 80063a4:	f05f 0a08 	movs.w	sl, #8
 80063a8:	f05f 0b00 	movs.w	fp, #0
 80063ac:	f10d 0908 	add.w	r9, sp, #8
 80063b0:	465a      	mov	r2, fp
 80063b2:	4651      	mov	r1, sl
 80063b4:	4648      	mov	r0, r9
 80063b6:	f001 fcaf 	bl	8007d18 <__aeabi_memset>
 80063ba:	2000      	movs	r0, #0
 80063bc:	f88d 0008 	strb.w	r0, [sp, #8]
 80063c0:	2000      	movs	r0, #0
 80063c2:	f88d 0009 	strb.w	r0, [sp, #9]
 80063c6:	2001      	movs	r0, #1
 80063c8:	f88d 000a 	strb.w	r0, [sp, #10]
 80063cc:	2001      	movs	r0, #1
 80063ce:	f88d 000b 	strb.w	r0, [sp, #11]
 80063d2:	2000      	movs	r0, #0
 80063d4:	f8ad 000c 	strh.w	r0, [sp, #12]
 80063d8:	f89d 0000 	ldrb.w	r0, [sp]
 80063dc:	f88d 000e 	strb.w	r0, [sp, #14]
 80063e0:	200b      	movs	r0, #11
 80063e2:	f88d 000f 	strb.w	r0, [sp, #15]
 80063e6:	2205      	movs	r2, #5
 80063e8:	a905      	add	r1, sp, #20
 80063ea:	a802      	add	r0, sp, #8
 80063ec:	f000 f8ce 	bl	800658c <ZbZclAppendHeader>
 80063f0:	4681      	mov	r9, r0
 80063f2:	f1b9 0f00 	cmp.w	r9, #0
 80063f6:	d501      	bpl.n	80063fc <??zcl_cluster_alarm_data_ind_13>
 80063f8:	2089      	movs	r0, #137	@ 0x89
 80063fa:	e041      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080063fc <??zcl_cluster_alarm_data_ind_13>:
 80063fc:	a805      	add	r0, sp, #20
 80063fe:	9014      	str	r0, [sp, #80]	@ 0x50
 8006400:	a814      	add	r0, sp, #80	@ 0x50
 8006402:	f8c0 9004 	str.w	r9, [r0, #4]
 8006406:	f10d 0102 	add.w	r1, sp, #2
 800640a:	6081      	str	r1, [r0, #8]
 800640c:	2002      	movs	r0, #2
 800640e:	9017      	str	r0, [sp, #92]	@ 0x5c
 8006410:	2030      	movs	r0, #48	@ 0x30
 8006412:	9004      	str	r0, [sp, #16]
 8006414:	f05f 0a00 	movs.w	sl, #0
 8006418:	f10d 0b20 	add.w	fp, sp, #32
 800641c:	4652      	mov	r2, sl
 800641e:	9904      	ldr	r1, [sp, #16]
 8006420:	4658      	mov	r0, fp
 8006422:	f001 fc79 	bl	8007d18 <__aeabi_memset>
 8006426:	a808      	add	r0, sp, #32
 8006428:	f114 0110 	adds.w	r1, r4, #16
 800642c:	2210      	movs	r2, #16
 800642e:	f011 f8e6 	bl	80175fe <__aeabi_memcpy>
 8006432:	8aa8      	ldrh	r0, [r5, #20]
 8006434:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8006438:	2009      	movs	r0, #9
 800643a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800643e:	7ba8      	ldrb	r0, [r5, #14]
 8006440:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8006444:	a814      	add	r0, sp, #80	@ 0x50
 8006446:	900e      	str	r0, [sp, #56]	@ 0x38
 8006448:	2002      	movs	r0, #2
 800644a:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 800644e:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 8006452:	f7fd fc0a 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8006456:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 800645a:	f8bd 0044 	ldrh.w	r0, [sp, #68]	@ 0x44
 800645e:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 8006462:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 8006466:	2000      	movs	r0, #0
 8006468:	f88d 0046 	strb.w	r0, [sp, #70]	@ 0x46
 800646c:	2000      	movs	r0, #0
 800646e:	f88d 0047 	strb.w	r0, [sp, #71]	@ 0x47
 8006472:	2300      	movs	r3, #0
 8006474:	2200      	movs	r2, #0
 8006476:	a908      	add	r1, sp, #32
 8006478:	68a8      	ldr	r0, [r5, #8]
 800647a:	f00c fd03 	bl	8012e84 <ZbApsdeDataReqCallback>

0800647e <??zcl_cluster_alarm_data_ind_12>:
 800647e:	0038      	movs	r0, r7

08006480 <??zcl_cluster_alarm_data_ind_1>:
 8006480:	b019      	add	sp, #100	@ 0x64
 8006482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006486 <ZbZclParseHeader>:
 8006486:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800648a:	0004      	movs	r4, r0
 800648c:	000d      	movs	r5, r1
 800648e:	0016      	movs	r6, r2
 8006490:	2700      	movs	r7, #0
 8006492:	2e03      	cmp	r6, #3
 8006494:	d202      	bcs.n	800649c <??ZbZclParseHeader_0>
 8006496:	f05f 30ff 	movs.w	r0, #4294967295
 800649a:	e035      	b.n	8006508 <??ZbZclParseHeader_1>

0800649c <??ZbZclParseHeader_0>:
 800649c:	f05f 0808 	movs.w	r8, #8
 80064a0:	f05f 0900 	movs.w	r9, #0
 80064a4:	46a2      	mov	sl, r4
 80064a6:	464a      	mov	r2, r9
 80064a8:	4641      	mov	r1, r8
 80064aa:	4650      	mov	r0, sl
 80064ac:	f001 fc34 	bl	8007d18 <__aeabi_memset>
 80064b0:	5de8      	ldrb	r0, [r5, r7]
 80064b2:	f010 0003 	ands.w	r0, r0, #3
 80064b6:	7020      	strb	r0, [r4, #0]
 80064b8:	5de8      	ldrb	r0, [r5, r7]
 80064ba:	b2c0      	uxtb	r0, r0
 80064bc:	0880      	lsrs	r0, r0, #2
 80064be:	f010 0001 	ands.w	r0, r0, #1
 80064c2:	7060      	strb	r0, [r4, #1]
 80064c4:	5de8      	ldrb	r0, [r5, r7]
 80064c6:	b2c0      	uxtb	r0, r0
 80064c8:	08c0      	lsrs	r0, r0, #3
 80064ca:	f010 0001 	ands.w	r0, r0, #1
 80064ce:	70a0      	strb	r0, [r4, #2]
 80064d0:	5de8      	ldrb	r0, [r5, r7]
 80064d2:	b2c0      	uxtb	r0, r0
 80064d4:	0900      	lsrs	r0, r0, #4
 80064d6:	f010 0001 	ands.w	r0, r0, #1
 80064da:	70e0      	strb	r0, [r4, #3]
 80064dc:	1c7f      	adds	r7, r7, #1
 80064de:	7860      	ldrb	r0, [r4, #1]
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d00a      	beq.n	80064fa <??ZbZclParseHeader_2>
 80064e4:	2e05      	cmp	r6, #5
 80064e6:	d202      	bcs.n	80064ee <??ZbZclParseHeader_3>
 80064e8:	f05f 30ff 	movs.w	r0, #4294967295
 80064ec:	e00c      	b.n	8006508 <??ZbZclParseHeader_1>

080064ee <??ZbZclParseHeader_3>:
 80064ee:	eb05 0007 	add.w	r0, r5, r7
 80064f2:	f000 fde6 	bl	80070c2 <pletoh16>
 80064f6:	80a0      	strh	r0, [r4, #4]
 80064f8:	1cbf      	adds	r7, r7, #2

080064fa <??ZbZclParseHeader_2>:
 80064fa:	5de8      	ldrb	r0, [r5, r7]
 80064fc:	71a0      	strb	r0, [r4, #6]
 80064fe:	1c7f      	adds	r7, r7, #1
 8006500:	5de8      	ldrb	r0, [r5, r7]
 8006502:	71e0      	strb	r0, [r4, #7]
 8006504:	1c7f      	adds	r7, r7, #1
 8006506:	0038      	movs	r0, r7

08006508 <??ZbZclParseHeader_1>:
 8006508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800650c <ZbZclPrependHeader>:
 800650c:	b470      	push	{r4, r5, r6}
 800650e:	0003      	movs	r3, r0
 8006510:	2400      	movs	r4, #0
 8006512:	0015      	movs	r5, r2
 8006514:	2600      	movs	r6, #0
 8006516:	7858      	ldrb	r0, [r3, #1]
 8006518:	2800      	cmp	r0, #0
 800651a:	d004      	beq.n	8006526 <??ZbZclPrependHeader_0>
 800651c:	2a05      	cmp	r2, #5
 800651e:	d202      	bcs.n	8006526 <??ZbZclPrependHeader_0>
 8006520:	f05f 30ff 	movs.w	r0, #4294967295
 8006524:	e030      	b.n	8006588 <??ZbZclPrependHeader_1>

08006526 <??ZbZclPrependHeader_0>:
 8006526:	2a03      	cmp	r2, #3
 8006528:	d202      	bcs.n	8006530 <??ZbZclPrependHeader_2>
 800652a:	f05f 30ff 	movs.w	r0, #4294967295
 800652e:	e02b      	b.n	8006588 <??ZbZclPrependHeader_1>

08006530 <??ZbZclPrependHeader_2>:
 8006530:	1e6d      	subs	r5, r5, #1
 8006532:	79d8      	ldrb	r0, [r3, #7]
 8006534:	5548      	strb	r0, [r1, r5]
 8006536:	1c76      	adds	r6, r6, #1
 8006538:	1e6d      	subs	r5, r5, #1
 800653a:	7998      	ldrb	r0, [r3, #6]
 800653c:	5548      	strb	r0, [r1, r5]
 800653e:	1c76      	adds	r6, r6, #1
 8006540:	7858      	ldrb	r0, [r3, #1]
 8006542:	2800      	cmp	r0, #0
 8006544:	d009      	beq.n	800655a <??ZbZclPrependHeader_3>
 8006546:	1e6d      	subs	r5, r5, #1
 8006548:	8898      	ldrh	r0, [r3, #4]
 800654a:	b280      	uxth	r0, r0
 800654c:	0a00      	lsrs	r0, r0, #8
 800654e:	5548      	strb	r0, [r1, r5]
 8006550:	1c76      	adds	r6, r6, #1
 8006552:	1e6d      	subs	r5, r5, #1
 8006554:	8898      	ldrh	r0, [r3, #4]
 8006556:	5548      	strb	r0, [r1, r5]
 8006558:	1c76      	adds	r6, r6, #1

0800655a <??ZbZclPrependHeader_3>:
 800655a:	7818      	ldrb	r0, [r3, #0]
 800655c:	f010 0003 	ands.w	r0, r0, #3
 8006560:	4304      	orrs	r4, r0
 8006562:	7858      	ldrb	r0, [r3, #1]
 8006564:	2800      	cmp	r0, #0
 8006566:	d001      	beq.n	800656c <??ZbZclPrependHeader_4>
 8006568:	f054 0404 	orrs.w	r4, r4, #4

0800656c <??ZbZclPrependHeader_4>:
 800656c:	7898      	ldrb	r0, [r3, #2]
 800656e:	2801      	cmp	r0, #1
 8006570:	d101      	bne.n	8006576 <??ZbZclPrependHeader_5>
 8006572:	f054 0408 	orrs.w	r4, r4, #8

08006576 <??ZbZclPrependHeader_5>:
 8006576:	78d8      	ldrb	r0, [r3, #3]
 8006578:	2801      	cmp	r0, #1
 800657a:	d101      	bne.n	8006580 <??ZbZclPrependHeader_6>
 800657c:	f054 0410 	orrs.w	r4, r4, #16

08006580 <??ZbZclPrependHeader_6>:
 8006580:	1e6d      	subs	r5, r5, #1
 8006582:	554c      	strb	r4, [r1, r5]
 8006584:	1c76      	adds	r6, r6, #1
 8006586:	0030      	movs	r0, r6

08006588 <??ZbZclPrependHeader_1>:
 8006588:	bc70      	pop	{r4, r5, r6}
 800658a:	4770      	bx	lr

0800658c <ZbZclAppendHeader>:
 800658c:	b430      	push	{r4, r5}
 800658e:	0003      	movs	r3, r0
 8006590:	2400      	movs	r4, #0
 8006592:	2500      	movs	r5, #0
 8006594:	7858      	ldrb	r0, [r3, #1]
 8006596:	2800      	cmp	r0, #0
 8006598:	d004      	beq.n	80065a4 <??ZbZclAppendHeader_0>
 800659a:	2a05      	cmp	r2, #5
 800659c:	d202      	bcs.n	80065a4 <??ZbZclAppendHeader_0>
 800659e:	f05f 30ff 	movs.w	r0, #4294967295
 80065a2:	e02b      	b.n	80065fc <??ZbZclAppendHeader_1>

080065a4 <??ZbZclAppendHeader_0>:
 80065a4:	2a03      	cmp	r2, #3
 80065a6:	d202      	bcs.n	80065ae <??ZbZclAppendHeader_2>
 80065a8:	f05f 30ff 	movs.w	r0, #4294967295
 80065ac:	e026      	b.n	80065fc <??ZbZclAppendHeader_1>

080065ae <??ZbZclAppendHeader_2>:
 80065ae:	7818      	ldrb	r0, [r3, #0]
 80065b0:	f010 0003 	ands.w	r0, r0, #3
 80065b4:	4304      	orrs	r4, r0
 80065b6:	7858      	ldrb	r0, [r3, #1]
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d001      	beq.n	80065c0 <??ZbZclAppendHeader_3>
 80065bc:	f054 0404 	orrs.w	r4, r4, #4

080065c0 <??ZbZclAppendHeader_3>:
 80065c0:	7898      	ldrb	r0, [r3, #2]
 80065c2:	2801      	cmp	r0, #1
 80065c4:	d101      	bne.n	80065ca <??ZbZclAppendHeader_4>
 80065c6:	f054 0408 	orrs.w	r4, r4, #8

080065ca <??ZbZclAppendHeader_4>:
 80065ca:	78d8      	ldrb	r0, [r3, #3]
 80065cc:	2801      	cmp	r0, #1
 80065ce:	d101      	bne.n	80065d4 <??ZbZclAppendHeader_5>
 80065d0:	f054 0410 	orrs.w	r4, r4, #16

080065d4 <??ZbZclAppendHeader_5>:
 80065d4:	554c      	strb	r4, [r1, r5]
 80065d6:	1c6d      	adds	r5, r5, #1
 80065d8:	7858      	ldrb	r0, [r3, #1]
 80065da:	2800      	cmp	r0, #0
 80065dc:	d007      	beq.n	80065ee <??ZbZclAppendHeader_6>
 80065de:	8898      	ldrh	r0, [r3, #4]
 80065e0:	5548      	strb	r0, [r1, r5]
 80065e2:	1c6d      	adds	r5, r5, #1
 80065e4:	8898      	ldrh	r0, [r3, #4]
 80065e6:	b280      	uxth	r0, r0
 80065e8:	0a00      	lsrs	r0, r0, #8
 80065ea:	5548      	strb	r0, [r1, r5]
 80065ec:	1c6d      	adds	r5, r5, #1

080065ee <??ZbZclAppendHeader_6>:
 80065ee:	7998      	ldrb	r0, [r3, #6]
 80065f0:	5548      	strb	r0, [r1, r5]
 80065f2:	1c6d      	adds	r5, r5, #1
 80065f4:	79d8      	ldrb	r0, [r3, #7]
 80065f6:	5548      	strb	r0, [r1, r5]
 80065f8:	1c6d      	adds	r5, r5, #1
 80065fa:	0028      	movs	r0, r5

080065fc <??ZbZclAppendHeader_1>:
 80065fc:	bc30      	pop	{r4, r5}
 80065fe:	4770      	bx	lr

08006600 <ZbZclLevelServerAlloc>:
 8006600:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006604:	b082      	sub	sp, #8
 8006606:	000f      	movs	r7, r1
 8006608:	0014      	movs	r4, r2
 800660a:	001d      	movs	r5, r3
 800660c:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8006610:	2c00      	cmp	r4, #0
 8006612:	d016      	beq.n	8006642 <??ZbZclLevelServerAlloc_0>
 8006614:	0020      	movs	r0, r4
 8006616:	f7fd fa37 	bl	8003a88 <ZbZclClusterGetClusterId>
 800661a:	2806      	cmp	r0, #6
 800661c:	d001      	beq.n	8006622 <??ZbZclLevelServerAlloc_1>
 800661e:	2000      	movs	r0, #0
 8006620:	e05a      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

08006622 <??ZbZclLevelServerAlloc_1>:
 8006622:	0020      	movs	r0, r4
 8006624:	f7fd fb38 	bl	8003c98 <ZbZclClusterGetDirection>
 8006628:	2800      	cmp	r0, #0
 800662a:	d001      	beq.n	8006630 <??ZbZclLevelServerAlloc_3>
 800662c:	2000      	movs	r0, #0
 800662e:	e053      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

08006630 <??ZbZclLevelServerAlloc_3>:
 8006630:	0020      	movs	r0, r4
 8006632:	f7fd fa23 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8006636:	0039      	movs	r1, r7
 8006638:	b2c9      	uxtb	r1, r1
 800663a:	4288      	cmp	r0, r1
 800663c:	d001      	beq.n	8006642 <??ZbZclLevelServerAlloc_0>
 800663e:	2000      	movs	r0, #0
 8006640:	e04a      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

08006642 <??ZbZclLevelServerAlloc_0>:
 8006642:	2000      	movs	r0, #0
 8006644:	9000      	str	r0, [sp, #0]
 8006646:	003b      	movs	r3, r7
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2208      	movs	r2, #8
 800664c:	2180      	movs	r1, #128	@ 0x80
 800664e:	9802      	ldr	r0, [sp, #8]
 8006650:	f7fd fba3 	bl	8003d9a <ZbZclClusterAlloc>
 8006654:	0006      	movs	r6, r0
 8006656:	2e00      	cmp	r6, #0
 8006658:	d101      	bne.n	800665e <??ZbZclLevelServerAlloc_4>
 800665a:	2000      	movs	r0, #0
 800665c:	e03c      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

0800665e <??ZbZclLevelServerAlloc_4>:
 800665e:	2202      	movs	r2, #2
 8006660:	2300      	movs	r3, #0
 8006662:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006666:	0030      	movs	r0, r6
 8006668:	f7fb f9fb 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800666c:	f20f 0071 	addw	r0, pc, #113	@ 0x71
 8006670:	6630      	str	r0, [r6, #96]	@ 0x60
 8006672:	f20f 00b1 	addw	r0, pc, #177	@ 0xb1
 8006676:	6670      	str	r0, [r6, #100]	@ 0x64
 8006678:	f20f 10f1 	addw	r0, pc, #497	@ 0x1f1
 800667c:	65b0      	str	r0, [r6, #88]	@ 0x58
 800667e:	2d00      	cmp	r5, #0
 8006680:	d00a      	beq.n	8006698 <??ZbZclLevelServerAlloc_5>
 8006682:	f05f 0910 	movs.w	r9, #16
 8006686:	46aa      	mov	sl, r5
 8006688:	f116 0b70 	adds.w	fp, r6, #112	@ 0x70
 800668c:	464a      	mov	r2, r9
 800668e:	4651      	mov	r1, sl
 8006690:	4658      	mov	r0, fp
 8006692:	f010 ffb4 	bl	80175fe <__aeabi_memcpy>
 8006696:	e00a      	b.n	80066ae <??ZbZclLevelServerAlloc_6>

08006698 <??ZbZclLevelServerAlloc_5>:
 8006698:	f05f 0910 	movs.w	r9, #16
 800669c:	f05f 0a00 	movs.w	sl, #0
 80066a0:	f116 0b70 	adds.w	fp, r6, #112	@ 0x70
 80066a4:	4652      	mov	r2, sl
 80066a6:	4649      	mov	r1, r9
 80066a8:	4658      	mov	r0, fp
 80066aa:	f001 fb35 	bl	8007d18 <__aeabi_memset>

080066ae <??ZbZclLevelServerAlloc_6>:
 80066ae:	4641      	mov	r1, r8
 80066b0:	0030      	movs	r0, r6
 80066b2:	f7fd f9e5 	bl	8003a80 <ZbZclClusterSetCallbackArg>
 80066b6:	66f4      	str	r4, [r6, #108]	@ 0x6c
 80066b8:	2202      	movs	r2, #2
 80066ba:	4908      	ldr	r1, [pc, #32]	@ (80066dc <??DataTable0>)
 80066bc:	0030      	movs	r0, r6
 80066be:	f7fb fae7 	bl	8001c90 <ZbZclAttrAppendList>
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d004      	beq.n	80066d0 <??ZbZclLevelServerAlloc_7>
 80066c6:	0030      	movs	r0, r6
 80066c8:	f7fd fc29 	bl	8003f1e <ZbZclClusterFree>
 80066cc:	2000      	movs	r0, #0
 80066ce:	e003      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

080066d0 <??ZbZclLevelServerAlloc_7>:
 80066d0:	0030      	movs	r0, r6
 80066d2:	f7fd fbf2 	bl	8003eba <ZbZclClusterAttach>
 80066d6:	0030      	movs	r0, r6

080066d8 <??ZbZclLevelServerAlloc_2>:
 80066d8:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080066dc <??DataTable0>:
 80066dc:	9c48 0801                                   H...

080066e0 <zcl_level_server_get_scene_data>:
 80066e0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80066e2:	0004      	movs	r4, r0
 80066e4:	000d      	movs	r5, r1
 80066e6:	0016      	movs	r6, r2
 80066e8:	2703      	movs	r7, #3
 80066ea:	2000      	movs	r0, #0
 80066ec:	9001      	str	r0, [sp, #4]
 80066ee:	2001      	movs	r0, #1
 80066f0:	9000      	str	r0, [sp, #0]
 80066f2:	ab02      	add	r3, sp, #8
 80066f4:	2200      	movs	r2, #0
 80066f6:	2100      	movs	r1, #0
 80066f8:	0020      	movs	r0, r4
 80066fa:	f7f9 fe74 	bl	80003e6 <ZbZclAttrRead>
 80066fe:	2800      	cmp	r0, #0
 8006700:	d001      	beq.n	8006706 <??zcl_level_server_get_scene_data_0>
 8006702:	2000      	movs	r0, #0
 8006704:	e00d      	b.n	8006722 <??zcl_level_server_get_scene_data_1>

08006706 <??zcl_level_server_get_scene_data_0>:
 8006706:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800670a:	0039      	movs	r1, r7
 800670c:	b2c9      	uxtb	r1, r1
 800670e:	5468      	strb	r0, [r5, r1]
 8006710:	1c7f      	adds	r7, r7, #1
 8006712:	89a1      	ldrh	r1, [r4, #12]
 8006714:	0028      	movs	r0, r5
 8006716:	f000 fd20 	bl	800715a <putle16>
 800671a:	1ef8      	subs	r0, r7, #3
 800671c:	70a8      	strb	r0, [r5, #2]
 800671e:	0038      	movs	r0, r7
 8006720:	b2c0      	uxtb	r0, r0

08006722 <??zcl_level_server_get_scene_data_1>:
 8006722:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08006724 <zcl_level_server_set_scene_data>:
 8006724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006728:	b085      	sub	sp, #20
 800672a:	4680      	mov	r8, r0
 800672c:	000c      	movs	r4, r1
 800672e:	0015      	movs	r5, r2
 8006730:	001e      	movs	r6, r3
 8006732:	f8cd 8010 	str.w	r8, [sp, #16]
 8006736:	0028      	movs	r0, r5
 8006738:	b2c0      	uxtb	r0, r0
 800673a:	2801      	cmp	r0, #1
 800673c:	d001      	beq.n	8006742 <??zcl_level_server_set_scene_data_0>
 800673e:	2087      	movs	r0, #135	@ 0x87
 8006740:	e037      	b.n	80067b2 <??zcl_level_server_set_scene_data_1>

08006742 <??zcl_level_server_set_scene_data_0>:
 8006742:	7827      	ldrb	r7, [r4, #0]
 8006744:	9804      	ldr	r0, [sp, #16]
 8006746:	6f00      	ldr	r0, [r0, #112]	@ 0x70
 8006748:	2800      	cmp	r0, #0
 800674a:	d02a      	beq.n	80067a2 <??zcl_level_server_set_scene_data_2>
 800674c:	f05f 0906 	movs.w	r9, #6
 8006750:	f05f 0a00 	movs.w	sl, #0
 8006754:	f10d 0b08 	add.w	fp, sp, #8
 8006758:	4652      	mov	r2, sl
 800675a:	4649      	mov	r1, r9
 800675c:	4658      	mov	r0, fp
 800675e:	f001 fadb 	bl	8007d18 <__aeabi_memset>
 8006762:	2000      	movs	r0, #0
 8006764:	f88d 0008 	strb.w	r0, [sp, #8]
 8006768:	f88d 7009 	strb.w	r7, [sp, #9]
 800676c:	2000      	movs	r0, #0
 800676e:	9001      	str	r0, [sp, #4]
 8006770:	2002      	movs	r0, #2
 8006772:	9000      	str	r0, [sp, #0]
 8006774:	f10d 030a 	add.w	r3, sp, #10
 8006778:	2200      	movs	r2, #0
 800677a:	2110      	movs	r1, #16
 800677c:	4640      	mov	r0, r8
 800677e:	f7f9 fe32 	bl	80003e6 <ZbZclAttrRead>
 8006782:	2800      	cmp	r0, #0
 8006784:	d002      	beq.n	800678c <??zcl_level_server_set_scene_data_3>
 8006786:	2000      	movs	r0, #0
 8006788:	f8ad 000a 	strh.w	r0, [sp, #10]

0800678c <??zcl_level_server_set_scene_data_3>:
 800678c:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8006790:	2200      	movs	r2, #0
 8006792:	a902      	add	r1, sp, #8
 8006794:	4640      	mov	r0, r8
 8006796:	f8dd c010 	ldr.w	ip, [sp, #16]
 800679a:	f8dc c070 	ldr.w	ip, [ip, #112]	@ 0x70
 800679e:	47e0      	blx	ip
 80067a0:	e006      	b.n	80067b0 <??zcl_level_server_set_scene_data_4>

080067a2 <??zcl_level_server_set_scene_data_2>:
 80067a2:	003a      	movs	r2, r7
 80067a4:	b2d2      	uxtb	r2, r2
 80067a6:	2300      	movs	r3, #0
 80067a8:	2100      	movs	r1, #0
 80067aa:	4640      	mov	r0, r8
 80067ac:	f7fb f959 	bl	8001a62 <ZbZclAttrIntegerWrite>

080067b0 <??zcl_level_server_set_scene_data_4>:
 80067b0:	2000      	movs	r0, #0

080067b2 <??zcl_level_server_set_scene_data_1>:
 80067b2:	b005      	add	sp, #20
 80067b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080067b8 <zcl_level_options_cmd_allow>:
 80067b8:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 80067bc:	0005      	movs	r5, r0
 80067be:	000e      	movs	r6, r1
 80067c0:	0017      	movs	r7, r2
 80067c2:	46a8      	mov	r8, r5
 80067c4:	2000      	movs	r0, #0
 80067c6:	9001      	str	r0, [sp, #4]
 80067c8:	2001      	movs	r0, #1
 80067ca:	9000      	str	r0, [sp, #0]
 80067cc:	ab02      	add	r3, sp, #8
 80067ce:	2200      	movs	r2, #0
 80067d0:	210f      	movs	r1, #15
 80067d2:	0028      	movs	r0, r5
 80067d4:	f7f9 fe07 	bl	80003e6 <ZbZclAttrRead>
 80067d8:	2800      	cmp	r0, #0
 80067da:	d001      	beq.n	80067e0 <??zcl_level_options_cmd_allow_0>
 80067dc:	2000      	movs	r0, #0
 80067de:	e042      	b.n	8006866 <??zcl_level_options_cmd_allow_1>

080067e0 <??zcl_level_options_cmd_allow_0>:
 80067e0:	f05f 0900 	movs.w	r9, #0

080067e4 <??zcl_level_options_cmd_allow_2>:
 80067e4:	4648      	mov	r0, r9
 80067e6:	b2c0      	uxtb	r0, r0
 80067e8:	2808      	cmp	r0, #8
 80067ea:	da1d      	bge.n	8006828 <??zcl_level_options_cmd_allow_3>
 80067ec:	2001      	movs	r0, #1
 80067ee:	fa10 f009 	lsls.w	r0, r0, r9
 80067f2:	0004      	movs	r4, r0
 80067f4:	0030      	movs	r0, r6
 80067f6:	b2c0      	uxtb	r0, r0
 80067f8:	0021      	movs	r1, r4
 80067fa:	b2c9      	uxtb	r1, r1
 80067fc:	4208      	tst	r0, r1
 80067fe:	d010      	beq.n	8006822 <??zcl_level_options_cmd_allow_4>

08006800 <??zcl_level_options_cmd_allow_5>:
 8006800:	0038      	movs	r0, r7
 8006802:	b2c0      	uxtb	r0, r0
 8006804:	0021      	movs	r1, r4
 8006806:	b2c9      	uxtb	r1, r1
 8006808:	4208      	tst	r0, r1
 800680a:	d105      	bne.n	8006818 <??zcl_level_options_cmd_allow_6>
 800680c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8006810:	43a0      	bics	r0, r4
 8006812:	f88d 0008 	strb.w	r0, [sp, #8]
 8006816:	e004      	b.n	8006822 <??zcl_level_options_cmd_allow_4>

08006818 <??zcl_level_options_cmd_allow_6>:
 8006818:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800681c:	4320      	orrs	r0, r4
 800681e:	f88d 0008 	strb.w	r0, [sp, #8]

08006822 <??zcl_level_options_cmd_allow_4>:
 8006822:	f119 0901 	adds.w	r9, r9, #1
 8006826:	e7dd      	b.n	80067e4 <??zcl_level_options_cmd_allow_2>

08006828 <??zcl_level_options_cmd_allow_3>:
 8006828:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800682c:	07c0      	lsls	r0, r0, #31
 800682e:	d419      	bmi.n	8006864 <??zcl_level_options_cmd_allow_7>
 8006830:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 8006834:	2800      	cmp	r0, #0
 8006836:	d015      	beq.n	8006864 <??zcl_level_options_cmd_allow_7>
 8006838:	2000      	movs	r0, #0
 800683a:	9001      	str	r0, [sp, #4]
 800683c:	2001      	movs	r0, #1
 800683e:	9000      	str	r0, [sp, #0]
 8006840:	f10d 0309 	add.w	r3, sp, #9
 8006844:	2200      	movs	r2, #0
 8006846:	2100      	movs	r1, #0
 8006848:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 800684c:	f7f9 fdcb 	bl	80003e6 <ZbZclAttrRead>
 8006850:	2800      	cmp	r0, #0
 8006852:	d001      	beq.n	8006858 <??zcl_level_options_cmd_allow_8>
 8006854:	2000      	movs	r0, #0
 8006856:	e006      	b.n	8006866 <??zcl_level_options_cmd_allow_1>

08006858 <??zcl_level_options_cmd_allow_8>:
 8006858:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800685c:	2800      	cmp	r0, #0
 800685e:	d101      	bne.n	8006864 <??zcl_level_options_cmd_allow_7>
 8006860:	2000      	movs	r0, #0
 8006862:	e000      	b.n	8006866 <??zcl_level_options_cmd_allow_1>

08006864 <??zcl_level_options_cmd_allow_7>:
 8006864:	2001      	movs	r0, #1

08006866 <??zcl_level_options_cmd_allow_1>:
 8006866:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800686c <zcl_level_server_handle_command>:
 800686c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006870:	b08e      	sub	sp, #56	@ 0x38
 8006872:	0004      	movs	r4, r0
 8006874:	000d      	movs	r5, r1
 8006876:	0016      	movs	r6, r2
 8006878:	0027      	movs	r7, r4
 800687a:	f8b6 8028 	ldrh.w	r8, [r6, #40]	@ 0x28
 800687e:	f05f 0918 	movs.w	r9, #24
 8006882:	f05f 0a00 	movs.w	sl, #0
 8006886:	f10d 0b20 	add.w	fp, sp, #32
 800688a:	4652      	mov	r2, sl
 800688c:	4649      	mov	r1, r9
 800688e:	4658      	mov	r0, fp
 8006890:	f001 fa42 	bl	8007d18 <__aeabi_memset>
 8006894:	a808      	add	r0, sp, #32
 8006896:	f116 0110 	adds.w	r1, r6, #16
 800689a:	2210      	movs	r2, #16
 800689c:	f010 feaf 	bl	80175fe <__aeabi_memcpy>
 80068a0:	79a8      	ldrb	r0, [r5, #6]
 80068a2:	f88d 0030 	strb.w	r0, [sp, #48]	@ 0x30
 80068a6:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 80068aa:	f7fd f9de 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 80068ae:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 80068b2:	78a8      	ldrb	r0, [r5, #2]
 80068b4:	2800      	cmp	r0, #0
 80068b6:	d001      	beq.n	80068bc <??zcl_level_server_handle_command_0>
 80068b8:	2081      	movs	r0, #129	@ 0x81
 80068ba:	e124      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080068bc <??zcl_level_server_handle_command_0>:
 80068bc:	79e8      	ldrb	r0, [r5, #7]
 80068be:	2800      	cmp	r0, #0
 80068c0:	d00f      	beq.n	80068e2 <??zcl_level_server_handle_command_2>
 80068c2:	2802      	cmp	r0, #2
 80068c4:	f000 809b 	beq.w	80069fe <??zcl_level_server_handle_command_3>
 80068c8:	d353      	bcc.n	8006972 <??zcl_level_server_handle_command_4>
 80068ca:	2804      	cmp	r0, #4
 80068cc:	d009      	beq.n	80068e2 <??zcl_level_server_handle_command_2>
 80068ce:	f0c0 80e2 	bcc.w	8006a96 <??zcl_level_server_handle_command_5>
 80068d2:	2806      	cmp	r0, #6
 80068d4:	f000 8093 	beq.w	80069fe <??zcl_level_server_handle_command_3>
 80068d8:	d34b      	bcc.n	8006972 <??zcl_level_server_handle_command_4>
 80068da:	2807      	cmp	r0, #7
 80068dc:	f000 80db 	beq.w	8006a96 <??zcl_level_server_handle_command_5>
 80068e0:	e110      	b.n	8006b04 <??zcl_level_server_handle_command_6>

080068e2 <??zcl_level_server_handle_command_2>:
 80068e2:	4640      	mov	r0, r8
 80068e4:	b280      	uxth	r0, r0
 80068e6:	2803      	cmp	r0, #3
 80068e8:	da01      	bge.n	80068ee <??zcl_level_server_handle_command_7>
 80068ea:	2080      	movs	r0, #128	@ 0x80
 80068ec:	e10b      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080068ee <??zcl_level_server_handle_command_7>:
 80068ee:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d101      	bne.n	80068f8 <??zcl_level_server_handle_command_8>
 80068f4:	2081      	movs	r0, #129	@ 0x81
 80068f6:	e106      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080068f8 <??zcl_level_server_handle_command_8>:
 80068f8:	f05f 0906 	movs.w	r9, #6
 80068fc:	f05f 0a00 	movs.w	sl, #0
 8006900:	f10d 0b14 	add.w	fp, sp, #20
 8006904:	4652      	mov	r2, sl
 8006906:	4649      	mov	r1, r9
 8006908:	4658      	mov	r0, fp
 800690a:	f001 fa05 	bl	8007d18 <__aeabi_memset>
 800690e:	79e8      	ldrb	r0, [r5, #7]
 8006910:	2804      	cmp	r0, #4
 8006912:	d102      	bne.n	800691a <??zcl_level_server_handle_command_9>
 8006914:	2001      	movs	r0, #1
 8006916:	f88d 0014 	strb.w	r0, [sp, #20]

0800691a <??zcl_level_server_handle_command_9>:
 800691a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800691c:	7800      	ldrb	r0, [r0, #0]
 800691e:	f88d 0015 	strb.w	r0, [sp, #21]
 8006922:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006924:	1c40      	adds	r0, r0, #1
 8006926:	f000 fbcc 	bl	80070c2 <pletoh16>
 800692a:	f8ad 0016 	strh.w	r0, [sp, #22]
 800692e:	79e8      	ldrb	r0, [r5, #7]
 8006930:	2800      	cmp	r0, #0
 8006932:	d116      	bne.n	8006962 <??zcl_level_server_handle_command_10>
 8006934:	4640      	mov	r0, r8
 8006936:	b280      	uxth	r0, r0
 8006938:	2805      	cmp	r0, #5
 800693a:	db07      	blt.n	800694c <??zcl_level_server_handle_command_11>
 800693c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800693e:	78c0      	ldrb	r0, [r0, #3]
 8006940:	f88d 0018 	strb.w	r0, [sp, #24]
 8006944:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006946:	7900      	ldrb	r0, [r0, #4]
 8006948:	f88d 0019 	strb.w	r0, [sp, #25]

0800694c <??zcl_level_server_handle_command_11>:
 800694c:	f89d 2019 	ldrb.w	r2, [sp, #25]
 8006950:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8006954:	0020      	movs	r0, r4
 8006956:	f7ff ff2f 	bl	80067b8 <zcl_level_options_cmd_allow>
 800695a:	2800      	cmp	r0, #0
 800695c:	d101      	bne.n	8006962 <??zcl_level_server_handle_command_10>
 800695e:	2070      	movs	r0, #112	@ 0x70
 8006960:	e0d1      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006962 <??zcl_level_server_handle_command_10>:
 8006962:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006964:	aa08      	add	r2, sp, #32
 8006966:	a905      	add	r1, sp, #20
 8006968:	0020      	movs	r0, r4
 800696a:	f8d7 c070 	ldr.w	ip, [r7, #112]	@ 0x70
 800696e:	47e0      	blx	ip
 8006970:	e0c9      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006972 <??zcl_level_server_handle_command_4>:
 8006972:	4640      	mov	r0, r8
 8006974:	b280      	uxth	r0, r0
 8006976:	2802      	cmp	r0, #2
 8006978:	da01      	bge.n	800697e <??zcl_level_server_handle_command_12>
 800697a:	2080      	movs	r0, #128	@ 0x80
 800697c:	e0c3      	b.n	8006b06 <??zcl_level_server_handle_command_1>

0800697e <??zcl_level_server_handle_command_12>:
 800697e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8006980:	2800      	cmp	r0, #0
 8006982:	d101      	bne.n	8006988 <??zcl_level_server_handle_command_13>
 8006984:	2081      	movs	r0, #129	@ 0x81
 8006986:	e0be      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006988 <??zcl_level_server_handle_command_13>:
 8006988:	f05f 0905 	movs.w	r9, #5
 800698c:	f05f 0a00 	movs.w	sl, #0
 8006990:	f10d 0b0c 	add.w	fp, sp, #12
 8006994:	4652      	mov	r2, sl
 8006996:	4649      	mov	r1, r9
 8006998:	4658      	mov	r0, fp
 800699a:	f001 f9bd 	bl	8007d18 <__aeabi_memset>
 800699e:	79e8      	ldrb	r0, [r5, #7]
 80069a0:	2805      	cmp	r0, #5
 80069a2:	d102      	bne.n	80069aa <??zcl_level_server_handle_command_14>
 80069a4:	2001      	movs	r0, #1
 80069a6:	f88d 000c 	strb.w	r0, [sp, #12]

080069aa <??zcl_level_server_handle_command_14>:
 80069aa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069ac:	7800      	ldrb	r0, [r0, #0]
 80069ae:	f88d 000d 	strb.w	r0, [sp, #13]
 80069b2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069b4:	7840      	ldrb	r0, [r0, #1]
 80069b6:	f88d 000e 	strb.w	r0, [sp, #14]
 80069ba:	79e8      	ldrb	r0, [r5, #7]
 80069bc:	2801      	cmp	r0, #1
 80069be:	d116      	bne.n	80069ee <??zcl_level_server_handle_command_15>
 80069c0:	4640      	mov	r0, r8
 80069c2:	b280      	uxth	r0, r0
 80069c4:	2804      	cmp	r0, #4
 80069c6:	db07      	blt.n	80069d8 <??zcl_level_server_handle_command_16>
 80069c8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069ca:	7880      	ldrb	r0, [r0, #2]
 80069cc:	f88d 000f 	strb.w	r0, [sp, #15]
 80069d0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069d2:	78c0      	ldrb	r0, [r0, #3]
 80069d4:	f88d 0010 	strb.w	r0, [sp, #16]

080069d8 <??zcl_level_server_handle_command_16>:
 80069d8:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80069dc:	f89d 100f 	ldrb.w	r1, [sp, #15]
 80069e0:	0020      	movs	r0, r4
 80069e2:	f7ff fee9 	bl	80067b8 <zcl_level_options_cmd_allow>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	d101      	bne.n	80069ee <??zcl_level_server_handle_command_15>
 80069ea:	2070      	movs	r0, #112	@ 0x70
 80069ec:	e08b      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080069ee <??zcl_level_server_handle_command_15>:
 80069ee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80069f0:	aa08      	add	r2, sp, #32
 80069f2:	a903      	add	r1, sp, #12
 80069f4:	0020      	movs	r0, r4
 80069f6:	f8d7 c074 	ldr.w	ip, [r7, #116]	@ 0x74
 80069fa:	47e0      	blx	ip
 80069fc:	e083      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080069fe <??zcl_level_server_handle_command_3>:
 80069fe:	4640      	mov	r0, r8
 8006a00:	b280      	uxth	r0, r0
 8006a02:	2804      	cmp	r0, #4
 8006a04:	da01      	bge.n	8006a0a <??zcl_level_server_handle_command_17>
 8006a06:	2080      	movs	r0, #128	@ 0x80
 8006a08:	e07d      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a0a <??zcl_level_server_handle_command_17>:
 8006a0a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	d101      	bne.n	8006a14 <??zcl_level_server_handle_command_18>
 8006a10:	2081      	movs	r0, #129	@ 0x81
 8006a12:	e078      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a14 <??zcl_level_server_handle_command_18>:
 8006a14:	f05f 0908 	movs.w	r9, #8
 8006a18:	f05f 0a00 	movs.w	sl, #0
 8006a1c:	f10d 0b04 	add.w	fp, sp, #4
 8006a20:	4652      	mov	r2, sl
 8006a22:	4649      	mov	r1, r9
 8006a24:	4658      	mov	r0, fp
 8006a26:	f001 f977 	bl	8007d18 <__aeabi_memset>
 8006a2a:	79e8      	ldrb	r0, [r5, #7]
 8006a2c:	2806      	cmp	r0, #6
 8006a2e:	d102      	bne.n	8006a36 <??zcl_level_server_handle_command_19>
 8006a30:	2001      	movs	r0, #1
 8006a32:	f88d 0004 	strb.w	r0, [sp, #4]

08006a36 <??zcl_level_server_handle_command_19>:
 8006a36:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a38:	7800      	ldrb	r0, [r0, #0]
 8006a3a:	f88d 0005 	strb.w	r0, [sp, #5]
 8006a3e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a40:	7840      	ldrb	r0, [r0, #1]
 8006a42:	f88d 0006 	strb.w	r0, [sp, #6]
 8006a46:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a48:	1c80      	adds	r0, r0, #2
 8006a4a:	f000 fb3a 	bl	80070c2 <pletoh16>
 8006a4e:	f8ad 0008 	strh.w	r0, [sp, #8]
 8006a52:	79e8      	ldrb	r0, [r5, #7]
 8006a54:	2802      	cmp	r0, #2
 8006a56:	d116      	bne.n	8006a86 <??zcl_level_server_handle_command_20>
 8006a58:	4640      	mov	r0, r8
 8006a5a:	b280      	uxth	r0, r0
 8006a5c:	2806      	cmp	r0, #6
 8006a5e:	db07      	blt.n	8006a70 <??zcl_level_server_handle_command_21>
 8006a60:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a62:	7900      	ldrb	r0, [r0, #4]
 8006a64:	f88d 000a 	strb.w	r0, [sp, #10]
 8006a68:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a6a:	7940      	ldrb	r0, [r0, #5]
 8006a6c:	f88d 000b 	strb.w	r0, [sp, #11]

08006a70 <??zcl_level_server_handle_command_21>:
 8006a70:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8006a74:	f89d 100a 	ldrb.w	r1, [sp, #10]
 8006a78:	0020      	movs	r0, r4
 8006a7a:	f7ff fe9d 	bl	80067b8 <zcl_level_options_cmd_allow>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d101      	bne.n	8006a86 <??zcl_level_server_handle_command_20>
 8006a82:	2070      	movs	r0, #112	@ 0x70
 8006a84:	e03f      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a86 <??zcl_level_server_handle_command_20>:
 8006a86:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006a88:	aa08      	add	r2, sp, #32
 8006a8a:	a901      	add	r1, sp, #4
 8006a8c:	0020      	movs	r0, r4
 8006a8e:	f8d7 c078 	ldr.w	ip, [r7, #120]	@ 0x78
 8006a92:	47e0      	blx	ip
 8006a94:	e037      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a96 <??zcl_level_server_handle_command_5>:
 8006a96:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d101      	bne.n	8006aa0 <??zcl_level_server_handle_command_22>
 8006a9c:	2081      	movs	r0, #129	@ 0x81
 8006a9e:	e032      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006aa0 <??zcl_level_server_handle_command_22>:
 8006aa0:	f05f 0903 	movs.w	r9, #3
 8006aa4:	f05f 0a00 	movs.w	sl, #0
 8006aa8:	46eb      	mov	fp, sp
 8006aaa:	4652      	mov	r2, sl
 8006aac:	4649      	mov	r1, r9
 8006aae:	4658      	mov	r0, fp
 8006ab0:	f001 f932 	bl	8007d18 <__aeabi_memset>
 8006ab4:	79e8      	ldrb	r0, [r5, #7]
 8006ab6:	2807      	cmp	r0, #7
 8006ab8:	d102      	bne.n	8006ac0 <??zcl_level_server_handle_command_23>
 8006aba:	2001      	movs	r0, #1
 8006abc:	f88d 0000 	strb.w	r0, [sp]

08006ac0 <??zcl_level_server_handle_command_23>:
 8006ac0:	79e8      	ldrb	r0, [r5, #7]
 8006ac2:	2803      	cmp	r0, #3
 8006ac4:	d116      	bne.n	8006af4 <??zcl_level_server_handle_command_24>
 8006ac6:	4640      	mov	r0, r8
 8006ac8:	b280      	uxth	r0, r0
 8006aca:	2802      	cmp	r0, #2
 8006acc:	db07      	blt.n	8006ade <??zcl_level_server_handle_command_25>
 8006ace:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006ad0:	7800      	ldrb	r0, [r0, #0]
 8006ad2:	f88d 0001 	strb.w	r0, [sp, #1]
 8006ad6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006ad8:	7840      	ldrb	r0, [r0, #1]
 8006ada:	f88d 0002 	strb.w	r0, [sp, #2]

08006ade <??zcl_level_server_handle_command_25>:
 8006ade:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8006ae2:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8006ae6:	0020      	movs	r0, r4
 8006ae8:	f7ff fe66 	bl	80067b8 <zcl_level_options_cmd_allow>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	d101      	bne.n	8006af4 <??zcl_level_server_handle_command_24>
 8006af0:	2070      	movs	r0, #112	@ 0x70
 8006af2:	e008      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006af4 <??zcl_level_server_handle_command_24>:
 8006af4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006af6:	aa08      	add	r2, sp, #32
 8006af8:	4669      	mov	r1, sp
 8006afa:	0020      	movs	r0, r4
 8006afc:	f8d7 c07c 	ldr.w	ip, [r7, #124]	@ 0x7c
 8006b00:	47e0      	blx	ip
 8006b02:	e000      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006b04 <??zcl_level_server_handle_command_6>:
 8006b04:	2081      	movs	r0, #129	@ 0x81

08006b06 <??zcl_level_server_handle_command_1>:
 8006b06:	b00f      	add	sp, #60	@ 0x3c
 8006b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b0c <ZbZclOnOffServerAlloc>:
 8006b0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b10:	0006      	movs	r6, r0
 8006b12:	000f      	movs	r7, r1
 8006b14:	0014      	movs	r4, r2
 8006b16:	4698      	mov	r8, r3
 8006b18:	2000      	movs	r0, #0
 8006b1a:	9000      	str	r0, [sp, #0]
 8006b1c:	003b      	movs	r3, r7
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2206      	movs	r2, #6
 8006b22:	2180      	movs	r1, #128	@ 0x80
 8006b24:	0030      	movs	r0, r6
 8006b26:	f7fd f938 	bl	8003d9a <ZbZclClusterAlloc>
 8006b2a:	0005      	movs	r5, r0
 8006b2c:	2d00      	cmp	r5, #0
 8006b2e:	d101      	bne.n	8006b34 <??ZbZclOnOffServerAlloc_0>
 8006b30:	2000      	movs	r0, #0
 8006b32:	e041      	b.n	8006bb8 <??ZbZclOnOffServerAlloc_1>

08006b34 <??ZbZclOnOffServerAlloc_0>:
 8006b34:	2c00      	cmp	r4, #0
 8006b36:	d00a      	beq.n	8006b4e <??ZbZclOnOffServerAlloc_2>
 8006b38:	f05f 090c 	movs.w	r9, #12
 8006b3c:	46a2      	mov	sl, r4
 8006b3e:	f115 0b6c 	adds.w	fp, r5, #108	@ 0x6c
 8006b42:	464a      	mov	r2, r9
 8006b44:	4651      	mov	r1, sl
 8006b46:	4658      	mov	r0, fp
 8006b48:	f010 fd59 	bl	80175fe <__aeabi_memcpy>
 8006b4c:	e00a      	b.n	8006b64 <??ZbZclOnOffServerAlloc_3>

08006b4e <??ZbZclOnOffServerAlloc_2>:
 8006b4e:	f05f 090c 	movs.w	r9, #12
 8006b52:	f05f 0a00 	movs.w	sl, #0
 8006b56:	f115 0b6c 	adds.w	fp, r5, #108	@ 0x6c
 8006b5a:	4652      	mov	r2, sl
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	4658      	mov	r0, fp
 8006b60:	f001 f8da 	bl	8007d18 <__aeabi_memset>

08006b64 <??ZbZclOnOffServerAlloc_3>:
 8006b64:	2201      	movs	r2, #1
 8006b66:	2300      	movs	r3, #0
 8006b68:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006b6c:	0028      	movs	r0, r5
 8006b6e:	f7fa ff78 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006b72:	f20f 004d 	addw	r0, pc, #77	@ 0x4d
 8006b76:	6628      	str	r0, [r5, #96]	@ 0x60
 8006b78:	f20f 0089 	addw	r0, pc, #137	@ 0x89
 8006b7c:	6668      	str	r0, [r5, #100]	@ 0x64
 8006b7e:	f20f 00c1 	addw	r0, pc, #193	@ 0xc1
 8006b82:	65a8      	str	r0, [r5, #88]	@ 0x58
 8006b84:	2201      	movs	r2, #1
 8006b86:	490d      	ldr	r1, [pc, #52]	@ (8006bbc <??DataTable0>)
 8006b88:	0028      	movs	r0, r5
 8006b8a:	f7fb f881 	bl	8001c90 <ZbZclAttrAppendList>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d004      	beq.n	8006b9c <??ZbZclOnOffServerAlloc_4>
 8006b92:	0028      	movs	r0, r5
 8006b94:	f7fd f9c3 	bl	8003f1e <ZbZclClusterFree>
 8006b98:	2000      	movs	r0, #0
 8006b9a:	e00d      	b.n	8006bb8 <??ZbZclOnOffServerAlloc_1>

08006b9c <??ZbZclOnOffServerAlloc_4>:
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	0028      	movs	r0, r5
 8006ba4:	f7fa ff5d 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006ba8:	4641      	mov	r1, r8
 8006baa:	0028      	movs	r0, r5
 8006bac:	f7fc ff68 	bl	8003a80 <ZbZclClusterSetCallbackArg>
 8006bb0:	0028      	movs	r0, r5
 8006bb2:	f7fd f982 	bl	8003eba <ZbZclClusterAttach>
 8006bb6:	0028      	movs	r0, r5

08006bb8 <??ZbZclOnOffServerAlloc_1>:
 8006bb8:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006bbc <??DataTable0>:
 8006bbc:	9c98 0801                                   ....

08006bc0 <onOffServerGetSceneData>:
 8006bc0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8006bc2:	0004      	movs	r4, r0
 8006bc4:	000d      	movs	r5, r1
 8006bc6:	0016      	movs	r6, r2
 8006bc8:	2703      	movs	r7, #3
 8006bca:	2000      	movs	r0, #0
 8006bcc:	9001      	str	r0, [sp, #4]
 8006bce:	2001      	movs	r0, #1
 8006bd0:	9000      	str	r0, [sp, #0]
 8006bd2:	ab02      	add	r3, sp, #8
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	0020      	movs	r0, r4
 8006bda:	f7f9 fc04 	bl	80003e6 <ZbZclAttrRead>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	d001      	beq.n	8006be6 <??onOffServerGetSceneData_0>
 8006be2:	2000      	movs	r0, #0
 8006be4:	e00d      	b.n	8006c02 <??onOffServerGetSceneData_1>

08006be6 <??onOffServerGetSceneData_0>:
 8006be6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8006bea:	0039      	movs	r1, r7
 8006bec:	b2c9      	uxtb	r1, r1
 8006bee:	5468      	strb	r0, [r5, r1]
 8006bf0:	1c7f      	adds	r7, r7, #1
 8006bf2:	89a1      	ldrh	r1, [r4, #12]
 8006bf4:	0028      	movs	r0, r5
 8006bf6:	f000 fab0 	bl	800715a <putle16>
 8006bfa:	1ef8      	subs	r0, r7, #3
 8006bfc:	70a8      	strb	r0, [r5, #2]
 8006bfe:	0038      	movs	r0, r7
 8006c00:	b2c0      	uxtb	r0, r0

08006c02 <??onOffServerGetSceneData_1>:
 8006c02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08006c04 <onOffServerSetSceneData>:
 8006c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c08:	0007      	movs	r7, r0
 8006c0a:	000c      	movs	r4, r1
 8006c0c:	0015      	movs	r5, r2
 8006c0e:	001e      	movs	r6, r3
 8006c10:	0028      	movs	r0, r5
 8006c12:	b2c0      	uxtb	r0, r0
 8006c14:	2801      	cmp	r0, #1
 8006c16:	d001      	beq.n	8006c1c <??onOffServerSetSceneData_0>
 8006c18:	2087      	movs	r0, #135	@ 0x87
 8006c1a:	e00f      	b.n	8006c3c <??onOffServerSetSceneData_1>

08006c1c <??onOffServerSetSceneData_0>:
 8006c1c:	7820      	ldrb	r0, [r4, #0]
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d002      	beq.n	8006c28 <??onOffServerSetSceneData_2>
 8006c22:	f05f 0801 	movs.w	r8, #1
 8006c26:	e001      	b.n	8006c2c <??onOffServerSetSceneData_3>

08006c28 <??onOffServerSetSceneData_2>:
 8006c28:	f05f 0800 	movs.w	r8, #0

08006c2c <??onOffServerSetSceneData_3>:
 8006c2c:	4642      	mov	r2, r8
 8006c2e:	b2d2      	uxtb	r2, r2
 8006c30:	2300      	movs	r3, #0
 8006c32:	2100      	movs	r1, #0
 8006c34:	0038      	movs	r0, r7
 8006c36:	f7fa ff14 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006c3a:	2000      	movs	r0, #0

08006c3c <??onOffServerSetSceneData_1>:
 8006c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006c40 <onOffServerCommand>:
 8006c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c44:	b08a      	sub	sp, #40	@ 0x28
 8006c46:	4680      	mov	r8, r0
 8006c48:	000c      	movs	r4, r1
 8006c4a:	0015      	movs	r5, r2
 8006c4c:	4646      	mov	r6, r8
 8006c4e:	27ff      	movs	r7, #255	@ 0xff
 8006c50:	f05f 0918 	movs.w	r9, #24
 8006c54:	f05f 0a00 	movs.w	sl, #0
 8006c58:	f10d 0b10 	add.w	fp, sp, #16
 8006c5c:	4652      	mov	r2, sl
 8006c5e:	4649      	mov	r1, r9
 8006c60:	4658      	mov	r0, fp
 8006c62:	f001 f859 	bl	8007d18 <__aeabi_memset>
 8006c66:	a804      	add	r0, sp, #16
 8006c68:	f115 0110 	adds.w	r1, r5, #16
 8006c6c:	2210      	movs	r2, #16
 8006c6e:	f010 fcc6 	bl	80175fe <__aeabi_memcpy>
 8006c72:	79a0      	ldrb	r0, [r4, #6]
 8006c74:	f88d 0020 	strb.w	r0, [sp, #32]
 8006c78:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8006c7c:	f7fc fff5 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8006c80:	f8ad 0022 	strh.w	r0, [sp, #34]	@ 0x22
 8006c84:	79e0      	ldrb	r0, [r4, #7]
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d003      	beq.n	8006c92 <??onOffServerCommand_0>
 8006c8a:	2802      	cmp	r0, #2
 8006c8c:	d025      	beq.n	8006cda <??onOffServerCommand_1>
 8006c8e:	d312      	bcc.n	8006cb6 <??onOffServerCommand_2>
 8006c90:	e050      	b.n	8006d34 <??onOffServerCommand_3>

08006c92 <??onOffServerCommand_0>:
 8006c92:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d007      	beq.n	8006ca8 <??onOffServerCommand_4>
 8006c98:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8006c9c:	a904      	add	r1, sp, #16
 8006c9e:	4640      	mov	r0, r8
 8006ca0:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 8006ca2:	4798      	blx	r3
 8006ca4:	0007      	movs	r7, r0
 8006ca6:	e005      	b.n	8006cb4 <??onOffServerCommand_5>

08006ca8 <??onOffServerCommand_4>:
 8006ca8:	2200      	movs	r2, #0
 8006caa:	2300      	movs	r3, #0
 8006cac:	2100      	movs	r1, #0
 8006cae:	4640      	mov	r0, r8
 8006cb0:	f7fa fed7 	bl	8001a62 <ZbZclAttrIntegerWrite>

08006cb4 <??onOffServerCommand_5>:
 8006cb4:	e040      	b.n	8006d38 <??onOffServerCommand_6>

08006cb6 <??onOffServerCommand_2>:
 8006cb6:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d007      	beq.n	8006ccc <??onOffServerCommand_7>
 8006cbc:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8006cc0:	a904      	add	r1, sp, #16
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8006cc6:	4798      	blx	r3
 8006cc8:	0007      	movs	r7, r0
 8006cca:	e005      	b.n	8006cd8 <??onOffServerCommand_8>

08006ccc <??onOffServerCommand_7>:
 8006ccc:	2201      	movs	r2, #1
 8006cce:	2300      	movs	r3, #0
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	4640      	mov	r0, r8
 8006cd4:	f7fa fec5 	bl	8001a62 <ZbZclAttrIntegerWrite>

08006cd8 <??onOffServerCommand_8>:
 8006cd8:	e02e      	b.n	8006d38 <??onOffServerCommand_6>

08006cda <??onOffServerCommand_1>:
 8006cda:	6f70      	ldr	r0, [r6, #116]	@ 0x74
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d007      	beq.n	8006cf0 <??onOffServerCommand_9>
 8006ce0:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8006ce4:	a904      	add	r1, sp, #16
 8006ce6:	4640      	mov	r0, r8
 8006ce8:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8006cea:	4798      	blx	r3
 8006cec:	0007      	movs	r7, r0
 8006cee:	e020      	b.n	8006d32 <??onOffServerCommand_10>

08006cf0 <??onOffServerCommand_9>:
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	9001      	str	r0, [sp, #4]
 8006cf4:	2001      	movs	r0, #1
 8006cf6:	9000      	str	r0, [sp, #0]
 8006cf8:	ab02      	add	r3, sp, #8
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	4640      	mov	r0, r8
 8006d00:	f7f9 fb71 	bl	80003e6 <ZbZclAttrRead>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	d002      	beq.n	8006d0e <??onOffServerCommand_11>
 8006d08:	2086      	movs	r0, #134	@ 0x86
 8006d0a:	0007      	movs	r7, r0
 8006d0c:	e014      	b.n	8006d38 <??onOffServerCommand_6>

08006d0e <??onOffServerCommand_11>:
 8006d0e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8006d12:	2800      	cmp	r0, #0
 8006d14:	d003      	beq.n	8006d1e <??onOffServerCommand_12>
 8006d16:	2000      	movs	r0, #0
 8006d18:	f88d 0008 	strb.w	r0, [sp, #8]
 8006d1c:	e002      	b.n	8006d24 <??onOffServerCommand_13>

08006d1e <??onOffServerCommand_12>:
 8006d1e:	2001      	movs	r0, #1
 8006d20:	f88d 0008 	strb.w	r0, [sp, #8]

08006d24 <??onOffServerCommand_13>:
 8006d24:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	4640      	mov	r0, r8
 8006d2e:	f7fa fe98 	bl	8001a62 <ZbZclAttrIntegerWrite>

08006d32 <??onOffServerCommand_10>:
 8006d32:	e001      	b.n	8006d38 <??onOffServerCommand_6>

08006d34 <??onOffServerCommand_3>:
 8006d34:	2081      	movs	r0, #129	@ 0x81
 8006d36:	0007      	movs	r7, r0

08006d38 <??onOffServerCommand_6>:
 8006d38:	0038      	movs	r0, r7
 8006d3a:	b2c0      	uxtb	r0, r0
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d106      	bne.n	8006d4e <??onOffServerCommand_14>
 8006d40:	6ff0      	ldr	r0, [r6, #124]	@ 0x7c
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d003      	beq.n	8006d4e <??onOffServerCommand_14>
 8006d46:	79e1      	ldrb	r1, [r4, #7]
 8006d48:	6fb0      	ldr	r0, [r6, #120]	@ 0x78
 8006d4a:	6ff2      	ldr	r2, [r6, #124]	@ 0x7c
 8006d4c:	4790      	blx	r2

08006d4e <??onOffServerCommand_14>:
 8006d4e:	0038      	movs	r0, r7
 8006d50:	b2c0      	uxtb	r0, r0
 8006d52:	b00b      	add	sp, #44	@ 0x2c
 8006d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d58 <ZbZclOnOffServerSetLevelControlCallback>:
 8006d58:	0003      	movs	r3, r0
 8006d5a:	6799      	str	r1, [r3, #120]	@ 0x78
 8006d5c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8006d5e:	4770      	bx	lr

08006d60 <zcl_attr_cb>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	0004      	movs	r4, r0
 8006d66:	000d      	movs	r5, r1
 8006d68:	7928      	ldrb	r0, [r5, #4]
 8006d6a:	2801      	cmp	r0, #1
 8006d6c:	d10f      	bne.n	8006d8e <??zcl_attr_cb_0>
 8006d6e:	69e8      	ldr	r0, [r5, #28]
 8006d70:	9003      	str	r0, [sp, #12]
 8006d72:	8a28      	ldrh	r0, [r5, #16]
 8006d74:	9002      	str	r0, [sp, #8]
 8006d76:	6968      	ldr	r0, [r5, #20]
 8006d78:	9001      	str	r0, [sp, #4]
 8006d7a:	68e8      	ldr	r0, [r5, #12]
 8006d7c:	9000      	str	r0, [sp, #0]
 8006d7e:	68ab      	ldr	r3, [r5, #8]
 8006d80:	6828      	ldr	r0, [r5, #0]
 8006d82:	8802      	ldrh	r2, [r0, #0]
 8006d84:	69a9      	ldr	r1, [r5, #24]
 8006d86:	0020      	movs	r0, r4
 8006d88:	f000 f882 	bl	8006e90 <zcl_attr_write_cb>
 8006d8c:	e000      	b.n	8006d90 <??zcl_attr_cb_1>

08006d8e <??zcl_attr_cb_0>:
 8006d8e:	2001      	movs	r0, #1

08006d90 <??zcl_attr_cb_1>:
 8006d90:	b005      	add	sp, #20
 8006d92:	bd30      	pop	{r4, r5, pc}

08006d94 <ZbZclTempMeasServerAlloc>:
 8006d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d98:	4681      	mov	r9, r0
 8006d9a:	000e      	movs	r6, r1
 8006d9c:	0017      	movs	r7, r2
 8006d9e:	4698      	mov	r8, r3
 8006da0:	9d08      	ldr	r5, [sp, #32]
 8006da2:	2000      	movs	r0, #0
 8006da4:	9000      	str	r0, [sp, #0]
 8006da6:	0033      	movs	r3, r6
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	f240 4202 	movw	r2, #1026	@ 0x402
 8006dae:	2180      	movs	r1, #128	@ 0x80
 8006db0:	4648      	mov	r0, r9
 8006db2:	f7fc fff2 	bl	8003d9a <ZbZclClusterAlloc>
 8006db6:	0004      	movs	r4, r0
 8006db8:	2c00      	cmp	r4, #0
 8006dba:	d101      	bne.n	8006dc0 <??ZbZclTempMeasServerAlloc_0>
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	e03a      	b.n	8006e36 <??ZbZclTempMeasServerAlloc_1>

08006dc0 <??ZbZclTempMeasServerAlloc_0>:
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006dc8:	0020      	movs	r0, r4
 8006dca:	f7fa fe4a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006dce:	0038      	movs	r0, r7
 8006dd0:	b200      	sxth	r0, r0
 8006dd2:	17c1      	asrs	r1, r0, #31
 8006dd4:	e9c4 011c 	strd	r0, r1, [r4, #112]	@ 0x70
 8006dd8:	f8a4 8078 	strh.w	r8, [r4, #120]	@ 0x78
 8006ddc:	f8a4 507a 	strh.w	r5, [r4, #122]	@ 0x7a
 8006de0:	2204      	movs	r2, #4
 8006de2:	4929      	ldr	r1, [pc, #164]	@ (8006e88 <??DataTable2>)
 8006de4:	0020      	movs	r0, r4
 8006de6:	f7fa ff53 	bl	8001c90 <ZbZclAttrAppendList>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	d004      	beq.n	8006df8 <??ZbZclTempMeasServerAlloc_2>
 8006dee:	0020      	movs	r0, r4
 8006df0:	f7fd f895 	bl	8003f1e <ZbZclClusterFree>
 8006df4:	2000      	movs	r0, #0
 8006df6:	e01e      	b.n	8006e36 <??ZbZclTempMeasServerAlloc_1>

08006df8 <??ZbZclTempMeasServerAlloc_2>:
 8006df8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	2100      	movs	r1, #0
 8006e00:	0020      	movs	r0, r4
 8006e02:	f7fa fe2e 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e06:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	@ 0x70
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	0020      	movs	r0, r4
 8006e0e:	f7fa fe28 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e12:	f9b4 2078 	ldrsh.w	r2, [r4, #120]	@ 0x78
 8006e16:	17d3      	asrs	r3, r2, #31
 8006e18:	2102      	movs	r1, #2
 8006e1a:	0020      	movs	r0, r4
 8006e1c:	f7fa fe21 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e20:	f8b4 207a 	ldrh.w	r2, [r4, #122]	@ 0x7a
 8006e24:	2300      	movs	r3, #0
 8006e26:	2103      	movs	r1, #3
 8006e28:	0020      	movs	r0, r4
 8006e2a:	f7fa fe1a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e2e:	0020      	movs	r0, r4
 8006e30:	f7fd f843 	bl	8003eba <ZbZclClusterAttach>
 8006e34:	0020      	movs	r0, r4

08006e36 <??ZbZclTempMeasServerAlloc_1>:
 8006e36:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08006e3a <zcl_meas_temp_server_range_check>:
 8006e3a:	b410      	push	{r4}
 8006e3c:	0003      	movs	r3, r0
 8006e3e:	0018      	movs	r0, r3
 8006e40:	4c12      	ldr	r4, [pc, #72]	@ (8006e8c <??DataTable2_1>)
 8006e42:	b200      	sxth	r0, r0
 8006e44:	42a0      	cmp	r0, r4
 8006e46:	d101      	bne.n	8006e4c <??zcl_meas_temp_server_range_check_0>
 8006e48:	2001      	movs	r0, #1
 8006e4a:	e01a      	b.n	8006e82 <??zcl_meas_temp_server_range_check_1>

08006e4c <??zcl_meas_temp_server_range_check_0>:
 8006e4c:	0018      	movs	r0, r3
 8006e4e:	000c      	movs	r4, r1
 8006e50:	b200      	sxth	r0, r0
 8006e52:	b224      	sxth	r4, r4
 8006e54:	42a0      	cmp	r0, r4
 8006e56:	da06      	bge.n	8006e66 <??zcl_meas_temp_server_range_check_2>
 8006e58:	0008      	movs	r0, r1
 8006e5a:	b200      	sxth	r0, r0
 8006e5c:	f510 4f00 	cmn.w	r0, #32768	@ 0x8000
 8006e60:	d001      	beq.n	8006e66 <??zcl_meas_temp_server_range_check_2>
 8006e62:	2000      	movs	r0, #0
 8006e64:	e00d      	b.n	8006e82 <??zcl_meas_temp_server_range_check_1>

08006e66 <??zcl_meas_temp_server_range_check_2>:
 8006e66:	0010      	movs	r0, r2
 8006e68:	001c      	movs	r4, r3
 8006e6a:	b200      	sxth	r0, r0
 8006e6c:	b224      	sxth	r4, r4
 8006e6e:	42a0      	cmp	r0, r4
 8006e70:	da06      	bge.n	8006e80 <??zcl_meas_temp_server_range_check_3>
 8006e72:	0010      	movs	r0, r2
 8006e74:	b200      	sxth	r0, r0
 8006e76:	f510 4f00 	cmn.w	r0, #32768	@ 0x8000
 8006e7a:	d001      	beq.n	8006e80 <??zcl_meas_temp_server_range_check_3>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	e000      	b.n	8006e82 <??zcl_meas_temp_server_range_check_1>

08006e80 <??zcl_meas_temp_server_range_check_3>:
 8006e80:	2001      	movs	r0, #1

08006e82 <??zcl_meas_temp_server_range_check_1>:
 8006e82:	bc10      	pop	{r4}
 8006e84:	4770      	bx	lr
	...

08006e88 <??DataTable2>:
 8006e88:	9cc0 0801                                   ....

08006e8c <??DataTable2_1>:
 8006e8c:	8000 ffff                                   ....

08006e90 <zcl_attr_write_cb>:
 8006e90:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e94:	b081      	sub	sp, #4
 8006e96:	0005      	movs	r5, r0
 8006e98:	0016      	movs	r6, r2
 8006e9a:	001f      	movs	r7, r3
 8006e9c:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 8006ea0:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8006ea2:	0030      	movs	r0, r6
 8006ea4:	b280      	uxth	r0, r0
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	d125      	bne.n	8006ef6 <??zcl_attr_write_cb_0>
 8006eaa:	0038      	movs	r0, r7
 8006eac:	f000 f909 	bl	80070c2 <pletoh16>
 8006eb0:	4681      	mov	r9, r0
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	2101      	movs	r1, #1
 8006eb8:	0028      	movs	r0, r5
 8006eba:	f7fa fd85 	bl	80019c8 <ZbZclAttrIntegerRead>
 8006ebe:	f8ad 0000 	strh.w	r0, [sp]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2102      	movs	r1, #2
 8006ec8:	0028      	movs	r0, r5
 8006eca:	f7fa fd7d 	bl	80019c8 <ZbZclAttrIntegerRead>
 8006ece:	4682      	mov	sl, r0
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	b212      	sxth	r2, r2
 8006ed4:	f9bd 1000 	ldrsh.w	r1, [sp]
 8006ed8:	4648      	mov	r0, r9
 8006eda:	b200      	sxth	r0, r0
 8006edc:	f7ff ffad 	bl	8006e3a <zcl_meas_temp_server_range_check>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d101      	bne.n	8006ee8 <??zcl_attr_write_cb_1>
 8006ee4:	2087      	movs	r0, #135	@ 0x87
 8006ee6:	e012      	b.n	8006f0e <??zcl_attr_write_cb_2>

08006ee8 <??zcl_attr_write_cb_1>:
 8006ee8:	f05f 0b02 	movs.w	fp, #2
 8006eec:	0020      	movs	r0, r4
 8006eee:	b280      	uxth	r0, r0
 8006ef0:	07c0      	lsls	r0, r0, #31
 8006ef2:	d40b      	bmi.n	8006f0c <??zcl_attr_write_cb_3>
 8006ef4:	e001      	b.n	8006efa <??zcl_attr_write_cb_4>

08006ef6 <??zcl_attr_write_cb_0>:
 8006ef6:	2086      	movs	r0, #134	@ 0x86
 8006ef8:	e009      	b.n	8006f0e <??zcl_attr_write_cb_2>

08006efa <??zcl_attr_write_cb_4>:
 8006efa:	f8cd b000 	str.w	fp, [sp]
 8006efe:	46b9      	mov	r9, r7
 8006f00:	46c2      	mov	sl, r8
 8006f02:	9a00      	ldr	r2, [sp, #0]
 8006f04:	4649      	mov	r1, r9
 8006f06:	4650      	mov	r0, sl
 8006f08:	f010 fb79 	bl	80175fe <__aeabi_memcpy>

08006f0c <??zcl_attr_write_cb_3>:
 8006f0c:	2000      	movs	r0, #0

08006f0e <??zcl_attr_write_cb_2>:
 8006f0e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006f14 <zcl_attr_cb>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	0004      	movs	r4, r0
 8006f1a:	000d      	movs	r5, r1
 8006f1c:	7928      	ldrb	r0, [r5, #4]
 8006f1e:	2801      	cmp	r0, #1
 8006f20:	d10f      	bne.n	8006f42 <??zcl_attr_cb_0>
 8006f22:	69e8      	ldr	r0, [r5, #28]
 8006f24:	9003      	str	r0, [sp, #12]
 8006f26:	8a28      	ldrh	r0, [r5, #16]
 8006f28:	9002      	str	r0, [sp, #8]
 8006f2a:	6968      	ldr	r0, [r5, #20]
 8006f2c:	9001      	str	r0, [sp, #4]
 8006f2e:	68e8      	ldr	r0, [r5, #12]
 8006f30:	9000      	str	r0, [sp, #0]
 8006f32:	68ab      	ldr	r3, [r5, #8]
 8006f34:	6828      	ldr	r0, [r5, #0]
 8006f36:	8802      	ldrh	r2, [r0, #0]
 8006f38:	69a9      	ldr	r1, [r5, #24]
 8006f3a:	0020      	movs	r0, r4
 8006f3c:	f000 f862 	bl	8007004 <zcl_attr_write_cb>
 8006f40:	e000      	b.n	8006f44 <??zcl_attr_cb_1>

08006f42 <??zcl_attr_cb_0>:
 8006f42:	2001      	movs	r0, #1

08006f44 <??zcl_attr_cb_1>:
 8006f44:	b005      	add	sp, #20
 8006f46:	bd30      	pop	{r4, r5, pc}

08006f48 <ZbZclWaterContentMeasServerAlloc>:
 8006f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f4c:	0006      	movs	r6, r0
 8006f4e:	000f      	movs	r7, r1
 8006f50:	4690      	mov	r8, r2
 8006f52:	4699      	mov	r9, r3
 8006f54:	9d08      	ldr	r5, [sp, #32]
 8006f56:	4640      	mov	r0, r8
 8006f58:	b280      	uxth	r0, r0
 8006f5a:	f240 4105 	movw	r1, #1029	@ 0x405
 8006f5e:	4288      	cmp	r0, r1
 8006f60:	d00c      	beq.n	8006f7c <??ZbZclWaterContentMeasServerAlloc_0>
 8006f62:	4640      	mov	r0, r8
 8006f64:	b280      	uxth	r0, r0
 8006f66:	f240 4107 	movw	r1, #1031	@ 0x407
 8006f6a:	4288      	cmp	r0, r1
 8006f6c:	d006      	beq.n	8006f7c <??ZbZclWaterContentMeasServerAlloc_0>
 8006f6e:	4640      	mov	r0, r8
 8006f70:	b280      	uxth	r0, r0
 8006f72:	f5b0 6f81 	cmp.w	r0, #1032	@ 0x408
 8006f76:	d001      	beq.n	8006f7c <??ZbZclWaterContentMeasServerAlloc_0>
 8006f78:	2000      	movs	r0, #0
 8006f7a:	e03e      	b.n	8006ffa <??ZbZclWaterContentMeasServerAlloc_1>

08006f7c <??ZbZclWaterContentMeasServerAlloc_0>:
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	9000      	str	r0, [sp, #0]
 8006f80:	003b      	movs	r3, r7
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	4642      	mov	r2, r8
 8006f86:	b292      	uxth	r2, r2
 8006f88:	2170      	movs	r1, #112	@ 0x70
 8006f8a:	0030      	movs	r0, r6
 8006f8c:	f7fc ff05 	bl	8003d9a <ZbZclClusterAlloc>
 8006f90:	0004      	movs	r4, r0
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	d101      	bne.n	8006f9a <??ZbZclWaterContentMeasServerAlloc_2>
 8006f96:	2000      	movs	r0, #0
 8006f98:	e02f      	b.n	8006ffa <??ZbZclWaterContentMeasServerAlloc_1>

08006f9a <??ZbZclWaterContentMeasServerAlloc_2>:
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006fa2:	0020      	movs	r0, r4
 8006fa4:	f7fa fd5d 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006fa8:	f8a4 906c 	strh.w	r9, [r4, #108]	@ 0x6c
 8006fac:	f8a4 506e 	strh.w	r5, [r4, #110]	@ 0x6e
 8006fb0:	2203      	movs	r2, #3
 8006fb2:	4913      	ldr	r1, [pc, #76]	@ (8007000 <??DataTable1>)
 8006fb4:	0020      	movs	r0, r4
 8006fb6:	f7fa fe6b 	bl	8001c90 <ZbZclAttrAppendList>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d004      	beq.n	8006fc8 <??ZbZclWaterContentMeasServerAlloc_3>
 8006fbe:	0020      	movs	r0, r4
 8006fc0:	f7fc ffad 	bl	8003f1e <ZbZclClusterFree>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e018      	b.n	8006ffa <??ZbZclWaterContentMeasServerAlloc_1>

08006fc8 <??ZbZclWaterContentMeasServerAlloc_3>:
 8006fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006fcc:	2300      	movs	r3, #0
 8006fce:	2100      	movs	r1, #0
 8006fd0:	0020      	movs	r0, r4
 8006fd2:	f7fa fd46 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006fd6:	f8b4 206c 	ldrh.w	r2, [r4, #108]	@ 0x6c
 8006fda:	2300      	movs	r3, #0
 8006fdc:	2101      	movs	r1, #1
 8006fde:	0020      	movs	r0, r4
 8006fe0:	f7fa fd3f 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006fe4:	f8b4 206e 	ldrh.w	r2, [r4, #110]	@ 0x6e
 8006fe8:	2300      	movs	r3, #0
 8006fea:	2102      	movs	r1, #2
 8006fec:	0020      	movs	r0, r4
 8006fee:	f7fa fd38 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006ff2:	0020      	movs	r0, r4
 8006ff4:	f7fc ff61 	bl	8003eba <ZbZclClusterAttach>
 8006ff8:	0020      	movs	r0, r4

08006ffa <??ZbZclWaterContentMeasServerAlloc_1>:
 8006ffa:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08007000 <??DataTable1>:
 8007000:	9d60 0801                                   `...

08007004 <zcl_attr_write_cb>:
 8007004:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007008:	b083      	sub	sp, #12
 800700a:	0005      	movs	r5, r0
 800700c:	001e      	movs	r6, r3
 800700e:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 8007010:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8007012:	f8bd 0010 	ldrh.w	r0, [sp, #16]
 8007016:	2800      	cmp	r0, #0
 8007018:	d136      	bne.n	8007088 <??zcl_attr_write_cb_0>
 800701a:	0030      	movs	r0, r6
 800701c:	f000 f851 	bl	80070c2 <pletoh16>
 8007020:	4680      	mov	r8, r0
 8007022:	2300      	movs	r3, #0
 8007024:	2200      	movs	r2, #0
 8007026:	2101      	movs	r1, #1
 8007028:	0028      	movs	r0, r5
 800702a:	f7fa fccd 	bl	80019c8 <ZbZclAttrIntegerRead>
 800702e:	f8ad 0000 	strh.w	r0, [sp]
 8007032:	2300      	movs	r3, #0
 8007034:	2200      	movs	r2, #0
 8007036:	2102      	movs	r1, #2
 8007038:	0028      	movs	r0, r5
 800703a:	f7fa fcc5 	bl	80019c8 <ZbZclAttrIntegerRead>
 800703e:	4681      	mov	r9, r0
 8007040:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007044:	f8bd 1000 	ldrh.w	r1, [sp]
 8007048:	4281      	cmp	r1, r0
 800704a:	d016      	beq.n	800707a <??zcl_attr_write_cb_1>
 800704c:	4649      	mov	r1, r9
 800704e:	0002      	movs	r2, r0
 8007050:	b289      	uxth	r1, r1
 8007052:	4291      	cmp	r1, r2
 8007054:	d011      	beq.n	800707a <??zcl_attr_write_cb_1>
 8007056:	4641      	mov	r1, r8
 8007058:	f8bd 2000 	ldrh.w	r2, [sp]
 800705c:	b289      	uxth	r1, r1
 800705e:	4291      	cmp	r1, r2
 8007060:	d305      	bcc.n	800706e <??zcl_attr_write_cb_2>
 8007062:	4649      	mov	r1, r9
 8007064:	4642      	mov	r2, r8
 8007066:	b289      	uxth	r1, r1
 8007068:	b292      	uxth	r2, r2
 800706a:	4291      	cmp	r1, r2
 800706c:	d205      	bcs.n	800707a <??zcl_attr_write_cb_1>

0800706e <??zcl_attr_write_cb_2>:
 800706e:	4641      	mov	r1, r8
 8007070:	b289      	uxth	r1, r1
 8007072:	4281      	cmp	r1, r0
 8007074:	d001      	beq.n	800707a <??zcl_attr_write_cb_1>
 8007076:	2087      	movs	r0, #135	@ 0x87
 8007078:	e012      	b.n	80070a0 <??zcl_attr_write_cb_3>

0800707a <??zcl_attr_write_cb_1>:
 800707a:	f05f 0a02 	movs.w	sl, #2
 800707e:	0020      	movs	r0, r4
 8007080:	b280      	uxth	r0, r0
 8007082:	07c0      	lsls	r0, r0, #31
 8007084:	d40b      	bmi.n	800709e <??zcl_attr_write_cb_4>
 8007086:	e001      	b.n	800708c <??zcl_attr_write_cb_5>

08007088 <??zcl_attr_write_cb_0>:
 8007088:	2086      	movs	r0, #134	@ 0x86
 800708a:	e009      	b.n	80070a0 <??zcl_attr_write_cb_3>

0800708c <??zcl_attr_write_cb_5>:
 800708c:	f8cd a008 	str.w	sl, [sp, #8]
 8007090:	9601      	str	r6, [sp, #4]
 8007092:	46bb      	mov	fp, r7
 8007094:	9a02      	ldr	r2, [sp, #8]
 8007096:	9901      	ldr	r1, [sp, #4]
 8007098:	4658      	mov	r0, fp
 800709a:	f010 fab0 	bl	80175fe <__aeabi_memcpy>

0800709e <??zcl_attr_write_cb_4>:
 800709e:	2000      	movs	r0, #0

080070a0 <??zcl_attr_write_cb_3>:
 80070a0:	b005      	add	sp, #20
 80070a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070a6 <is_little_endian>:
 80070a6:	b081      	sub	sp, #4
 80070a8:	2001      	movs	r0, #1
 80070aa:	f8ad 0000 	strh.w	r0, [sp]
 80070ae:	4668      	mov	r0, sp
 80070b0:	7800      	ldrb	r0, [r0, #0]
 80070b2:	2801      	cmp	r0, #1
 80070b4:	d101      	bne.n	80070ba <??is_little_endian_0>
 80070b6:	2001      	movs	r0, #1
 80070b8:	e000      	b.n	80070bc <??is_little_endian_1>

080070ba <??is_little_endian_0>:
 80070ba:	2000      	movs	r0, #0

080070bc <??is_little_endian_1>:
 80070bc:	b2c0      	uxtb	r0, r0
 80070be:	b001      	add	sp, #4
 80070c0:	4770      	bx	lr

080070c2 <pletoh16>:
 80070c2:	0001      	movs	r1, r0
 80070c4:	7808      	ldrb	r0, [r1, #0]
 80070c6:	7849      	ldrb	r1, [r1, #1]
 80070c8:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 80070cc:	b280      	uxth	r0, r0
 80070ce:	4770      	bx	lr

080070d0 <pletoh24>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	0004      	movs	r4, r0
 80070d4:	0020      	movs	r0, r4
 80070d6:	f7ff fff4 	bl	80070c2 <pletoh16>
 80070da:	b280      	uxth	r0, r0
 80070dc:	78a1      	ldrb	r1, [r4, #2]
 80070de:	ea50 4001 	orrs.w	r0, r0, r1, lsl #16
 80070e2:	bd10      	pop	{r4, pc}

080070e4 <pletoh32>:
 80070e4:	b538      	push	{r3, r4, r5, lr}
 80070e6:	0004      	movs	r4, r0
 80070e8:	0020      	movs	r0, r4
 80070ea:	f7ff ffea 	bl	80070c2 <pletoh16>
 80070ee:	0005      	movs	r5, r0
 80070f0:	b2ad      	uxth	r5, r5
 80070f2:	1ca0      	adds	r0, r4, #2
 80070f4:	f7ff ffe5 	bl	80070c2 <pletoh16>
 80070f8:	ea55 4500 	orrs.w	r5, r5, r0, lsl #16
 80070fc:	0028      	movs	r0, r5
 80070fe:	bd32      	pop	{r1, r4, r5, pc}

08007100 <pletoh40>:
 8007100:	b510      	push	{r4, lr}
 8007102:	0004      	movs	r4, r0
 8007104:	0020      	movs	r0, r4
 8007106:	f7ff ffed 	bl	80070e4 <pletoh32>
 800710a:	7921      	ldrb	r1, [r4, #4]
 800710c:	bd10      	pop	{r4, pc}

0800710e <pletoh48>:
 800710e:	b510      	push	{r4, lr}
 8007110:	0004      	movs	r4, r0
 8007112:	0020      	movs	r0, r4
 8007114:	f7ff fff4 	bl	8007100 <pletoh40>
 8007118:	7962      	ldrb	r2, [r4, #5]
 800711a:	2300      	movs	r3, #0
 800711c:	0213      	lsls	r3, r2, #8
 800711e:	2200      	movs	r2, #0
 8007120:	4310      	orrs	r0, r2
 8007122:	4319      	orrs	r1, r3
 8007124:	bd10      	pop	{r4, pc}

08007126 <pletoh56>:
 8007126:	b510      	push	{r4, lr}
 8007128:	0004      	movs	r4, r0
 800712a:	0020      	movs	r0, r4
 800712c:	f7ff ffef 	bl	800710e <pletoh48>
 8007130:	79a2      	ldrb	r2, [r4, #6]
 8007132:	2300      	movs	r3, #0
 8007134:	0413      	lsls	r3, r2, #16
 8007136:	2200      	movs	r2, #0
 8007138:	4310      	orrs	r0, r2
 800713a:	4319      	orrs	r1, r3
 800713c:	bd10      	pop	{r4, pc}

0800713e <pletoh64>:
 800713e:	b538      	push	{r3, r4, r5, lr}
 8007140:	0005      	movs	r5, r0
 8007142:	0028      	movs	r0, r5
 8007144:	f7ff ffce 	bl	80070e4 <pletoh32>
 8007148:	0004      	movs	r4, r0
 800714a:	1d28      	adds	r0, r5, #4
 800714c:	f7ff ffca 	bl	80070e4 <pletoh32>
 8007150:	0003      	movs	r3, r0
 8007152:	0022      	movs	r2, r4
 8007154:	0010      	movs	r0, r2
 8007156:	0019      	movs	r1, r3
 8007158:	bd34      	pop	{r2, r4, r5, pc}

0800715a <putle16>:
 800715a:	7001      	strb	r1, [r0, #0]
 800715c:	000a      	movs	r2, r1
 800715e:	b292      	uxth	r2, r2
 8007160:	0a12      	lsrs	r2, r2, #8
 8007162:	7042      	strb	r2, [r0, #1]
 8007164:	4770      	bx	lr

08007166 <putle24>:
 8007166:	b538      	push	{r3, r4, r5, lr}
 8007168:	0004      	movs	r4, r0
 800716a:	000d      	movs	r5, r1
 800716c:	0029      	movs	r1, r5
 800716e:	b289      	uxth	r1, r1
 8007170:	0020      	movs	r0, r4
 8007172:	f7ff fff2 	bl	800715a <putle16>
 8007176:	0028      	movs	r0, r5
 8007178:	0c00      	lsrs	r0, r0, #16
 800717a:	70a0      	strb	r0, [r4, #2]
 800717c:	bd31      	pop	{r0, r4, r5, pc}

0800717e <putle32>:
 800717e:	b538      	push	{r3, r4, r5, lr}
 8007180:	0004      	movs	r4, r0
 8007182:	000d      	movs	r5, r1
 8007184:	0029      	movs	r1, r5
 8007186:	0020      	movs	r0, r4
 8007188:	f7ff ffed 	bl	8007166 <putle24>
 800718c:	0028      	movs	r0, r5
 800718e:	0e00      	lsrs	r0, r0, #24
 8007190:	70e0      	strb	r0, [r4, #3]
 8007192:	bd31      	pop	{r0, r4, r5, pc}

08007194 <putle40>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	0006      	movs	r6, r0
 8007198:	0014      	movs	r4, r2
 800719a:	001d      	movs	r5, r3
 800719c:	0021      	movs	r1, r4
 800719e:	0030      	movs	r0, r6
 80071a0:	f7ff ffed 	bl	800717e <putle32>
 80071a4:	7135      	strb	r5, [r6, #4]
 80071a6:	bd70      	pop	{r4, r5, r6, pc}

080071a8 <putle48>:
 80071a8:	b570      	push	{r4, r5, r6, lr}
 80071aa:	0006      	movs	r6, r0
 80071ac:	0014      	movs	r4, r2
 80071ae:	001d      	movs	r5, r3
 80071b0:	0022      	movs	r2, r4
 80071b2:	002b      	movs	r3, r5
 80071b4:	0030      	movs	r0, r6
 80071b6:	f7ff ffed 	bl	8007194 <putle40>
 80071ba:	0020      	movs	r0, r4
 80071bc:	0029      	movs	r1, r5
 80071be:	0a08      	lsrs	r0, r1, #8
 80071c0:	2100      	movs	r1, #0
 80071c2:	7170      	strb	r0, [r6, #5]
 80071c4:	bd70      	pop	{r4, r5, r6, pc}

080071c6 <putle56>:
 80071c6:	b570      	push	{r4, r5, r6, lr}
 80071c8:	0006      	movs	r6, r0
 80071ca:	0014      	movs	r4, r2
 80071cc:	001d      	movs	r5, r3
 80071ce:	0022      	movs	r2, r4
 80071d0:	002b      	movs	r3, r5
 80071d2:	0030      	movs	r0, r6
 80071d4:	f7ff ffe8 	bl	80071a8 <putle48>
 80071d8:	0020      	movs	r0, r4
 80071da:	0029      	movs	r1, r5
 80071dc:	0c08      	lsrs	r0, r1, #16
 80071de:	2100      	movs	r1, #0
 80071e0:	71b0      	strb	r0, [r6, #6]
 80071e2:	bd70      	pop	{r4, r5, r6, pc}

080071e4 <putle64>:
 80071e4:	b570      	push	{r4, r5, r6, lr}
 80071e6:	0006      	movs	r6, r0
 80071e8:	0014      	movs	r4, r2
 80071ea:	001d      	movs	r5, r3
 80071ec:	0022      	movs	r2, r4
 80071ee:	002b      	movs	r3, r5
 80071f0:	0030      	movs	r0, r6
 80071f2:	f7ff ffe8 	bl	80071c6 <putle56>
 80071f6:	0020      	movs	r0, r4
 80071f8:	0029      	movs	r1, r5
 80071fa:	0e08      	lsrs	r0, r1, #24
 80071fc:	2100      	movs	r1, #0
 80071fe:	71f0      	strb	r0, [r6, #7]
 8007200:	bd70      	pop	{r4, r5, r6, pc}
	...

08007204 <ZbZclAppendFloat>:
 8007204:	e92d 4ff5 	stmdb	sp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007208:	b081      	sub	sp, #4
 800720a:	ed2d 8b04 	vpush	{d8-d9}
 800720e:	b084      	sub	sp, #16
 8007210:	eeb0 8a40 	vmov.f32	s16, s0
 8007214:	eef0 8a60 	vmov.f32	s17, s1
 8007218:	000e      	movs	r6, r1
 800721a:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800721e:	2838      	cmp	r0, #56	@ 0x38
 8007220:	d149      	bne.n	80072b6 <??ZbZclAppendFloat_0>
 8007222:	2400      	movs	r4, #0
 8007224:	2510      	movs	r5, #16
 8007226:	f07f 070e 	mvns.w	r7, #14
 800722a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800722c:	2802      	cmp	r0, #2
 800722e:	d202      	bcs.n	8007236 <??ZbZclAppendFloat_1>
 8007230:	f05f 30ff 	movs.w	r0, #4294967295
 8007234:	e120      	b.n	8007478 <??ZbZclAppendFloat_2>

08007236 <??ZbZclAppendFloat_1>:
 8007236:	003a      	movs	r2, r7
 8007238:	0029      	movs	r1, r5
 800723a:	4668      	mov	r0, sp
 800723c:	eeb0 0a48 	vmov.f32	s0, s16
 8007240:	eef0 0a68 	vmov.f32	s1, s17
 8007244:	f000 fb08 	bl	8007858 <ZbZclFloatFrexp>
 8007248:	eeb0 9a40 	vmov.f32	s18, s0
 800724c:	eef0 9a60 	vmov.f32	s19, s1
 8007250:	f8dd 8000 	ldr.w	r8, [sp]
 8007254:	ebb8 0807 	subs.w	r8, r8, r7
 8007258:	ea5f 2888 	movs.w	r8, r8, lsl #10
 800725c:	f418 48f8 	ands.w	r8, r8, #31744	@ 0x7c00
 8007260:	ec51 0b19 	vmov	r0, r1, d9
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	f001 fa22 	bl	80086b0 <__aeabi_cdcmpeq>
 800726c:	d210      	bcs.n	8007290 <??ZbZclAppendFloat_3>
 800726e:	ec51 0b19 	vmov	r0, r1, d9
 8007272:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8007276:	f001 fa6b 	bl	8008750 <__aeabi_d2iz>
 800727a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800727e:	fb10 f101 	smulbb	r1, r0, r1
 8007282:	0589      	lsls	r1, r1, #22
 8007284:	0d89      	lsrs	r1, r1, #22
 8007286:	ea58 0101 	orrs.w	r1, r8, r1
 800728a:	f451 4100 	orrs.w	r1, r1, #32768	@ 0x8000
 800728e:	e00b      	b.n	80072a8 <??ZbZclAppendFloat_4>

08007290 <??ZbZclAppendFloat_3>:
 8007290:	ec51 0b19 	vmov	r0, r1, d9
 8007294:	f001 fa5c 	bl	8008750 <__aeabi_d2iz>
 8007298:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800729c:	fb10 f101 	smulbb	r1, r0, r1
 80072a0:	0589      	lsls	r1, r1, #22
 80072a2:	0d89      	lsrs	r1, r1, #22
 80072a4:	ea58 0101 	orrs.w	r1, r8, r1

080072a8 <??ZbZclAppendFloat_4>:
 80072a8:	7031      	strb	r1, [r6, #0]
 80072aa:	0008      	movs	r0, r1
 80072ac:	b280      	uxth	r0, r0
 80072ae:	0a00      	lsrs	r0, r0, #8
 80072b0:	7070      	strb	r0, [r6, #1]
 80072b2:	2002      	movs	r0, #2
 80072b4:	e0e0      	b.n	8007478 <??ZbZclAppendFloat_2>

080072b6 <??ZbZclAppendFloat_0>:
 80072b6:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 80072ba:	2839      	cmp	r0, #57	@ 0x39
 80072bc:	d14e      	bne.n	800735c <??ZbZclAppendFloat_5>
 80072be:	2400      	movs	r4, #0
 80072c0:	2580      	movs	r5, #128	@ 0x80
 80072c2:	f07f 077e 	mvns.w	r7, #126	@ 0x7e
 80072c6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80072c8:	2804      	cmp	r0, #4
 80072ca:	d202      	bcs.n	80072d2 <??ZbZclAppendFloat_6>
 80072cc:	f05f 30ff 	movs.w	r0, #4294967295
 80072d0:	e0d2      	b.n	8007478 <??ZbZclAppendFloat_2>

080072d2 <??ZbZclAppendFloat_6>:
 80072d2:	003a      	movs	r2, r7
 80072d4:	0029      	movs	r1, r5
 80072d6:	4668      	mov	r0, sp
 80072d8:	eeb0 0a48 	vmov.f32	s0, s16
 80072dc:	eef0 0a68 	vmov.f32	s1, s17
 80072e0:	f000 faba 	bl	8007858 <ZbZclFloatFrexp>
 80072e4:	eeb0 9a40 	vmov.f32	s18, s0
 80072e8:	eef0 9a60 	vmov.f32	s19, s1
 80072ec:	f8dd 8000 	ldr.w	r8, [sp]
 80072f0:	ebb8 0807 	subs.w	r8, r8, r7
 80072f4:	ea5f 58c8 	movs.w	r8, r8, lsl #23
 80072f8:	f018 48ff 	ands.w	r8, r8, #2139095040	@ 0x7f800000
 80072fc:	ec51 0b19 	vmov	r0, r1, d9
 8007300:	2200      	movs	r2, #0
 8007302:	2300      	movs	r3, #0
 8007304:	f001 f9d4 	bl	80086b0 <__aeabi_cdcmpeq>
 8007308:	d210      	bcs.n	800732c <??ZbZclAppendFloat_7>
 800730a:	ec51 0b19 	vmov	r0, r1, d9
 800730e:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8007312:	f001 fa45 	bl	80087a0 <__aeabi_d2uiz>
 8007316:	0001      	movs	r1, r0
 8007318:	f45f 0000 	movs.w	r0, #8388608	@ 0x800000
 800731c:	4341      	muls	r1, r0
 800731e:	0249      	lsls	r1, r1, #9
 8007320:	0a49      	lsrs	r1, r1, #9
 8007322:	ea58 0101 	orrs.w	r1, r8, r1
 8007326:	f051 4100 	orrs.w	r1, r1, #2147483648	@ 0x80000000
 800732a:	e00b      	b.n	8007344 <??ZbZclAppendFloat_8>

0800732c <??ZbZclAppendFloat_7>:
 800732c:	ec51 0b19 	vmov	r0, r1, d9
 8007330:	f001 fa36 	bl	80087a0 <__aeabi_d2uiz>
 8007334:	0001      	movs	r1, r0
 8007336:	f45f 0000 	movs.w	r0, #8388608	@ 0x800000
 800733a:	4341      	muls	r1, r0
 800733c:	0249      	lsls	r1, r1, #9
 800733e:	0a49      	lsrs	r1, r1, #9
 8007340:	ea58 0101 	orrs.w	r1, r8, r1

08007344 <??ZbZclAppendFloat_8>:
 8007344:	7031      	strb	r1, [r6, #0]
 8007346:	0008      	movs	r0, r1
 8007348:	0a00      	lsrs	r0, r0, #8
 800734a:	7070      	strb	r0, [r6, #1]
 800734c:	0008      	movs	r0, r1
 800734e:	0c00      	lsrs	r0, r0, #16
 8007350:	70b0      	strb	r0, [r6, #2]
 8007352:	0008      	movs	r0, r1
 8007354:	0e00      	lsrs	r0, r0, #24
 8007356:	70f0      	strb	r0, [r6, #3]
 8007358:	2004      	movs	r0, #4
 800735a:	e08d      	b.n	8007478 <??ZbZclAppendFloat_2>

0800735c <??ZbZclAppendFloat_5>:
 800735c:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8007360:	283a      	cmp	r0, #58	@ 0x3a
 8007362:	f040 8087 	bne.w	8007474 <??ZbZclAppendFloat_9>
 8007366:	2400      	movs	r4, #0
 8007368:	2500      	movs	r5, #0
 800736a:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 800736e:	f8df 8744 	ldr.w	r8, [pc, #1860]	@ 8007ab4 <??DataTable3>
 8007372:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007374:	2808      	cmp	r0, #8
 8007376:	d202      	bcs.n	800737e <??ZbZclAppendFloat_10>
 8007378:	f05f 30ff 	movs.w	r0, #4294967295
 800737c:	e07c      	b.n	8007478 <??ZbZclAppendFloat_2>

0800737e <??ZbZclAppendFloat_10>:
 800737e:	4642      	mov	r2, r8
 8007380:	0039      	movs	r1, r7
 8007382:	4668      	mov	r0, sp
 8007384:	eeb0 0a48 	vmov.f32	s0, s16
 8007388:	eef0 0a68 	vmov.f32	s1, s17
 800738c:	f000 fa64 	bl	8007858 <ZbZclFloatFrexp>
 8007390:	eeb0 9a40 	vmov.f32	s18, s0
 8007394:	eef0 9a60 	vmov.f32	s19, s1
 8007398:	9800      	ldr	r0, [sp, #0]
 800739a:	17c1      	asrs	r1, r0, #31
 800739c:	ea5f 79e8 	movs.w	r9, r8, asr #31
 80073a0:	ebb0 0008 	subs.w	r0, r0, r8
 80073a4:	eb71 0109 	sbcs.w	r1, r1, r9
 80073a8:	0501      	lsls	r1, r0, #20
 80073aa:	2000      	movs	r0, #0
 80073ac:	2200      	movs	r2, #0
 80073ae:	f8df 3708 	ldr.w	r3, [pc, #1800]	@ 8007ab8 <??DataTable3_1>
 80073b2:	4010      	ands	r0, r2
 80073b4:	4019      	ands	r1, r3
 80073b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ba:	ec51 0b19 	vmov	r0, r1, d9
 80073be:	2200      	movs	r2, #0
 80073c0:	2300      	movs	r3, #0
 80073c2:	f001 f975 	bl	80086b0 <__aeabi_cdcmpeq>
 80073c6:	d21f      	bcs.n	8007408 <??ZbZclAppendFloat_11>
 80073c8:	ec51 0b19 	vmov	r0, r1, d9
 80073cc:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80073d0:	f001 fa86 	bl	80088e0 <__aeabi_d2ulz>
 80073d4:	2200      	movs	r2, #0
 80073d6:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 80073da:	fba2 ab00 	umull	sl, fp, r2, r0
 80073de:	fb02 bb01 	mla	fp, r2, r1, fp
 80073e2:	fb03 bb00 	mla	fp, r3, r0, fp
 80073e6:	f05f 30ff 	movs.w	r0, #4294967295
 80073ea:	f8df 16d0 	ldr.w	r1, [pc, #1744]	@ 8007abc <??DataTable3_2>
 80073ee:	ea1a 0000 	ands.w	r0, sl, r0
 80073f2:	ea1b 0101 	ands.w	r1, fp, r1
 80073f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073fa:	4310      	orrs	r0, r2
 80073fc:	4319      	orrs	r1, r3
 80073fe:	f050 0200 	orrs.w	r2, r0, #0
 8007402:	f051 4300 	orrs.w	r3, r1, #2147483648	@ 0x80000000
 8007406:	e018      	b.n	800743a <??ZbZclAppendFloat_12>

08007408 <??ZbZclAppendFloat_11>:
 8007408:	ec51 0b19 	vmov	r0, r1, d9
 800740c:	f001 fa68 	bl	80088e0 <__aeabi_d2ulz>
 8007410:	2200      	movs	r2, #0
 8007412:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 8007416:	fba2 ab00 	umull	sl, fp, r2, r0
 800741a:	fb02 bb01 	mla	fp, r2, r1, fp
 800741e:	fb03 bb00 	mla	fp, r3, r0, fp
 8007422:	f05f 30ff 	movs.w	r0, #4294967295
 8007426:	f8df 1694 	ldr.w	r1, [pc, #1684]	@ 8007abc <??DataTable3_2>
 800742a:	ea1a 0000 	ands.w	r0, sl, r0
 800742e:	ea1b 0101 	ands.w	r1, fp, r1
 8007432:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007436:	4302      	orrs	r2, r0
 8007438:	430b      	orrs	r3, r1

0800743a <??ZbZclAppendFloat_12>:
 800743a:	7032      	strb	r2, [r6, #0]
 800743c:	0010      	movs	r0, r2
 800743e:	b280      	uxth	r0, r0
 8007440:	0a00      	lsrs	r0, r0, #8
 8007442:	7070      	strb	r0, [r6, #1]
 8007444:	0010      	movs	r0, r2
 8007446:	0c00      	lsrs	r0, r0, #16
 8007448:	70b0      	strb	r0, [r6, #2]
 800744a:	0010      	movs	r0, r2
 800744c:	0e00      	lsrs	r0, r0, #24
 800744e:	70f0      	strb	r0, [r6, #3]
 8007450:	7133      	strb	r3, [r6, #4]
 8007452:	0010      	movs	r0, r2
 8007454:	0019      	movs	r1, r3
 8007456:	0a08      	lsrs	r0, r1, #8
 8007458:	2100      	movs	r1, #0
 800745a:	7170      	strb	r0, [r6, #5]
 800745c:	0010      	movs	r0, r2
 800745e:	0019      	movs	r1, r3
 8007460:	0c08      	lsrs	r0, r1, #16
 8007462:	2100      	movs	r1, #0
 8007464:	71b0      	strb	r0, [r6, #6]
 8007466:	0010      	movs	r0, r2
 8007468:	0019      	movs	r1, r3
 800746a:	0e08      	lsrs	r0, r1, #24
 800746c:	2100      	movs	r1, #0
 800746e:	71f0      	strb	r0, [r6, #7]
 8007470:	2008      	movs	r0, #8
 8007472:	e001      	b.n	8007478 <??ZbZclAppendFloat_2>

08007474 <??ZbZclAppendFloat_9>:
 8007474:	f05f 30ff 	movs.w	r0, #4294967295

08007478 <??ZbZclAppendFloat_2>:
 8007478:	b004      	add	sp, #16
 800747a:	ecbd 8b04 	vpop	{d8-d9}
 800747e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007482 <ZbZclParseFloat>:
 8007482:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007486:	ed2d 8b02 	vpush	{d8}
 800748a:	000e      	movs	r6, r1
 800748c:	4691      	mov	r9, r2
 800748e:	2000      	movs	r0, #0
 8007490:	f889 0000 	strb.w	r0, [r9]
 8007494:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8007498:	2838      	cmp	r0, #56	@ 0x38
 800749a:	d006      	beq.n	80074aa <??ZbZclParseFloat_0>
 800749c:	f0c0 8138 	bcc.w	8007710 <??ZbZclParseFloat_1>
 80074a0:	283a      	cmp	r0, #58	@ 0x3a
 80074a2:	f000 80ad 	beq.w	8007600 <??ZbZclParseFloat_2>
 80074a6:	d354      	bcc.n	8007552 <??ZbZclParseFloat_3>
 80074a8:	e132      	b.n	8007710 <??ZbZclParseFloat_1>

080074aa <??ZbZclParseFloat_0>:
 80074aa:	0030      	movs	r0, r6
 80074ac:	f7ff fe09 	bl	80070c2 <pletoh16>
 80074b0:	0004      	movs	r4, r0
 80074b2:	0020      	movs	r0, r4
 80074b4:	b280      	uxth	r0, r0
 80074b6:	f410 40f8 	ands.w	r0, r0, #31744	@ 0x7c00
 80074ba:	f5b0 4ff8 	cmp.w	r0, #31744	@ 0x7c00
 80074be:	d121      	bne.n	8007504 <??ZbZclParseFloat_4>
 80074c0:	05a0      	lsls	r0, r4, #22
 80074c2:	d008      	beq.n	80074d6 <??ZbZclParseFloat_5>
 80074c4:	2000      	movs	r0, #0
 80074c6:	2100      	movs	r1, #0
 80074c8:	2200      	movs	r2, #0
 80074ca:	2300      	movs	r3, #0
 80074cc:	f000 ffba 	bl	8008444 <__aeabi_ddiv>
 80074d0:	ec41 0b10 	vmov	d0, r0, r1
 80074d4:	e127      	b.n	8007726 <??ZbZclParseFloat_6>

080074d6 <??ZbZclParseFloat_5>:
 80074d6:	0420      	lsls	r0, r4, #16
 80074d8:	d50a      	bpl.n	80074f0 <??ZbZclParseFloat_7>
 80074da:	2000      	movs	r0, #0
 80074dc:	f8df 15e0 	ldr.w	r1, [pc, #1504]	@ 8007ac0 <??DataTable3_3>
 80074e0:	2200      	movs	r2, #0
 80074e2:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80074e6:	f000 ffad 	bl	8008444 <__aeabi_ddiv>
 80074ea:	ec41 0b10 	vmov	d0, r0, r1
 80074ee:	e008      	b.n	8007502 <??ZbZclParseFloat_8>

080074f0 <??ZbZclParseFloat_7>:
 80074f0:	2000      	movs	r0, #0
 80074f2:	f8df 15cc 	ldr.w	r1, [pc, #1484]	@ 8007ac0 <??DataTable3_3>
 80074f6:	2200      	movs	r2, #0
 80074f8:	2300      	movs	r3, #0
 80074fa:	f000 ffa3 	bl	8008444 <__aeabi_ddiv>
 80074fe:	ec41 0b10 	vmov	d0, r0, r1

08007502 <??ZbZclParseFloat_8>:
 8007502:	e110      	b.n	8007726 <??ZbZclParseFloat_6>

08007504 <??ZbZclParseFloat_4>:
 8007504:	f3c4 2884 	ubfx	r8, r4, #10, #5
 8007508:	4645      	mov	r5, r8
 800750a:	b2ad      	uxth	r5, r5
 800750c:	3d0f      	subs	r5, #15
 800750e:	3d0a      	subs	r5, #10
 8007510:	f414 4ff8 	tst.w	r4, #31744	@ 0x7c00
 8007514:	d004      	beq.n	8007520 <??ZbZclParseFloat_9>
 8007516:	05a7      	lsls	r7, r4, #22
 8007518:	0dbf      	lsrs	r7, r7, #22
 800751a:	f517 6780 	adds.w	r7, r7, #1024	@ 0x400
 800751e:	e002      	b.n	8007526 <??ZbZclParseFloat_10>

08007520 <??ZbZclParseFloat_9>:
 8007520:	1c6d      	adds	r5, r5, #1
 8007522:	05a7      	lsls	r7, r4, #22
 8007524:	0dbf      	lsrs	r7, r7, #22

08007526 <??ZbZclParseFloat_10>:
 8007526:	0038      	movs	r0, r7
 8007528:	b280      	uxth	r0, r0
 800752a:	f000 fde7 	bl	80080fc <__aeabi_ui2d>
 800752e:	ec41 0b18 	vmov	d8, r0, r1
 8007532:	0420      	lsls	r0, r4, #16
 8007534:	d505      	bpl.n	8007542 <??ZbZclParseFloat_11>
 8007536:	ec51 0b18 	vmov	r0, r1, d8
 800753a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800753e:	ec41 0b18 	vmov	d8, r0, r1

08007542 <??ZbZclParseFloat_11>:
 8007542:	0028      	movs	r0, r5
 8007544:	eeb0 0a48 	vmov.f32	s0, s16
 8007548:	eef0 0a68 	vmov.f32	s1, s17
 800754c:	f000 f8ef 	bl	800772e <ZbZclFloatLdexp>
 8007550:	e0e9      	b.n	8007726 <??ZbZclParseFloat_6>

08007552 <??ZbZclParseFloat_3>:
 8007552:	0030      	movs	r0, r6
 8007554:	f7ff fdc6 	bl	80070e4 <pletoh32>
 8007558:	0004      	movs	r4, r0
 800755a:	f014 40ff 	ands.w	r0, r4, #2139095040	@ 0x7f800000
 800755e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007562:	d121      	bne.n	80075a8 <??ZbZclParseFloat_12>
 8007564:	0260      	lsls	r0, r4, #9
 8007566:	d008      	beq.n	800757a <??ZbZclParseFloat_13>
 8007568:	2000      	movs	r0, #0
 800756a:	2100      	movs	r1, #0
 800756c:	2200      	movs	r2, #0
 800756e:	2300      	movs	r3, #0
 8007570:	f000 ff68 	bl	8008444 <__aeabi_ddiv>
 8007574:	ec41 0b10 	vmov	d0, r0, r1
 8007578:	e0d5      	b.n	8007726 <??ZbZclParseFloat_6>

0800757a <??ZbZclParseFloat_13>:
 800757a:	2c00      	cmp	r4, #0
 800757c:	d50a      	bpl.n	8007594 <??ZbZclParseFloat_14>
 800757e:	2000      	movs	r0, #0
 8007580:	f8df 153c 	ldr.w	r1, [pc, #1340]	@ 8007ac0 <??DataTable3_3>
 8007584:	2200      	movs	r2, #0
 8007586:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 800758a:	f000 ff5b 	bl	8008444 <__aeabi_ddiv>
 800758e:	ec41 0b10 	vmov	d0, r0, r1
 8007592:	e008      	b.n	80075a6 <??ZbZclParseFloat_15>

08007594 <??ZbZclParseFloat_14>:
 8007594:	2000      	movs	r0, #0
 8007596:	f8df 1528 	ldr.w	r1, [pc, #1320]	@ 8007ac0 <??DataTable3_3>
 800759a:	2200      	movs	r2, #0
 800759c:	2300      	movs	r3, #0
 800759e:	f000 ff51 	bl	8008444 <__aeabi_ddiv>
 80075a2:	ec41 0b10 	vmov	d0, r0, r1

080075a6 <??ZbZclParseFloat_15>:
 80075a6:	e0be      	b.n	8007726 <??ZbZclParseFloat_6>

080075a8 <??ZbZclParseFloat_12>:
 80075a8:	0025      	movs	r5, r4
 80075aa:	0ded      	lsrs	r5, r5, #23
 80075ac:	f005 05ff 	and.w	r5, r5, #255	@ 0xff
 80075b0:	002f      	movs	r7, r5
 80075b2:	b2bf      	uxth	r7, r7
 80075b4:	3f7f      	subs	r7, #127	@ 0x7f
 80075b6:	3f17      	subs	r7, #23
 80075b8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80075bc:	d006      	beq.n	80075cc <??ZbZclParseFloat_16>
 80075be:	ea5f 2844 	movs.w	r8, r4, lsl #9
 80075c2:	ea5f 2858 	movs.w	r8, r8, lsr #9
 80075c6:	f518 0800 	adds.w	r8, r8, #8388608	@ 0x800000
 80075ca:	e004      	b.n	80075d6 <??ZbZclParseFloat_17>

080075cc <??ZbZclParseFloat_16>:
 80075cc:	1c7f      	adds	r7, r7, #1
 80075ce:	ea5f 2844 	movs.w	r8, r4, lsl #9
 80075d2:	ea5f 2858 	movs.w	r8, r8, lsr #9

080075d6 <??ZbZclParseFloat_17>:
 80075d6:	4640      	mov	r0, r8
 80075d8:	f000 fd90 	bl	80080fc <__aeabi_ui2d>
 80075dc:	ec41 0b18 	vmov	d8, r0, r1
 80075e0:	2c00      	cmp	r4, #0
 80075e2:	d505      	bpl.n	80075f0 <??ZbZclParseFloat_18>
 80075e4:	ec51 0b18 	vmov	r0, r1, d8
 80075e8:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80075ec:	ec41 0b18 	vmov	d8, r0, r1

080075f0 <??ZbZclParseFloat_18>:
 80075f0:	0038      	movs	r0, r7
 80075f2:	eeb0 0a48 	vmov.f32	s0, s16
 80075f6:	eef0 0a68 	vmov.f32	s1, s17
 80075fa:	f000 f898 	bl	800772e <ZbZclFloatLdexp>
 80075fe:	e092      	b.n	8007726 <??ZbZclParseFloat_6>

08007600 <??ZbZclParseFloat_2>:
 8007600:	0030      	movs	r0, r6
 8007602:	f7ff fd9c 	bl	800713e <pletoh64>
 8007606:	0004      	movs	r4, r0
 8007608:	000d      	movs	r5, r1
 800760a:	2000      	movs	r0, #0
 800760c:	f8df 14a8 	ldr.w	r1, [pc, #1192]	@ 8007ab8 <??DataTable3_1>
 8007610:	ea14 0200 	ands.w	r2, r4, r0
 8007614:	ea15 0301 	ands.w	r3, r5, r1
 8007618:	f05f 0a00 	movs.w	sl, #0
 800761c:	f8df b498 	ldr.w	fp, [pc, #1176]	@ 8007ab8 <??DataTable3_1>
 8007620:	455b      	cmp	r3, fp
 8007622:	d131      	bne.n	8007688 <??ZbZclParseFloat_19>
 8007624:	4552      	cmp	r2, sl
 8007626:	d12f      	bne.n	8007688 <??ZbZclParseFloat_19>
 8007628:	f05f 30ff 	movs.w	r0, #4294967295
 800762c:	f8df 148c 	ldr.w	r1, [pc, #1164]	@ 8007abc <??DataTable3_2>
 8007630:	4020      	ands	r0, r4
 8007632:	4029      	ands	r1, r5
 8007634:	2900      	cmp	r1, #0
 8007636:	d101      	bne.n	800763c <??ZbZclParseFloat_20>
 8007638:	2800      	cmp	r0, #0
 800763a:	d008      	beq.n	800764e <??ZbZclParseFloat_21>

0800763c <??ZbZclParseFloat_20>:
 800763c:	2000      	movs	r0, #0
 800763e:	2100      	movs	r1, #0
 8007640:	2200      	movs	r2, #0
 8007642:	2300      	movs	r3, #0
 8007644:	f000 fefe 	bl	8008444 <__aeabi_ddiv>
 8007648:	ec41 0b10 	vmov	d0, r0, r1
 800764c:	e06b      	b.n	8007726 <??ZbZclParseFloat_6>

0800764e <??ZbZclParseFloat_21>:
 800764e:	f014 0000 	ands.w	r0, r4, #0
 8007652:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 8007656:	2900      	cmp	r1, #0
 8007658:	d101      	bne.n	800765e <??ZbZclParseFloat_22>
 800765a:	2800      	cmp	r0, #0
 800765c:	d00a      	beq.n	8007674 <??ZbZclParseFloat_23>

0800765e <??ZbZclParseFloat_22>:
 800765e:	2000      	movs	r0, #0
 8007660:	f8df 145c 	ldr.w	r1, [pc, #1116]	@ 8007ac0 <??DataTable3_3>
 8007664:	2200      	movs	r2, #0
 8007666:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 800766a:	f000 feeb 	bl	8008444 <__aeabi_ddiv>
 800766e:	ec41 0b10 	vmov	d0, r0, r1
 8007672:	e008      	b.n	8007686 <??ZbZclParseFloat_24>

08007674 <??ZbZclParseFloat_23>:
 8007674:	2000      	movs	r0, #0
 8007676:	f8df 1448 	ldr.w	r1, [pc, #1096]	@ 8007ac0 <??DataTable3_3>
 800767a:	2200      	movs	r2, #0
 800767c:	2300      	movs	r3, #0
 800767e:	f000 fee1 	bl	8008444 <__aeabi_ddiv>
 8007682:	ec41 0b10 	vmov	d0, r0, r1

08007686 <??ZbZclParseFloat_24>:
 8007686:	e04e      	b.n	8007726 <??ZbZclParseFloat_6>

08007688 <??ZbZclParseFloat_19>:
 8007688:	0022      	movs	r2, r4
 800768a:	002b      	movs	r3, r5
 800768c:	0d1a      	lsrs	r2, r3, #20
 800768e:	2300      	movs	r3, #0
 8007690:	4690      	mov	r8, r2
 8007692:	ea5f 5848 	movs.w	r8, r8, lsl #21
 8007696:	ea5f 5858 	movs.w	r8, r8, lsr #21
 800769a:	4647      	mov	r7, r8
 800769c:	b2bf      	uxth	r7, r7
 800769e:	f2a7 37ff 	subw	r7, r7, #1023	@ 0x3ff
 80076a2:	3f34      	subs	r7, #52	@ 0x34
 80076a4:	4020      	ands	r0, r4
 80076a6:	4029      	ands	r1, r5
 80076a8:	2900      	cmp	r1, #0
 80076aa:	d101      	bne.n	80076b0 <??ZbZclParseFloat_25>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	d00a      	beq.n	80076c6 <??ZbZclParseFloat_26>

080076b0 <??ZbZclParseFloat_25>:
 80076b0:	f05f 30ff 	movs.w	r0, #4294967295
 80076b4:	f8df 1404 	ldr.w	r1, [pc, #1028]	@ 8007abc <??DataTable3_2>
 80076b8:	4020      	ands	r0, r4
 80076ba:	4029      	ands	r1, r5
 80076bc:	f110 0a00 	adds.w	sl, r0, #0
 80076c0:	f551 1b80 	adcs.w	fp, r1, #1048576	@ 0x100000
 80076c4:	e008      	b.n	80076d8 <??ZbZclParseFloat_27>

080076c6 <??ZbZclParseFloat_26>:
 80076c6:	1c7f      	adds	r7, r7, #1
 80076c8:	f05f 30ff 	movs.w	r0, #4294967295
 80076cc:	f8df 13ec 	ldr.w	r1, [pc, #1004]	@ 8007abc <??DataTable3_2>
 80076d0:	ea14 0a00 	ands.w	sl, r4, r0
 80076d4:	ea15 0b01 	ands.w	fp, r5, r1

080076d8 <??ZbZclParseFloat_27>:
 80076d8:	4650      	mov	r0, sl
 80076da:	4659      	mov	r1, fp
 80076dc:	f000 fd52 	bl	8008184 <__aeabi_ul2d>
 80076e0:	ec41 0b18 	vmov	d8, r0, r1
 80076e4:	f014 0000 	ands.w	r0, r4, #0
 80076e8:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 80076ec:	2900      	cmp	r1, #0
 80076ee:	d101      	bne.n	80076f4 <??ZbZclParseFloat_28>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	d005      	beq.n	8007700 <??ZbZclParseFloat_29>

080076f4 <??ZbZclParseFloat_28>:
 80076f4:	ec51 0b18 	vmov	r0, r1, d8
 80076f8:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80076fc:	ec41 0b18 	vmov	d8, r0, r1

08007700 <??ZbZclParseFloat_29>:
 8007700:	0038      	movs	r0, r7
 8007702:	eeb0 0a48 	vmov.f32	s0, s16
 8007706:	eef0 0a68 	vmov.f32	s1, s17
 800770a:	f000 f810 	bl	800772e <ZbZclFloatLdexp>
 800770e:	e00a      	b.n	8007726 <??ZbZclParseFloat_6>

08007710 <??ZbZclParseFloat_1>:
 8007710:	208d      	movs	r0, #141	@ 0x8d
 8007712:	f889 0000 	strb.w	r0, [r9]
 8007716:	2000      	movs	r0, #0
 8007718:	2100      	movs	r1, #0
 800771a:	2200      	movs	r2, #0
 800771c:	2300      	movs	r3, #0
 800771e:	f000 fe91 	bl	8008444 <__aeabi_ddiv>
 8007722:	ec41 0b10 	vmov	d0, r0, r1

08007726 <??ZbZclParseFloat_6>:
 8007726:	ecbd 8b02 	vpop	{d8}
 800772a:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800772e <ZbZclFloatLdexp>:
 800772e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007732:	ed2d 8b04 	vpush	{d8-d9}
 8007736:	b084      	sub	sp, #16
 8007738:	eeb0 8a40 	vmov.f32	s16, s0
 800773c:	eef0 8a60 	vmov.f32	s17, s1
 8007740:	0006      	movs	r6, r0
 8007742:	2730      	movs	r7, #48	@ 0x30
 8007744:	ec53 2b18 	vmov	r2, r3, d8
 8007748:	ec51 0b18 	vmov	r0, r1, d8
 800774c:	f000 ffb0 	bl	80086b0 <__aeabi_cdcmpeq>
 8007750:	d10c      	bne.n	800776c <??ZbZclFloatLdexp_0>
 8007752:	ec53 2b18 	vmov	r2, r3, d8
 8007756:	ec51 0b18 	vmov	r0, r1, d8
 800775a:	f000 fb93 	bl	8007e84 <__adddf3>
 800775e:	0002      	movs	r2, r0
 8007760:	000b      	movs	r3, r1
 8007762:	ec51 0b18 	vmov	r0, r1, d8
 8007766:	f000 ffa3 	bl	80086b0 <__aeabi_cdcmpeq>
 800776a:	d104      	bne.n	8007776 <??ZbZclFloatLdexp_1>

0800776c <??ZbZclFloatLdexp_0>:
 800776c:	eeb0 0a48 	vmov.f32	s0, s16
 8007770:	eef0 0a68 	vmov.f32	s1, s17
 8007774:	e06b      	b.n	800784e <??ZbZclFloatLdexp_2>

08007776 <??ZbZclFloatLdexp_1>:
 8007776:	2e01      	cmp	r6, #1
 8007778:	db2c      	blt.n	80077d4 <??ZbZclFloatLdexp_3>
 800777a:	2401      	movs	r4, #1
 800777c:	2500      	movs	r5, #0
 800777e:	0020      	movs	r0, r4
 8007780:	0029      	movs	r1, r5
 8007782:	003a      	movs	r2, r7
 8007784:	f000 fb6c 	bl	8007e60 <__aeabi_llsl>
 8007788:	4680      	mov	r8, r0
 800778a:	4689      	mov	r9, r1
 800778c:	4640      	mov	r0, r8
 800778e:	4649      	mov	r1, r9
 8007790:	f000 fcf8 	bl	8008184 <__aeabi_ul2d>
 8007794:	ec41 0b19 	vmov	d9, r0, r1

08007798 <??ZbZclFloatLdexp_4>:
 8007798:	42be      	cmp	r6, r7
 800779a:	db09      	blt.n	80077b0 <??ZbZclFloatLdexp_5>
 800779c:	ec51 0b18 	vmov	r0, r1, d8
 80077a0:	ec53 2b19 	vmov	r2, r3, d9
 80077a4:	f000 fd24 	bl	80081f0 <__aeabi_dmul>
 80077a8:	ec41 0b18 	vmov	d8, r0, r1
 80077ac:	1bf6      	subs	r6, r6, r7
 80077ae:	e7f3      	b.n	8007798 <??ZbZclFloatLdexp_4>

080077b0 <??ZbZclFloatLdexp_5>:
 80077b0:	0020      	movs	r0, r4
 80077b2:	0029      	movs	r1, r5
 80077b4:	0032      	movs	r2, r6
 80077b6:	f000 fb53 	bl	8007e60 <__aeabi_llsl>
 80077ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077c2:	f000 fcdf 	bl	8008184 <__aeabi_ul2d>
 80077c6:	ec53 2b18 	vmov	r2, r3, d8
 80077ca:	f000 fd11 	bl	80081f0 <__aeabi_dmul>
 80077ce:	ec41 0b18 	vmov	d8, r0, r1
 80077d2:	e038      	b.n	8007846 <??ZbZclFloatLdexp_6>

080077d4 <??ZbZclFloatLdexp_3>:
 80077d4:	2e00      	cmp	r6, #0
 80077d6:	d536      	bpl.n	8007846 <??ZbZclFloatLdexp_6>
 80077d8:	2401      	movs	r4, #1
 80077da:	2500      	movs	r5, #0
 80077dc:	0020      	movs	r0, r4
 80077de:	0029      	movs	r1, r5
 80077e0:	003a      	movs	r2, r7
 80077e2:	f000 fb3d 	bl	8007e60 <__aeabi_llsl>
 80077e6:	4682      	mov	sl, r0
 80077e8:	468b      	mov	fp, r1
 80077ea:	4650      	mov	r0, sl
 80077ec:	4659      	mov	r1, fp
 80077ee:	f000 fcc9 	bl	8008184 <__aeabi_ul2d>
 80077f2:	0002      	movs	r2, r0
 80077f4:	000b      	movs	r3, r1
 80077f6:	2000      	movs	r0, #0
 80077f8:	49b1      	ldr	r1, [pc, #708]	@ (8007ac0 <??DataTable3_3>)
 80077fa:	f000 fe23 	bl	8008444 <__aeabi_ddiv>
 80077fe:	ec41 0b19 	vmov	d9, r0, r1
 8007802:	f1d6 0800 	rsbs	r8, r6, #0

08007806 <??ZbZclFloatLdexp_7>:
 8007806:	45b8      	cmp	r8, r7
 8007808:	db0a      	blt.n	8007820 <??ZbZclFloatLdexp_8>
 800780a:	ec53 2b18 	vmov	r2, r3, d8
 800780e:	ec51 0b19 	vmov	r0, r1, d9
 8007812:	f000 fced 	bl	80081f0 <__aeabi_dmul>
 8007816:	ec41 0b18 	vmov	d8, r0, r1
 800781a:	ebb8 0807 	subs.w	r8, r8, r7
 800781e:	e7f2      	b.n	8007806 <??ZbZclFloatLdexp_7>

08007820 <??ZbZclFloatLdexp_8>:
 8007820:	0020      	movs	r0, r4
 8007822:	0029      	movs	r1, r5
 8007824:	4642      	mov	r2, r8
 8007826:	f000 fb1b 	bl	8007e60 <__aeabi_llsl>
 800782a:	e9cd 0100 	strd	r0, r1, [sp]
 800782e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007832:	f000 fca7 	bl	8008184 <__aeabi_ul2d>
 8007836:	0002      	movs	r2, r0
 8007838:	000b      	movs	r3, r1
 800783a:	ec51 0b18 	vmov	r0, r1, d8
 800783e:	f000 fe01 	bl	8008444 <__aeabi_ddiv>
 8007842:	ec41 0b18 	vmov	d8, r0, r1

08007846 <??ZbZclFloatLdexp_6>:
 8007846:	eeb0 0a48 	vmov.f32	s0, s16
 800784a:	eef0 0a68 	vmov.f32	s1, s17

0800784e <??ZbZclFloatLdexp_2>:
 800784e:	b004      	add	sp, #16
 8007850:	ecbd 8b04 	vpop	{d8-d9}
 8007854:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007858 <ZbZclFloatFrexp>:
 8007858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800785c:	ed2d 8b06 	vpush	{d8-d10}
 8007860:	b086      	sub	sp, #24
 8007862:	eeb0 8a40 	vmov.f32	s16, s0
 8007866:	eef0 8a60 	vmov.f32	s17, s1
 800786a:	4682      	mov	sl, r0
 800786c:	000e      	movs	r6, r1
 800786e:	4693      	mov	fp, r2
 8007870:	2730      	movs	r7, #48	@ 0x30
 8007872:	f05f 0800 	movs.w	r8, #0
 8007876:	f05f 0901 	movs.w	r9, #1
 800787a:	eeb0 9a48 	vmov.f32	s18, s16
 800787e:	eef0 9a68 	vmov.f32	s19, s17
 8007882:	ec51 0b18 	vmov	r0, r1, d8
 8007886:	2200      	movs	r2, #0
 8007888:	2300      	movs	r3, #0
 800788a:	f000 ff11 	bl	80086b0 <__aeabi_cdcmpeq>
 800788e:	d208      	bcs.n	80078a2 <??ZbZclFloatFrexp_0>
 8007890:	f05f 30ff 	movs.w	r0, #4294967295
 8007894:	4681      	mov	r9, r0
 8007896:	ec51 0b19 	vmov	r0, r1, d9
 800789a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800789e:	ec41 0b19 	vmov	d9, r0, r1

080078a2 <??ZbZclFloatFrexp_0>:
 80078a2:	ec53 2b19 	vmov	r2, r3, d9
 80078a6:	ec51 0b19 	vmov	r0, r1, d9
 80078aa:	f000 ff01 	bl	80086b0 <__aeabi_cdcmpeq>
 80078ae:	d00b      	beq.n	80078c8 <??ZbZclFloatFrexp_1>
 80078b0:	f8ca 6000 	str.w	r6, [sl]
 80078b4:	4648      	mov	r0, r9
 80078b6:	f000 fc31 	bl	800811c <__aeabi_i2d>
 80078ba:	2200      	movs	r2, #0
 80078bc:	4b81      	ldr	r3, [pc, #516]	@ (8007ac4 <??DataTable3_4>)
 80078be:	f000 fc97 	bl	80081f0 <__aeabi_dmul>
 80078c2:	ec41 0b10 	vmov	d0, r0, r1
 80078c6:	e0ef      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

080078c8 <??ZbZclFloatFrexp_1>:
 80078c8:	2000      	movs	r0, #0
 80078ca:	497d      	ldr	r1, [pc, #500]	@ (8007ac0 <??DataTable3_3>)
 80078cc:	2200      	movs	r2, #0
 80078ce:	2300      	movs	r3, #0
 80078d0:	f000 fdb8 	bl	8008444 <__aeabi_ddiv>
 80078d4:	ec53 2b19 	vmov	r2, r3, d9
 80078d8:	f000 feea 	bl	80086b0 <__aeabi_cdcmpeq>
 80078dc:	d00b      	beq.n	80078f6 <??ZbZclFloatFrexp_3>
 80078de:	2000      	movs	r0, #0
 80078e0:	4977      	ldr	r1, [pc, #476]	@ (8007ac0 <??DataTable3_3>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80078e8:	f000 fdac 	bl	8008444 <__aeabi_ddiv>
 80078ec:	ec53 2b19 	vmov	r2, r3, d9
 80078f0:	f000 fede 	bl	80086b0 <__aeabi_cdcmpeq>
 80078f4:	d107      	bne.n	8007906 <??ZbZclFloatFrexp_4>

080078f6 <??ZbZclFloatFrexp_3>:
 80078f6:	f8ca 6000 	str.w	r6, [sl]
 80078fa:	4648      	mov	r0, r9
 80078fc:	f000 fc0e 	bl	800811c <__aeabi_i2d>
 8007900:	ec41 0b10 	vmov	d0, r0, r1
 8007904:	e0d0      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

08007906 <??ZbZclFloatFrexp_4>:
 8007906:	ec53 2b19 	vmov	r2, r3, d9
 800790a:	ec51 0b19 	vmov	r0, r1, d9
 800790e:	f000 fab9 	bl	8007e84 <__adddf3>
 8007912:	ec53 2b19 	vmov	r2, r3, d9
 8007916:	f000 fecb 	bl	80086b0 <__aeabi_cdcmpeq>
 800791a:	d10b      	bne.n	8007934 <??ZbZclFloatFrexp_5>
 800791c:	f8ca b000 	str.w	fp, [sl]
 8007920:	4648      	mov	r0, r9
 8007922:	f000 fbfb 	bl	800811c <__aeabi_i2d>
 8007926:	2200      	movs	r2, #0
 8007928:	2300      	movs	r3, #0
 800792a:	f000 fc61 	bl	80081f0 <__aeabi_dmul>
 800792e:	ec41 0b10 	vmov	d0, r0, r1
 8007932:	e0b9      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

08007934 <??ZbZclFloatFrexp_5>:
 8007934:	ec51 0b19 	vmov	r0, r1, d9
 8007938:	2200      	movs	r2, #0
 800793a:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 800793e:	f000 feaf 	bl	80086a0 <__aeabi_cdrcmple>
 8007942:	d854      	bhi.n	80079ee <??ZbZclFloatFrexp_6>
 8007944:	2001      	movs	r0, #1
 8007946:	2100      	movs	r1, #0
 8007948:	003a      	movs	r2, r7
 800794a:	f000 fa89 	bl	8007e60 <__aeabi_llsl>
 800794e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007956:	f000 fc15 	bl	8008184 <__aeabi_ul2d>
 800795a:	0002      	movs	r2, r0
 800795c:	000b      	movs	r3, r1
 800795e:	2000      	movs	r0, #0
 8007960:	4957      	ldr	r1, [pc, #348]	@ (8007ac0 <??DataTable3_3>)
 8007962:	f000 fd6f 	bl	8008444 <__aeabi_ddiv>
 8007966:	ec41 0b1a 	vmov	d10, r0, r1
 800796a:	2002      	movs	r0, #2
 800796c:	2100      	movs	r1, #0
 800796e:	003a      	movs	r2, r7
 8007970:	f000 fa76 	bl	8007e60 <__aeabi_llsl>
 8007974:	e9cd 0100 	strd	r0, r1, [sp]

08007978 <??ZbZclFloatFrexp_7>:
 8007978:	e9dd 0100 	ldrd	r0, r1, [sp]
 800797c:	f000 fc02 	bl	8008184 <__aeabi_ul2d>
 8007980:	0002      	movs	r2, r0
 8007982:	000b      	movs	r3, r1
 8007984:	ec51 0b19 	vmov	r0, r1, d9
 8007988:	f000 fe8a 	bl	80086a0 <__aeabi_cdrcmple>
 800798c:	d813      	bhi.n	80079b6 <??ZbZclFloatFrexp_8>
 800798e:	ec53 2b19 	vmov	r2, r3, d9
 8007992:	ec51 0b1a 	vmov	r0, r1, d10
 8007996:	f000 fc2b 	bl	80081f0 <__aeabi_dmul>
 800799a:	ec41 0b19 	vmov	d9, r0, r1
 800799e:	eb17 0808 	adds.w	r8, r7, r8
 80079a2:	45b0      	cmp	r8, r6
 80079a4:	dbe8      	blt.n	8007978 <??ZbZclFloatFrexp_7>
 80079a6:	f8ca 6000 	str.w	r6, [sl]
 80079aa:	4648      	mov	r0, r9
 80079ac:	f000 fbb6 	bl	800811c <__aeabi_i2d>
 80079b0:	ec41 0b10 	vmov	d0, r0, r1
 80079b4:	e078      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

080079b6 <??ZbZclFloatFrexp_8>:
 80079b6:	ec51 0b19 	vmov	r0, r1, d9
 80079ba:	2200      	movs	r2, #0
 80079bc:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 80079c0:	f000 fe6e 	bl	80086a0 <__aeabi_cdrcmple>
 80079c4:	d865      	bhi.n	8007a92 <??ZbZclFloatFrexp_9>
 80079c6:	ec53 2b19 	vmov	r2, r3, d9
 80079ca:	2000      	movs	r0, #0
 80079cc:	493e      	ldr	r1, [pc, #248]	@ (8007ac8 <??DataTable3_5>)
 80079ce:	f000 fc0f 	bl	80081f0 <__aeabi_dmul>
 80079d2:	ec41 0b19 	vmov	d9, r0, r1
 80079d6:	f118 0801 	adds.w	r8, r8, #1
 80079da:	45b0      	cmp	r8, r6
 80079dc:	dbeb      	blt.n	80079b6 <??ZbZclFloatFrexp_8>
 80079de:	f8ca 6000 	str.w	r6, [sl]
 80079e2:	4648      	mov	r0, r9
 80079e4:	f000 fb9a 	bl	800811c <__aeabi_i2d>
 80079e8:	ec41 0b10 	vmov	d0, r0, r1
 80079ec:	e05c      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

080079ee <??ZbZclFloatFrexp_6>:
 80079ee:	ec51 0b19 	vmov	r0, r1, d9
 80079f2:	2200      	movs	r2, #0
 80079f4:	4b32      	ldr	r3, [pc, #200]	@ (8007ac0 <??DataTable3_3>)
 80079f6:	f000 fe5b 	bl	80086b0 <__aeabi_cdcmpeq>
 80079fa:	d24a      	bcs.n	8007a92 <??ZbZclFloatFrexp_9>
 80079fc:	2401      	movs	r4, #1
 80079fe:	2500      	movs	r5, #0
 8007a00:	0020      	movs	r0, r4
 8007a02:	0029      	movs	r1, r5
 8007a04:	003a      	movs	r2, r7
 8007a06:	f000 fa2b 	bl	8007e60 <__aeabi_llsl>
 8007a0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a12:	f000 fbb7 	bl	8008184 <__aeabi_ul2d>
 8007a16:	ec41 0b1a 	vmov	d10, r0, r1
 8007a1a:	0020      	movs	r0, r4
 8007a1c:	0029      	movs	r1, r5
 8007a1e:	003a      	movs	r2, r7
 8007a20:	f000 fa1e 	bl	8007e60 <__aeabi_llsl>
 8007a24:	e9cd 0100 	strd	r0, r1, [sp]

08007a28 <??ZbZclFloatFrexp_10>:
 8007a28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a2c:	f000 fbaa 	bl	8008184 <__aeabi_ul2d>
 8007a30:	0002      	movs	r2, r0
 8007a32:	000b      	movs	r3, r1
 8007a34:	2000      	movs	r0, #0
 8007a36:	4922      	ldr	r1, [pc, #136]	@ (8007ac0 <??DataTable3_3>)
 8007a38:	f000 fd04 	bl	8008444 <__aeabi_ddiv>
 8007a3c:	0002      	movs	r2, r0
 8007a3e:	000b      	movs	r3, r1
 8007a40:	ec51 0b18 	vmov	r0, r1, d8
 8007a44:	f000 fe34 	bl	80086b0 <__aeabi_cdcmpeq>
 8007a48:	d20e      	bcs.n	8007a68 <??ZbZclFloatFrexp_11>
 8007a4a:	ebb8 0007 	subs.w	r0, r8, r7
 8007a4e:	4583      	cmp	fp, r0
 8007a50:	da0a      	bge.n	8007a68 <??ZbZclFloatFrexp_11>

08007a52 <??ZbZclFloatFrexp_12>:
 8007a52:	ec53 2b19 	vmov	r2, r3, d9
 8007a56:	ec51 0b1a 	vmov	r0, r1, d10
 8007a5a:	f000 fbc9 	bl	80081f0 <__aeabi_dmul>
 8007a5e:	ec41 0b19 	vmov	d9, r0, r1
 8007a62:	ebb8 0807 	subs.w	r8, r8, r7
 8007a66:	e7df      	b.n	8007a28 <??ZbZclFloatFrexp_10>

08007a68 <??ZbZclFloatFrexp_11>:
 8007a68:	ec51 0b19 	vmov	r0, r1, d9
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4b14      	ldr	r3, [pc, #80]	@ (8007ac0 <??DataTable3_3>)
 8007a70:	f000 fe1e 	bl	80086b0 <__aeabi_cdcmpeq>
 8007a74:	d20d      	bcs.n	8007a92 <??ZbZclFloatFrexp_9>
 8007a76:	f1b8 0801 	subs.w	r8, r8, #1
 8007a7a:	45d8      	cmp	r8, fp
 8007a7c:	d009      	beq.n	8007a92 <??ZbZclFloatFrexp_9>

08007a7e <??ZbZclFloatFrexp_13>:
 8007a7e:	ec53 2b19 	vmov	r2, r3, d9
 8007a82:	2000      	movs	r0, #0
 8007a84:	f05f 4180 	movs.w	r1, #1073741824	@ 0x40000000
 8007a88:	f000 fbb2 	bl	80081f0 <__aeabi_dmul>
 8007a8c:	ec41 0b19 	vmov	d9, r0, r1
 8007a90:	e7ea      	b.n	8007a68 <??ZbZclFloatFrexp_11>

08007a92 <??ZbZclFloatFrexp_9>:
 8007a92:	f8ca 8000 	str.w	r8, [sl]
 8007a96:	4648      	mov	r0, r9
 8007a98:	f000 fb40 	bl	800811c <__aeabi_i2d>
 8007a9c:	ec53 2b19 	vmov	r2, r3, d9
 8007aa0:	f000 fba6 	bl	80081f0 <__aeabi_dmul>
 8007aa4:	ec41 0b10 	vmov	d0, r0, r1

08007aa8 <??ZbZclFloatFrexp_2>:
 8007aa8:	b006      	add	sp, #24
 8007aaa:	ecbd 8b06 	vpop	{d8-d10}
 8007aae:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007ab4 <??DataTable3>:
 8007ab4:	fc01 ffff                                   ....

08007ab8 <??DataTable3_1>:
 8007ab8:	0000 7ff0                                   ....

08007abc <??DataTable3_2>:
 8007abc:	ffff 000f                                   ....

08007ac0 <??DataTable3_3>:
 8007ac0:	0000 3ff0                                   ...?

08007ac4 <??DataTable3_4>:
 8007ac4:	0000 3ff8                                   ...?

08007ac8 <??DataTable3_5>:
 8007ac8:	0000 3fe0                                   ...?

08007acc <ZbZclAttrIsFloat>:
 8007acc:	0001      	movs	r1, r0
 8007ace:	0008      	movs	r0, r1
 8007ad0:	b2c0      	uxtb	r0, r0
 8007ad2:	2838      	cmp	r0, #56	@ 0x38
 8007ad4:	db05      	blt.n	8007ae2 <??ZbZclAttrIsFloat_0>
 8007ad6:	0008      	movs	r0, r1
 8007ad8:	b2c0      	uxtb	r0, r0
 8007ada:	283b      	cmp	r0, #59	@ 0x3b
 8007adc:	da01      	bge.n	8007ae2 <??ZbZclAttrIsFloat_0>
 8007ade:	2001      	movs	r0, #1
 8007ae0:	e000      	b.n	8007ae4 <??ZbZclAttrIsFloat_1>

08007ae2 <??ZbZclAttrIsFloat_0>:
 8007ae2:	2000      	movs	r0, #0

08007ae4 <??ZbZclAttrIsFloat_1>:
 8007ae4:	4770      	bx	lr

08007ae6 <ZbZclHandleGetSceneData>:
 8007ae6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aea:	b0a2      	sub	sp, #136	@ 0x88
 8007aec:	0004      	movs	r4, r0
 8007aee:	000d      	movs	r5, r1
 8007af0:	0016      	movs	r6, r2
 8007af2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d106      	bne.n	8007b06 <??ZbZclHandleGetSceneData_0>
 8007af8:	2381      	movs	r3, #129	@ 0x81
 8007afa:	002a      	movs	r2, r5
 8007afc:	0031      	movs	r1, r6
 8007afe:	0020      	movs	r0, r4
 8007b00:	f00b fe33 	bl	801376a <ZbZclSendDefaultResponse>
 8007b04:	e06b      	b.n	8007bde <??ZbZclHandleGetSceneData_1>

08007b06 <??ZbZclHandleGetSceneData_0>:
 8007b06:	2708      	movs	r7, #8
 8007b08:	f05f 0800 	movs.w	r8, #0
 8007b0c:	46e9      	mov	r9, sp
 8007b0e:	4642      	mov	r2, r8
 8007b10:	0039      	movs	r1, r7
 8007b12:	4648      	mov	r0, r9
 8007b14:	f000 f900 	bl	8007d18 <__aeabi_memset>
 8007b18:	2000      	movs	r0, #0
 8007b1a:	f88d 0000 	strb.w	r0, [sp]
 8007b1e:	2001      	movs	r0, #1
 8007b20:	f88d 0001 	strb.w	r0, [sp, #1]
 8007b24:	78a8      	ldrb	r0, [r5, #2]
 8007b26:	2800      	cmp	r0, #0
 8007b28:	d103      	bne.n	8007b32 <??ZbZclHandleGetSceneData_2>
 8007b2a:	2001      	movs	r0, #1
 8007b2c:	f88d 0002 	strb.w	r0, [sp, #2]
 8007b30:	e002      	b.n	8007b38 <??ZbZclHandleGetSceneData_3>

08007b32 <??ZbZclHandleGetSceneData_2>:
 8007b32:	2000      	movs	r0, #0
 8007b34:	f88d 0002 	strb.w	r0, [sp, #2]

08007b38 <??ZbZclHandleGetSceneData_3>:
 8007b38:	2001      	movs	r0, #1
 8007b3a:	f88d 0003 	strb.w	r0, [sp, #3]
 8007b3e:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8007b42:	f8ad 0004 	strh.w	r0, [sp, #4]
 8007b46:	79a8      	ldrb	r0, [r5, #6]
 8007b48:	f88d 0006 	strb.w	r0, [sp, #6]
 8007b4c:	20f0      	movs	r0, #240	@ 0xf0
 8007b4e:	f88d 0007 	strb.w	r0, [sp, #7]
 8007b52:	8b62      	ldrh	r2, [r4, #26]
 8007b54:	a90e      	add	r1, sp, #56	@ 0x38
 8007b56:	4668      	mov	r0, sp
 8007b58:	f7fe fd18 	bl	800658c <ZbZclAppendHeader>
 8007b5c:	0007      	movs	r7, r0
 8007b5e:	2f00      	cmp	r7, #0
 8007b60:	d506      	bpl.n	8007b70 <??ZbZclHandleGetSceneData_4>
 8007b62:	2380      	movs	r3, #128	@ 0x80
 8007b64:	002a      	movs	r2, r5
 8007b66:	0031      	movs	r1, r6
 8007b68:	0020      	movs	r0, r4
 8007b6a:	f00b fdfe 	bl	801376a <ZbZclSendDefaultResponse>
 8007b6e:	e036      	b.n	8007bde <??ZbZclHandleGetSceneData_1>

08007b70 <??ZbZclHandleGetSceneData_4>:
 8007b70:	46b9      	mov	r9, r7
 8007b72:	f1d9 024d 	rsbs	r2, r9, #77	@ 0x4d
 8007b76:	b2d2      	uxtb	r2, r2
 8007b78:	a80e      	add	r0, sp, #56	@ 0x38
 8007b7a:	eb00 0109 	add.w	r1, r0, r9
 8007b7e:	0020      	movs	r0, r4
 8007b80:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007b82:	4798      	blx	r3
 8007b84:	4680      	mov	r8, r0
 8007b86:	4640      	mov	r0, r8
 8007b88:	b2c0      	uxtb	r0, r0
 8007b8a:	2800      	cmp	r0, #0
 8007b8c:	d106      	bne.n	8007b9c <??ZbZclHandleGetSceneData_5>
 8007b8e:	2381      	movs	r3, #129	@ 0x81
 8007b90:	002a      	movs	r2, r5
 8007b92:	0031      	movs	r1, r6
 8007b94:	0020      	movs	r0, r4
 8007b96:	f00b fde8 	bl	801376a <ZbZclSendDefaultResponse>
 8007b9a:	e020      	b.n	8007bde <??ZbZclHandleGetSceneData_1>

08007b9c <??ZbZclHandleGetSceneData_5>:
 8007b9c:	fa59 f988 	uxtab	r9, r9, r8
 8007ba0:	0032      	movs	r2, r6
 8007ba2:	a902      	add	r1, sp, #8
 8007ba4:	0020      	movs	r0, r4
 8007ba6:	f7fc f8c8 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8007baa:	a802      	add	r0, sp, #8
 8007bac:	f116 0110 	adds.w	r1, r6, #16
 8007bb0:	2210      	movs	r2, #16
 8007bb2:	f00f fd24 	bl	80175fe <__aeabi_memcpy>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 8007bbc:	2000      	movs	r0, #0
 8007bbe:	f88d 002e 	strb.w	r0, [sp, #46]	@ 0x2e
 8007bc2:	2000      	movs	r0, #0
 8007bc4:	f88d 002f 	strb.w	r0, [sp, #47]	@ 0x2f
 8007bc8:	a80e      	add	r0, sp, #56	@ 0x38
 8007bca:	9008      	str	r0, [sp, #32]
 8007bcc:	4648      	mov	r0, r9
 8007bce:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	a902      	add	r1, sp, #8
 8007bd8:	68a0      	ldr	r0, [r4, #8]
 8007bda:	f00b f953 	bl	8012e84 <ZbApsdeDataReqCallback>

08007bde <??ZbZclHandleGetSceneData_1>:
 8007bde:	b023      	add	sp, #140	@ 0x8c
 8007be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08007be4 <ZbZclHandleSetSceneData>:
 8007be4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be8:	b0a4      	sub	sp, #144	@ 0x90
 8007bea:	0004      	movs	r4, r0
 8007bec:	000d      	movs	r5, r1
 8007bee:	0016      	movs	r6, r2
 8007bf0:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	d106      	bne.n	8007c04 <??ZbZclHandleSetSceneData_0>
 8007bf6:	2381      	movs	r3, #129	@ 0x81
 8007bf8:	002a      	movs	r2, r5
 8007bfa:	0031      	movs	r1, r6
 8007bfc:	0020      	movs	r0, r4
 8007bfe:	f00b fdb4 	bl	801376a <ZbZclSendDefaultResponse>
 8007c02:	e086      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007c04 <??ZbZclHandleSetSceneData_0>:
 8007c04:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8007c06:	2805      	cmp	r0, #5
 8007c08:	da06      	bge.n	8007c18 <??ZbZclHandleSetSceneData_2>
 8007c0a:	2380      	movs	r3, #128	@ 0x80
 8007c0c:	002a      	movs	r2, r5
 8007c0e:	0031      	movs	r1, r6
 8007c10:	0020      	movs	r0, r4
 8007c12:	f00b fdaa 	bl	801376a <ZbZclSendDefaultResponse>
 8007c16:	e07c      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007c18 <??ZbZclHandleSetSceneData_2>:
 8007c18:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8007c1a:	f7ff fa63 	bl	80070e4 <pletoh32>
 8007c1e:	0007      	movs	r7, r0
 8007c20:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8007c22:	7900      	ldrb	r0, [r0, #4]
 8007c24:	f88d 0000 	strb.w	r0, [sp]
 8007c28:	f89d 0000 	ldrb.w	r0, [sp]
 8007c2c:	1d40      	adds	r0, r0, #5
 8007c2e:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8007c30:	4288      	cmp	r0, r1
 8007c32:	d206      	bcs.n	8007c42 <??ZbZclHandleSetSceneData_3>
 8007c34:	2380      	movs	r3, #128	@ 0x80
 8007c36:	002a      	movs	r2, r5
 8007c38:	0031      	movs	r1, r6
 8007c3a:	0020      	movs	r0, r4
 8007c3c:	f00b fd95 	bl	801376a <ZbZclSendDefaultResponse>
 8007c40:	e067      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007c42 <??ZbZclHandleSetSceneData_3>:
 8007c42:	003b      	movs	r3, r7
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	f89d 2000 	ldrb.w	r2, [sp]
 8007c4a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8007c4c:	1d41      	adds	r1, r0, #5
 8007c4e:	0020      	movs	r0, r4
 8007c50:	f8d4 c064 	ldr.w	ip, [r4, #100]	@ 0x64
 8007c54:	47e0      	blx	ip
 8007c56:	4680      	mov	r8, r0
 8007c58:	f05f 0908 	movs.w	r9, #8
 8007c5c:	f05f 0a00 	movs.w	sl, #0
 8007c60:	f10d 0b04 	add.w	fp, sp, #4
 8007c64:	4652      	mov	r2, sl
 8007c66:	4649      	mov	r1, r9
 8007c68:	4658      	mov	r0, fp
 8007c6a:	f000 f855 	bl	8007d18 <__aeabi_memset>
 8007c6e:	2000      	movs	r0, #0
 8007c70:	f88d 0004 	strb.w	r0, [sp, #4]
 8007c74:	2001      	movs	r0, #1
 8007c76:	f88d 0005 	strb.w	r0, [sp, #5]
 8007c7a:	78a8      	ldrb	r0, [r5, #2]
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	d103      	bne.n	8007c88 <??ZbZclHandleSetSceneData_4>
 8007c80:	2001      	movs	r0, #1
 8007c82:	f88d 0006 	strb.w	r0, [sp, #6]
 8007c86:	e002      	b.n	8007c8e <??ZbZclHandleSetSceneData_5>

08007c88 <??ZbZclHandleSetSceneData_4>:
 8007c88:	2000      	movs	r0, #0
 8007c8a:	f88d 0006 	strb.w	r0, [sp, #6]

08007c8e <??ZbZclHandleSetSceneData_5>:
 8007c8e:	2001      	movs	r0, #1
 8007c90:	f88d 0007 	strb.w	r0, [sp, #7]
 8007c94:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8007c98:	f8ad 0008 	strh.w	r0, [sp, #8]
 8007c9c:	79a8      	ldrb	r0, [r5, #6]
 8007c9e:	f88d 000a 	strb.w	r0, [sp, #10]
 8007ca2:	20f1      	movs	r0, #241	@ 0xf1
 8007ca4:	f88d 000b 	strb.w	r0, [sp, #11]
 8007ca8:	8b62      	ldrh	r2, [r4, #26]
 8007caa:	a910      	add	r1, sp, #64	@ 0x40
 8007cac:	a801      	add	r0, sp, #4
 8007cae:	f7fe fc6d 	bl	800658c <ZbZclAppendHeader>
 8007cb2:	4681      	mov	r9, r0
 8007cb4:	f1b9 0f00 	cmp.w	r9, #0
 8007cb8:	d506      	bpl.n	8007cc8 <??ZbZclHandleSetSceneData_6>
 8007cba:	2380      	movs	r3, #128	@ 0x80
 8007cbc:	002a      	movs	r2, r5
 8007cbe:	0031      	movs	r1, r6
 8007cc0:	0020      	movs	r0, r4
 8007cc2:	f00b fd52 	bl	801376a <ZbZclSendDefaultResponse>
 8007cc6:	e024      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007cc8 <??ZbZclHandleSetSceneData_6>:
 8007cc8:	46ca      	mov	sl, r9
 8007cca:	a810      	add	r0, sp, #64	@ 0x40
 8007ccc:	f800 800a 	strb.w	r8, [r0, sl]
 8007cd0:	f11a 0a01 	adds.w	sl, sl, #1
 8007cd4:	0032      	movs	r2, r6
 8007cd6:	a904      	add	r1, sp, #16
 8007cd8:	0020      	movs	r0, r4
 8007cda:	f7fc f82e 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8007cde:	a804      	add	r0, sp, #16
 8007ce0:	f116 0110 	adds.w	r1, r6, #16
 8007ce4:	2210      	movs	r2, #16
 8007ce6:	f00f fc8a 	bl	80175fe <__aeabi_memcpy>
 8007cea:	2000      	movs	r0, #0
 8007cec:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	f88d 0036 	strb.w	r0, [sp, #54]	@ 0x36
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	f88d 0037 	strb.w	r0, [sp, #55]	@ 0x37
 8007cfc:	a810      	add	r0, sp, #64	@ 0x40
 8007cfe:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d00:	4650      	mov	r0, sl
 8007d02:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 8007d06:	2300      	movs	r3, #0
 8007d08:	2200      	movs	r2, #0
 8007d0a:	a904      	add	r1, sp, #16
 8007d0c:	68a0      	ldr	r0, [r4, #8]
 8007d0e:	f00b f8b9 	bl	8012e84 <ZbApsdeDataReqCallback>

08007d12 <??ZbZclHandleSetSceneData_1>:
 8007d12:	b025      	add	sp, #148	@ 0x94
 8007d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d18 <__aeabi_memset>:
 8007d18:	b470      	push	{r4, r5, r6}
 8007d1a:	0784      	lsls	r4, r0, #30
 8007d1c:	d046      	beq.n	8007dac <__aeabi_memset+0x94>
 8007d1e:	1e4c      	subs	r4, r1, #1
 8007d20:	2900      	cmp	r1, #0
 8007d22:	d041      	beq.n	8007da8 <__aeabi_memset+0x90>
 8007d24:	b2d5      	uxtb	r5, r2
 8007d26:	4603      	mov	r3, r0
 8007d28:	e002      	b.n	8007d30 <__aeabi_memset+0x18>
 8007d2a:	1e61      	subs	r1, r4, #1
 8007d2c:	b3e4      	cbz	r4, 8007da8 <__aeabi_memset+0x90>
 8007d2e:	460c      	mov	r4, r1
 8007d30:	f803 5b01 	strb.w	r5, [r3], #1
 8007d34:	0799      	lsls	r1, r3, #30
 8007d36:	d1f8      	bne.n	8007d2a <__aeabi_memset+0x12>
 8007d38:	2c03      	cmp	r4, #3
 8007d3a:	d92e      	bls.n	8007d9a <__aeabi_memset+0x82>
 8007d3c:	b2d5      	uxtb	r5, r2
 8007d3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8007d42:	2c0f      	cmp	r4, #15
 8007d44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8007d48:	d919      	bls.n	8007d7e <__aeabi_memset+0x66>
 8007d4a:	4626      	mov	r6, r4
 8007d4c:	f103 0110 	add.w	r1, r3, #16
 8007d50:	3e10      	subs	r6, #16
 8007d52:	2e0f      	cmp	r6, #15
 8007d54:	f841 5c10 	str.w	r5, [r1, #-16]
 8007d58:	f841 5c0c 	str.w	r5, [r1, #-12]
 8007d5c:	f841 5c08 	str.w	r5, [r1, #-8]
 8007d60:	f841 5c04 	str.w	r5, [r1, #-4]
 8007d64:	f101 0110 	add.w	r1, r1, #16
 8007d68:	d8f2      	bhi.n	8007d50 <__aeabi_memset+0x38>
 8007d6a:	f1a4 0110 	sub.w	r1, r4, #16
 8007d6e:	f021 010f 	bic.w	r1, r1, #15
 8007d72:	f004 040f 	and.w	r4, r4, #15
 8007d76:	3110      	adds	r1, #16
 8007d78:	2c03      	cmp	r4, #3
 8007d7a:	440b      	add	r3, r1
 8007d7c:	d90d      	bls.n	8007d9a <__aeabi_memset+0x82>
 8007d7e:	461e      	mov	r6, r3
 8007d80:	4621      	mov	r1, r4
 8007d82:	3904      	subs	r1, #4
 8007d84:	2903      	cmp	r1, #3
 8007d86:	f846 5b04 	str.w	r5, [r6], #4
 8007d8a:	d8fa      	bhi.n	8007d82 <__aeabi_memset+0x6a>
 8007d8c:	1f21      	subs	r1, r4, #4
 8007d8e:	f021 0103 	bic.w	r1, r1, #3
 8007d92:	3104      	adds	r1, #4
 8007d94:	440b      	add	r3, r1
 8007d96:	f004 0403 	and.w	r4, r4, #3
 8007d9a:	b12c      	cbz	r4, 8007da8 <__aeabi_memset+0x90>
 8007d9c:	b2d2      	uxtb	r2, r2
 8007d9e:	441c      	add	r4, r3
 8007da0:	f803 2b01 	strb.w	r2, [r3], #1
 8007da4:	42a3      	cmp	r3, r4
 8007da6:	d1fb      	bne.n	8007da0 <__aeabi_memset+0x88>
 8007da8:	bc70      	pop	{r4, r5, r6}
 8007daa:	4770      	bx	lr
 8007dac:	460c      	mov	r4, r1
 8007dae:	4603      	mov	r3, r0
 8007db0:	e7c2      	b.n	8007d38 <__aeabi_memset+0x20>
	...

08007dc0 <memchr>:
 8007dc0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8007dc4:	2a10      	cmp	r2, #16
 8007dc6:	db2b      	blt.n	8007e20 <memchr+0x60>
 8007dc8:	f010 0f07 	tst.w	r0, #7
 8007dcc:	d008      	beq.n	8007de0 <memchr+0x20>
 8007dce:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007dd2:	3a01      	subs	r2, #1
 8007dd4:	428b      	cmp	r3, r1
 8007dd6:	d02d      	beq.n	8007e34 <memchr+0x74>
 8007dd8:	f010 0f07 	tst.w	r0, #7
 8007ddc:	b342      	cbz	r2, 8007e30 <memchr+0x70>
 8007dde:	d1f6      	bne.n	8007dce <memchr+0xe>
 8007de0:	b4f0      	push	{r4, r5, r6, r7}
 8007de2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8007de6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8007dea:	f022 0407 	bic.w	r4, r2, #7
 8007dee:	f07f 0700 	mvns.w	r7, #0
 8007df2:	2300      	movs	r3, #0
 8007df4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8007df8:	3c08      	subs	r4, #8
 8007dfa:	ea85 0501 	eor.w	r5, r5, r1
 8007dfe:	ea86 0601 	eor.w	r6, r6, r1
 8007e02:	fa85 f547 	uadd8	r5, r5, r7
 8007e06:	faa3 f587 	sel	r5, r3, r7
 8007e0a:	fa86 f647 	uadd8	r6, r6, r7
 8007e0e:	faa5 f687 	sel	r6, r5, r7
 8007e12:	b98e      	cbnz	r6, 8007e38 <memchr+0x78>
 8007e14:	d1ee      	bne.n	8007df4 <memchr+0x34>
 8007e16:	bcf0      	pop	{r4, r5, r6, r7}
 8007e18:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8007e1c:	f002 0207 	and.w	r2, r2, #7
 8007e20:	b132      	cbz	r2, 8007e30 <memchr+0x70>
 8007e22:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007e26:	3a01      	subs	r2, #1
 8007e28:	ea83 0301 	eor.w	r3, r3, r1
 8007e2c:	b113      	cbz	r3, 8007e34 <memchr+0x74>
 8007e2e:	d1f8      	bne.n	8007e22 <memchr+0x62>
 8007e30:	2000      	movs	r0, #0
 8007e32:	4770      	bx	lr
 8007e34:	3801      	subs	r0, #1
 8007e36:	4770      	bx	lr
 8007e38:	2d00      	cmp	r5, #0
 8007e3a:	bf06      	itte	eq
 8007e3c:	4635      	moveq	r5, r6
 8007e3e:	3803      	subeq	r0, #3
 8007e40:	3807      	subne	r0, #7
 8007e42:	f015 0f01 	tst.w	r5, #1
 8007e46:	d107      	bne.n	8007e58 <memchr+0x98>
 8007e48:	3001      	adds	r0, #1
 8007e4a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8007e4e:	bf02      	ittt	eq
 8007e50:	3001      	addeq	r0, #1
 8007e52:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8007e56:	3001      	addeq	r0, #1
 8007e58:	bcf0      	pop	{r4, r5, r6, r7}
 8007e5a:	3801      	subs	r0, #1
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop

08007e60 <__aeabi_llsl>:
 8007e60:	4091      	lsls	r1, r2
 8007e62:	0003      	movs	r3, r0
 8007e64:	4090      	lsls	r0, r2
 8007e66:	469c      	mov	ip, r3
 8007e68:	3a20      	subs	r2, #32
 8007e6a:	4093      	lsls	r3, r2
 8007e6c:	4319      	orrs	r1, r3
 8007e6e:	4252      	negs	r2, r2
 8007e70:	4663      	mov	r3, ip
 8007e72:	40d3      	lsrs	r3, r2
 8007e74:	4319      	orrs	r1, r3
 8007e76:	4770      	bx	lr

08007e78 <__aeabi_drsub>:
 8007e78:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8007e7c:	e002      	b.n	8007e84 <__adddf3>
 8007e7e:	bf00      	nop

08007e80 <__aeabi_dsub>:
 8007e80:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08007e84 <__adddf3>:
 8007e84:	b530      	push	{r4, r5, lr}
 8007e86:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007e8a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007e8e:	ea94 0f05 	teq	r4, r5
 8007e92:	bf08      	it	eq
 8007e94:	ea90 0f02 	teqeq	r0, r2
 8007e98:	bf1f      	itttt	ne
 8007e9a:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007e9e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007ea2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007ea6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007eaa:	f000 80e2 	beq.w	8008072 <__adddf3+0x1ee>
 8007eae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007eb2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007eb6:	bfb8      	it	lt
 8007eb8:	426d      	neglt	r5, r5
 8007eba:	dd0c      	ble.n	8007ed6 <__adddf3+0x52>
 8007ebc:	442c      	add	r4, r5
 8007ebe:	ea80 0202 	eor.w	r2, r0, r2
 8007ec2:	ea81 0303 	eor.w	r3, r1, r3
 8007ec6:	ea82 0000 	eor.w	r0, r2, r0
 8007eca:	ea83 0101 	eor.w	r1, r3, r1
 8007ece:	ea80 0202 	eor.w	r2, r0, r2
 8007ed2:	ea81 0303 	eor.w	r3, r1, r3
 8007ed6:	2d36      	cmp	r5, #54	@ 0x36
 8007ed8:	bf88      	it	hi
 8007eda:	bd30      	pophi	{r4, r5, pc}
 8007edc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8007ee0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007ee4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8007ee8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8007eec:	d002      	beq.n	8007ef4 <__adddf3+0x70>
 8007eee:	4240      	negs	r0, r0
 8007ef0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007ef4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8007ef8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007efc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8007f00:	d002      	beq.n	8007f08 <__adddf3+0x84>
 8007f02:	4252      	negs	r2, r2
 8007f04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8007f08:	ea94 0f05 	teq	r4, r5
 8007f0c:	f000 80a7 	beq.w	800805e <__adddf3+0x1da>
 8007f10:	f1a4 0401 	sub.w	r4, r4, #1
 8007f14:	f1d5 0e20 	rsbs	lr, r5, #32
 8007f18:	db0d      	blt.n	8007f36 <__adddf3+0xb2>
 8007f1a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007f1e:	fa22 f205 	lsr.w	r2, r2, r5
 8007f22:	1880      	adds	r0, r0, r2
 8007f24:	f141 0100 	adc.w	r1, r1, #0
 8007f28:	fa03 f20e 	lsl.w	r2, r3, lr
 8007f2c:	1880      	adds	r0, r0, r2
 8007f2e:	fa43 f305 	asr.w	r3, r3, r5
 8007f32:	4159      	adcs	r1, r3
 8007f34:	e00e      	b.n	8007f54 <__adddf3+0xd0>
 8007f36:	f1a5 0520 	sub.w	r5, r5, #32
 8007f3a:	f10e 0e20 	add.w	lr, lr, #32
 8007f3e:	2a01      	cmp	r2, #1
 8007f40:	fa03 fc0e 	lsl.w	ip, r3, lr
 8007f44:	bf28      	it	cs
 8007f46:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007f4a:	fa43 f305 	asr.w	r3, r3, r5
 8007f4e:	18c0      	adds	r0, r0, r3
 8007f50:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8007f54:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007f58:	d507      	bpl.n	8007f6a <__adddf3+0xe6>
 8007f5a:	f04f 0e00 	mov.w	lr, #0
 8007f5e:	f1dc 0c00 	rsbs	ip, ip, #0
 8007f62:	eb7e 0000 	sbcs.w	r0, lr, r0
 8007f66:	eb6e 0101 	sbc.w	r1, lr, r1
 8007f6a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007f6e:	d31b      	bcc.n	8007fa8 <__adddf3+0x124>
 8007f70:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8007f74:	d30c      	bcc.n	8007f90 <__adddf3+0x10c>
 8007f76:	0849      	lsrs	r1, r1, #1
 8007f78:	ea5f 0030 	movs.w	r0, r0, rrx
 8007f7c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007f80:	f104 0401 	add.w	r4, r4, #1
 8007f84:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007f88:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8007f8c:	f080 809a 	bcs.w	80080c4 <__adddf3+0x240>
 8007f90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8007f94:	bf08      	it	eq
 8007f96:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007f9a:	f150 0000 	adcs.w	r0, r0, #0
 8007f9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007fa2:	ea41 0105 	orr.w	r1, r1, r5
 8007fa6:	bd30      	pop	{r4, r5, pc}
 8007fa8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007fac:	4140      	adcs	r0, r0
 8007fae:	eb41 0101 	adc.w	r1, r1, r1
 8007fb2:	3c01      	subs	r4, #1
 8007fb4:	bf28      	it	cs
 8007fb6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8007fba:	d2e9      	bcs.n	8007f90 <__adddf3+0x10c>
 8007fbc:	f091 0f00 	teq	r1, #0
 8007fc0:	bf04      	itt	eq
 8007fc2:	4601      	moveq	r1, r0
 8007fc4:	2000      	moveq	r0, #0
 8007fc6:	fab1 f381 	clz	r3, r1
 8007fca:	bf08      	it	eq
 8007fcc:	3320      	addeq	r3, #32
 8007fce:	f1a3 030b 	sub.w	r3, r3, #11
 8007fd2:	f1b3 0220 	subs.w	r2, r3, #32
 8007fd6:	da0c      	bge.n	8007ff2 <__adddf3+0x16e>
 8007fd8:	320c      	adds	r2, #12
 8007fda:	dd08      	ble.n	8007fee <__adddf3+0x16a>
 8007fdc:	f102 0c14 	add.w	ip, r2, #20
 8007fe0:	f1c2 020c 	rsb	r2, r2, #12
 8007fe4:	fa01 f00c 	lsl.w	r0, r1, ip
 8007fe8:	fa21 f102 	lsr.w	r1, r1, r2
 8007fec:	e00c      	b.n	8008008 <__adddf3+0x184>
 8007fee:	f102 0214 	add.w	r2, r2, #20
 8007ff2:	bfd8      	it	le
 8007ff4:	f1c2 0c20 	rsble	ip, r2, #32
 8007ff8:	fa01 f102 	lsl.w	r1, r1, r2
 8007ffc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008000:	bfdc      	itt	le
 8008002:	ea41 010c 	orrle.w	r1, r1, ip
 8008006:	4090      	lslle	r0, r2
 8008008:	1ae4      	subs	r4, r4, r3
 800800a:	bfa2      	ittt	ge
 800800c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008010:	4329      	orrge	r1, r5
 8008012:	bd30      	popge	{r4, r5, pc}
 8008014:	ea6f 0404 	mvn.w	r4, r4
 8008018:	3c1f      	subs	r4, #31
 800801a:	da1c      	bge.n	8008056 <__adddf3+0x1d2>
 800801c:	340c      	adds	r4, #12
 800801e:	dc0e      	bgt.n	800803e <__adddf3+0x1ba>
 8008020:	f104 0414 	add.w	r4, r4, #20
 8008024:	f1c4 0220 	rsb	r2, r4, #32
 8008028:	fa20 f004 	lsr.w	r0, r0, r4
 800802c:	fa01 f302 	lsl.w	r3, r1, r2
 8008030:	ea40 0003 	orr.w	r0, r0, r3
 8008034:	fa21 f304 	lsr.w	r3, r1, r4
 8008038:	ea45 0103 	orr.w	r1, r5, r3
 800803c:	bd30      	pop	{r4, r5, pc}
 800803e:	f1c4 040c 	rsb	r4, r4, #12
 8008042:	f1c4 0220 	rsb	r2, r4, #32
 8008046:	fa20 f002 	lsr.w	r0, r0, r2
 800804a:	fa01 f304 	lsl.w	r3, r1, r4
 800804e:	ea40 0003 	orr.w	r0, r0, r3
 8008052:	4629      	mov	r1, r5
 8008054:	bd30      	pop	{r4, r5, pc}
 8008056:	fa21 f004 	lsr.w	r0, r1, r4
 800805a:	4629      	mov	r1, r5
 800805c:	bd30      	pop	{r4, r5, pc}
 800805e:	f094 0f00 	teq	r4, #0
 8008062:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8008066:	bf06      	itte	eq
 8008068:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800806c:	3401      	addeq	r4, #1
 800806e:	3d01      	subne	r5, #1
 8008070:	e74e      	b.n	8007f10 <__adddf3+0x8c>
 8008072:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008076:	bf18      	it	ne
 8008078:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800807c:	d029      	beq.n	80080d2 <__adddf3+0x24e>
 800807e:	ea94 0f05 	teq	r4, r5
 8008082:	bf08      	it	eq
 8008084:	ea90 0f02 	teqeq	r0, r2
 8008088:	d005      	beq.n	8008096 <__adddf3+0x212>
 800808a:	ea54 0c00 	orrs.w	ip, r4, r0
 800808e:	bf04      	itt	eq
 8008090:	4619      	moveq	r1, r3
 8008092:	4610      	moveq	r0, r2
 8008094:	bd30      	pop	{r4, r5, pc}
 8008096:	ea91 0f03 	teq	r1, r3
 800809a:	bf1e      	ittt	ne
 800809c:	2100      	movne	r1, #0
 800809e:	2000      	movne	r0, #0
 80080a0:	bd30      	popne	{r4, r5, pc}
 80080a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80080a6:	d105      	bne.n	80080b4 <__adddf3+0x230>
 80080a8:	0040      	lsls	r0, r0, #1
 80080aa:	4149      	adcs	r1, r1
 80080ac:	bf28      	it	cs
 80080ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80080b2:	bd30      	pop	{r4, r5, pc}
 80080b4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80080b8:	bf3c      	itt	cc
 80080ba:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80080be:	bd30      	popcc	{r4, r5, pc}
 80080c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80080c4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80080c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080cc:	f04f 0000 	mov.w	r0, #0
 80080d0:	bd30      	pop	{r4, r5, pc}
 80080d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80080d6:	bf1a      	itte	ne
 80080d8:	4619      	movne	r1, r3
 80080da:	4610      	movne	r0, r2
 80080dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80080e0:	bf1c      	itt	ne
 80080e2:	460b      	movne	r3, r1
 80080e4:	4602      	movne	r2, r0
 80080e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80080ea:	bf06      	itte	eq
 80080ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80080f0:	ea91 0f03 	teqeq	r1, r3
 80080f4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80080f8:	bd30      	pop	{r4, r5, pc}
 80080fa:	bf00      	nop

080080fc <__aeabi_ui2d>:
 80080fc:	f090 0f00 	teq	r0, #0
 8008100:	bf04      	itt	eq
 8008102:	2100      	moveq	r1, #0
 8008104:	4770      	bxeq	lr
 8008106:	b530      	push	{r4, r5, lr}
 8008108:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800810c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008110:	f04f 0500 	mov.w	r5, #0
 8008114:	f04f 0100 	mov.w	r1, #0
 8008118:	e750      	b.n	8007fbc <__adddf3+0x138>
 800811a:	bf00      	nop

0800811c <__aeabi_i2d>:
 800811c:	f090 0f00 	teq	r0, #0
 8008120:	bf04      	itt	eq
 8008122:	2100      	moveq	r1, #0
 8008124:	4770      	bxeq	lr
 8008126:	b530      	push	{r4, r5, lr}
 8008128:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800812c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008130:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8008134:	bf48      	it	mi
 8008136:	4240      	negmi	r0, r0
 8008138:	f04f 0100 	mov.w	r1, #0
 800813c:	e73e      	b.n	8007fbc <__adddf3+0x138>
 800813e:	bf00      	nop

08008140 <__aeabi_f2d>:
 8008140:	0042      	lsls	r2, r0, #1
 8008142:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8008146:	ea4f 0131 	mov.w	r1, r1, rrx
 800814a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800814e:	bf1f      	itttt	ne
 8008150:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8008154:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8008158:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800815c:	4770      	bxne	lr
 800815e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8008162:	bf08      	it	eq
 8008164:	4770      	bxeq	lr
 8008166:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800816a:	bf04      	itt	eq
 800816c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8008170:	4770      	bxeq	lr
 8008172:	b530      	push	{r4, r5, lr}
 8008174:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8008178:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800817c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8008180:	e71c      	b.n	8007fbc <__adddf3+0x138>
 8008182:	bf00      	nop

08008184 <__aeabi_ul2d>:
 8008184:	ea50 0201 	orrs.w	r2, r0, r1
 8008188:	bf08      	it	eq
 800818a:	4770      	bxeq	lr
 800818c:	b530      	push	{r4, r5, lr}
 800818e:	f04f 0500 	mov.w	r5, #0
 8008192:	e00a      	b.n	80081aa <__aeabi_l2d+0x16>

08008194 <__aeabi_l2d>:
 8008194:	ea50 0201 	orrs.w	r2, r0, r1
 8008198:	bf08      	it	eq
 800819a:	4770      	bxeq	lr
 800819c:	b530      	push	{r4, r5, lr}
 800819e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80081a2:	d502      	bpl.n	80081aa <__aeabi_l2d+0x16>
 80081a4:	4240      	negs	r0, r0
 80081a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80081aa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80081ae:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80081b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80081b6:	f43f aed8 	beq.w	8007f6a <__adddf3+0xe6>
 80081ba:	f04f 0203 	mov.w	r2, #3
 80081be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80081c2:	bf18      	it	ne
 80081c4:	3203      	addne	r2, #3
 80081c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80081ca:	bf18      	it	ne
 80081cc:	3203      	addne	r2, #3
 80081ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80081d2:	f1c2 0320 	rsb	r3, r2, #32
 80081d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80081da:	fa20 f002 	lsr.w	r0, r0, r2
 80081de:	fa01 fe03 	lsl.w	lr, r1, r3
 80081e2:	ea40 000e 	orr.w	r0, r0, lr
 80081e6:	fa21 f102 	lsr.w	r1, r1, r2
 80081ea:	4414      	add	r4, r2
 80081ec:	e6bd      	b.n	8007f6a <__adddf3+0xe6>
 80081ee:	bf00      	nop

080081f0 <__aeabi_dmul>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80081f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80081fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80081fe:	bf1d      	ittte	ne
 8008200:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008204:	ea94 0f0c 	teqne	r4, ip
 8008208:	ea95 0f0c 	teqne	r5, ip
 800820c:	f000 f8de 	bleq	80083cc <__aeabi_dmul+0x1dc>
 8008210:	442c      	add	r4, r5
 8008212:	ea81 0603 	eor.w	r6, r1, r3
 8008216:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800821a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800821e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8008222:	bf18      	it	ne
 8008224:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008228:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800822c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008230:	d038      	beq.n	80082a4 <__aeabi_dmul+0xb4>
 8008232:	fba0 ce02 	umull	ip, lr, r0, r2
 8008236:	f04f 0500 	mov.w	r5, #0
 800823a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800823e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8008242:	fbe0 e503 	umlal	lr, r5, r0, r3
 8008246:	f04f 0600 	mov.w	r6, #0
 800824a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800824e:	f09c 0f00 	teq	ip, #0
 8008252:	bf18      	it	ne
 8008254:	f04e 0e01 	orrne.w	lr, lr, #1
 8008258:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800825c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8008260:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8008264:	d204      	bcs.n	8008270 <__aeabi_dmul+0x80>
 8008266:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800826a:	416d      	adcs	r5, r5
 800826c:	eb46 0606 	adc.w	r6, r6, r6
 8008270:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8008274:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8008278:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800827c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008280:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008284:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008288:	bf88      	it	hi
 800828a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800828e:	d81e      	bhi.n	80082ce <__aeabi_dmul+0xde>
 8008290:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8008294:	bf08      	it	eq
 8008296:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800829a:	f150 0000 	adcs.w	r0, r0, #0
 800829e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80082a2:	bd70      	pop	{r4, r5, r6, pc}
 80082a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80082a8:	ea46 0101 	orr.w	r1, r6, r1
 80082ac:	ea40 0002 	orr.w	r0, r0, r2
 80082b0:	ea81 0103 	eor.w	r1, r1, r3
 80082b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80082b8:	bfc2      	ittt	gt
 80082ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80082be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80082c2:	bd70      	popgt	{r4, r5, r6, pc}
 80082c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80082c8:	f04f 0e00 	mov.w	lr, #0
 80082cc:	3c01      	subs	r4, #1
 80082ce:	f300 80ab 	bgt.w	8008428 <__aeabi_dmul+0x238>
 80082d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80082d6:	bfde      	ittt	le
 80082d8:	2000      	movle	r0, #0
 80082da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80082de:	bd70      	pople	{r4, r5, r6, pc}
 80082e0:	f1c4 0400 	rsb	r4, r4, #0
 80082e4:	3c20      	subs	r4, #32
 80082e6:	da35      	bge.n	8008354 <__aeabi_dmul+0x164>
 80082e8:	340c      	adds	r4, #12
 80082ea:	dc1b      	bgt.n	8008324 <__aeabi_dmul+0x134>
 80082ec:	f104 0414 	add.w	r4, r4, #20
 80082f0:	f1c4 0520 	rsb	r5, r4, #32
 80082f4:	fa00 f305 	lsl.w	r3, r0, r5
 80082f8:	fa20 f004 	lsr.w	r0, r0, r4
 80082fc:	fa01 f205 	lsl.w	r2, r1, r5
 8008300:	ea40 0002 	orr.w	r0, r0, r2
 8008304:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8008308:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800830c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008310:	fa21 f604 	lsr.w	r6, r1, r4
 8008314:	eb42 0106 	adc.w	r1, r2, r6
 8008318:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800831c:	bf08      	it	eq
 800831e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008322:	bd70      	pop	{r4, r5, r6, pc}
 8008324:	f1c4 040c 	rsb	r4, r4, #12
 8008328:	f1c4 0520 	rsb	r5, r4, #32
 800832c:	fa00 f304 	lsl.w	r3, r0, r4
 8008330:	fa20 f005 	lsr.w	r0, r0, r5
 8008334:	fa01 f204 	lsl.w	r2, r1, r4
 8008338:	ea40 0002 	orr.w	r0, r0, r2
 800833c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008344:	f141 0100 	adc.w	r1, r1, #0
 8008348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800834c:	bf08      	it	eq
 800834e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008352:	bd70      	pop	{r4, r5, r6, pc}
 8008354:	f1c4 0520 	rsb	r5, r4, #32
 8008358:	fa00 f205 	lsl.w	r2, r0, r5
 800835c:	ea4e 0e02 	orr.w	lr, lr, r2
 8008360:	fa20 f304 	lsr.w	r3, r0, r4
 8008364:	fa01 f205 	lsl.w	r2, r1, r5
 8008368:	ea43 0302 	orr.w	r3, r3, r2
 800836c:	fa21 f004 	lsr.w	r0, r1, r4
 8008370:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008374:	fa21 f204 	lsr.w	r2, r1, r4
 8008378:	ea20 0002 	bic.w	r0, r0, r2
 800837c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008384:	bf08      	it	eq
 8008386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800838a:	bd70      	pop	{r4, r5, r6, pc}
 800838c:	f094 0f00 	teq	r4, #0
 8008390:	d10f      	bne.n	80083b2 <__aeabi_dmul+0x1c2>
 8008392:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8008396:	0040      	lsls	r0, r0, #1
 8008398:	eb41 0101 	adc.w	r1, r1, r1
 800839c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80083a0:	bf08      	it	eq
 80083a2:	3c01      	subeq	r4, #1
 80083a4:	d0f7      	beq.n	8008396 <__aeabi_dmul+0x1a6>
 80083a6:	ea41 0106 	orr.w	r1, r1, r6
 80083aa:	f095 0f00 	teq	r5, #0
 80083ae:	bf18      	it	ne
 80083b0:	4770      	bxne	lr
 80083b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80083b6:	0052      	lsls	r2, r2, #1
 80083b8:	eb43 0303 	adc.w	r3, r3, r3
 80083bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80083c0:	bf08      	it	eq
 80083c2:	3d01      	subeq	r5, #1
 80083c4:	d0f7      	beq.n	80083b6 <__aeabi_dmul+0x1c6>
 80083c6:	ea43 0306 	orr.w	r3, r3, r6
 80083ca:	4770      	bx	lr
 80083cc:	ea94 0f0c 	teq	r4, ip
 80083d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80083d4:	bf18      	it	ne
 80083d6:	ea95 0f0c 	teqne	r5, ip
 80083da:	d00c      	beq.n	80083f6 <__aeabi_dmul+0x206>
 80083dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80083e0:	bf18      	it	ne
 80083e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80083e6:	d1d1      	bne.n	800838c <__aeabi_dmul+0x19c>
 80083e8:	ea81 0103 	eor.w	r1, r1, r3
 80083ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80083f0:	f04f 0000 	mov.w	r0, #0
 80083f4:	bd70      	pop	{r4, r5, r6, pc}
 80083f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80083fa:	bf06      	itte	eq
 80083fc:	4610      	moveq	r0, r2
 80083fe:	4619      	moveq	r1, r3
 8008400:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008404:	d019      	beq.n	800843a <__aeabi_dmul+0x24a>
 8008406:	ea94 0f0c 	teq	r4, ip
 800840a:	d102      	bne.n	8008412 <__aeabi_dmul+0x222>
 800840c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008410:	d113      	bne.n	800843a <__aeabi_dmul+0x24a>
 8008412:	ea95 0f0c 	teq	r5, ip
 8008416:	d105      	bne.n	8008424 <__aeabi_dmul+0x234>
 8008418:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800841c:	bf1c      	itt	ne
 800841e:	4610      	movne	r0, r2
 8008420:	4619      	movne	r1, r3
 8008422:	d10a      	bne.n	800843a <__aeabi_dmul+0x24a>
 8008424:	ea81 0103 	eor.w	r1, r1, r3
 8008428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800842c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8008430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008434:	f04f 0000 	mov.w	r0, #0
 8008438:	bd70      	pop	{r4, r5, r6, pc}
 800843a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800843e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8008442:	bd70      	pop	{r4, r5, r6, pc}

08008444 <__aeabi_ddiv>:
 8008444:	b570      	push	{r4, r5, r6, lr}
 8008446:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800844a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800844e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008452:	bf1d      	ittte	ne
 8008454:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008458:	ea94 0f0c 	teqne	r4, ip
 800845c:	ea95 0f0c 	teqne	r5, ip
 8008460:	f000 f8a7 	bleq	80085b2 <__aeabi_ddiv+0x16e>
 8008464:	eba4 0405 	sub.w	r4, r4, r5
 8008468:	ea81 0e03 	eor.w	lr, r1, r3
 800846c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008470:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008474:	f000 8088 	beq.w	8008588 <__aeabi_ddiv+0x144>
 8008478:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800847c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8008480:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008484:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008488:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800848c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008490:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008494:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008498:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800849c:	429d      	cmp	r5, r3
 800849e:	bf08      	it	eq
 80084a0:	4296      	cmpeq	r6, r2
 80084a2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80084a6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80084aa:	d202      	bcs.n	80084b2 <__aeabi_ddiv+0x6e>
 80084ac:	085b      	lsrs	r3, r3, #1
 80084ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80084b2:	1ab6      	subs	r6, r6, r2
 80084b4:	eb65 0503 	sbc.w	r5, r5, r3
 80084b8:	085b      	lsrs	r3, r3, #1
 80084ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80084be:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80084c2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80084c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80084ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80084ce:	bf22      	ittt	cs
 80084d0:	1ab6      	subcs	r6, r6, r2
 80084d2:	4675      	movcs	r5, lr
 80084d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80084d8:	085b      	lsrs	r3, r3, #1
 80084da:	ea4f 0232 	mov.w	r2, r2, rrx
 80084de:	ebb6 0e02 	subs.w	lr, r6, r2
 80084e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80084e6:	bf22      	ittt	cs
 80084e8:	1ab6      	subcs	r6, r6, r2
 80084ea:	4675      	movcs	r5, lr
 80084ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80084f0:	085b      	lsrs	r3, r3, #1
 80084f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80084f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80084fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80084fe:	bf22      	ittt	cs
 8008500:	1ab6      	subcs	r6, r6, r2
 8008502:	4675      	movcs	r5, lr
 8008504:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008508:	085b      	lsrs	r3, r3, #1
 800850a:	ea4f 0232 	mov.w	r2, r2, rrx
 800850e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008512:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008516:	bf22      	ittt	cs
 8008518:	1ab6      	subcs	r6, r6, r2
 800851a:	4675      	movcs	r5, lr
 800851c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008520:	ea55 0e06 	orrs.w	lr, r5, r6
 8008524:	d018      	beq.n	8008558 <__aeabi_ddiv+0x114>
 8008526:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800852a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800852e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008532:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008536:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800853a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800853e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008542:	d1c0      	bne.n	80084c6 <__aeabi_ddiv+0x82>
 8008544:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8008548:	d10b      	bne.n	8008562 <__aeabi_ddiv+0x11e>
 800854a:	ea41 0100 	orr.w	r1, r1, r0
 800854e:	f04f 0000 	mov.w	r0, #0
 8008552:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8008556:	e7b6      	b.n	80084c6 <__aeabi_ddiv+0x82>
 8008558:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800855c:	bf04      	itt	eq
 800855e:	4301      	orreq	r1, r0
 8008560:	2000      	moveq	r0, #0
 8008562:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008566:	bf88      	it	hi
 8008568:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800856c:	f63f aeaf 	bhi.w	80082ce <__aeabi_dmul+0xde>
 8008570:	ebb5 0c03 	subs.w	ip, r5, r3
 8008574:	bf04      	itt	eq
 8008576:	ebb6 0c02 	subseq.w	ip, r6, r2
 800857a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800857e:	f150 0000 	adcs.w	r0, r0, #0
 8008582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008586:	bd70      	pop	{r4, r5, r6, pc}
 8008588:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800858c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008590:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008594:	bfc2      	ittt	gt
 8008596:	ebd4 050c 	rsbsgt	r5, r4, ip
 800859a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800859e:	bd70      	popgt	{r4, r5, r6, pc}
 80085a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80085a4:	f04f 0e00 	mov.w	lr, #0
 80085a8:	3c01      	subs	r4, #1
 80085aa:	e690      	b.n	80082ce <__aeabi_dmul+0xde>
 80085ac:	ea45 0e06 	orr.w	lr, r5, r6
 80085b0:	e68d      	b.n	80082ce <__aeabi_dmul+0xde>
 80085b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80085b6:	ea94 0f0c 	teq	r4, ip
 80085ba:	bf08      	it	eq
 80085bc:	ea95 0f0c 	teqeq	r5, ip
 80085c0:	f43f af3b 	beq.w	800843a <__aeabi_dmul+0x24a>
 80085c4:	ea94 0f0c 	teq	r4, ip
 80085c8:	d10a      	bne.n	80085e0 <__aeabi_ddiv+0x19c>
 80085ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80085ce:	f47f af34 	bne.w	800843a <__aeabi_dmul+0x24a>
 80085d2:	ea95 0f0c 	teq	r5, ip
 80085d6:	f47f af25 	bne.w	8008424 <__aeabi_dmul+0x234>
 80085da:	4610      	mov	r0, r2
 80085dc:	4619      	mov	r1, r3
 80085de:	e72c      	b.n	800843a <__aeabi_dmul+0x24a>
 80085e0:	ea95 0f0c 	teq	r5, ip
 80085e4:	d106      	bne.n	80085f4 <__aeabi_ddiv+0x1b0>
 80085e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80085ea:	f43f aefd 	beq.w	80083e8 <__aeabi_dmul+0x1f8>
 80085ee:	4610      	mov	r0, r2
 80085f0:	4619      	mov	r1, r3
 80085f2:	e722      	b.n	800843a <__aeabi_dmul+0x24a>
 80085f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80085f8:	bf18      	it	ne
 80085fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80085fe:	f47f aec5 	bne.w	800838c <__aeabi_dmul+0x19c>
 8008602:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008606:	f47f af0d 	bne.w	8008424 <__aeabi_dmul+0x234>
 800860a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800860e:	f47f aeeb 	bne.w	80083e8 <__aeabi_dmul+0x1f8>
 8008612:	e712      	b.n	800843a <__aeabi_dmul+0x24a>

08008614 <__gedf2>:
 8008614:	f04f 3cff 	mov.w	ip, #4294967295
 8008618:	e006      	b.n	8008628 <__cmpdf2+0x4>
 800861a:	bf00      	nop

0800861c <__ledf2>:
 800861c:	f04f 0c01 	mov.w	ip, #1
 8008620:	e002      	b.n	8008628 <__cmpdf2+0x4>
 8008622:	bf00      	nop

08008624 <__cmpdf2>:
 8008624:	f04f 0c01 	mov.w	ip, #1
 8008628:	f84d cd04 	str.w	ip, [sp, #-4]!
 800862c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008630:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008634:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008638:	bf18      	it	ne
 800863a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800863e:	d01b      	beq.n	8008678 <__cmpdf2+0x54>
 8008640:	b001      	add	sp, #4
 8008642:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008646:	bf0c      	ite	eq
 8008648:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800864c:	ea91 0f03 	teqne	r1, r3
 8008650:	bf02      	ittt	eq
 8008652:	ea90 0f02 	teqeq	r0, r2
 8008656:	2000      	moveq	r0, #0
 8008658:	4770      	bxeq	lr
 800865a:	f110 0f00 	cmn.w	r0, #0
 800865e:	ea91 0f03 	teq	r1, r3
 8008662:	bf58      	it	pl
 8008664:	4299      	cmppl	r1, r3
 8008666:	bf08      	it	eq
 8008668:	4290      	cmpeq	r0, r2
 800866a:	bf2c      	ite	cs
 800866c:	17d8      	asrcs	r0, r3, #31
 800866e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008672:	f040 0001 	orr.w	r0, r0, #1
 8008676:	4770      	bx	lr
 8008678:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800867c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008680:	d102      	bne.n	8008688 <__cmpdf2+0x64>
 8008682:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008686:	d107      	bne.n	8008698 <__cmpdf2+0x74>
 8008688:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800868c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008690:	d1d6      	bne.n	8008640 <__cmpdf2+0x1c>
 8008692:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008696:	d0d3      	beq.n	8008640 <__cmpdf2+0x1c>
 8008698:	f85d 0b04 	ldr.w	r0, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop

080086a0 <__aeabi_cdrcmple>:
 80086a0:	4684      	mov	ip, r0
 80086a2:	4610      	mov	r0, r2
 80086a4:	4662      	mov	r2, ip
 80086a6:	468c      	mov	ip, r1
 80086a8:	4619      	mov	r1, r3
 80086aa:	4663      	mov	r3, ip
 80086ac:	e000      	b.n	80086b0 <__aeabi_cdcmpeq>
 80086ae:	bf00      	nop

080086b0 <__aeabi_cdcmpeq>:
 80086b0:	b501      	push	{r0, lr}
 80086b2:	f7ff ffb7 	bl	8008624 <__cmpdf2>
 80086b6:	2800      	cmp	r0, #0
 80086b8:	bf48      	it	mi
 80086ba:	f110 0f00 	cmnmi.w	r0, #0
 80086be:	bd01      	pop	{r0, pc}

080086c0 <__aeabi_dcmpeq>:
 80086c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80086c4:	f7ff fff4 	bl	80086b0 <__aeabi_cdcmpeq>
 80086c8:	bf0c      	ite	eq
 80086ca:	2001      	moveq	r0, #1
 80086cc:	2000      	movne	r0, #0
 80086ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80086d2:	bf00      	nop

080086d4 <__aeabi_dcmplt>:
 80086d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80086d8:	f7ff ffea 	bl	80086b0 <__aeabi_cdcmpeq>
 80086dc:	bf34      	ite	cc
 80086de:	2001      	movcc	r0, #1
 80086e0:	2000      	movcs	r0, #0
 80086e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80086e6:	bf00      	nop

080086e8 <__aeabi_dcmple>:
 80086e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80086ec:	f7ff ffe0 	bl	80086b0 <__aeabi_cdcmpeq>
 80086f0:	bf94      	ite	ls
 80086f2:	2001      	movls	r0, #1
 80086f4:	2000      	movhi	r0, #0
 80086f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80086fa:	bf00      	nop

080086fc <__aeabi_dcmpge>:
 80086fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008700:	f7ff ffce 	bl	80086a0 <__aeabi_cdrcmple>
 8008704:	bf94      	ite	ls
 8008706:	2001      	movls	r0, #1
 8008708:	2000      	movhi	r0, #0
 800870a:	f85d fb08 	ldr.w	pc, [sp], #8
 800870e:	bf00      	nop

08008710 <__aeabi_dcmpgt>:
 8008710:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008714:	f7ff ffc4 	bl	80086a0 <__aeabi_cdrcmple>
 8008718:	bf34      	ite	cc
 800871a:	2001      	movcc	r0, #1
 800871c:	2000      	movcs	r0, #0
 800871e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008722:	bf00      	nop

08008724 <__aeabi_dcmpun>:
 8008724:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008728:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800872c:	d102      	bne.n	8008734 <__aeabi_dcmpun+0x10>
 800872e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008732:	d10a      	bne.n	800874a <__aeabi_dcmpun+0x26>
 8008734:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800873c:	d102      	bne.n	8008744 <__aeabi_dcmpun+0x20>
 800873e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008742:	d102      	bne.n	800874a <__aeabi_dcmpun+0x26>
 8008744:	f04f 0000 	mov.w	r0, #0
 8008748:	4770      	bx	lr
 800874a:	f04f 0001 	mov.w	r0, #1
 800874e:	4770      	bx	lr

08008750 <__aeabi_d2iz>:
 8008750:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008754:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008758:	d215      	bcs.n	8008786 <__aeabi_d2iz+0x36>
 800875a:	d511      	bpl.n	8008780 <__aeabi_d2iz+0x30>
 800875c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008760:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008764:	d912      	bls.n	800878c <__aeabi_d2iz+0x3c>
 8008766:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800876a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800876e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008772:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008776:	fa23 f002 	lsr.w	r0, r3, r2
 800877a:	bf18      	it	ne
 800877c:	4240      	negne	r0, r0
 800877e:	4770      	bx	lr
 8008780:	f04f 0000 	mov.w	r0, #0
 8008784:	4770      	bx	lr
 8008786:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800878a:	d105      	bne.n	8008798 <__aeabi_d2iz+0x48>
 800878c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008790:	bf08      	it	eq
 8008792:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8008796:	4770      	bx	lr
 8008798:	f04f 0000 	mov.w	r0, #0
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop

080087a0 <__aeabi_d2uiz>:
 80087a0:	004a      	lsls	r2, r1, #1
 80087a2:	d211      	bcs.n	80087c8 <__aeabi_d2uiz+0x28>
 80087a4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80087a8:	d211      	bcs.n	80087ce <__aeabi_d2uiz+0x2e>
 80087aa:	d50d      	bpl.n	80087c8 <__aeabi_d2uiz+0x28>
 80087ac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80087b0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80087b4:	d40e      	bmi.n	80087d4 <__aeabi_d2uiz+0x34>
 80087b6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80087ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80087be:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80087c2:	fa23 f002 	lsr.w	r0, r3, r2
 80087c6:	4770      	bx	lr
 80087c8:	f04f 0000 	mov.w	r0, #0
 80087cc:	4770      	bx	lr
 80087ce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80087d2:	d102      	bne.n	80087da <__aeabi_d2uiz+0x3a>
 80087d4:	f04f 30ff 	mov.w	r0, #4294967295
 80087d8:	4770      	bx	lr
 80087da:	f04f 0000 	mov.w	r0, #0
 80087de:	4770      	bx	lr

080087e0 <__aeabi_d2f>:
 80087e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80087e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80087e8:	bf24      	itt	cs
 80087ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80087ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80087f2:	d90d      	bls.n	8008810 <__aeabi_d2f+0x30>
 80087f4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80087f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80087fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008800:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8008804:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008808:	bf08      	it	eq
 800880a:	f020 0001 	biceq.w	r0, r0, #1
 800880e:	4770      	bx	lr
 8008810:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8008814:	d121      	bne.n	800885a <__aeabi_d2f+0x7a>
 8008816:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800881a:	bfbc      	itt	lt
 800881c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8008820:	4770      	bxlt	lr
 8008822:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008826:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800882a:	f1c2 0218 	rsb	r2, r2, #24
 800882e:	f1c2 0c20 	rsb	ip, r2, #32
 8008832:	fa10 f30c 	lsls.w	r3, r0, ip
 8008836:	fa20 f002 	lsr.w	r0, r0, r2
 800883a:	bf18      	it	ne
 800883c:	f040 0001 	orrne.w	r0, r0, #1
 8008840:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008844:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008848:	fa03 fc0c 	lsl.w	ip, r3, ip
 800884c:	ea40 000c 	orr.w	r0, r0, ip
 8008850:	fa23 f302 	lsr.w	r3, r3, r2
 8008854:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008858:	e7cc      	b.n	80087f4 <__aeabi_d2f+0x14>
 800885a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800885e:	d107      	bne.n	8008870 <__aeabi_d2f+0x90>
 8008860:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008864:	bf1e      	ittt	ne
 8008866:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800886a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800886e:	4770      	bxne	lr
 8008870:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8008874:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8008878:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop

08008880 <__aeabi_uldivmod>:
 8008880:	b953      	cbnz	r3, 8008898 <__aeabi_uldivmod+0x18>
 8008882:	b94a      	cbnz	r2, 8008898 <__aeabi_uldivmod+0x18>
 8008884:	2900      	cmp	r1, #0
 8008886:	bf08      	it	eq
 8008888:	2800      	cmpeq	r0, #0
 800888a:	bf1c      	itt	ne
 800888c:	f04f 31ff 	movne.w	r1, #4294967295
 8008890:	f04f 30ff 	movne.w	r0, #4294967295
 8008894:	f000 b9a0 	b.w	8008bd8 <__aeabi_idiv0>
 8008898:	f1ad 0c08 	sub.w	ip, sp, #8
 800889c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80088a0:	f000 f83c 	bl	800891c <__udivmoddi4>
 80088a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80088a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088ac:	b004      	add	sp, #16
 80088ae:	4770      	bx	lr

080088b0 <__aeabi_d2lz>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	2200      	movs	r2, #0
 80088b4:	2300      	movs	r3, #0
 80088b6:	4604      	mov	r4, r0
 80088b8:	460d      	mov	r5, r1
 80088ba:	f7ff ff0b 	bl	80086d4 <__aeabi_dcmplt>
 80088be:	b928      	cbnz	r0, 80088cc <__aeabi_d2lz+0x1c>
 80088c0:	4620      	mov	r0, r4
 80088c2:	4629      	mov	r1, r5
 80088c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088c8:	f000 b80a 	b.w	80088e0 <__aeabi_d2ulz>
 80088cc:	4620      	mov	r0, r4
 80088ce:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80088d2:	f000 f805 	bl	80088e0 <__aeabi_d2ulz>
 80088d6:	4240      	negs	r0, r0
 80088d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80088dc:	bd38      	pop	{r3, r4, r5, pc}
 80088de:	bf00      	nop

080088e0 <__aeabi_d2ulz>:
 80088e0:	b5d0      	push	{r4, r6, r7, lr}
 80088e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008914 <__aeabi_d2ulz+0x34>)
 80088e4:	2200      	movs	r2, #0
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	f7ff fc81 	bl	80081f0 <__aeabi_dmul>
 80088ee:	f7ff ff57 	bl	80087a0 <__aeabi_d2uiz>
 80088f2:	4604      	mov	r4, r0
 80088f4:	f7ff fc02 	bl	80080fc <__aeabi_ui2d>
 80088f8:	4b07      	ldr	r3, [pc, #28]	@ (8008918 <__aeabi_d2ulz+0x38>)
 80088fa:	2200      	movs	r2, #0
 80088fc:	f7ff fc78 	bl	80081f0 <__aeabi_dmul>
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	4630      	mov	r0, r6
 8008906:	4639      	mov	r1, r7
 8008908:	f7ff faba 	bl	8007e80 <__aeabi_dsub>
 800890c:	f7ff ff48 	bl	80087a0 <__aeabi_d2uiz>
 8008910:	4621      	mov	r1, r4
 8008912:	bdd0      	pop	{r4, r6, r7, pc}
 8008914:	3df00000 	.word	0x3df00000
 8008918:	41f00000 	.word	0x41f00000

0800891c <__udivmoddi4>:
 800891c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008920:	9d08      	ldr	r5, [sp, #32]
 8008922:	460c      	mov	r4, r1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d14e      	bne.n	80089c6 <__udivmoddi4+0xaa>
 8008928:	4694      	mov	ip, r2
 800892a:	458c      	cmp	ip, r1
 800892c:	4686      	mov	lr, r0
 800892e:	fab2 f282 	clz	r2, r2
 8008932:	d962      	bls.n	80089fa <__udivmoddi4+0xde>
 8008934:	b14a      	cbz	r2, 800894a <__udivmoddi4+0x2e>
 8008936:	f1c2 0320 	rsb	r3, r2, #32
 800893a:	4091      	lsls	r1, r2
 800893c:	fa20 f303 	lsr.w	r3, r0, r3
 8008940:	fa0c fc02 	lsl.w	ip, ip, r2
 8008944:	4319      	orrs	r1, r3
 8008946:	fa00 fe02 	lsl.w	lr, r0, r2
 800894a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800894e:	fa1f f68c 	uxth.w	r6, ip
 8008952:	fbb1 f4f7 	udiv	r4, r1, r7
 8008956:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800895a:	fb07 1114 	mls	r1, r7, r4, r1
 800895e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008962:	fb04 f106 	mul.w	r1, r4, r6
 8008966:	4299      	cmp	r1, r3
 8008968:	d90a      	bls.n	8008980 <__udivmoddi4+0x64>
 800896a:	eb1c 0303 	adds.w	r3, ip, r3
 800896e:	f104 30ff 	add.w	r0, r4, #4294967295
 8008972:	f080 8112 	bcs.w	8008b9a <__udivmoddi4+0x27e>
 8008976:	4299      	cmp	r1, r3
 8008978:	f240 810f 	bls.w	8008b9a <__udivmoddi4+0x27e>
 800897c:	3c02      	subs	r4, #2
 800897e:	4463      	add	r3, ip
 8008980:	1a59      	subs	r1, r3, r1
 8008982:	fa1f f38e 	uxth.w	r3, lr
 8008986:	fbb1 f0f7 	udiv	r0, r1, r7
 800898a:	fb07 1110 	mls	r1, r7, r0, r1
 800898e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008992:	fb00 f606 	mul.w	r6, r0, r6
 8008996:	429e      	cmp	r6, r3
 8008998:	d90a      	bls.n	80089b0 <__udivmoddi4+0x94>
 800899a:	eb1c 0303 	adds.w	r3, ip, r3
 800899e:	f100 31ff 	add.w	r1, r0, #4294967295
 80089a2:	f080 80fc 	bcs.w	8008b9e <__udivmoddi4+0x282>
 80089a6:	429e      	cmp	r6, r3
 80089a8:	f240 80f9 	bls.w	8008b9e <__udivmoddi4+0x282>
 80089ac:	4463      	add	r3, ip
 80089ae:	3802      	subs	r0, #2
 80089b0:	1b9b      	subs	r3, r3, r6
 80089b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80089b6:	2100      	movs	r1, #0
 80089b8:	b11d      	cbz	r5, 80089c2 <__udivmoddi4+0xa6>
 80089ba:	40d3      	lsrs	r3, r2
 80089bc:	2200      	movs	r2, #0
 80089be:	e9c5 3200 	strd	r3, r2, [r5]
 80089c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089c6:	428b      	cmp	r3, r1
 80089c8:	d905      	bls.n	80089d6 <__udivmoddi4+0xba>
 80089ca:	b10d      	cbz	r5, 80089d0 <__udivmoddi4+0xb4>
 80089cc:	e9c5 0100 	strd	r0, r1, [r5]
 80089d0:	2100      	movs	r1, #0
 80089d2:	4608      	mov	r0, r1
 80089d4:	e7f5      	b.n	80089c2 <__udivmoddi4+0xa6>
 80089d6:	fab3 f183 	clz	r1, r3
 80089da:	2900      	cmp	r1, #0
 80089dc:	d146      	bne.n	8008a6c <__udivmoddi4+0x150>
 80089de:	42a3      	cmp	r3, r4
 80089e0:	d302      	bcc.n	80089e8 <__udivmoddi4+0xcc>
 80089e2:	4290      	cmp	r0, r2
 80089e4:	f0c0 80f0 	bcc.w	8008bc8 <__udivmoddi4+0x2ac>
 80089e8:	1a86      	subs	r6, r0, r2
 80089ea:	eb64 0303 	sbc.w	r3, r4, r3
 80089ee:	2001      	movs	r0, #1
 80089f0:	2d00      	cmp	r5, #0
 80089f2:	d0e6      	beq.n	80089c2 <__udivmoddi4+0xa6>
 80089f4:	e9c5 6300 	strd	r6, r3, [r5]
 80089f8:	e7e3      	b.n	80089c2 <__udivmoddi4+0xa6>
 80089fa:	2a00      	cmp	r2, #0
 80089fc:	f040 8090 	bne.w	8008b20 <__udivmoddi4+0x204>
 8008a00:	eba1 040c 	sub.w	r4, r1, ip
 8008a04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008a08:	fa1f f78c 	uxth.w	r7, ip
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8008a12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008a16:	fb08 4416 	mls	r4, r8, r6, r4
 8008a1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008a1e:	fb07 f006 	mul.w	r0, r7, r6
 8008a22:	4298      	cmp	r0, r3
 8008a24:	d908      	bls.n	8008a38 <__udivmoddi4+0x11c>
 8008a26:	eb1c 0303 	adds.w	r3, ip, r3
 8008a2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8008a2e:	d202      	bcs.n	8008a36 <__udivmoddi4+0x11a>
 8008a30:	4298      	cmp	r0, r3
 8008a32:	f200 80cd 	bhi.w	8008bd0 <__udivmoddi4+0x2b4>
 8008a36:	4626      	mov	r6, r4
 8008a38:	1a1c      	subs	r4, r3, r0
 8008a3a:	fa1f f38e 	uxth.w	r3, lr
 8008a3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8008a42:	fb08 4410 	mls	r4, r8, r0, r4
 8008a46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008a4a:	fb00 f707 	mul.w	r7, r0, r7
 8008a4e:	429f      	cmp	r7, r3
 8008a50:	d908      	bls.n	8008a64 <__udivmoddi4+0x148>
 8008a52:	eb1c 0303 	adds.w	r3, ip, r3
 8008a56:	f100 34ff 	add.w	r4, r0, #4294967295
 8008a5a:	d202      	bcs.n	8008a62 <__udivmoddi4+0x146>
 8008a5c:	429f      	cmp	r7, r3
 8008a5e:	f200 80b0 	bhi.w	8008bc2 <__udivmoddi4+0x2a6>
 8008a62:	4620      	mov	r0, r4
 8008a64:	1bdb      	subs	r3, r3, r7
 8008a66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008a6a:	e7a5      	b.n	80089b8 <__udivmoddi4+0x9c>
 8008a6c:	f1c1 0620 	rsb	r6, r1, #32
 8008a70:	408b      	lsls	r3, r1
 8008a72:	fa22 f706 	lsr.w	r7, r2, r6
 8008a76:	431f      	orrs	r7, r3
 8008a78:	fa20 fc06 	lsr.w	ip, r0, r6
 8008a7c:	fa04 f301 	lsl.w	r3, r4, r1
 8008a80:	ea43 030c 	orr.w	r3, r3, ip
 8008a84:	40f4      	lsrs	r4, r6
 8008a86:	fa00 f801 	lsl.w	r8, r0, r1
 8008a8a:	0c38      	lsrs	r0, r7, #16
 8008a8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8008a90:	fbb4 fef0 	udiv	lr, r4, r0
 8008a94:	fa1f fc87 	uxth.w	ip, r7
 8008a98:	fb00 441e 	mls	r4, r0, lr, r4
 8008a9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008aa0:	fb0e f90c 	mul.w	r9, lr, ip
 8008aa4:	45a1      	cmp	r9, r4
 8008aa6:	fa02 f201 	lsl.w	r2, r2, r1
 8008aaa:	d90a      	bls.n	8008ac2 <__udivmoddi4+0x1a6>
 8008aac:	193c      	adds	r4, r7, r4
 8008aae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8008ab2:	f080 8084 	bcs.w	8008bbe <__udivmoddi4+0x2a2>
 8008ab6:	45a1      	cmp	r9, r4
 8008ab8:	f240 8081 	bls.w	8008bbe <__udivmoddi4+0x2a2>
 8008abc:	f1ae 0e02 	sub.w	lr, lr, #2
 8008ac0:	443c      	add	r4, r7
 8008ac2:	eba4 0409 	sub.w	r4, r4, r9
 8008ac6:	fa1f f983 	uxth.w	r9, r3
 8008aca:	fbb4 f3f0 	udiv	r3, r4, r0
 8008ace:	fb00 4413 	mls	r4, r0, r3, r4
 8008ad2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008ad6:	fb03 fc0c 	mul.w	ip, r3, ip
 8008ada:	45a4      	cmp	ip, r4
 8008adc:	d907      	bls.n	8008aee <__udivmoddi4+0x1d2>
 8008ade:	193c      	adds	r4, r7, r4
 8008ae0:	f103 30ff 	add.w	r0, r3, #4294967295
 8008ae4:	d267      	bcs.n	8008bb6 <__udivmoddi4+0x29a>
 8008ae6:	45a4      	cmp	ip, r4
 8008ae8:	d965      	bls.n	8008bb6 <__udivmoddi4+0x29a>
 8008aea:	3b02      	subs	r3, #2
 8008aec:	443c      	add	r4, r7
 8008aee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8008af2:	fba0 9302 	umull	r9, r3, r0, r2
 8008af6:	eba4 040c 	sub.w	r4, r4, ip
 8008afa:	429c      	cmp	r4, r3
 8008afc:	46ce      	mov	lr, r9
 8008afe:	469c      	mov	ip, r3
 8008b00:	d351      	bcc.n	8008ba6 <__udivmoddi4+0x28a>
 8008b02:	d04e      	beq.n	8008ba2 <__udivmoddi4+0x286>
 8008b04:	b155      	cbz	r5, 8008b1c <__udivmoddi4+0x200>
 8008b06:	ebb8 030e 	subs.w	r3, r8, lr
 8008b0a:	eb64 040c 	sbc.w	r4, r4, ip
 8008b0e:	fa04 f606 	lsl.w	r6, r4, r6
 8008b12:	40cb      	lsrs	r3, r1
 8008b14:	431e      	orrs	r6, r3
 8008b16:	40cc      	lsrs	r4, r1
 8008b18:	e9c5 6400 	strd	r6, r4, [r5]
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	e750      	b.n	80089c2 <__udivmoddi4+0xa6>
 8008b20:	f1c2 0320 	rsb	r3, r2, #32
 8008b24:	fa20 f103 	lsr.w	r1, r0, r3
 8008b28:	fa0c fc02 	lsl.w	ip, ip, r2
 8008b2c:	fa24 f303 	lsr.w	r3, r4, r3
 8008b30:	4094      	lsls	r4, r2
 8008b32:	430c      	orrs	r4, r1
 8008b34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008b38:	fa00 fe02 	lsl.w	lr, r0, r2
 8008b3c:	fa1f f78c 	uxth.w	r7, ip
 8008b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8008b44:	fb08 3110 	mls	r1, r8, r0, r3
 8008b48:	0c23      	lsrs	r3, r4, #16
 8008b4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008b4e:	fb00 f107 	mul.w	r1, r0, r7
 8008b52:	4299      	cmp	r1, r3
 8008b54:	d908      	bls.n	8008b68 <__udivmoddi4+0x24c>
 8008b56:	eb1c 0303 	adds.w	r3, ip, r3
 8008b5a:	f100 36ff 	add.w	r6, r0, #4294967295
 8008b5e:	d22c      	bcs.n	8008bba <__udivmoddi4+0x29e>
 8008b60:	4299      	cmp	r1, r3
 8008b62:	d92a      	bls.n	8008bba <__udivmoddi4+0x29e>
 8008b64:	3802      	subs	r0, #2
 8008b66:	4463      	add	r3, ip
 8008b68:	1a5b      	subs	r3, r3, r1
 8008b6a:	b2a4      	uxth	r4, r4
 8008b6c:	fbb3 f1f8 	udiv	r1, r3, r8
 8008b70:	fb08 3311 	mls	r3, r8, r1, r3
 8008b74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b78:	fb01 f307 	mul.w	r3, r1, r7
 8008b7c:	42a3      	cmp	r3, r4
 8008b7e:	d908      	bls.n	8008b92 <__udivmoddi4+0x276>
 8008b80:	eb1c 0404 	adds.w	r4, ip, r4
 8008b84:	f101 36ff 	add.w	r6, r1, #4294967295
 8008b88:	d213      	bcs.n	8008bb2 <__udivmoddi4+0x296>
 8008b8a:	42a3      	cmp	r3, r4
 8008b8c:	d911      	bls.n	8008bb2 <__udivmoddi4+0x296>
 8008b8e:	3902      	subs	r1, #2
 8008b90:	4464      	add	r4, ip
 8008b92:	1ae4      	subs	r4, r4, r3
 8008b94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b98:	e739      	b.n	8008a0e <__udivmoddi4+0xf2>
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	e6f0      	b.n	8008980 <__udivmoddi4+0x64>
 8008b9e:	4608      	mov	r0, r1
 8008ba0:	e706      	b.n	80089b0 <__udivmoddi4+0x94>
 8008ba2:	45c8      	cmp	r8, r9
 8008ba4:	d2ae      	bcs.n	8008b04 <__udivmoddi4+0x1e8>
 8008ba6:	ebb9 0e02 	subs.w	lr, r9, r2
 8008baa:	eb63 0c07 	sbc.w	ip, r3, r7
 8008bae:	3801      	subs	r0, #1
 8008bb0:	e7a8      	b.n	8008b04 <__udivmoddi4+0x1e8>
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	e7ed      	b.n	8008b92 <__udivmoddi4+0x276>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	e799      	b.n	8008aee <__udivmoddi4+0x1d2>
 8008bba:	4630      	mov	r0, r6
 8008bbc:	e7d4      	b.n	8008b68 <__udivmoddi4+0x24c>
 8008bbe:	46d6      	mov	lr, sl
 8008bc0:	e77f      	b.n	8008ac2 <__udivmoddi4+0x1a6>
 8008bc2:	4463      	add	r3, ip
 8008bc4:	3802      	subs	r0, #2
 8008bc6:	e74d      	b.n	8008a64 <__udivmoddi4+0x148>
 8008bc8:	4606      	mov	r6, r0
 8008bca:	4623      	mov	r3, r4
 8008bcc:	4608      	mov	r0, r1
 8008bce:	e70f      	b.n	80089f0 <__udivmoddi4+0xd4>
 8008bd0:	3e02      	subs	r6, #2
 8008bd2:	4463      	add	r3, ip
 8008bd4:	e730      	b.n	8008a38 <__udivmoddi4+0x11c>
 8008bd6:	bf00      	nop

08008bd8 <__aeabi_idiv0>:
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop

08008bdc <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8008be4:	4b07      	ldr	r3, [pc, #28]	@ (8008c04 <LL_C2_PWR_SetPowerMode+0x28>)
 8008be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bea:	f023 0207 	bic.w	r2, r3, #7
 8008bee:	4905      	ldr	r1, [pc, #20]	@ (8008c04 <LL_C2_PWR_SetPowerMode+0x28>)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8008bf8:	bf00      	nop
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr
 8008c04:	58000400 	.word	0x58000400

08008c08 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8008c10:	4b06      	ldr	r3, [pc, #24]	@ (8008c2c <LL_EXTI_EnableIT_32_63+0x24>)
 8008c12:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8008c16:	4905      	ldr	r1, [pc, #20]	@ (8008c2c <LL_EXTI_EnableIT_32_63+0x24>)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	58000800 	.word	0x58000800

08008c30 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b083      	sub	sp, #12
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8008c38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8008c68 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8008c3e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8008c42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008c4a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	021b      	lsls	r3, r3, #8
 8008c52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008c56:	4313      	orrs	r3, r2
 8008c58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8008c5c:	bf00      	nop
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr
 8008c68:	cafecafe 	.word	0xcafecafe

08008c6c <LL_RCC_HSI_EnableAutoFromStop>:
  * @brief  Enable HSI Automatic from stop mode
  * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIASFS);
 8008c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c7a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008c7e:	6013      	str	r3, [r2, #0]
}
 8008c80:	bf00      	nop
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b083      	sub	sp, #12
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8008c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008c9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	608b      	str	r3, [r1, #8]
}
 8008ca6:	bf00      	nop
 8008ca8:	370c      	adds	r7, #12
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr

08008cb2 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8008cb2:	b480      	push	{r7}
 8008cb4:	b083      	sub	sp, #12
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	22ff      	movs	r2, #255	@ 0xff
 8008cbe:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	22ca      	movs	r2, #202	@ 0xca
 8008cd8:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2253      	movs	r2, #83	@ 0x53
 8008cde:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008ce0:	bf00      	nop
 8008ce2:	370c      	adds	r7, #12
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f023 0207 	bic.w	r2, r3, #7
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	431a      	orrs	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	609a      	str	r2, [r3, #8]
}
 8008d06:	bf00      	nop
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
	...

08008d14 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8008d18:	4b04      	ldr	r3, [pc, #16]	@ (8008d2c <MX_APPE_Config+0x18>)
 8008d1a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8008d1e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8008d20:	f000 f824 	bl	8008d6c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8008d24:	f000 f829 	bl	8008d7a <Config_HSE>

  return;
 8008d28:	bf00      	nop
}
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	58004000 	.word	0x58004000

08008d30 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8008d34:	f000 f835 	bl	8008da2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8008d38:	f000 f84e 	bl	8008dd8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8008d3c:	4903      	ldr	r1, [pc, #12]	@ (8008d4c <MX_APPE_Init+0x1c>)
 8008d3e:	2000      	movs	r0, #0
 8008d40:	f000 f98a 	bl	8009058 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8008d44:	f000 f860 	bl	8008e08 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8008d48:	bf00      	nop
}
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	2000031c 	.word	0x2000031c

08008d50 <Init_Smps>:

void Init_Smps(void)
{
 8008d50:	b480      	push	{r7}
 8008d52:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8008d54:	bf00      	nop
}
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr

08008d5e <Init_Exti>:

void Init_Exti(void)
{
 8008d5e:	b580      	push	{r7, lr}
 8008d60:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8008d62:	2050      	movs	r0, #80	@ 0x50
 8008d64:	f7ff ff50 	bl	8008c08 <LL_EXTI_EnableIT_32_63>

  return;
 8008d68:	bf00      	nop
}
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <Reset_Device>:
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
}
static void Reset_Device(void)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8008d70:	bf00      	nop
}
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8008d7a:	b580      	push	{r7, lr}
 8008d7c:	b082      	sub	sp, #8
 8008d7e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8008d80:	2000      	movs	r0, #0
 8008d82:	f009 f92b 	bl	8011fdc <OTP_Read>
 8008d86:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d005      	beq.n	8008d9a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	799b      	ldrb	r3, [r3, #6]
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7ff ff4c 	bl	8008c30 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
}
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <System_Init>:

static void System_Init(void)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	af00      	add	r7, sp, #0
  Init_Smps();
 8008da6:	f7ff ffd3 	bl	8008d50 <Init_Smps>

  Init_Exti();
 8008daa:	f7ff ffd8 	bl	8008d5e <Init_Exti>

  Init_Rtc();
 8008dae:	f000 f803 	bl	8008db8 <Init_Rtc>

  return;
 8008db2:	bf00      	nop
}
 8008db4:	bd80      	pop	{r7, pc}
	...

08008db8 <Init_Rtc>:

static void Init_Rtc(void)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8008dbc:	4805      	ldr	r0, [pc, #20]	@ (8008dd4 <Init_Rtc+0x1c>)
 8008dbe:	f7ff ff85 	bl	8008ccc <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8008dc2:	2100      	movs	r1, #0
 8008dc4:	4803      	ldr	r0, [pc, #12]	@ (8008dd4 <Init_Rtc+0x1c>)
 8008dc6:	f7ff ff91 	bl	8008cec <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8008dca:	4802      	ldr	r0, [pc, #8]	@ (8008dd4 <Init_Rtc+0x1c>)
 8008dcc:	f7ff ff71 	bl	8008cb2 <LL_RTC_EnableWriteProtection>

  return;
 8008dd0:	bf00      	nop
}
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	40002800 	.word	0x40002800

08008dd8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	af00      	add	r7, sp, #0
  /* Before going to stop or standby modes, do the settings so that system clock and IP80215.4 clock start on HSI automatically */
  LL_RCC_HSI_EnableAutoFromStop();
 8008ddc:	f7ff ff46 	bl	8008c6c <LL_RCC_HSI_EnableAutoFromStop>

  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8008de0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008de4:	f7ff ff51 	bl	8008c8a <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8008de8:	f00d fd22 	bl	8016830 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8008dec:	2004      	movs	r0, #4
 8008dee:	f7ff fef5 	bl	8008bdc <LL_C2_PWR_SetPowerMode>

  /* Disable Stop & Off Modes until Initialisation is complete */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8008df2:	2101      	movs	r1, #1
 8008df4:	2001      	movs	r0, #1
 8008df6:	f00d fd5d 	bl	80168b4 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8008dfa:	2101      	movs	r1, #1
 8008dfc:	2001      	movs	r0, #1
 8008dfe:	f00d fd29 	bl	8016854 <UTIL_LPM_SetStopMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8008e02:	bf00      	nop
}
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b088      	sub	sp, #32
 8008e0c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8008e0e:	f009 fbcb 	bl	80125a8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, UTIL_SEQ_RFU, shci_user_evt_proc);
 8008e12:	4a14      	ldr	r2, [pc, #80]	@ (8008e64 <appe_Tl_Init+0x5c>)
 8008e14:	2100      	movs	r1, #0
 8008e16:	2008      	movs	r0, #8
 8008e18:	f00d fe78 	bl	8016b0c <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8008e1c:	4b12      	ldr	r3, [pc, #72]	@ (8008e68 <appe_Tl_Init+0x60>)
 8008e1e:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8008e20:	4b12      	ldr	r3, [pc, #72]	@ (8008e6c <appe_Tl_Init+0x64>)
 8008e22:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8008e24:	463b      	mov	r3, r7
 8008e26:	4619      	mov	r1, r3
 8008e28:	4811      	ldr	r0, [pc, #68]	@ (8008e70 <appe_Tl_Init+0x68>)
 8008e2a:	f009 f9c1 	bl	80121b0 <shci_init>

  /**< Memory Manager channel initialization */
  memset(&tl_mm_config, 0, sizeof(TL_MM_Config_t));
 8008e2e:	f107 0308 	add.w	r3, r7, #8
 8008e32:	2218      	movs	r2, #24
 8008e34:	2100      	movs	r1, #0
 8008e36:	4618      	mov	r0, r3
 8008e38:	f00e fb32 	bl	80174a0 <memset>
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8008e40:	4b0c      	ldr	r3, [pc, #48]	@ (8008e74 <appe_Tl_Init+0x6c>)
 8008e42:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8008e44:	4b0c      	ldr	r3, [pc, #48]	@ (8008e78 <appe_Tl_Init+0x70>)
 8008e46:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8008e48:	f240 533c 	movw	r3, #1340	@ 0x53c
 8008e4c:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8008e4e:	f107 0308 	add.w	r3, r7, #8
 8008e52:	4618      	mov	r0, r3
 8008e54:	f009 fd04 	bl	8012860 <TL_MM_Init>

  TL_Enable();
 8008e58:	f009 fba0 	bl	801259c <TL_Enable>

  return;
 8008e5c:	bf00      	nop
}
 8008e5e:	3720      	adds	r7, #32
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}
 8008e64:	080121e9 	.word	0x080121e9
 8008e68:	20030620 	.word	0x20030620
 8008e6c:	08008e7d 	.word	0x08008e7d
 8008e70:	08008e93 	.word	0x08008e93
 8008e74:	2003072c 	.word	0x2003072c
 8008e78:	200300e4 	.word	0x200300e4

08008e7c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	4603      	mov	r3, r0
 8008e84:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8008e86:	bf00      	nop
}
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b084      	sub	sp, #16
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	330b      	adds	r3, #11
 8008ea0:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	f5b3 4f12 	cmp.w	r3, #37376	@ 0x9200
 8008eac:	d004      	beq.n	8008eb8 <APPE_SysUserEvtRx+0x26>
 8008eae:	f249 2201 	movw	r2, #37377	@ 0x9201
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d003      	beq.n	8008ebe <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 8008eb6:	e008      	b.n	8008eca <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 8008eb8:	f000 f844 	bl	8008f44 <APPE_SysEvtReadyProcessing>
         break;
 8008ebc:	e005      	b.n	8008eca <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	789b      	ldrb	r3, [r3, #2]
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f000 f806 	bl	8008ed4 <APPE_SysEvtError>
         break;
 8008ec8:	bf00      	nop
  }
  return;
 8008eca:	bf00      	nop
}
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
	...

08008ed4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(SCHI_SystemErrCode_t ErrorCode)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	4603      	mov	r3, r0
 8008edc:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	2bc8      	cmp	r3, #200	@ 0xc8
 8008ee2:	d10f      	bne.n	8008f04 <APPE_SysEvtError+0x30>
  {
  case ERR_ZIGBEE_UNKNOWN_CMD:
       APP_DBG("** ERR_ZIGBEE : UNKNOWN_CMD \n");
 8008ee4:	4812      	ldr	r0, [pc, #72]	@ (8008f30 <APPE_SysEvtError+0x5c>)
 8008ee6:	f009 f851 	bl	8011f8c <DbgTraceGetFileName>
 8008eea:	4601      	mov	r1, r0
 8008eec:	f240 13bd 	movw	r3, #445	@ 0x1bd
 8008ef0:	4a10      	ldr	r2, [pc, #64]	@ (8008f34 <APPE_SysEvtError+0x60>)
 8008ef2:	4811      	ldr	r0, [pc, #68]	@ (8008f38 <APPE_SysEvtError+0x64>)
 8008ef4:	f00e f8b8 	bl	8017068 <iprintf>
 8008ef8:	4a10      	ldr	r2, [pc, #64]	@ (8008f3c <APPE_SysEvtError+0x68>)
 8008efa:	2101      	movs	r1, #1
 8008efc:	2000      	movs	r0, #0
 8008efe:	f001 f839 	bl	8009f74 <logApplication>
       break;
 8008f02:	e010      	b.n	8008f26 <APPE_SysEvtError+0x52>
  default:
       APP_DBG("** ERR_ZIGBEE : ErroCode=%d \n",ErrorCode);
 8008f04:	480a      	ldr	r0, [pc, #40]	@ (8008f30 <APPE_SysEvtError+0x5c>)
 8008f06:	f009 f841 	bl	8011f8c <DbgTraceGetFileName>
 8008f0a:	4601      	mov	r1, r0
 8008f0c:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8008f10:	4a08      	ldr	r2, [pc, #32]	@ (8008f34 <APPE_SysEvtError+0x60>)
 8008f12:	4809      	ldr	r0, [pc, #36]	@ (8008f38 <APPE_SysEvtError+0x64>)
 8008f14:	f00e f8a8 	bl	8017068 <iprintf>
 8008f18:	79fb      	ldrb	r3, [r7, #7]
 8008f1a:	4a09      	ldr	r2, [pc, #36]	@ (8008f40 <APPE_SysEvtError+0x6c>)
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	2000      	movs	r0, #0
 8008f20:	f001 f828 	bl	8009f74 <logApplication>
       break;
 8008f24:	bf00      	nop
  }
  return;
 8008f26:	bf00      	nop
}
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	08019170 	.word	0x08019170
 8008f34:	08019dd8 	.word	0x08019dd8
 8008f38:	08019188 	.word	0x08019188
 8008f3c:	08019198 	.word	0x08019198
 8008f40:	080191b8 	.word	0x080191b8

08008f44 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init();
 8008f48:	f009 fcfe 	bl	8012948 <TL_TRACES_Init>

  APP_ZIGBEE_Init();
 8008f4c:	f00c fb20 	bl	8015590 <APP_ZIGBEE_Init>
  return;
 8008f50:	bf00      	nop
}
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008f58:	f04f 30ff 	mov.w	r0, #4294967295
 8008f5c:	f00d fcda 	bl	8016914 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8008f60:	bf00      	nop
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8008f64:	b480      	push	{r7}
 8008f66:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8008f68:	bf00      	nop
}
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b082      	sub	sp, #8
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
 8008f7a:	6039      	str	r1, [r7, #0]
  switch(evt_waited_bm)
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	d003      	beq.n	8008f8a <UTIL_SEQ_EvtIdle+0x18>
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	2b04      	cmp	r3, #4
 8008f86:	d004      	beq.n	8008f92 <UTIL_SEQ_EvtIdle+0x20>
 8008f88:	e00a      	b.n	8008fa0 <UTIL_SEQ_EvtIdle+0x2e>
    /**
     * Run only the task CFG_TASK_REQUEST_FROM_M0_TO_M4 to process
     * direct requests from the M0 (e.g. ZbMalloc), but no stack notifications
     * until we're done the request to the M0.
     */
    UTIL_SEQ_Run((1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 8008f8a:	2002      	movs	r0, #2
 8008f8c:	f00d fcc2 	bl	8016914 <UTIL_SEQ_Run>
    break;
 8008f90:	e00b      	b.n	8008faa <UTIL_SEQ_EvtIdle+0x38>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8008f92:	2004      	movs	r0, #4
 8008f94:	f00d fe08 	bl	8016ba8 <UTIL_SEQ_SetEvt>
    /* Process notifications and requests from the M0 */
    UTIL_SEQ_Run((1U << CFG_TASK_NOTIFY_FROM_M0_TO_M4) | (1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 8008f98:	2003      	movs	r0, #3
 8008f9a:	f00d fcbb 	bl	8016914 <UTIL_SEQ_Run>
    break;
 8008f9e:	e004      	b.n	8008faa <UTIL_SEQ_EvtIdle+0x38>
  default :
    /* default case */
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa4:	f00d fcb6 	bl	8016914 <UTIL_SEQ_Run>
    break;
 8008fa8:	bf00      	nop
  }
}
 8008faa:	bf00      	nop
 8008fac:	3708      	adds	r7, #8
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8008fb2:	b580      	push	{r7, lr}
 8008fb4:	b082      	sub	sp, #8
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  UTIL_SEQ_SetTask(1U << CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, CFG_SCH_PRIO_0);
 8008fba:	2100      	movs	r1, #0
 8008fbc:	2008      	movs	r0, #8
 8008fbe:	f00d fdc7 	bl	8016b50 <UTIL_SEQ_SetTask>
  return;
 8008fc2:	bf00      	nop
}
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b082      	sub	sp, #8
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  UTIL_SEQ_SetEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8008fd2:	2001      	movs	r0, #1
 8008fd4:	f00d fde8 	bl	8016ba8 <UTIL_SEQ_SetEvt>
  return;
 8008fd8:	bf00      	nop
}
 8008fda:	3708      	adds	r7, #8
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  UTIL_SEQ_WaitEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8008fe8:	2001      	movs	r0, #1
 8008fea:	f00d fdfd 	bl	8016be8 <UTIL_SEQ_WaitEvt>
  return;
 8008fee:	bf00      	nop
}
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}

08008ff6 <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b082      	sub	sp, #8
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f009 fc6a 	bl	80128d8 <TL_MM_EvtDone>
}
 8009004:	bf00      	nop
 8009006:	3708      	adds	r7, #8
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <LL_EXTI_EnableIT_0_31>:
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8009014:	4b06      	ldr	r3, [pc, #24]	@ (8009030 <LL_EXTI_EnableIT_0_31+0x24>)
 8009016:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800901a:	4905      	ldr	r1, [pc, #20]	@ (8009030 <LL_EXTI_EnableIT_0_31+0x24>)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	4313      	orrs	r3, r2
 8009020:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	58000800 	.word	0x58000800

08009034 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800903c:	4b05      	ldr	r3, [pc, #20]	@ (8009054 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	4904      	ldr	r1, [pc, #16]	@ (8009054 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	4313      	orrs	r3, r2
 8009046:	600b      	str	r3, [r1, #0]

}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	58000800 	.word	0x58000800

08009058 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b088      	sub	sp, #32
 800905c:	af00      	add	r7, sp, #0
 800905e:	4603      	mov	r3, r0
 8009060:	6039      	str	r1, [r7, #0]
 8009062:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8009064:	4b5e      	ldr	r3, [pc, #376]	@ (80091e0 <HW_TS_Init+0x188>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	22ca      	movs	r2, #202	@ 0xca
 800906a:	625a      	str	r2, [r3, #36]	@ 0x24
 800906c:	4b5c      	ldr	r3, [pc, #368]	@ (80091e0 <HW_TS_Init+0x188>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2253      	movs	r2, #83	@ 0x53
 8009072:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009074:	4b5b      	ldr	r3, [pc, #364]	@ (80091e4 <HW_TS_Init+0x18c>)
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	4a5a      	ldr	r2, [pc, #360]	@ (80091e4 <HW_TS_Init+0x18c>)
 800907a:	f043 0320 	orr.w	r3, r3, #32
 800907e:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8009080:	4b58      	ldr	r3, [pc, #352]	@ (80091e4 <HW_TS_Init+0x18c>)
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	b2db      	uxtb	r3, r3
 8009086:	f003 0307 	and.w	r3, r3, #7
 800908a:	b2db      	uxtb	r3, r3
 800908c:	f1c3 0304 	rsb	r3, r3, #4
 8009090:	b2da      	uxtb	r2, r3
 8009092:	4b55      	ldr	r3, [pc, #340]	@ (80091e8 <HW_TS_Init+0x190>)
 8009094:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8009096:	4b53      	ldr	r3, [pc, #332]	@ (80091e4 <HW_TS_Init+0x18c>)
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800909e:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80090a2:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	fa92 f2a2 	rbit	r2, r2
 80090aa:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80090b0:	697a      	ldr	r2, [r7, #20]
 80090b2:	2a00      	cmp	r2, #0
 80090b4:	d101      	bne.n	80090ba <HW_TS_Init+0x62>
  {
    return 32U;
 80090b6:	2220      	movs	r2, #32
 80090b8:	e003      	b.n	80090c2 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80090ba:	697a      	ldr	r2, [r7, #20]
 80090bc:	fab2 f282 	clz	r2, r2
 80090c0:	b2d2      	uxtb	r2, r2
 80090c2:	40d3      	lsrs	r3, r2
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	3301      	adds	r3, #1
 80090c8:	b2da      	uxtb	r2, r3
 80090ca:	4b48      	ldr	r3, [pc, #288]	@ (80091ec <HW_TS_Init+0x194>)
 80090cc:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80090ce:	4b45      	ldr	r3, [pc, #276]	@ (80091e4 <HW_TS_Init+0x18c>)
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80090d8:	b29b      	uxth	r3, r3
 80090da:	3301      	adds	r3, #1
 80090dc:	b29a      	uxth	r2, r3
 80090de:	4b44      	ldr	r3, [pc, #272]	@ (80091f0 <HW_TS_Init+0x198>)
 80090e0:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80090e2:	4b43      	ldr	r3, [pc, #268]	@ (80091f0 <HW_TS_Init+0x198>)
 80090e4:	881b      	ldrh	r3, [r3, #0]
 80090e6:	3b01      	subs	r3, #1
 80090e8:	4a40      	ldr	r2, [pc, #256]	@ (80091ec <HW_TS_Init+0x194>)
 80090ea:	7812      	ldrb	r2, [r2, #0]
 80090ec:	fb02 f303 	mul.w	r3, r2, r3
 80090f0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80090f4:	4a3c      	ldr	r2, [pc, #240]	@ (80091e8 <HW_TS_Init+0x190>)
 80090f6:	7812      	ldrb	r2, [r2, #0]
 80090f8:	40d3      	lsrs	r3, r2
 80090fa:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009102:	4293      	cmp	r3, r2
 8009104:	d904      	bls.n	8009110 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8009106:	4b3b      	ldr	r3, [pc, #236]	@ (80091f4 <HW_TS_Init+0x19c>)
 8009108:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800910c:	801a      	strh	r2, [r3, #0]
 800910e:	e003      	b.n	8009118 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8009110:	69bb      	ldr	r3, [r7, #24]
 8009112:	b29a      	uxth	r2, r3
 8009114:	4b37      	ldr	r3, [pc, #220]	@ (80091f4 <HW_TS_Init+0x19c>)
 8009116:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8009118:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800911c:	f7ff ff8a 	bl	8009034 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8009120:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009124:	f7ff ff72 	bl	800900c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8009128:	79fb      	ldrb	r3, [r7, #7]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d13d      	bne.n	80091aa <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800912e:	4b32      	ldr	r3, [pc, #200]	@ (80091f8 <HW_TS_Init+0x1a0>)
 8009130:	2201      	movs	r2, #1
 8009132:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8009134:	4b31      	ldr	r3, [pc, #196]	@ (80091fc <HW_TS_Init+0x1a4>)
 8009136:	f04f 32ff 	mov.w	r2, #4294967295
 800913a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800913c:	2300      	movs	r3, #0
 800913e:	77fb      	strb	r3, [r7, #31]
 8009140:	e00c      	b.n	800915c <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8009142:	7ffa      	ldrb	r2, [r7, #31]
 8009144:	492e      	ldr	r1, [pc, #184]	@ (8009200 <HW_TS_Init+0x1a8>)
 8009146:	4613      	mov	r3, r2
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	4413      	add	r3, r2
 800914c:	00db      	lsls	r3, r3, #3
 800914e:	440b      	add	r3, r1
 8009150:	330c      	adds	r3, #12
 8009152:	2200      	movs	r2, #0
 8009154:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8009156:	7ffb      	ldrb	r3, [r7, #31]
 8009158:	3301      	adds	r3, #1
 800915a:	77fb      	strb	r3, [r7, #31]
 800915c:	7ffb      	ldrb	r3, [r7, #31]
 800915e:	2b05      	cmp	r3, #5
 8009160:	d9ef      	bls.n	8009142 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8009162:	4b28      	ldr	r3, [pc, #160]	@ (8009204 <HW_TS_Init+0x1ac>)
 8009164:	2206      	movs	r2, #6
 8009166:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8009168:	4b1d      	ldr	r3, [pc, #116]	@ (80091e0 <HW_TS_Init+0x188>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	689a      	ldr	r2, [r3, #8]
 800916e:	4b1c      	ldr	r3, [pc, #112]	@ (80091e0 <HW_TS_Init+0x188>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009176:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8009178:	4b19      	ldr	r3, [pc, #100]	@ (80091e0 <HW_TS_Init+0x188>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	b2da      	uxtb	r2, r3
 8009180:	4b17      	ldr	r3, [pc, #92]	@ (80091e0 <HW_TS_Init+0x188>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8009188:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800918a:	4b1f      	ldr	r3, [pc, #124]	@ (8009208 <HW_TS_Init+0x1b0>)
 800918c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8009190:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8009192:	2003      	movs	r0, #3
 8009194:	f002 ffb1 	bl	800c0fa <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8009198:	4b11      	ldr	r3, [pc, #68]	@ (80091e0 <HW_TS_Init+0x188>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	689a      	ldr	r2, [r3, #8]
 800919e:	4b10      	ldr	r3, [pc, #64]	@ (80091e0 <HW_TS_Init+0x188>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80091a6:	609a      	str	r2, [r3, #8]
 80091a8:	e009      	b.n	80091be <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80091aa:	4b0d      	ldr	r3, [pc, #52]	@ (80091e0 <HW_TS_Init+0x188>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d002      	beq.n	80091be <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80091b8:	2003      	movs	r0, #3
 80091ba:	f002 ff90 	bl	800c0de <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80091be:	4b08      	ldr	r3, [pc, #32]	@ (80091e0 <HW_TS_Init+0x188>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	22ff      	movs	r2, #255	@ 0xff
 80091c4:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80091c6:	2200      	movs	r2, #0
 80091c8:	2103      	movs	r1, #3
 80091ca:	2003      	movs	r0, #3
 80091cc:	f002 ff53 	bl	800c076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80091d0:	2003      	movs	r0, #3
 80091d2:	f002 ff6a 	bl	800c0aa <HAL_NVIC_EnableIRQ>

  return;
 80091d6:	bf00      	nop
}
 80091d8:	3720      	adds	r7, #32
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	2000031c 	.word	0x2000031c
 80091e4:	40002800 	.word	0x40002800
 80091e8:	200001c1 	.word	0x200001c1
 80091ec:	200001c2 	.word	0x200001c2
 80091f0:	200001c4 	.word	0x200001c4
 80091f4:	200001c6 	.word	0x200001c6
 80091f8:	200001c0 	.word	0x200001c0
 80091fc:	200001bc 	.word	0x200001bc
 8009200:	20000128 	.word	0x20000128
 8009204:	200001b8 	.word	0x200001b8
 8009208:	58000800 	.word	0x58000800

0800920c <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800920c:	b480      	push	{r7}
 800920e:	b085      	sub	sp, #20
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8009214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009218:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800921a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4313      	orrs	r3, r2
 8009222:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8009224:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009228:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4013      	ands	r3, r2
 800922e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009230:	68fb      	ldr	r3, [r7, #12]
}
 8009232:	bf00      	nop
 8009234:	3714      	adds	r7, #20
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800923e:	b480      	push	{r7}
 8009240:	b085      	sub	sp, #20
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800924a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800924c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4313      	orrs	r3, r2
 8009254:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009256:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800925a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	4013      	ands	r3, r2
 8009260:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009262:	68fb      	ldr	r3, [r7, #12]
}
 8009264:	bf00      	nop
 8009266:	3714      	adds	r7, #20
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <__io_putchar>:
#define HAL_SMALL_WAIT  50

// check if necessary
// Define serial output function using UART2
int __io_putchar(int ch)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_SMALL_WAIT);
 8009278:	1d39      	adds	r1, r7, #4
 800927a:	2332      	movs	r3, #50	@ 0x32
 800927c:	2201      	movs	r2, #1
 800927e:	4804      	ldr	r0, [pc, #16]	@ (8009290 <__io_putchar+0x20>)
 8009280:	f007 fce9 	bl	8010c56 <HAL_UART_Transmit>
    return 1;
 8009284:	2301      	movs	r3, #1
}
 8009286:	4618      	mov	r0, r3
 8009288:	3708      	adds	r7, #8
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}
 800928e:	bf00      	nop
 8009290:	20000424 	.word	0x20000424

08009294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b082      	sub	sp, #8
 8009298:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800929a:	f001 fcc5 	bl	800ac28 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800929e:	f7ff fd39 	bl	8008d14 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80092a2:	f000 f861 	bl	8009368 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80092a6:	f000 f8cf 	bl	8009448 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80092aa:	f000 f9b3 	bl	8009614 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80092ae:	f000 fb49 	bl	8009944 <MX_GPIO_Init>
  MX_DMA_Init();
 80092b2:	f000 fb35 	bl	8009920 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80092b6:	f000 fae7 	bl	8009888 <MX_USART1_UART_Init>
  MX_RTC_Init();
 80092ba:	f000 f9c7 	bl	800964c <MX_RTC_Init>
  MX_I2C1_Init();
 80092be:	f000 f969 	bl	8009594 <MX_I2C1_Init>
  MX_TIM2_Init();
 80092c2:	f000 fa4b 	bl	800975c <MX_TIM2_Init>
  MX_TIM16_Init();
 80092c6:	f000 fab9 	bl	800983c <MX_TIM16_Init>
  MX_ADC1_Init();
 80092ca:	f000 f8dd 	bl	8009488 <MX_ADC1_Init>
  MX_TIM1_Init();
 80092ce:	f000 f9f1 	bl	80096b4 <MX_TIM1_Init>
  MX_RF_Init();
 80092d2:	f000 f9b3 	bl	800963c <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  // check if anything else necessary and to put to header/source
  setvbuf(stdout, NULL, _IONBF, 0); // disable stdio output buffering for printf command
 80092d6:	4b18      	ldr	r3, [pc, #96]	@ (8009338 <main+0xa4>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	6898      	ldr	r0, [r3, #8]
 80092dc:	2300      	movs	r3, #0
 80092de:	2202      	movs	r2, #2
 80092e0:	2100      	movs	r1, #0
 80092e2:	f00d ff31 	bl	8017148 <setvbuf>
  printf("\n\n\nNew start\n");
 80092e6:	4815      	ldr	r0, [pc, #84]	@ (800933c <main+0xa8>)
 80092e8:	f00d ff26 	bl	8017138 <puts>

  // init DHT11
  HTU21_init(&OBJ_HTU21, &hi2c1);
 80092ec:	4914      	ldr	r1, [pc, #80]	@ (8009340 <main+0xac>)
 80092ee:	4815      	ldr	r0, [pc, #84]	@ (8009344 <main+0xb0>)
 80092f0:	f000 ffa1 	bl	800a236 <HTU21_init>
  SOIL_MOIST_init(&OBJ_SOIL_MOIST_sensor_1, &adc_buffer[0]);
 80092f4:	4914      	ldr	r1, [pc, #80]	@ (8009348 <main+0xb4>)
 80092f6:	4815      	ldr	r0, [pc, #84]	@ (800934c <main+0xb8>)
 80092f8:	f001 fc48 	bl	800ab8c <SOIL_MOIST_init>
  SOIL_MOIST_init(&OBJ_SOIL_MOIST_sensor_2, &adc_buffer[1]);
 80092fc:	4914      	ldr	r1, [pc, #80]	@ (8009350 <main+0xbc>)
 80092fe:	4815      	ldr	r0, [pc, #84]	@ (8009354 <main+0xc0>)
 8009300:	f001 fc44 	bl	800ab8c <SOIL_MOIST_init>
  RGB_init(&OBJ_RGB_LED, &htim2, TIM_CHANNEL_4, TIM_CHANNEL_1, TIM_CHANNEL_3);
 8009304:	2308      	movs	r3, #8
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	2300      	movs	r3, #0
 800930a:	220c      	movs	r2, #12
 800930c:	4912      	ldr	r1, [pc, #72]	@ (8009358 <main+0xc4>)
 800930e:	4813      	ldr	r0, [pc, #76]	@ (800935c <main+0xc8>)
 8009310:	f001 f8c2 	bl	800a498 <RGB_init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 3);
 8009314:	2203      	movs	r2, #3
 8009316:	490c      	ldr	r1, [pc, #48]	@ (8009348 <main+0xb4>)
 8009318:	4811      	ldr	r0, [pc, #68]	@ (8009360 <main+0xcc>)
 800931a:	f002 f81f 	bl	800b35c <HAL_ADC_Start_DMA>

  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 800931e:	4811      	ldr	r0, [pc, #68]	@ (8009364 <main+0xd0>)
 8009320:	f006 fa1e 	bl	800f760 <HAL_TIM_Base_Start_IT>
 8009324:	4603      	mov	r3, r0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d001      	beq.n	800932e <main+0x9a>
    {
      /* Starting Error */
      Error_Handler();
 800932a:	f000 fb5f 	bl	80099ec <Error_Handler>
    }

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 800932e:	f7ff fcff 	bl	8008d30 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8009332:	f7ff fe0f 	bl	8008f54 <MX_APPE_Process>
 8009336:	e7fc      	b.n	8009332 <main+0x9e>
 8009338:	20000094 	.word	0x20000094
 800933c:	080191d8 	.word	0x080191d8
 8009340:	2000028c 	.word	0x2000028c
 8009344:	200004d8 	.word	0x200004d8
 8009348:	200004b8 	.word	0x200004b8
 800934c:	200004e4 	.word	0x200004e4
 8009350:	200004ba 	.word	0x200004ba
 8009354:	200004ec 	.word	0x200004ec
 8009358:	2000038c 	.word	0x2000038c
 800935c:	200004c0 	.word	0x200004c0
 8009360:	200001c8 	.word	0x200001c8
 8009364:	20000340 	.word	0x20000340

08009368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b09a      	sub	sp, #104	@ 0x68
 800936c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800936e:	f107 0320 	add.w	r3, r7, #32
 8009372:	2248      	movs	r2, #72	@ 0x48
 8009374:	2100      	movs	r1, #0
 8009376:	4618      	mov	r0, r3
 8009378:	f00e f892 	bl	80174a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800937c:	1d3b      	adds	r3, r7, #4
 800937e:	2200      	movs	r2, #0
 8009380:	601a      	str	r2, [r3, #0]
 8009382:	605a      	str	r2, [r3, #4]
 8009384:	609a      	str	r2, [r3, #8]
 8009386:	60da      	str	r2, [r3, #12]
 8009388:	611a      	str	r2, [r3, #16]
 800938a:	615a      	str	r2, [r3, #20]
 800938c:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800938e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009398:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800939c:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800939e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	f023 0303 	bic.w	r3, r3, #3
 80093a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80093ac:	f043 0301 	orr.w	r3, r3, #1
 80093b0:	60d3      	str	r3, [r2, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80093b2:	4b24      	ldr	r3, [pc, #144]	@ (8009444 <SystemClock_Config+0xdc>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80093ba:	4a22      	ldr	r2, [pc, #136]	@ (8009444 <SystemClock_Config+0xdc>)
 80093bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80093c0:	6013      	str	r3, [r2, #0]
 80093c2:	4b20      	ldr	r3, [pc, #128]	@ (8009444 <SystemClock_Config+0xdc>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80093ca:	603b      	str	r3, [r7, #0]
 80093cc:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80093ce:	232b      	movs	r3, #43	@ 0x2b
 80093d0:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80093d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80093d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80093d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80093dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80093de:	2301      	movs	r3, #1
 80093e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80093e2:	2340      	movs	r3, #64	@ 0x40
 80093e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80093e6:	2300      	movs	r3, #0
 80093e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80093ea:	2360      	movs	r3, #96	@ 0x60
 80093ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80093ee:	2305      	movs	r3, #5
 80093f0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80093f2:	2300      	movs	r3, #0
 80093f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80093f6:	f107 0320 	add.w	r3, r7, #32
 80093fa:	4618      	mov	r0, r3
 80093fc:	f004 fd86 	bl	800df0c <HAL_RCC_OscConfig>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d001      	beq.n	800940a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8009406:	f000 faf1 	bl	80099ec <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800940a:	236f      	movs	r3, #111	@ 0x6f
 800940c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800940e:	2302      	movs	r3, #2
 8009410:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009412:	2300      	movs	r3, #0
 8009414:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009416:	2300      	movs	r3, #0
 8009418:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800941a:	2300      	movs	r3, #0
 800941c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800941e:	2300      	movs	r3, #0
 8009420:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8009422:	2300      	movs	r3, #0
 8009424:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8009426:	1d3b      	adds	r3, r7, #4
 8009428:	2101      	movs	r1, #1
 800942a:	4618      	mov	r0, r3
 800942c:	f005 f8e2 	bl	800e5f4 <HAL_RCC_ClockConfig>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d001      	beq.n	800943a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8009436:	f000 fad9 	bl	80099ec <Error_Handler>
  }
}
 800943a:	bf00      	nop
 800943c:	3768      	adds	r7, #104	@ 0x68
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	58000400 	.word	0x58000400

08009448 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b094      	sub	sp, #80	@ 0x50
 800944c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800944e:	463b      	mov	r3, r7
 8009450:	2250      	movs	r2, #80	@ 0x50
 8009452:	2100      	movs	r1, #0
 8009454:	4618      	mov	r0, r3
 8009456:	f00e f823 	bl	80174a0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800945a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800945e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8009460:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8009464:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8009466:	2300      	movs	r3, #0
 8009468:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800946a:	2310      	movs	r3, #16
 800946c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800946e:	463b      	mov	r3, r7
 8009470:	4618      	mov	r0, r3
 8009472:	f005 fcfc 	bl	800ee6e <HAL_RCCEx_PeriphCLKConfig>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	d001      	beq.n	8009480 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 800947c:	f000 fab6 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8009480:	bf00      	nop
 8009482:	3750      	adds	r7, #80	@ 0x50
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b086      	sub	sp, #24
 800948c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800948e:	463b      	mov	r3, r7
 8009490:	2200      	movs	r2, #0
 8009492:	601a      	str	r2, [r3, #0]
 8009494:	605a      	str	r2, [r3, #4]
 8009496:	609a      	str	r2, [r3, #8]
 8009498:	60da      	str	r2, [r3, #12]
 800949a:	611a      	str	r2, [r3, #16]
 800949c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800949e:	4b38      	ldr	r3, [pc, #224]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094a0:	4a38      	ldr	r2, [pc, #224]	@ (8009584 <MX_ADC1_Init+0xfc>)
 80094a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 80094a4:	4b36      	ldr	r3, [pc, #216]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094a6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80094aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80094ac:	4b34      	ldr	r3, [pc, #208]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094ae:	2200      	movs	r2, #0
 80094b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80094b2:	4b33      	ldr	r3, [pc, #204]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094b4:	2200      	movs	r2, #0
 80094b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80094b8:	4b31      	ldr	r3, [pc, #196]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094ba:	2201      	movs	r2, #1
 80094bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80094be:	4b30      	ldr	r3, [pc, #192]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094c0:	2208      	movs	r2, #8
 80094c2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80094c4:	4b2e      	ldr	r3, [pc, #184]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094c6:	2200      	movs	r2, #0
 80094c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80094ca:	4b2d      	ldr	r3, [pc, #180]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094cc:	2201      	movs	r2, #1
 80094ce:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80094d0:	4b2b      	ldr	r3, [pc, #172]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094d2:	2203      	movs	r2, #3
 80094d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80094d6:	4b2a      	ldr	r3, [pc, #168]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094d8:	2200      	movs	r2, #0
 80094da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80094de:	4b28      	ldr	r3, [pc, #160]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80094e4:	4b26      	ldr	r3, [pc, #152]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094e6:	2200      	movs	r2, #0
 80094e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80094ea:	4b25      	ldr	r3, [pc, #148]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80094f2:	4b23      	ldr	r3, [pc, #140]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80094f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80094fa:	4b21      	ldr	r3, [pc, #132]	@ (8009580 <MX_ADC1_Init+0xf8>)
 80094fc:	2200      	movs	r2, #0
 80094fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009502:	481f      	ldr	r0, [pc, #124]	@ (8009580 <MX_ADC1_Init+0xf8>)
 8009504:	f001 fdde 	bl	800b0c4 <HAL_ADC_Init>
 8009508:	4603      	mov	r3, r0
 800950a:	2b00      	cmp	r3, #0
 800950c:	d001      	beq.n	8009512 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800950e:	f000 fa6d 	bl	80099ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8009512:	4b1d      	ldr	r3, [pc, #116]	@ (8009588 <MX_ADC1_Init+0x100>)
 8009514:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009516:	2306      	movs	r3, #6
 8009518:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800951a:	2300      	movs	r3, #0
 800951c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800951e:	237f      	movs	r3, #127	@ 0x7f
 8009520:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009522:	2304      	movs	r3, #4
 8009524:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8009526:	2300      	movs	r3, #0
 8009528:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800952a:	463b      	mov	r3, r7
 800952c:	4619      	mov	r1, r3
 800952e:	4814      	ldr	r0, [pc, #80]	@ (8009580 <MX_ADC1_Init+0xf8>)
 8009530:	f001 ffb6 	bl	800b4a0 <HAL_ADC_ConfigChannel>
 8009534:	4603      	mov	r3, r0
 8009536:	2b00      	cmp	r3, #0
 8009538:	d001      	beq.n	800953e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800953a:	f000 fa57 	bl	80099ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800953e:	4b13      	ldr	r3, [pc, #76]	@ (800958c <MX_ADC1_Init+0x104>)
 8009540:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8009542:	230c      	movs	r3, #12
 8009544:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009546:	463b      	mov	r3, r7
 8009548:	4619      	mov	r1, r3
 800954a:	480d      	ldr	r0, [pc, #52]	@ (8009580 <MX_ADC1_Init+0xf8>)
 800954c:	f001 ffa8 	bl	800b4a0 <HAL_ADC_ConfigChannel>
 8009550:	4603      	mov	r3, r0
 8009552:	2b00      	cmp	r3, #0
 8009554:	d001      	beq.n	800955a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8009556:	f000 fa49 	bl	80099ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800955a:	4b0d      	ldr	r3, [pc, #52]	@ (8009590 <MX_ADC1_Init+0x108>)
 800955c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800955e:	2312      	movs	r3, #18
 8009560:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009562:	463b      	mov	r3, r7
 8009564:	4619      	mov	r1, r3
 8009566:	4806      	ldr	r0, [pc, #24]	@ (8009580 <MX_ADC1_Init+0xf8>)
 8009568:	f001 ff9a 	bl	800b4a0 <HAL_ADC_ConfigChannel>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8009572:	f000 fa3b 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009576:	bf00      	nop
 8009578:	3718      	adds	r7, #24
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}
 800957e:	bf00      	nop
 8009580:	200001c8 	.word	0x200001c8
 8009584:	50040000 	.word	0x50040000
 8009588:	25b00200 	.word	0x25b00200
 800958c:	2a000400 	.word	0x2a000400
 8009590:	2e300800 	.word	0x2e300800

08009594 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009598:	4b1b      	ldr	r3, [pc, #108]	@ (8009608 <MX_I2C1_Init+0x74>)
 800959a:	4a1c      	ldr	r2, [pc, #112]	@ (800960c <MX_I2C1_Init+0x78>)
 800959c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 800959e:	4b1a      	ldr	r3, [pc, #104]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009610 <MX_I2C1_Init+0x7c>)
 80095a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80095a4:	4b18      	ldr	r3, [pc, #96]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095a6:	2200      	movs	r2, #0
 80095a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80095aa:	4b17      	ldr	r3, [pc, #92]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095ac:	2201      	movs	r2, #1
 80095ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80095b0:	4b15      	ldr	r3, [pc, #84]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095b2:	2200      	movs	r2, #0
 80095b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80095b6:	4b14      	ldr	r3, [pc, #80]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095b8:	2200      	movs	r2, #0
 80095ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80095bc:	4b12      	ldr	r3, [pc, #72]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095be:	2200      	movs	r2, #0
 80095c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80095c2:	4b11      	ldr	r3, [pc, #68]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095c4:	2200      	movs	r2, #0
 80095c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80095c8:	4b0f      	ldr	r3, [pc, #60]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095ca:	2200      	movs	r2, #0
 80095cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80095ce:	480e      	ldr	r0, [pc, #56]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095d0:	f003 fa9a 	bl	800cb08 <HAL_I2C_Init>
 80095d4:	4603      	mov	r3, r0
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d001      	beq.n	80095de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80095da:	f000 fa07 	bl	80099ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80095de:	2100      	movs	r1, #0
 80095e0:	4809      	ldr	r0, [pc, #36]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095e2:	f003 ffe1 	bl	800d5a8 <HAL_I2CEx_ConfigAnalogFilter>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d001      	beq.n	80095f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80095ec:	f000 f9fe 	bl	80099ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80095f0:	2100      	movs	r1, #0
 80095f2:	4805      	ldr	r0, [pc, #20]	@ (8009608 <MX_I2C1_Init+0x74>)
 80095f4:	f004 f823 	bl	800d63e <HAL_I2CEx_ConfigDigitalFilter>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80095fe:	f000 f9f5 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009602:	bf00      	nop
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	2000028c 	.word	0x2000028c
 800960c:	40005400 	.word	0x40005400
 8009610:	00b07cb4 	.word	0x00b07cb4

08009614 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8009618:	4b06      	ldr	r3, [pc, #24]	@ (8009634 <MX_IPCC_Init+0x20>)
 800961a:	4a07      	ldr	r2, [pc, #28]	@ (8009638 <MX_IPCC_Init+0x24>)
 800961c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800961e:	4805      	ldr	r0, [pc, #20]	@ (8009634 <MX_IPCC_Init+0x20>)
 8009620:	f004 f85a 	bl	800d6d8 <HAL_IPCC_Init>
 8009624:	4603      	mov	r3, r0
 8009626:	2b00      	cmp	r3, #0
 8009628:	d001      	beq.n	800962e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800962a:	f000 f9df 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800962e:	bf00      	nop
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	200002e0 	.word	0x200002e0
 8009638:	58000c00 	.word	0x58000c00

0800963c <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 800963c:	b480      	push	{r7}
 800963e:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8009640:	bf00      	nop
 8009642:	46bd      	mov	sp, r7
 8009644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009648:	4770      	bx	lr
	...

0800964c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8009650:	4b16      	ldr	r3, [pc, #88]	@ (80096ac <MX_RTC_Init+0x60>)
 8009652:	4a17      	ldr	r2, [pc, #92]	@ (80096b0 <MX_RTC_Init+0x64>)
 8009654:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8009656:	4b15      	ldr	r3, [pc, #84]	@ (80096ac <MX_RTC_Init+0x60>)
 8009658:	2200      	movs	r2, #0
 800965a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800965c:	4b13      	ldr	r3, [pc, #76]	@ (80096ac <MX_RTC_Init+0x60>)
 800965e:	220f      	movs	r2, #15
 8009660:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8009662:	4b12      	ldr	r3, [pc, #72]	@ (80096ac <MX_RTC_Init+0x60>)
 8009664:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8009668:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800966a:	4b10      	ldr	r3, [pc, #64]	@ (80096ac <MX_RTC_Init+0x60>)
 800966c:	2200      	movs	r2, #0
 800966e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009670:	4b0e      	ldr	r3, [pc, #56]	@ (80096ac <MX_RTC_Init+0x60>)
 8009672:	2200      	movs	r2, #0
 8009674:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009676:	4b0d      	ldr	r3, [pc, #52]	@ (80096ac <MX_RTC_Init+0x60>)
 8009678:	2200      	movs	r2, #0
 800967a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800967c:	4b0b      	ldr	r3, [pc, #44]	@ (80096ac <MX_RTC_Init+0x60>)
 800967e:	2200      	movs	r2, #0
 8009680:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8009682:	480a      	ldr	r0, [pc, #40]	@ (80096ac <MX_RTC_Init+0x60>)
 8009684:	f005 fe7a 	bl	800f37c <HAL_RTC_Init>
 8009688:	4603      	mov	r3, r0
 800968a:	2b00      	cmp	r3, #0
 800968c:	d001      	beq.n	8009692 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800968e:	f000 f9ad 	bl	80099ec <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8009692:	2200      	movs	r2, #0
 8009694:	2100      	movs	r1, #0
 8009696:	4805      	ldr	r0, [pc, #20]	@ (80096ac <MX_RTC_Init+0x60>)
 8009698:	f005 ff70 	bl	800f57c <HAL_RTCEx_SetWakeUpTimer>
 800969c:	4603      	mov	r3, r0
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d001      	beq.n	80096a6 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80096a2:	f000 f9a3 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80096a6:	bf00      	nop
 80096a8:	bd80      	pop	{r7, pc}
 80096aa:	bf00      	nop
 80096ac:	2000031c 	.word	0x2000031c
 80096b0:	40002800 	.word	0x40002800

080096b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b088      	sub	sp, #32
 80096b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80096ba:	f107 0310 	add.w	r3, r7, #16
 80096be:	2200      	movs	r2, #0
 80096c0:	601a      	str	r2, [r3, #0]
 80096c2:	605a      	str	r2, [r3, #4]
 80096c4:	609a      	str	r2, [r3, #8]
 80096c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80096c8:	1d3b      	adds	r3, r7, #4
 80096ca:	2200      	movs	r2, #0
 80096cc:	601a      	str	r2, [r3, #0]
 80096ce:	605a      	str	r2, [r3, #4]
 80096d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80096d2:	4b20      	ldr	r3, [pc, #128]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096d4:	4a20      	ldr	r2, [pc, #128]	@ (8009758 <MX_TIM1_Init+0xa4>)
 80096d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32000-1;
 80096d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096da:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 80096de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80096e0:	4b1c      	ldr	r3, [pc, #112]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096e2:	2200      	movs	r2, #0
 80096e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80096e6:	4b1b      	ldr	r3, [pc, #108]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096e8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80096ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80096ee:	4b19      	ldr	r3, [pc, #100]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80096f4:	4b17      	ldr	r3, [pc, #92]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096f6:	2200      	movs	r2, #0
 80096f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80096fa:	4b16      	ldr	r3, [pc, #88]	@ (8009754 <MX_TIM1_Init+0xa0>)
 80096fc:	2200      	movs	r2, #0
 80096fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009700:	4814      	ldr	r0, [pc, #80]	@ (8009754 <MX_TIM1_Init+0xa0>)
 8009702:	f005 ffd6 	bl	800f6b2 <HAL_TIM_Base_Init>
 8009706:	4603      	mov	r3, r0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d001      	beq.n	8009710 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800970c:	f000 f96e 	bl	80099ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009714:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009716:	f107 0310 	add.w	r3, r7, #16
 800971a:	4619      	mov	r1, r3
 800971c:	480d      	ldr	r0, [pc, #52]	@ (8009754 <MX_TIM1_Init+0xa0>)
 800971e:	f006 fc43 	bl	800ffa8 <HAL_TIM_ConfigClockSource>
 8009722:	4603      	mov	r3, r0
 8009724:	2b00      	cmp	r3, #0
 8009726:	d001      	beq.n	800972c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8009728:	f000 f960 	bl	80099ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800972c:	2300      	movs	r3, #0
 800972e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009730:	2300      	movs	r3, #0
 8009732:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009734:	2300      	movs	r3, #0
 8009736:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009738:	1d3b      	adds	r3, r7, #4
 800973a:	4619      	mov	r1, r3
 800973c:	4805      	ldr	r0, [pc, #20]	@ (8009754 <MX_TIM1_Init+0xa0>)
 800973e:	f007 f977 	bl	8010a30 <HAL_TIMEx_MasterConfigSynchronization>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d001      	beq.n	800974c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8009748:	f000 f950 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800974c:	bf00      	nop
 800974e:	3720      	adds	r7, #32
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}
 8009754:	20000340 	.word	0x20000340
 8009758:	40012c00 	.word	0x40012c00

0800975c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b08a      	sub	sp, #40	@ 0x28
 8009760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009762:	f107 031c 	add.w	r3, r7, #28
 8009766:	2200      	movs	r2, #0
 8009768:	601a      	str	r2, [r3, #0]
 800976a:	605a      	str	r2, [r3, #4]
 800976c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800976e:	463b      	mov	r3, r7
 8009770:	2200      	movs	r2, #0
 8009772:	601a      	str	r2, [r3, #0]
 8009774:	605a      	str	r2, [r3, #4]
 8009776:	609a      	str	r2, [r3, #8]
 8009778:	60da      	str	r2, [r3, #12]
 800977a:	611a      	str	r2, [r3, #16]
 800977c:	615a      	str	r2, [r3, #20]
 800977e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009780:	4b2d      	ldr	r3, [pc, #180]	@ (8009838 <MX_TIM2_Init+0xdc>)
 8009782:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009786:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320-1;
 8009788:	4b2b      	ldr	r3, [pc, #172]	@ (8009838 <MX_TIM2_Init+0xdc>)
 800978a:	f240 123f 	movw	r2, #319	@ 0x13f
 800978e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009790:	4b29      	ldr	r3, [pc, #164]	@ (8009838 <MX_TIM2_Init+0xdc>)
 8009792:	2200      	movs	r2, #0
 8009794:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8009796:	4b28      	ldr	r3, [pc, #160]	@ (8009838 <MX_TIM2_Init+0xdc>)
 8009798:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800979c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800979e:	4b26      	ldr	r3, [pc, #152]	@ (8009838 <MX_TIM2_Init+0xdc>)
 80097a0:	2200      	movs	r2, #0
 80097a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80097a4:	4b24      	ldr	r3, [pc, #144]	@ (8009838 <MX_TIM2_Init+0xdc>)
 80097a6:	2200      	movs	r2, #0
 80097a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80097aa:	4823      	ldr	r0, [pc, #140]	@ (8009838 <MX_TIM2_Init+0xdc>)
 80097ac:	f006 f826 	bl	800f7fc <HAL_TIM_PWM_Init>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 80097b6:	f000 f919 	bl	80099ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80097ba:	2300      	movs	r3, #0
 80097bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097be:	2300      	movs	r3, #0
 80097c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80097c2:	f107 031c 	add.w	r3, r7, #28
 80097c6:	4619      	mov	r1, r3
 80097c8:	481b      	ldr	r0, [pc, #108]	@ (8009838 <MX_TIM2_Init+0xdc>)
 80097ca:	f007 f931 	bl	8010a30 <HAL_TIMEx_MasterConfigSynchronization>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80097d4:	f000 f90a 	bl	80099ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80097d8:	2360      	movs	r3, #96	@ 0x60
 80097da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80097dc:	2300      	movs	r3, #0
 80097de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80097e0:	2300      	movs	r3, #0
 80097e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80097e4:	2300      	movs	r3, #0
 80097e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80097e8:	463b      	mov	r3, r7
 80097ea:	2200      	movs	r2, #0
 80097ec:	4619      	mov	r1, r3
 80097ee:	4812      	ldr	r0, [pc, #72]	@ (8009838 <MX_TIM2_Init+0xdc>)
 80097f0:	f006 fac6 	bl	800fd80 <HAL_TIM_PWM_ConfigChannel>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d001      	beq.n	80097fe <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80097fa:	f000 f8f7 	bl	80099ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80097fe:	463b      	mov	r3, r7
 8009800:	2208      	movs	r2, #8
 8009802:	4619      	mov	r1, r3
 8009804:	480c      	ldr	r0, [pc, #48]	@ (8009838 <MX_TIM2_Init+0xdc>)
 8009806:	f006 fabb 	bl	800fd80 <HAL_TIM_PWM_ConfigChannel>
 800980a:	4603      	mov	r3, r0
 800980c:	2b00      	cmp	r3, #0
 800980e:	d001      	beq.n	8009814 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8009810:	f000 f8ec 	bl	80099ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009814:	463b      	mov	r3, r7
 8009816:	220c      	movs	r2, #12
 8009818:	4619      	mov	r1, r3
 800981a:	4807      	ldr	r0, [pc, #28]	@ (8009838 <MX_TIM2_Init+0xdc>)
 800981c:	f006 fab0 	bl	800fd80 <HAL_TIM_PWM_ConfigChannel>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d001      	beq.n	800982a <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8009826:	f000 f8e1 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800982a:	4803      	ldr	r0, [pc, #12]	@ (8009838 <MX_TIM2_Init+0xdc>)
 800982c:	f000 fac4 	bl	8009db8 <HAL_TIM_MspPostInit>

}
 8009830:	bf00      	nop
 8009832:	3728      	adds	r7, #40	@ 0x28
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	2000038c 	.word	0x2000038c

0800983c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8009840:	4b0f      	ldr	r3, [pc, #60]	@ (8009880 <MX_TIM16_Init+0x44>)
 8009842:	4a10      	ldr	r2, [pc, #64]	@ (8009884 <MX_TIM16_Init+0x48>)
 8009844:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 32-1;
 8009846:	4b0e      	ldr	r3, [pc, #56]	@ (8009880 <MX_TIM16_Init+0x44>)
 8009848:	221f      	movs	r2, #31
 800984a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800984c:	4b0c      	ldr	r3, [pc, #48]	@ (8009880 <MX_TIM16_Init+0x44>)
 800984e:	2200      	movs	r2, #0
 8009850:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535-1;
 8009852:	4b0b      	ldr	r3, [pc, #44]	@ (8009880 <MX_TIM16_Init+0x44>)
 8009854:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009858:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800985a:	4b09      	ldr	r3, [pc, #36]	@ (8009880 <MX_TIM16_Init+0x44>)
 800985c:	2200      	movs	r2, #0
 800985e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8009860:	4b07      	ldr	r3, [pc, #28]	@ (8009880 <MX_TIM16_Init+0x44>)
 8009862:	2200      	movs	r2, #0
 8009864:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009866:	4b06      	ldr	r3, [pc, #24]	@ (8009880 <MX_TIM16_Init+0x44>)
 8009868:	2200      	movs	r2, #0
 800986a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800986c:	4804      	ldr	r0, [pc, #16]	@ (8009880 <MX_TIM16_Init+0x44>)
 800986e:	f005 ff20 	bl	800f6b2 <HAL_TIM_Base_Init>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8009878:	f000 f8b8 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800987c:	bf00      	nop
 800987e:	bd80      	pop	{r7, pc}
 8009880:	200003d8 	.word	0x200003d8
 8009884:	40014400 	.word	0x40014400

08009888 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800988c:	4b22      	ldr	r3, [pc, #136]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 800988e:	4a23      	ldr	r2, [pc, #140]	@ (800991c <MX_USART1_UART_Init+0x94>)
 8009890:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009892:	4b21      	ldr	r3, [pc, #132]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 8009894:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009898:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800989a:	4b1f      	ldr	r3, [pc, #124]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 800989c:	2200      	movs	r2, #0
 800989e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80098a0:	4b1d      	ldr	r3, [pc, #116]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098a2:	2200      	movs	r2, #0
 80098a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80098a6:	4b1c      	ldr	r3, [pc, #112]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098a8:	2200      	movs	r2, #0
 80098aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80098ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098ae:	220c      	movs	r2, #12
 80098b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80098b2:	4b19      	ldr	r3, [pc, #100]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098b4:	2200      	movs	r2, #0
 80098b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80098b8:	4b17      	ldr	r3, [pc, #92]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80098be:	4b16      	ldr	r3, [pc, #88]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80098c4:	4b14      	ldr	r3, [pc, #80]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80098ca:	4b13      	ldr	r3, [pc, #76]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80098d0:	4811      	ldr	r0, [pc, #68]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098d2:	f007 f970 	bl	8010bb6 <HAL_UART_Init>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d001      	beq.n	80098e0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80098dc:	f000 f886 	bl	80099ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80098e0:	2100      	movs	r1, #0
 80098e2:	480d      	ldr	r0, [pc, #52]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098e4:	f008 fa87 	bl	8011df6 <HAL_UARTEx_SetTxFifoThreshold>
 80098e8:	4603      	mov	r3, r0
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d001      	beq.n	80098f2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80098ee:	f000 f87d 	bl	80099ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80098f2:	2100      	movs	r1, #0
 80098f4:	4808      	ldr	r0, [pc, #32]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 80098f6:	f008 fabc 	bl	8011e72 <HAL_UARTEx_SetRxFifoThreshold>
 80098fa:	4603      	mov	r3, r0
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d001      	beq.n	8009904 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8009900:	f000 f874 	bl	80099ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8009904:	4804      	ldr	r0, [pc, #16]	@ (8009918 <MX_USART1_UART_Init+0x90>)
 8009906:	f008 fa3d 	bl	8011d84 <HAL_UARTEx_DisableFifoMode>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d001      	beq.n	8009914 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8009910:	f000 f86c 	bl	80099ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8009914:	bf00      	nop
 8009916:	bd80      	pop	{r7, pc}
 8009918:	20000424 	.word	0x20000424
 800991c:	40013800 	.word	0x40013800

08009920 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8009924:	2004      	movs	r0, #4
 8009926:	f7ff fc71 	bl	800920c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800992a:	2001      	movs	r0, #1
 800992c:	f7ff fc6e 	bl	800920c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8009930:	2200      	movs	r2, #0
 8009932:	2100      	movs	r1, #0
 8009934:	200b      	movs	r0, #11
 8009936:	f002 fb9e 	bl	800c076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800993a:	200b      	movs	r0, #11
 800993c:	f002 fbb5 	bl	800c0aa <HAL_NVIC_EnableIRQ>

}
 8009940:	bf00      	nop
 8009942:	bd80      	pop	{r7, pc}

08009944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800994a:	1d3b      	adds	r3, r7, #4
 800994c:	2200      	movs	r2, #0
 800994e:	601a      	str	r2, [r3, #0]
 8009950:	605a      	str	r2, [r3, #4]
 8009952:	609a      	str	r2, [r3, #8]
 8009954:	60da      	str	r2, [r3, #12]
 8009956:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009958:	2004      	movs	r0, #4
 800995a:	f7ff fc70 	bl	800923e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800995e:	2002      	movs	r0, #2
 8009960:	f7ff fc6d 	bl	800923e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009964:	2001      	movs	r0, #1
 8009966:	f7ff fc6a 	bl	800923e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800996a:	2010      	movs	r0, #16
 800996c:	f7ff fc67 	bl	800923e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_RESET);
 8009970:	2200      	movs	r2, #0
 8009972:	2110      	movs	r1, #16
 8009974:	481b      	ldr	r0, [pc, #108]	@ (80099e4 <MX_GPIO_Init+0xa0>)
 8009976:	f003 f871 	bl	800ca5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 800997a:	2302      	movs	r3, #2
 800997c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800997e:	2300      	movs	r3, #0
 8009980:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009982:	2301      	movs	r3, #1
 8009984:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8009986:	1d3b      	adds	r3, r7, #4
 8009988:	4619      	mov	r1, r3
 800998a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800998e:	f002 fef5 	bl	800c77c <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_HUMID_Pin */
  GPIO_InitStruct.Pin = TEMP_HUMID_Pin;
 8009992:	2380      	movs	r3, #128	@ 0x80
 8009994:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009996:	2300      	movs	r3, #0
 8009998:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800999a:	2300      	movs	r3, #0
 800999c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(TEMP_HUMID_GPIO_Port, &GPIO_InitStruct);
 800999e:	1d3b      	adds	r3, r7, #4
 80099a0:	4619      	mov	r1, r3
 80099a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80099a6:	f002 fee9 	bl	800c77c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARD_LED_Pin */
  GPIO_InitStruct.Pin = BOARD_LED_Pin;
 80099aa:	2310      	movs	r3, #16
 80099ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099ae:	2301      	movs	r3, #1
 80099b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099b2:	2300      	movs	r3, #0
 80099b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099b6:	2300      	movs	r3, #0
 80099b8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 80099ba:	1d3b      	adds	r3, r7, #4
 80099bc:	4619      	mov	r1, r3
 80099be:	4809      	ldr	r0, [pc, #36]	@ (80099e4 <MX_GPIO_Init+0xa0>)
 80099c0:	f002 fedc 	bl	800c77c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80099c4:	2380      	movs	r3, #128	@ 0x80
 80099c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80099c8:	2300      	movs	r3, #0
 80099ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80099cc:	2301      	movs	r3, #1
 80099ce:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80099d0:	1d3b      	adds	r3, r7, #4
 80099d2:	4619      	mov	r1, r3
 80099d4:	4804      	ldr	r0, [pc, #16]	@ (80099e8 <MX_GPIO_Init+0xa4>)
 80099d6:	f002 fed1 	bl	800c77c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80099da:	bf00      	nop
 80099dc:	3718      	adds	r7, #24
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	48001000 	.word	0x48001000
 80099e8:	48000400 	.word	0x48000400

080099ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80099ec:	b480      	push	{r7}
 80099ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80099f0:	b672      	cpsid	i
}
 80099f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80099f4:	bf00      	nop
 80099f6:	e7fd      	b.n	80099f4 <Error_Handler+0x8>

080099f8 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80099f8:	b480      	push	{r7}
 80099fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80099fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009a10:	bf00      	nop
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr

08009a1a <LL_AHB2_GRP1_EnableClock>:
{
 8009a1a:	b480      	push	{r7}
 8009a1c:	b085      	sub	sp, #20
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009a22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	4013      	ands	r3, r2
 8009a3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
}
 8009a40:	bf00      	nop
 8009a42:	3714      	adds	r7, #20
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b085      	sub	sp, #20
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8009a54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8009a64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009a70:	68fb      	ldr	r3, [r7, #12]
}
 8009a72:	bf00      	nop
 8009a74:	3714      	adds	r7, #20
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr

08009a7e <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8009a7e:	b480      	push	{r7}
 8009a80:	b085      	sub	sp, #20
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8009a86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a8a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009a8c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8009a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a9a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
}
 8009aa4:	bf00      	nop
 8009aa6:	3714      	adds	r7, #20
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b085      	sub	sp, #20
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8009ab8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009abc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009abe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8009ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009acc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	4013      	ands	r3, r2
 8009ad2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
}
 8009ad6:	bf00      	nop
 8009ad8:	3714      	adds	r7, #20
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr

08009ae2 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8009ae6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009aea:	f7ff ffaf 	bl	8009a4c <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8009aee:	2200      	movs	r2, #0
 8009af0:	2100      	movs	r1, #0
 8009af2:	202e      	movs	r0, #46	@ 0x2e
 8009af4:	f002 fabf 	bl	800c076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8009af8:	202e      	movs	r0, #46	@ 0x2e
 8009afa:	f002 fad6 	bl	800c0aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009afe:	bf00      	nop
 8009b00:	bd80      	pop	{r7, pc}
	...

08009b04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b09c      	sub	sp, #112	@ 0x70
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009b10:	2200      	movs	r2, #0
 8009b12:	601a      	str	r2, [r3, #0]
 8009b14:	605a      	str	r2, [r3, #4]
 8009b16:	609a      	str	r2, [r3, #8]
 8009b18:	60da      	str	r2, [r3, #12]
 8009b1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009b1c:	f107 030c 	add.w	r3, r7, #12
 8009b20:	2250      	movs	r2, #80	@ 0x50
 8009b22:	2100      	movs	r1, #0
 8009b24:	4618      	mov	r0, r3
 8009b26:	f00d fcbb 	bl	80174a0 <memset>
  if(hadc->Instance==ADC1)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a32      	ldr	r2, [pc, #200]	@ (8009bf8 <HAL_ADC_MspInit+0xf4>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d15c      	bne.n	8009bee <HAL_ADC_MspInit+0xea>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8009b34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b38:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8009b3a:	2318      	movs	r3, #24
 8009b3c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8009b3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009b42:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8009b44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b48:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8009b4a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009b4e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8009b50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009b54:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8009b56:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009b5c:	f107 030c 	add.w	r3, r7, #12
 8009b60:	4618      	mov	r0, r3
 8009b62:	f005 f984 	bl	800ee6e <HAL_RCCEx_PeriphCLKConfig>
 8009b66:	4603      	mov	r3, r0
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d001      	beq.n	8009b70 <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8009b6c:	f7ff ff3e 	bl	80099ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8009b70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8009b74:	f7ff ff51 	bl	8009a1a <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b78:	2001      	movs	r0, #1
 8009b7a:	f7ff ff4e 	bl	8009a1a <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = sens1_Pin|sens2_Pin|sens3_Pin;
 8009b7e:	2370      	movs	r3, #112	@ 0x70
 8009b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009b82:	2303      	movs	r3, #3
 8009b84:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b86:	2300      	movs	r3, #0
 8009b88:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b8a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009b8e:	4619      	mov	r1, r3
 8009b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009b94:	f002 fdf2 	bl	800c77c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8009b98:	4b18      	ldr	r3, [pc, #96]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009b9a:	4a19      	ldr	r2, [pc, #100]	@ (8009c00 <HAL_ADC_MspInit+0xfc>)
 8009b9c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8009b9e:	4b17      	ldr	r3, [pc, #92]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009ba0:	2205      	movs	r2, #5
 8009ba2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009ba4:	4b15      	ldr	r3, [pc, #84]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009baa:	4b14      	ldr	r3, [pc, #80]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bac:	2200      	movs	r2, #0
 8009bae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8009bb0:	4b12      	ldr	r3, [pc, #72]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bb2:	2280      	movs	r2, #128	@ 0x80
 8009bb4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009bb6:	4b11      	ldr	r3, [pc, #68]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009bbc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009bc4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8009bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bc8:	2220      	movs	r2, #32
 8009bca:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8009bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bce:	2200      	movs	r2, #0
 8009bd0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8009bd2:	480a      	ldr	r0, [pc, #40]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bd4:	f002 faa0 	bl	800c118 <HAL_DMA_Init>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d001      	beq.n	8009be2 <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 8009bde:	f7ff ff05 	bl	80099ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a05      	ldr	r2, [pc, #20]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009be6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009be8:	4a04      	ldr	r2, [pc, #16]	@ (8009bfc <HAL_ADC_MspInit+0xf8>)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8009bee:	bf00      	nop
 8009bf0:	3770      	adds	r7, #112	@ 0x70
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	50040000 	.word	0x50040000
 8009bfc:	2000022c 	.word	0x2000022c
 8009c00:	40020008 	.word	0x40020008

08009c04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b09c      	sub	sp, #112	@ 0x70
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009c10:	2200      	movs	r2, #0
 8009c12:	601a      	str	r2, [r3, #0]
 8009c14:	605a      	str	r2, [r3, #4]
 8009c16:	609a      	str	r2, [r3, #8]
 8009c18:	60da      	str	r2, [r3, #12]
 8009c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009c1c:	f107 030c 	add.w	r3, r7, #12
 8009c20:	2250      	movs	r2, #80	@ 0x50
 8009c22:	2100      	movs	r1, #0
 8009c24:	4618      	mov	r0, r3
 8009c26:	f00d fc3b 	bl	80174a0 <memset>
  if(hi2c->Instance==I2C1)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a17      	ldr	r2, [pc, #92]	@ (8009c8c <HAL_I2C_MspInit+0x88>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d126      	bne.n	8009c82 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8009c34:	2304      	movs	r3, #4
 8009c36:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8009c38:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8009c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009c3e:	f107 030c 	add.w	r3, r7, #12
 8009c42:	4618      	mov	r0, r3
 8009c44:	f005 f913 	bl	800ee6e <HAL_RCCEx_PeriphCLKConfig>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d001      	beq.n	8009c52 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8009c4e:	f7ff fecd 	bl	80099ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c52:	2002      	movs	r0, #2
 8009c54:	f7ff fee1 	bl	8009a1a <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009c58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009c5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009c5e:	2312      	movs	r3, #18
 8009c60:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c62:	2300      	movs	r3, #0
 8009c64:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c66:	2300      	movs	r3, #0
 8009c68:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009c6a:	2304      	movs	r3, #4
 8009c6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009c6e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009c72:	4619      	mov	r1, r3
 8009c74:	4806      	ldr	r0, [pc, #24]	@ (8009c90 <HAL_I2C_MspInit+0x8c>)
 8009c76:	f002 fd81 	bl	800c77c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009c7a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8009c7e:	f7ff fefe 	bl	8009a7e <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8009c82:	bf00      	nop
 8009c84:	3770      	adds	r7, #112	@ 0x70
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	40005400 	.word	0x40005400
 8009c90:	48000400 	.word	0x48000400

08009c94 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b082      	sub	sp, #8
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8009cd8 <HAL_IPCC_MspInit+0x44>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d113      	bne.n	8009cce <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8009ca6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8009caa:	f7ff fecf 	bl	8009a4c <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8009cae:	2200      	movs	r2, #0
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	202c      	movs	r0, #44	@ 0x2c
 8009cb4:	f002 f9df 	bl	800c076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8009cb8:	202c      	movs	r0, #44	@ 0x2c
 8009cba:	f002 f9f6 	bl	800c0aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	2100      	movs	r1, #0
 8009cc2:	202d      	movs	r0, #45	@ 0x2d
 8009cc4:	f002 f9d7 	bl	800c076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8009cc8:	202d      	movs	r0, #45	@ 0x2d
 8009cca:	f002 f9ee 	bl	800c0aa <HAL_NVIC_EnableIRQ>

  /* USER CODE END IPCC_MspInit 1 */

  }

}
 8009cce:	bf00      	nop
 8009cd0:	3708      	adds	r7, #8
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	58000c00 	.word	0x58000c00

08009cdc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b096      	sub	sp, #88	@ 0x58
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009ce4:	f107 0308 	add.w	r3, r7, #8
 8009ce8:	2250      	movs	r2, #80	@ 0x50
 8009cea:	2100      	movs	r1, #0
 8009cec:	4618      	mov	r0, r3
 8009cee:	f00d fbd7 	bl	80174a0 <memset>
  if(hrtc->Instance==RTC)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8009d34 <HAL_RTC_MspInit+0x58>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d117      	bne.n	8009d2c <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8009cfc:	f003 fd72 	bl	800d7e4 <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8009d00:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009d04:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8009d06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009d0c:	f107 0308 	add.w	r3, r7, #8
 8009d10:	4618      	mov	r0, r3
 8009d12:	f005 f8ac 	bl	800ee6e <HAL_RCCEx_PeriphCLKConfig>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d001      	beq.n	8009d20 <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 8009d1c:	f7ff fe66 	bl	80099ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8009d20:	f7ff fe6a 	bl	80099f8 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8009d24:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8009d28:	f7ff fea9 	bl	8009a7e <LL_APB1_GRP1_EnableClock>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8009d2c:	bf00      	nop
 8009d2e:	3758      	adds	r7, #88	@ 0x58
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}
 8009d34:	40002800 	.word	0x40002800

08009d38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a12      	ldr	r2, [pc, #72]	@ (8009d90 <HAL_TIM_Base_MspInit+0x58>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d10c      	bne.n	8009d64 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009d4a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009d4e:	f7ff feaf 	bl	8009ab0 <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 8009d52:	2200      	movs	r2, #0
 8009d54:	210f      	movs	r1, #15
 8009d56:	2019      	movs	r0, #25
 8009d58:	f002 f98d 	bl	800c076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8009d5c:	2019      	movs	r0, #25
 8009d5e:	f002 f9a4 	bl	800c0aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8009d62:	e010      	b.n	8009d86 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM16)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a0a      	ldr	r2, [pc, #40]	@ (8009d94 <HAL_TIM_Base_MspInit+0x5c>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d10b      	bne.n	8009d86 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8009d6e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8009d72:	f7ff fe9d 	bl	8009ab0 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 8009d76:	2200      	movs	r2, #0
 8009d78:	210f      	movs	r1, #15
 8009d7a:	2019      	movs	r0, #25
 8009d7c:	f002 f97b 	bl	800c076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8009d80:	2019      	movs	r0, #25
 8009d82:	f002 f992 	bl	800c0aa <HAL_NVIC_EnableIRQ>
}
 8009d86:	bf00      	nop
 8009d88:	3708      	adds	r7, #8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	40012c00 	.word	0x40012c00
 8009d94:	40014400 	.word	0x40014400

08009d98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009da8:	d102      	bne.n	8009db0 <HAL_TIM_PWM_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009daa:	2001      	movs	r0, #1
 8009dac:	f7ff fe67 	bl	8009a7e <LL_APB1_GRP1_EnableClock>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8009db0:	bf00      	nop
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b088      	sub	sp, #32
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009dc0:	f107 030c 	add.w	r3, r7, #12
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	601a      	str	r2, [r3, #0]
 8009dc8:	605a      	str	r2, [r3, #4]
 8009dca:	609a      	str	r2, [r3, #8]
 8009dcc:	60da      	str	r2, [r3, #12]
 8009dce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dd8:	d113      	bne.n	8009e02 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009dda:	2001      	movs	r0, #1
 8009ddc:	f7ff fe1d 	bl	8009a1a <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = led_g_Pin|led_r_Pin|led_b_Pin;
 8009de0:	230d      	movs	r3, #13
 8009de2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009de4:	2302      	movs	r3, #2
 8009de6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009de8:	2302      	movs	r3, #2
 8009dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009dec:	2300      	movs	r3, #0
 8009dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009df0:	2301      	movs	r3, #1
 8009df2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009df4:	f107 030c 	add.w	r3, r7, #12
 8009df8:	4619      	mov	r1, r3
 8009dfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009dfe:	f002 fcbd 	bl	800c77c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8009e02:	bf00      	nop
 8009e04:	3720      	adds	r7, #32
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}
	...

08009e0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b09c      	sub	sp, #112	@ 0x70
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e14:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009e18:	2200      	movs	r2, #0
 8009e1a:	601a      	str	r2, [r3, #0]
 8009e1c:	605a      	str	r2, [r3, #4]
 8009e1e:	609a      	str	r2, [r3, #8]
 8009e20:	60da      	str	r2, [r3, #12]
 8009e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009e24:	f107 030c 	add.w	r3, r7, #12
 8009e28:	2250      	movs	r2, #80	@ 0x50
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f00d fb37 	bl	80174a0 <memset>
  if(huart->Instance==USART1)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a1b      	ldr	r2, [pc, #108]	@ (8009ea4 <HAL_UART_MspInit+0x98>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d12e      	bne.n	8009e9a <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009e40:	2300      	movs	r3, #0
 8009e42:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009e44:	f107 030c 	add.w	r3, r7, #12
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f005 f810 	bl	800ee6e <HAL_RCCEx_PeriphCLKConfig>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d001      	beq.n	8009e58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8009e54:	f7ff fdca 	bl	80099ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8009e58:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8009e5c:	f7ff fe28 	bl	8009ab0 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e60:	2001      	movs	r0, #1
 8009e62:	f7ff fdda 	bl	8009a1a <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8009e66:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8009e6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e6c:	2302      	movs	r3, #2
 8009e6e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e70:	2300      	movs	r3, #0
 8009e72:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e74:	2300      	movs	r3, #0
 8009e76:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009e78:	2307      	movs	r3, #7
 8009e7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e7c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009e80:	4619      	mov	r1, r3
 8009e82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009e86:	f002 fc79 	bl	800c77c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	2100      	movs	r1, #0
 8009e8e:	2024      	movs	r0, #36	@ 0x24
 8009e90:	f002 f8f1 	bl	800c076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009e94:	2024      	movs	r0, #36	@ 0x24
 8009e96:	f002 f908 	bl	800c0aa <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8009e9a:	bf00      	nop
 8009e9c:	3770      	adds	r7, #112	@ 0x70
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40013800 	.word	0x40013800

08009ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009eac:	bf00      	nop
 8009eae:	e7fd      	b.n	8009eac <NMI_Handler+0x4>

08009eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009eb4:	bf00      	nop
 8009eb6:	e7fd      	b.n	8009eb4 <HardFault_Handler+0x4>

08009eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009ebc:	bf00      	nop
 8009ebe:	e7fd      	b.n	8009ebc <MemManage_Handler+0x4>

08009ec0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009ec4:	bf00      	nop
 8009ec6:	e7fd      	b.n	8009ec4 <BusFault_Handler+0x4>

08009ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009ecc:	bf00      	nop
 8009ece:	e7fd      	b.n	8009ecc <UsageFault_Handler+0x4>

08009ed0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009ed4:	bf00      	nop
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr

08009ede <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009ede:	b480      	push	{r7}
 8009ee0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009ee2:	bf00      	nop
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009eec:	b480      	push	{r7}
 8009eee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009ef0:	bf00      	nop
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr

08009efa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009efe:	f000 feed 	bl	800acdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009f02:	bf00      	nop
 8009f04:	bd80      	pop	{r7, pc}
	...

08009f08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009f0c:	4802      	ldr	r0, [pc, #8]	@ (8009f18 <DMA1_Channel1_IRQHandler+0x10>)
 8009f0e:	f002 fae4 	bl	800c4da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009f12:	bf00      	nop
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	bf00      	nop
 8009f18:	2000022c 	.word	0x2000022c

08009f1c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009f20:	4804      	ldr	r0, [pc, #16]	@ (8009f34 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8009f22:	f005 fe25 	bl	800fb70 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8009f26:	4804      	ldr	r0, [pc, #16]	@ (8009f38 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8009f28:	f005 fe22 	bl	800fb70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  cyclic_routine();
 8009f2c:	f000 fa66 	bl	800a3fc <cyclic_routine>

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8009f30:	bf00      	nop
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	20000340 	.word	0x20000340
 8009f38:	200003d8 	.word	0x200003d8

08009f3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009f40:	4802      	ldr	r0, [pc, #8]	@ (8009f4c <USART1_IRQHandler+0x10>)
 8009f42:	f006 ff17 	bl	8010d74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8009f46:	bf00      	nop
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	20000424 	.word	0x20000424

08009f50 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8009f54:	f00c fab6 	bl	80164c4 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8009f58:	bf00      	nop
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8009f60:	f00c fb06 	bl	8016570 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8009f64:	bf00      	nop
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8009f6c:	f002 fda8 	bl	800cac0 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8009f70:	bf00      	nop
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8009f74:	b40c      	push	{r2, r3}
 8009f76:	b480      	push	{r7}
 8009f78:	b083      	sub	sp, #12
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	460a      	mov	r2, r1
 8009f80:	71fb      	strb	r3, [r7, #7]
 8009f82:	4613      	mov	r3, r2
 8009f84:	71bb      	strb	r3, [r7, #6]
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8009f86:	bf00      	nop
 8009f88:	370c      	adds	r7, #12
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	b002      	add	sp, #8
 8009f92:	4770      	bx	lr

08009f94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009f94:	b480      	push	{r7}
 8009f96:	af00      	add	r7, sp, #0
  return 1;
 8009f98:	2301      	movs	r3, #1
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <_kill>:

int _kill(int pid, int sig)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009fae:	f00d faf9 	bl	80175a4 <__errno>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2216      	movs	r2, #22
 8009fb6:	601a      	str	r2, [r3, #0]
  return -1;
 8009fb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3708      	adds	r7, #8
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <_exit>:

void _exit (int status)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8009fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f7ff ffe7 	bl	8009fa4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8009fd6:	bf00      	nop
 8009fd8:	e7fd      	b.n	8009fd6 <_exit+0x12>

08009fda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b086      	sub	sp, #24
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	60f8      	str	r0, [r7, #12]
 8009fe2:	60b9      	str	r1, [r7, #8]
 8009fe4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	617b      	str	r3, [r7, #20]
 8009fea:	e00a      	b.n	800a002 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009fec:	f3af 8000 	nop.w
 8009ff0:	4601      	mov	r1, r0
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	1c5a      	adds	r2, r3, #1
 8009ff6:	60ba      	str	r2, [r7, #8]
 8009ff8:	b2ca      	uxtb	r2, r1
 8009ffa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	3301      	adds	r3, #1
 800a000:	617b      	str	r3, [r7, #20]
 800a002:	697a      	ldr	r2, [r7, #20]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	429a      	cmp	r2, r3
 800a008:	dbf0      	blt.n	8009fec <_read+0x12>
  }

  return len;
 800a00a:	687b      	ldr	r3, [r7, #4]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3718      	adds	r7, #24
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b086      	sub	sp, #24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a020:	2300      	movs	r3, #0
 800a022:	617b      	str	r3, [r7, #20]
 800a024:	e009      	b.n	800a03a <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	1c5a      	adds	r2, r3, #1
 800a02a:	60ba      	str	r2, [r7, #8]
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	4618      	mov	r0, r3
 800a030:	f7ff f91e 	bl	8009270 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	3301      	adds	r3, #1
 800a038:	617b      	str	r3, [r7, #20]
 800a03a:	697a      	ldr	r2, [r7, #20]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	429a      	cmp	r2, r3
 800a040:	dbf1      	blt.n	800a026 <_write+0x12>
  }
  return len;
 800a042:	687b      	ldr	r3, [r7, #4]
}
 800a044:	4618      	mov	r0, r3
 800a046:	3718      	adds	r7, #24
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <_close>:

int _close(int file)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b083      	sub	sp, #12
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a054:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a058:	4618      	mov	r0, r3
 800a05a:	370c      	adds	r7, #12
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a074:	605a      	str	r2, [r3, #4]
  return 0;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <_isatty>:

int _isatty(int file)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a08c:	2301      	movs	r3, #1
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b085      	sub	sp, #20
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	60f8      	str	r0, [r7, #12]
 800a0a2:	60b9      	str	r1, [r7, #8]
 800a0a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800a0a6:	2300      	movs	r3, #0
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	3714      	adds	r7, #20
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b086      	sub	sp, #24
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a0bc:	4a14      	ldr	r2, [pc, #80]	@ (800a110 <_sbrk+0x5c>)
 800a0be:	4b15      	ldr	r3, [pc, #84]	@ (800a114 <_sbrk+0x60>)
 800a0c0:	1ad3      	subs	r3, r2, r3
 800a0c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a0c8:	4b13      	ldr	r3, [pc, #76]	@ (800a118 <_sbrk+0x64>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d102      	bne.n	800a0d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a0d0:	4b11      	ldr	r3, [pc, #68]	@ (800a118 <_sbrk+0x64>)
 800a0d2:	4a12      	ldr	r2, [pc, #72]	@ (800a11c <_sbrk+0x68>)
 800a0d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a0d6:	4b10      	ldr	r3, [pc, #64]	@ (800a118 <_sbrk+0x64>)
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4413      	add	r3, r2
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d207      	bcs.n	800a0f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a0e4:	f00d fa5e 	bl	80175a4 <__errno>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	220c      	movs	r2, #12
 800a0ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a0ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a0f2:	e009      	b.n	800a108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a0f4:	4b08      	ldr	r3, [pc, #32]	@ (800a118 <_sbrk+0x64>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a0fa:	4b07      	ldr	r3, [pc, #28]	@ (800a118 <_sbrk+0x64>)
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	4413      	add	r3, r2
 800a102:	4a05      	ldr	r2, [pc, #20]	@ (800a118 <_sbrk+0x64>)
 800a104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a106:	68fb      	ldr	r3, [r7, #12]
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3718      	adds	r7, #24
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	20030000 	.word	0x20030000
 800a114:	00000400 	.word	0x00000400
 800a118:	200004f4 	.word	0x200004f4
 800a11c:	20000998 	.word	0x20000998

0800a120 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a120:	b480      	push	{r7}
 800a122:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 800a124:	4b24      	ldr	r3, [pc, #144]	@ (800a1b8 <SystemInit+0x98>)
 800a126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a12a:	4a23      	ldr	r2, [pc, #140]	@ (800a1b8 <SystemInit+0x98>)
 800a12c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800a134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a13e:	f043 0301 	orr.w	r3, r3, #1
 800a142:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800a144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a148:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800a14c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800a14e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a158:	4b18      	ldr	r3, [pc, #96]	@ (800a1bc <SystemInit+0x9c>)
 800a15a:	4013      	ands	r3, r2
 800a15c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800a15e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a162:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a166:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a16a:	f023 0305 	bic.w	r3, r3, #5
 800a16e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800a172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a176:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a17a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a17e:	f023 0301 	bic.w	r3, r3, #1
 800a182:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800a186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a18a:	4a0d      	ldr	r2, [pc, #52]	@ (800a1c0 <SystemInit+0xa0>)
 800a18c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800a18e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a192:	4a0b      	ldr	r2, [pc, #44]	@ (800a1c0 <SystemInit+0xa0>)
 800a194:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a1a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a1a4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800a1a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	619a      	str	r2, [r3, #24]
}
 800a1ae:	bf00      	nop
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr
 800a1b8:	e000ed00 	.word	0xe000ed00
 800a1bc:	faf6fefb 	.word	0xfaf6fefb
 800a1c0:	22041000 	.word	0x22041000

0800a1c4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800a1c4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a1c6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a1c8:	3304      	adds	r3, #4

0800a1ca <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a1ca:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a1cc:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800a1ce:	d3f9      	bcc.n	800a1c4 <CopyDataInit>
  bx lr
 800a1d0:	4770      	bx	lr

0800a1d2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800a1d2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800a1d4:	3004      	adds	r0, #4

0800a1d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800a1d6:	4288      	cmp	r0, r1
  bcc FillZerobss
 800a1d8:	d3fb      	bcc.n	800a1d2 <FillZerobss>
  bx lr
 800a1da:	4770      	bx	lr

0800a1dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a1dc:	480c      	ldr	r0, [pc, #48]	@ (800a210 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a1de:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a1e0:	f7ff ff9e 	bl	800a120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800a1e4:	480b      	ldr	r0, [pc, #44]	@ (800a214 <LoopForever+0x6>)
 800a1e6:	490c      	ldr	r1, [pc, #48]	@ (800a218 <LoopForever+0xa>)
 800a1e8:	4a0c      	ldr	r2, [pc, #48]	@ (800a21c <LoopForever+0xe>)
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	f7ff ffed 	bl	800a1ca <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800a1f0:	480b      	ldr	r0, [pc, #44]	@ (800a220 <LoopForever+0x12>)
 800a1f2:	490c      	ldr	r1, [pc, #48]	@ (800a224 <LoopForever+0x16>)
 800a1f4:	4a0c      	ldr	r2, [pc, #48]	@ (800a228 <LoopForever+0x1a>)
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	f7ff ffe7 	bl	800a1ca <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800a1fc:	480b      	ldr	r0, [pc, #44]	@ (800a22c <LoopForever+0x1e>)
 800a1fe:	490c      	ldr	r1, [pc, #48]	@ (800a230 <LoopForever+0x22>)
 800a200:	2300      	movs	r3, #0
 800a202:	f7ff ffe8 	bl	800a1d6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800a206:	f00d f9d3 	bl	80175b0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800a20a:	f7ff f843 	bl	8009294 <main>

0800a20e <LoopForever>:

LoopForever:
  b LoopForever
 800a20e:	e7fe      	b.n	800a20e <LoopForever>
  ldr   r0, =_estack
 800a210:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800a214:	20000008 	.word	0x20000008
 800a218:	200000f8 	.word	0x200000f8
 800a21c:	0801a2e0 	.word	0x0801a2e0
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800a220:	200300e4 	.word	0x200300e4
 800a224:	20030b5a 	.word	0x20030b5a
 800a228:	0801a3e1 	.word	0x0801a3e1
  INIT_BSS _sbss, _ebss
 800a22c:	2000010c 	.word	0x2000010c
 800a230:	20000994 	.word	0x20000994

0800a234 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a234:	e7fe      	b.n	800a234 <ADC1_IRQHandler>

0800a236 <HTU21_init>:

static uint16_t HTU21_measure_and_read(I2C_HandleTypeDef *hi2c, uint8_t command);
static float HTU21_result_conversion(uint16_t raw, float factor, float offset);


void HTU21_init(struct HTU21_obj *obj, I2C_HandleTypeDef *hi2c){
 800a236:	b580      	push	{r7, lr}
 800a238:	b086      	sub	sp, #24
 800a23a:	af02      	add	r7, sp, #8
 800a23c:	6078      	str	r0, [r7, #4]
 800a23e:	6039      	str	r1, [r7, #0]
	obj->hi2c = hi2c;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	683a      	ldr	r2, [r7, #0]
 800a244:	601a      	str	r2, [r3, #0]
	uint8_t txdata[] = {HTU21_RESET, 0};
 800a246:	23fe      	movs	r3, #254	@ 0xfe
 800a248:	81bb      	strh	r3, [r7, #12]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(obj->hi2c, HTU21D_Adress, txdata, 1, 100);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6818      	ldr	r0, [r3, #0]
 800a24e:	f107 020c 	add.w	r2, r7, #12
 800a252:	2364      	movs	r3, #100	@ 0x64
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	2301      	movs	r3, #1
 800a258:	2180      	movs	r1, #128	@ 0x80
 800a25a:	f002 fcf1 	bl	800cc40 <HAL_I2C_Master_Transmit>
 800a25e:	4603      	mov	r3, r0
 800a260:	73fb      	strb	r3, [r7, #15]
}
 800a262:	bf00      	nop
 800a264:	3710      	adds	r7, #16
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
	...

0800a26c <HTU21_measure_temperature>:

void HTU21_measure_temperature(struct HTU21_obj *obj){
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
	uint16_t raw = HTU21_measure_and_read(obj->hi2c, HTU21_MEAS_TEMP);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	21e3      	movs	r1, #227	@ 0xe3
 800a27a:	4618      	mov	r0, r3
 800a27c:	f000 f868 	bl	800a350 <HTU21_measure_and_read>
 800a280:	4603      	mov	r3, r0
 800a282:	81fb      	strh	r3, [r7, #14]
	obj->temperature_degC = HTU21_result_conversion(raw, 175.72f, -46.85f);
 800a284:	89fb      	ldrh	r3, [r7, #14]
 800a286:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800a2a8 <HTU21_measure_temperature+0x3c>
 800a28a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a2ac <HTU21_measure_temperature+0x40>
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 f88a 	bl	800a3a8 <HTU21_result_conversion>
 800a294:	eef0 7a40 	vmov.f32	s15, s0
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800a29e:	bf00      	nop
 800a2a0:	3710      	adds	r7, #16
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	c23b6666 	.word	0xc23b6666
 800a2ac:	432fb852 	.word	0x432fb852

0800a2b0 <HTU21_measure_humidity>:

void HTU21_measure_humidity(struct HTU21_obj *obj){
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
	uint16_t raw = HTU21_measure_and_read(obj->hi2c, HTU21_MEAS_HUMID);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	21e5      	movs	r1, #229	@ 0xe5
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f000 f846 	bl	800a350 <HTU21_measure_and_read>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	81fb      	strh	r3, [r7, #14]
	obj->humidity_percent = HTU21_result_conversion(raw, 125.0f, 6.0f);
 800a2c8:	89fb      	ldrh	r3, [r7, #14]
 800a2ca:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 800a2ce:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800a2ec <HTU21_measure_humidity+0x3c>
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f000 f868 	bl	800a3a8 <HTU21_result_conversion>
 800a2d8:	eef0 7a40 	vmov.f32	s15, s0
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800a2e2:	bf00      	nop
 800a2e4:	3710      	adds	r7, #16
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	42fa0000 	.word	0x42fa0000

0800a2f0 <HTU21_get_temperature>:

int16_t HTU21_get_temperature(struct HTU21_obj *obj){
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
	return ((int16_t)(obj->temperature_degC*100.0f));
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	edd3 7a01 	vldr	s15, [r3, #4]
 800a2fe:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800a31c <HTU21_get_temperature+0x2c>
 800a302:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a306:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a30a:	ee17 3a90 	vmov	r3, s15
 800a30e:	b21b      	sxth	r3, r3
}
 800a310:	4618      	mov	r0, r3
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr
 800a31c:	42c80000 	.word	0x42c80000

0800a320 <HTU21_get_humidity>:

int16_t HTU21_get_humidity(struct HTU21_obj *obj){
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
	return ((int16_t)(obj->humidity_percent*100.0f));
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	edd3 7a02 	vldr	s15, [r3, #8]
 800a32e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800a34c <HTU21_get_humidity+0x2c>
 800a332:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a336:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a33a:	ee17 3a90 	vmov	r3, s15
 800a33e:	b21b      	sxth	r3, r3
}
 800a340:	4618      	mov	r0, r3
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr
 800a34c:	42c80000 	.word	0x42c80000

0800a350 <HTU21_measure_and_read>:


static uint16_t HTU21_measure_and_read(I2C_HandleTypeDef *hi2c, uint8_t command){
 800a350:	b580      	push	{r7, lr}
 800a352:	b086      	sub	sp, #24
 800a354:	af02      	add	r7, sp, #8
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	460b      	mov	r3, r1
 800a35a:	70fb      	strb	r3, [r7, #3]
	uint8_t data[] = {command, 0};
 800a35c:	78fb      	ldrb	r3, [r7, #3]
 800a35e:	723b      	strb	r3, [r7, #8]
 800a360:	2300      	movs	r3, #0
 800a362:	727b      	strb	r3, [r7, #9]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(hi2c, HTU21D_Adress, data, 1, 100); 	// send measure command
 800a364:	f107 0208 	add.w	r2, r7, #8
 800a368:	2364      	movs	r3, #100	@ 0x64
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	2301      	movs	r3, #1
 800a36e:	2180      	movs	r1, #128	@ 0x80
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f002 fc65 	bl	800cc40 <HAL_I2C_Master_Transmit>
 800a376:	4603      	mov	r3, r0
 800a378:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(hi2c, HTU21D_Adress, data, 2, 100);						// receive data
 800a37a:	f107 0208 	add.w	r2, r7, #8
 800a37e:	2364      	movs	r3, #100	@ 0x64
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	2302      	movs	r3, #2
 800a384:	2180      	movs	r1, #128	@ 0x80
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f002 fd72 	bl	800ce70 <HAL_I2C_Master_Receive>
 800a38c:	4603      	mov	r3, r0
 800a38e:	73fb      	strb	r3, [r7, #15]
	uint16_t result = data[1] + ((uint16_t)(data[0])<<8);										// combine both result bytes
 800a390:	7a7b      	ldrb	r3, [r7, #9]
 800a392:	461a      	mov	r2, r3
 800a394:	7a3b      	ldrb	r3, [r7, #8]
 800a396:	021b      	lsls	r3, r3, #8
 800a398:	b29b      	uxth	r3, r3
 800a39a:	4413      	add	r3, r2
 800a39c:	81bb      	strh	r3, [r7, #12]
	return result;
 800a39e:	89bb      	ldrh	r3, [r7, #12]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <HTU21_result_conversion>:

static float HTU21_result_conversion(uint16_t raw, float factor, float offset){
 800a3a8:	b480      	push	{r7}
 800a3aa:	b087      	sub	sp, #28
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	ed87 0a02 	vstr	s0, [r7, #8]
 800a3b4:	edc7 0a01 	vstr	s1, [r7, #4]
 800a3b8:	81fb      	strh	r3, [r7, #14]
	float measurement = (float)(raw);
 800a3ba:	89fb      	ldrh	r3, [r7, #14]
 800a3bc:	ee07 3a90 	vmov	s15, r3
 800a3c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3c4:	edc7 7a05 	vstr	s15, [r7, #20]
	return (raw/65536.0f*factor + offset);
 800a3c8:	89fb      	ldrh	r3, [r7, #14]
 800a3ca:	ee07 3a90 	vmov	s15, r3
 800a3ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a3d2:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800a3f8 <HTU21_result_conversion+0x50>
 800a3d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a3da:	edd7 7a02 	vldr	s15, [r7, #8]
 800a3de:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a3e2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a3e6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800a3ea:	eeb0 0a67 	vmov.f32	s0, s15
 800a3ee:	371c      	adds	r7, #28
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f6:	4770      	bx	lr
 800a3f8:	47800000 	.word	0x47800000

0800a3fc <cyclic_routine>:
extern struct SOIL_MOIST_obj OBJ_SOIL_MOIST_sensor_2;	// Object for soil moisture sensor 2

struct APP_ZIGBEE_cyclic_data data = {0};


void cyclic_routine(void){
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	af00      	add	r7, sp, #0
	HTU21_measure_temperature(&OBJ_HTU21);
 800a400:	481e      	ldr	r0, [pc, #120]	@ (800a47c <cyclic_routine+0x80>)
 800a402:	f7ff ff33 	bl	800a26c <HTU21_measure_temperature>
	HTU21_measure_humidity(&OBJ_HTU21);
 800a406:	481d      	ldr	r0, [pc, #116]	@ (800a47c <cyclic_routine+0x80>)
 800a408:	f7ff ff52 	bl	800a2b0 <HTU21_measure_humidity>
	data.temperature = HTU21_get_temperature(&OBJ_HTU21);
 800a40c:	481b      	ldr	r0, [pc, #108]	@ (800a47c <cyclic_routine+0x80>)
 800a40e:	f7ff ff6f 	bl	800a2f0 <HTU21_get_temperature>
 800a412:	4603      	mov	r3, r0
 800a414:	461a      	mov	r2, r3
 800a416:	4b1a      	ldr	r3, [pc, #104]	@ (800a480 <cyclic_routine+0x84>)
 800a418:	801a      	strh	r2, [r3, #0]
	data.humidity = HTU21_get_humidity(&OBJ_HTU21);
 800a41a:	4818      	ldr	r0, [pc, #96]	@ (800a47c <cyclic_routine+0x80>)
 800a41c:	f7ff ff80 	bl	800a320 <HTU21_get_humidity>
 800a420:	4603      	mov	r3, r0
 800a422:	461a      	mov	r2, r3
 800a424:	4b16      	ldr	r3, [pc, #88]	@ (800a480 <cyclic_routine+0x84>)
 800a426:	805a      	strh	r2, [r3, #2]
	data.soil_moisture_1 = SOIL_MOIST_get_moisture_percent(&OBJ_SOIL_MOIST_sensor_1);
 800a428:	4816      	ldr	r0, [pc, #88]	@ (800a484 <cyclic_routine+0x88>)
 800a42a:	f000 fbc1 	bl	800abb0 <SOIL_MOIST_get_moisture_percent>
 800a42e:	4603      	mov	r3, r0
 800a430:	461a      	mov	r2, r3
 800a432:	4b13      	ldr	r3, [pc, #76]	@ (800a480 <cyclic_routine+0x84>)
 800a434:	809a      	strh	r2, [r3, #4]
	data.soil_moisture_2 = SOIL_MOIST_get_moisture_percent(&OBJ_SOIL_MOIST_sensor_2);
 800a436:	4814      	ldr	r0, [pc, #80]	@ (800a488 <cyclic_routine+0x8c>)
 800a438:	f000 fbba 	bl	800abb0 <SOIL_MOIST_get_moisture_percent>
 800a43c:	4603      	mov	r3, r0
 800a43e:	461a      	mov	r2, r3
 800a440:	4b0f      	ldr	r3, [pc, #60]	@ (800a480 <cyclic_routine+0x84>)
 800a442:	80da      	strh	r2, [r3, #6]
#ifdef DEGBUG_PRINTF
	printf("Temperature: %d, Humidity: %d\n", data.temperature, data.humidity);
 800a444:	4b0e      	ldr	r3, [pc, #56]	@ (800a480 <cyclic_routine+0x84>)
 800a446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a44a:	4619      	mov	r1, r3
 800a44c:	4b0c      	ldr	r3, [pc, #48]	@ (800a480 <cyclic_routine+0x84>)
 800a44e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800a452:	461a      	mov	r2, r3
 800a454:	480d      	ldr	r0, [pc, #52]	@ (800a48c <cyclic_routine+0x90>)
 800a456:	f00c fe07 	bl	8017068 <iprintf>
	printf("Soil Moisture1: %d promille\n", data.soil_moisture_1);
 800a45a:	4b09      	ldr	r3, [pc, #36]	@ (800a480 <cyclic_routine+0x84>)
 800a45c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a460:	4619      	mov	r1, r3
 800a462:	480b      	ldr	r0, [pc, #44]	@ (800a490 <cyclic_routine+0x94>)
 800a464:	f00c fe00 	bl	8017068 <iprintf>
#endif
	APP_ZIGBEE_cyclic_reporting(&data);
 800a468:	4805      	ldr	r0, [pc, #20]	@ (800a480 <cyclic_routine+0x84>)
 800a46a:	f00b fecd 	bl	8016208 <APP_ZIGBEE_cyclic_reporting>
	HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 800a46e:	2110      	movs	r1, #16
 800a470:	4808      	ldr	r0, [pc, #32]	@ (800a494 <cyclic_routine+0x98>)
 800a472:	f002 fb0b 	bl	800ca8c <HAL_GPIO_TogglePin>
}
 800a476:	bf00      	nop
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	200004d8 	.word	0x200004d8
 800a480:	200004f8 	.word	0x200004f8
 800a484:	200004e4 	.word	0x200004e4
 800a488:	200004ec 	.word	0x200004ec
 800a48c:	080191e8 	.word	0x080191e8
 800a490:	08019208 	.word	0x08019208
 800a494:	48001000 	.word	0x48001000

0800a498 <RGB_init>:
void setPWM_normal_timer(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse);
uint16_t saturate_color(uint16_t in);
struct RGB_colors xy_to_RGB(float x, float y, float brightness);
void update_color_xy(struct RGB_obj *obj);

void RGB_init(struct RGB_obj *obj, TIM_HandleTypeDef *timer, uint32_t channel_red, uint32_t channel_green, uint32_t channel_blue){
 800a498:	b580      	push	{r7, lr}
 800a49a:	b086      	sub	sp, #24
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
 800a4a4:	603b      	str	r3, [r7, #0]
	struct RGB_colors zero_col = {0};
 800a4a6:	f107 0310 	add.w	r3, r7, #16
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	601a      	str	r2, [r3, #0]
 800a4ae:	809a      	strh	r2, [r3, #4]
	obj->timer = timer;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	68ba      	ldr	r2, [r7, #8]
 800a4b4:	601a      	str	r2, [r3, #0]
	obj->channel_red = channel_red;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	687a      	ldr	r2, [r7, #4]
 800a4ba:	605a      	str	r2, [r3, #4]
	obj->channel_green = channel_green;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	683a      	ldr	r2, [r7, #0]
 800a4c0:	609a      	str	r2, [r3, #8]
	obj->channel_blue = channel_blue;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6a3a      	ldr	r2, [r7, #32]
 800a4c6:	60da      	str	r2, [r3, #12]
	obj->XY_col.x = 0;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	821a      	strh	r2, [r3, #16]
	obj->XY_col.y = 0,
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	825a      	strh	r2, [r3, #18]
	obj->XY_col.brightness = 0xFF,
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	22ff      	movs	r2, #255	@ 0xff
 800a4d8:	829a      	strh	r2, [r3, #20]
	obj->on_status = false;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	759a      	strb	r2, [r3, #22]
	RGB_set(obj, zero_col);
 800a4e0:	f107 0310 	add.w	r3, r7, #16
 800a4e4:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a4e8:	68f8      	ldr	r0, [r7, #12]
 800a4ea:	f000 f829 	bl	800a540 <RGB_set>
}
 800a4ee:	bf00      	nop
 800a4f0:	3718      	adds	r7, #24
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <RGB_set_xy>:

void RGB_set_xy(struct RGB_obj *obj, uint16_t x, uint16_t y){
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b082      	sub	sp, #8
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
 800a4fe:	460b      	mov	r3, r1
 800a500:	807b      	strh	r3, [r7, #2]
 800a502:	4613      	mov	r3, r2
 800a504:	803b      	strh	r3, [r7, #0]
	obj->XY_col.x = x;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	887a      	ldrh	r2, [r7, #2]
 800a50a:	821a      	strh	r2, [r3, #16]
	obj->XY_col.y = y;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	883a      	ldrh	r2, [r7, #0]
 800a510:	825a      	strh	r2, [r3, #18]
	update_color_xy(obj);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 faee 	bl	800aaf4 <update_color_xy>
}
 800a518:	bf00      	nop
 800a51a:	3708      	adds	r7, #8
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}

0800a520 <RGB_set_brightness>:

void RGB_set_brightness(struct RGB_obj *obj, uint16_t brightness){
 800a520:	b580      	push	{r7, lr}
 800a522:	b082      	sub	sp, #8
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	460b      	mov	r3, r1
 800a52a:	807b      	strh	r3, [r7, #2]
	obj->XY_col.brightness = brightness;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	887a      	ldrh	r2, [r7, #2]
 800a530:	829a      	strh	r2, [r3, #20]
	update_color_xy(obj);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 fade 	bl	800aaf4 <update_color_xy>
}
 800a538:	bf00      	nop
 800a53a:	3708      	adds	r7, #8
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <RGB_set>:

void RGB_set(struct RGB_obj *obj, struct RGB_colors color){
 800a540:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a542:	b097      	sub	sp, #92	@ 0x5c
 800a544:	af12      	add	r7, sp, #72	@ 0x48
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	1d3b      	adds	r3, r7, #4
 800a54a:	e883 0006 	stmia.w	r3, {r1, r2}
	setPWM_normal_timer(*obj->timer, obj->channel_blue, color.b);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681e      	ldr	r6, [r3, #0]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	893a      	ldrh	r2, [r7, #8]
 800a558:	9210      	str	r2, [sp, #64]	@ 0x40
 800a55a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a55c:	466d      	mov	r5, sp
 800a55e:	f106 0410 	add.w	r4, r6, #16
 800a562:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a564:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a566:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a568:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a56a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a56c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a56e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a572:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a576:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800a57a:	f000 f859 	bl	800a630 <setPWM_normal_timer>
	setPWM_normal_timer(*obj->timer, obj->channel_green, color.g);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681e      	ldr	r6, [r3, #0]
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	88fa      	ldrh	r2, [r7, #6]
 800a588:	9210      	str	r2, [sp, #64]	@ 0x40
 800a58a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a58c:	466d      	mov	r5, sp
 800a58e:	f106 0410 	add.w	r4, r6, #16
 800a592:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a594:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a596:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a598:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a59a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a59c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a59e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a5a2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a5a6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800a5aa:	f000 f841 	bl	800a630 <setPWM_normal_timer>
	setPWM_normal_timer(*obj->timer, obj->channel_red, color.r);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681e      	ldr	r6, [r3, #0]
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	88ba      	ldrh	r2, [r7, #4]
 800a5b8:	9210      	str	r2, [sp, #64]	@ 0x40
 800a5ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5bc:	466d      	mov	r5, sp
 800a5be:	f106 0410 	add.w	r4, r6, #16
 800a5c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a5c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a5c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a5c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a5ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a5cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a5ce:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a5d2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a5d6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800a5da:	f000 f829 	bl	800a630 <setPWM_normal_timer>
}
 800a5de:	bf00      	nop
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a5e6 <RGB_turn_off>:

void RGB_turn_off(struct RGB_obj *obj){
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b084      	sub	sp, #16
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
	struct RGB_colors zero_col = {0};
 800a5ee:	f107 0308 	add.w	r3, r7, #8
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	601a      	str	r2, [r3, #0]
 800a5f6:	809a      	strh	r2, [r3, #4]
	obj->on_status = false;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	759a      	strb	r2, [r3, #22]
	RGB_set(obj, zero_col);
 800a5fe:	f107 0308 	add.w	r3, r7, #8
 800a602:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f7ff ff9a 	bl	800a540 <RGB_set>
}
 800a60c:	bf00      	nop
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <RGB_turn_on>:

void RGB_turn_on(struct RGB_obj *obj){
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
	obj->on_status = true;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2201      	movs	r2, #1
 800a620:	759a      	strb	r2, [r3, #22]
	update_color_xy(obj);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 fa66 	bl	800aaf4 <update_color_xy>
}
 800a628:	bf00      	nop
 800a62a:	3708      	adds	r7, #8
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <setPWM_normal_timer>:

void setPWM_normal_timer(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse) {
 800a630:	b084      	sub	sp, #16
 800a632:	b580      	push	{r7, lr}
 800a634:	b088      	sub	sp, #32
 800a636:	af00      	add	r7, sp, #0
 800a638:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 800a63c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_TIM_PWM_Stop(&timer, channel); 								// stop generation of pwm
 800a640:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800a642:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a646:	f005 fa0b 	bl	800fa60 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef sConfigOC;
	timer.Init.Period = MAX_BRIGHTNESS; 							// set the period duration
 800a64a:	2364      	movs	r3, #100	@ 0x64
 800a64c:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_TIM_PWM_Init(&timer); 										// re-inititialize with new period value
 800a64e:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a652:	f005 f8d3 	bl	800f7fc <HAL_TIM_PWM_Init>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a656:	2360      	movs	r3, #96	@ 0x60
 800a658:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = saturate_color(pulse); 										// set the pulse duration
 800a65a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800a65e:	4618      	mov	r0, r3
 800a660:	f000 f81e 	bl	800a6a0 <saturate_color>
 800a664:	4603      	mov	r3, r0
 800a666:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a668:	2300      	movs	r3, #0
 800a66a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a66c:	2300      	movs	r3, #0
 800a66e:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 800a670:	1d3b      	adds	r3, r7, #4
 800a672:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a674:	4619      	mov	r1, r3
 800a676:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a67a:	f005 fb81 	bl	800fd80 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 800a67e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800a680:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a684:	f005 f912 	bl	800f8ac <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&timer, channel);
 800a688:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800a68a:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a68e:	f006 f937 	bl	8010900 <HAL_TIMEx_PWMN_Start>
}
 800a692:	bf00      	nop
 800a694:	3720      	adds	r7, #32
 800a696:	46bd      	mov	sp, r7
 800a698:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a69c:	b004      	add	sp, #16
 800a69e:	4770      	bx	lr

0800a6a0 <saturate_color>:

uint16_t saturate_color(uint16_t in){
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	80fb      	strh	r3, [r7, #6]
	if(in > MAX_BRIGHTNESS){
 800a6aa:	88fb      	ldrh	r3, [r7, #6]
 800a6ac:	2b64      	cmp	r3, #100	@ 0x64
 800a6ae:	d901      	bls.n	800a6b4 <saturate_color+0x14>
		return MAX_BRIGHTNESS;
 800a6b0:	2364      	movs	r3, #100	@ 0x64
 800a6b2:	e000      	b.n	800a6b6 <saturate_color+0x16>
	}else{
		return in;
 800a6b4:	88fb      	ldrh	r3, [r7, #6]
	}
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	370c      	adds	r7, #12
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	0000      	movs	r0, r0
 800a6c4:	0000      	movs	r0, r0
	...

0800a6c8 <xy_to_RGB>:

//https://gist.github.com/popcorn245/30afa0f98eea1c2fd34d
struct RGB_colors xy_to_RGB(float x, float y, float brightness){
 800a6c8:	b5b0      	push	{r4, r5, r7, lr}
 800a6ca:	b08e      	sub	sp, #56	@ 0x38
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	ed87 0a02 	vstr	s0, [r7, #8]
 800a6d4:	edc7 0a01 	vstr	s1, [r7, #4]
 800a6d8:	ed87 1a00 	vstr	s2, [r7]
	float z = 1.0f - x - y;
 800a6dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a6e0:	edd7 7a02 	vldr	s15, [r7, #8]
 800a6e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a6e8:	edd7 7a01 	vldr	s15, [r7, #4]
 800a6ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float Y = brightness; // The given brightness value
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	623b      	str	r3, [r7, #32]
	float X = (Y / y) * x;
 800a6f8:	edd7 6a08 	vldr	s13, [r7, #32]
 800a6fc:	ed97 7a01 	vldr	s14, [r7, #4]
 800a700:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a704:	ed97 7a02 	vldr	s14, [r7, #8]
 800a708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a70c:	edc7 7a07 	vstr	s15, [r7, #28]
	float Z = (Y / y) * z;
 800a710:	edd7 6a08 	vldr	s13, [r7, #32]
 800a714:	ed97 7a01 	vldr	s14, [r7, #4]
 800a718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a71c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800a720:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a724:	edc7 7a06 	vstr	s15, [r7, #24]
	float r = X * 1.656492 - Y * 0.354851 - Z * 0.255038;
 800a728:	69f8      	ldr	r0, [r7, #28]
 800a72a:	f7fd fd09 	bl	8008140 <__aeabi_f2d>
 800a72e:	a3df      	add	r3, pc, #892	@ (adr r3, 800aaac <xy_to_RGB+0x3e4>)
 800a730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a734:	f7fd fd5c 	bl	80081f0 <__aeabi_dmul>
 800a738:	4602      	mov	r2, r0
 800a73a:	460b      	mov	r3, r1
 800a73c:	4614      	mov	r4, r2
 800a73e:	461d      	mov	r5, r3
 800a740:	6a38      	ldr	r0, [r7, #32]
 800a742:	f7fd fcfd 	bl	8008140 <__aeabi_f2d>
 800a746:	a3db      	add	r3, pc, #876	@ (adr r3, 800aab4 <xy_to_RGB+0x3ec>)
 800a748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a74c:	f7fd fd50 	bl	80081f0 <__aeabi_dmul>
 800a750:	4602      	mov	r2, r0
 800a752:	460b      	mov	r3, r1
 800a754:	4620      	mov	r0, r4
 800a756:	4629      	mov	r1, r5
 800a758:	f7fd fb92 	bl	8007e80 <__aeabi_dsub>
 800a75c:	4602      	mov	r2, r0
 800a75e:	460b      	mov	r3, r1
 800a760:	4614      	mov	r4, r2
 800a762:	461d      	mov	r5, r3
 800a764:	69b8      	ldr	r0, [r7, #24]
 800a766:	f7fd fceb 	bl	8008140 <__aeabi_f2d>
 800a76a:	a3d4      	add	r3, pc, #848	@ (adr r3, 800aabc <xy_to_RGB+0x3f4>)
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f7fd fd3e 	bl	80081f0 <__aeabi_dmul>
 800a774:	4602      	mov	r2, r0
 800a776:	460b      	mov	r3, r1
 800a778:	4620      	mov	r0, r4
 800a77a:	4629      	mov	r1, r5
 800a77c:	f7fd fb80 	bl	8007e80 <__aeabi_dsub>
 800a780:	4602      	mov	r2, r0
 800a782:	460b      	mov	r3, r1
 800a784:	4610      	mov	r0, r2
 800a786:	4619      	mov	r1, r3
 800a788:	f7fe f82a 	bl	80087e0 <__aeabi_d2f>
 800a78c:	4603      	mov	r3, r0
 800a78e:	637b      	str	r3, [r7, #52]	@ 0x34
	float g = -X * 0.707196 + Y * 1.655397 + Z * 0.036152;
 800a790:	edd7 7a07 	vldr	s15, [r7, #28]
 800a794:	eef1 7a67 	vneg.f32	s15, s15
 800a798:	ee17 3a90 	vmov	r3, s15
 800a79c:	4618      	mov	r0, r3
 800a79e:	f7fd fccf 	bl	8008140 <__aeabi_f2d>
 800a7a2:	a3c8      	add	r3, pc, #800	@ (adr r3, 800aac4 <xy_to_RGB+0x3fc>)
 800a7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a8:	f7fd fd22 	bl	80081f0 <__aeabi_dmul>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	4614      	mov	r4, r2
 800a7b2:	461d      	mov	r5, r3
 800a7b4:	6a38      	ldr	r0, [r7, #32]
 800a7b6:	f7fd fcc3 	bl	8008140 <__aeabi_f2d>
 800a7ba:	a3c4      	add	r3, pc, #784	@ (adr r3, 800aacc <xy_to_RGB+0x404>)
 800a7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c0:	f7fd fd16 	bl	80081f0 <__aeabi_dmul>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	4629      	mov	r1, r5
 800a7cc:	f7fd fb5a 	bl	8007e84 <__adddf3>
 800a7d0:	4602      	mov	r2, r0
 800a7d2:	460b      	mov	r3, r1
 800a7d4:	4614      	mov	r4, r2
 800a7d6:	461d      	mov	r5, r3
 800a7d8:	69b8      	ldr	r0, [r7, #24]
 800a7da:	f7fd fcb1 	bl	8008140 <__aeabi_f2d>
 800a7de:	a3bd      	add	r3, pc, #756	@ (adr r3, 800aad4 <xy_to_RGB+0x40c>)
 800a7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e4:	f7fd fd04 	bl	80081f0 <__aeabi_dmul>
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	460b      	mov	r3, r1
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	4629      	mov	r1, r5
 800a7f0:	f7fd fb48 	bl	8007e84 <__adddf3>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	4610      	mov	r0, r2
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	f7fd fff0 	bl	80087e0 <__aeabi_d2f>
 800a800:	4603      	mov	r3, r0
 800a802:	633b      	str	r3, [r7, #48]	@ 0x30
	float b = X * 0.051713 - Y * 0.121364 + Z * 1.011530;
 800a804:	69f8      	ldr	r0, [r7, #28]
 800a806:	f7fd fc9b 	bl	8008140 <__aeabi_f2d>
 800a80a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800aadc <xy_to_RGB+0x414>)
 800a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a810:	f7fd fcee 	bl	80081f0 <__aeabi_dmul>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	4614      	mov	r4, r2
 800a81a:	461d      	mov	r5, r3
 800a81c:	6a38      	ldr	r0, [r7, #32]
 800a81e:	f7fd fc8f 	bl	8008140 <__aeabi_f2d>
 800a822:	a3b0      	add	r3, pc, #704	@ (adr r3, 800aae4 <xy_to_RGB+0x41c>)
 800a824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a828:	f7fd fce2 	bl	80081f0 <__aeabi_dmul>
 800a82c:	4602      	mov	r2, r0
 800a82e:	460b      	mov	r3, r1
 800a830:	4620      	mov	r0, r4
 800a832:	4629      	mov	r1, r5
 800a834:	f7fd fb24 	bl	8007e80 <__aeabi_dsub>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4614      	mov	r4, r2
 800a83e:	461d      	mov	r5, r3
 800a840:	69b8      	ldr	r0, [r7, #24]
 800a842:	f7fd fc7d 	bl	8008140 <__aeabi_f2d>
 800a846:	a3a9      	add	r3, pc, #676	@ (adr r3, 800aaec <xy_to_RGB+0x424>)
 800a848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84c:	f7fd fcd0 	bl	80081f0 <__aeabi_dmul>
 800a850:	4602      	mov	r2, r0
 800a852:	460b      	mov	r3, r1
 800a854:	4620      	mov	r0, r4
 800a856:	4629      	mov	r1, r5
 800a858:	f7fd fb14 	bl	8007e84 <__adddf3>
 800a85c:	4602      	mov	r2, r0
 800a85e:	460b      	mov	r3, r1
 800a860:	4610      	mov	r0, r2
 800a862:	4619      	mov	r1, r3
 800a864:	f7fd ffbc 	bl	80087e0 <__aeabi_d2f>
 800a868:	4603      	mov	r3, r0
 800a86a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float max = 0.0f;
 800a86c:	f04f 0300 	mov.w	r3, #0
 800a870:	62bb      	str	r3, [r7, #40]	@ 0x28
	r = r <= 0.0031308f ? 12.92f * r : (1.0f + 0.055f) * pow(r, (1.0f / 2.4f)) - 0.055f;
 800a872:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800a876:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 800aaa0 <xy_to_RGB+0x3d8>
 800a87a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a87e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a882:	d806      	bhi.n	800a892 <xy_to_RGB+0x1ca>
 800a884:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800a888:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 800aaa4 <xy_to_RGB+0x3dc>
 800a88c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a890:	e022      	b.n	800a8d8 <xy_to_RGB+0x210>
 800a892:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a894:	f7fd fc54 	bl	8008140 <__aeabi_f2d>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	ed9f 1b7a 	vldr	d1, [pc, #488]	@ 800aa88 <xy_to_RGB+0x3c0>
 800a8a0:	ec43 2b10 	vmov	d0, r2, r3
 800a8a4:	f00d fcf8 	bl	8018298 <pow>
 800a8a8:	ec51 0b10 	vmov	r0, r1, d0
 800a8ac:	a378      	add	r3, pc, #480	@ (adr r3, 800aa90 <xy_to_RGB+0x3c8>)
 800a8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b2:	f7fd fc9d 	bl	80081f0 <__aeabi_dmul>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	4610      	mov	r0, r2
 800a8bc:	4619      	mov	r1, r3
 800a8be:	a376      	add	r3, pc, #472	@ (adr r3, 800aa98 <xy_to_RGB+0x3d0>)
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	f7fd fadc 	bl	8007e80 <__aeabi_dsub>
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	4610      	mov	r0, r2
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	f7fd ff86 	bl	80087e0 <__aeabi_d2f>
 800a8d4:	ee07 0a90 	vmov	s15, r0
 800a8d8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	g = g <= 0.0031308f ? 12.92f * g : (1.0f + 0.055f) * pow(g, (1.0f / 2.4f)) - 0.055f;
 800a8dc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800a8e0:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800aaa0 <xy_to_RGB+0x3d8>
 800a8e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ec:	d806      	bhi.n	800a8fc <xy_to_RGB+0x234>
 800a8ee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800a8f2:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800aaa4 <xy_to_RGB+0x3dc>
 800a8f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a8fa:	e022      	b.n	800a942 <xy_to_RGB+0x27a>
 800a8fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a8fe:	f7fd fc1f 	bl	8008140 <__aeabi_f2d>
 800a902:	4602      	mov	r2, r0
 800a904:	460b      	mov	r3, r1
 800a906:	ed9f 1b60 	vldr	d1, [pc, #384]	@ 800aa88 <xy_to_RGB+0x3c0>
 800a90a:	ec43 2b10 	vmov	d0, r2, r3
 800a90e:	f00d fcc3 	bl	8018298 <pow>
 800a912:	ec51 0b10 	vmov	r0, r1, d0
 800a916:	a35e      	add	r3, pc, #376	@ (adr r3, 800aa90 <xy_to_RGB+0x3c8>)
 800a918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91c:	f7fd fc68 	bl	80081f0 <__aeabi_dmul>
 800a920:	4602      	mov	r2, r0
 800a922:	460b      	mov	r3, r1
 800a924:	4610      	mov	r0, r2
 800a926:	4619      	mov	r1, r3
 800a928:	a35b      	add	r3, pc, #364	@ (adr r3, 800aa98 <xy_to_RGB+0x3d0>)
 800a92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92e:	f7fd faa7 	bl	8007e80 <__aeabi_dsub>
 800a932:	4602      	mov	r2, r0
 800a934:	460b      	mov	r3, r1
 800a936:	4610      	mov	r0, r2
 800a938:	4619      	mov	r1, r3
 800a93a:	f7fd ff51 	bl	80087e0 <__aeabi_d2f>
 800a93e:	ee07 0a90 	vmov	s15, r0
 800a942:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	b = b <= 0.0031308f ? 12.92f * b : (1.0f + 0.055f) * pow(b, (1.0f / 2.4f)) - 0.055f;
 800a946:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800a94a:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800aaa0 <xy_to_RGB+0x3d8>
 800a94e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a956:	d806      	bhi.n	800a966 <xy_to_RGB+0x29e>
 800a958:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800a95c:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 800aaa4 <xy_to_RGB+0x3dc>
 800a960:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a964:	e022      	b.n	800a9ac <xy_to_RGB+0x2e4>
 800a966:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a968:	f7fd fbea 	bl	8008140 <__aeabi_f2d>
 800a96c:	4602      	mov	r2, r0
 800a96e:	460b      	mov	r3, r1
 800a970:	ed9f 1b45 	vldr	d1, [pc, #276]	@ 800aa88 <xy_to_RGB+0x3c0>
 800a974:	ec43 2b10 	vmov	d0, r2, r3
 800a978:	f00d fc8e 	bl	8018298 <pow>
 800a97c:	ec51 0b10 	vmov	r0, r1, d0
 800a980:	a343      	add	r3, pc, #268	@ (adr r3, 800aa90 <xy_to_RGB+0x3c8>)
 800a982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a986:	f7fd fc33 	bl	80081f0 <__aeabi_dmul>
 800a98a:	4602      	mov	r2, r0
 800a98c:	460b      	mov	r3, r1
 800a98e:	4610      	mov	r0, r2
 800a990:	4619      	mov	r1, r3
 800a992:	a341      	add	r3, pc, #260	@ (adr r3, 800aa98 <xy_to_RGB+0x3d0>)
 800a994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a998:	f7fd fa72 	bl	8007e80 <__aeabi_dsub>
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4610      	mov	r0, r2
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	f7fd ff1c 	bl	80087e0 <__aeabi_d2f>
 800a9a8:	ee07 0a90 	vmov	s15, r0
 800a9ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	if(r>g){
 800a9b0:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800a9b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800a9b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9c0:	dd02      	ble.n	800a9c8 <xy_to_RGB+0x300>
		max = r;
 800a9c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9c6:	e001      	b.n	800a9cc <xy_to_RGB+0x304>
	}else{
		max = g;
 800a9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	if(b>max){
 800a9cc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800a9d0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800a9d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9dc:	dd01      	ble.n	800a9e2 <xy_to_RGB+0x31a>
		max = b;
 800a9de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	if(max>1.0f){
 800a9e2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800a9e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a9ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9f2:	dd17      	ble.n	800aa24 <xy_to_RGB+0x35c>
	r = r/max;
 800a9f4:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800a9f8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800a9fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa00:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	g = g/max;
 800aa04:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800aa08:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800aa0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa10:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	b = b/max;
 800aa14:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800aa18:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800aa1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa20:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	}

	struct RGB_colors out = {
		.r = MAX_BRIGHTNESS*r,
 800aa24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800aa28:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800aaa8 <xy_to_RGB+0x3e0>
 800aa2c:	ee67 7a87 	vmul.f32	s15, s15, s14
	struct RGB_colors out = {
 800aa30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa34:	ee17 3a90 	vmov	r3, s15
 800aa38:	b29b      	uxth	r3, r3
 800aa3a:	823b      	strh	r3, [r7, #16]
		.g = MAX_BRIGHTNESS*g,
 800aa3c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800aa40:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800aaa8 <xy_to_RGB+0x3e0>
 800aa44:	ee67 7a87 	vmul.f32	s15, s15, s14
	struct RGB_colors out = {
 800aa48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa4c:	ee17 3a90 	vmov	r3, s15
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	827b      	strh	r3, [r7, #18]
		.b = MAX_BRIGHTNESS*b
 800aa54:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800aa58:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800aaa8 <xy_to_RGB+0x3e0>
 800aa5c:	ee67 7a87 	vmul.f32	s15, s15, s14
	struct RGB_colors out = {
 800aa60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa64:	ee17 3a90 	vmov	r3, s15
 800aa68:	b29b      	uxth	r3, r3
 800aa6a:	82bb      	strh	r3, [r7, #20]
	};
	return out;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	461a      	mov	r2, r3
 800aa70:	f107 0310 	add.w	r3, r7, #16
 800aa74:	6818      	ldr	r0, [r3, #0]
 800aa76:	6010      	str	r0, [r2, #0]
 800aa78:	889b      	ldrh	r3, [r3, #4]
 800aa7a:	8093      	strh	r3, [r2, #4]
}
 800aa7c:	68f8      	ldr	r0, [r7, #12]
 800aa7e:	3738      	adds	r7, #56	@ 0x38
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bdb0      	pop	{r4, r5, r7, pc}
 800aa84:	f3af 8000 	nop.w
 800aa88:	a0000000 	.word	0xa0000000
 800aa8c:	3fdaaaaa 	.word	0x3fdaaaaa
 800aa90:	a0000000 	.word	0xa0000000
 800aa94:	3ff0e147 	.word	0x3ff0e147
 800aa98:	c0000000 	.word	0xc0000000
 800aa9c:	3fac28f5 	.word	0x3fac28f5
 800aaa0:	3b4d2e1c 	.word	0x3b4d2e1c
 800aaa4:	414eb852 	.word	0x414eb852
 800aaa8:	42c80000 	.word	0x42c80000
 800aaac:	c1615ec0 	.word	0xc1615ec0
 800aab0:	3ffa80fd 	.word	0x3ffa80fd
 800aab4:	f7fcfc40 	.word	0xf7fcfc40
 800aab8:	3fd6b5e0 	.word	0x3fd6b5e0
 800aabc:	e74f2f12 	.word	0xe74f2f12
 800aac0:	3fd0528a 	.word	0x3fd0528a
 800aac4:	817b95a3 	.word	0x817b95a3
 800aac8:	3fe6a159 	.word	0x3fe6a159
 800aacc:	908e581d 	.word	0x908e581d
 800aad0:	3ffa7c81 	.word	0x3ffa7c81
 800aad4:	d35eb745 	.word	0xd35eb745
 800aad8:	3fa28283 	.word	0x3fa28283
 800aadc:	578e5c4f 	.word	0x578e5c4f
 800aae0:	3faa7a20 	.word	0x3faa7a20
 800aae4:	0ae9680e 	.word	0x0ae9680e
 800aae8:	3fbf11b6 	.word	0x3fbf11b6
 800aaec:	14cec41e 	.word	0x14cec41e
 800aaf0:	3ff02f3a 	.word	0x3ff02f3a

0800aaf4 <update_color_xy>:

void update_color_xy(struct RGB_obj *obj){
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b088      	sub	sp, #32
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
	float x = 1.0f*obj->XY_col.x/0xFFFF;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	8a1b      	ldrh	r3, [r3, #16]
 800ab00:	ee07 3a90 	vmov	s15, r3
 800ab04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab08:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800ab80 <update_color_xy+0x8c>
 800ab0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab10:	edc7 7a07 	vstr	s15, [r7, #28]
	float y = 1.0f*obj->XY_col.x/0xFFFF;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	8a1b      	ldrh	r3, [r3, #16]
 800ab18:	ee07 3a90 	vmov	s15, r3
 800ab1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab20:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800ab80 <update_color_xy+0x8c>
 800ab24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab28:	edc7 7a06 	vstr	s15, [r7, #24]
	float brightness = 1.0f*obj->XY_col.brightness/0xFF;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	8a9b      	ldrh	r3, [r3, #20]
 800ab30:	ee07 3a90 	vmov	s15, r3
 800ab34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab38:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800ab84 <update_color_xy+0x90>
 800ab3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab40:	edc7 7a05 	vstr	s15, [r7, #20]
	struct RGB_colors RGB = xy_to_RGB(x, y, brightness);
 800ab44:	f107 030c 	add.w	r3, r7, #12
 800ab48:	ed97 1a05 	vldr	s2, [r7, #20]
 800ab4c:	edd7 0a06 	vldr	s1, [r7, #24]
 800ab50:	ed97 0a07 	vldr	s0, [r7, #28]
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7ff fdb7 	bl	800a6c8 <xy_to_RGB>
#ifdef DEGBUG_PRINTF
    printf("R: %d, G: %d, B: %d", RGB.r, RGB.g, RGB.b);
 800ab5a:	89bb      	ldrh	r3, [r7, #12]
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	89fb      	ldrh	r3, [r7, #14]
 800ab60:	461a      	mov	r2, r3
 800ab62:	8a3b      	ldrh	r3, [r7, #16]
 800ab64:	4808      	ldr	r0, [pc, #32]	@ (800ab88 <update_color_xy+0x94>)
 800ab66:	f00c fa7f 	bl	8017068 <iprintf>
#endif
	RGB_set(obj, RGB);
 800ab6a:	f107 030c 	add.w	r3, r7, #12
 800ab6e:	e893 0006 	ldmia.w	r3, {r1, r2}
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f7ff fce4 	bl	800a540 <RGB_set>
}
 800ab78:	bf00      	nop
 800ab7a:	3720      	adds	r7, #32
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	477fff00 	.word	0x477fff00
 800ab84:	437f0000 	.word	0x437f0000
 800ab88:	08019228 	.word	0x08019228

0800ab8c <SOIL_MOIST_init>:
#define VAL_RANGE (MAX_ADC-WATER_MEAS)

uint16_t saturate(uint16_t val);


void SOIL_MOIST_init(struct SOIL_MOIST_obj *obj, uint16_t *DMA_location){
 800ab8c:	b480      	push	{r7}
 800ab8e:	b083      	sub	sp, #12
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
	obj->type = SOIL_MOIST;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	701a      	strb	r2, [r3, #0]
	obj->ADC_val = DMA_location;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	683a      	ldr	r2, [r7, #0]
 800aba0:	605a      	str	r2, [r3, #4]
}
 800aba2:	bf00      	nop
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
	...

0800abb0 <SOIL_MOIST_get_moisture_percent>:


int16_t SOIL_MOIST_get_moisture_percent(struct SOIL_MOIST_obj *obj){
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b084      	sub	sp, #16
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
	int32_t working_val = saturate(*obj->ADC_val) -  WATER_MEAS;	// saturated and offset compensated
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	881b      	ldrh	r3, [r3, #0]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f000 f81e 	bl	800ac00 <saturate>
 800abc4:	4603      	mov	r3, r0
 800abc6:	60fb      	str	r3, [r7, #12]
	working_val = 10000 * working_val / VAL_RANGE;					// multiplication order is important to avoid overflow
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f242 7210 	movw	r2, #10000	@ 0x2710
 800abce:	fb02 f303 	mul.w	r3, r2, r3
 800abd2:	4a0a      	ldr	r2, [pc, #40]	@ (800abfc <SOIL_MOIST_get_moisture_percent+0x4c>)
 800abd4:	fb82 1203 	smull	r1, r2, r2, r3
 800abd8:	441a      	add	r2, r3
 800abda:	12d2      	asrs	r2, r2, #11
 800abdc:	17db      	asrs	r3, r3, #31
 800abde:	1ad3      	subs	r3, r2, r3
 800abe0:	60fb      	str	r3, [r7, #12]
	working_val = 10000 - working_val;								// invert, since high adc is low moisture
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800abe8:	3310      	adds	r3, #16
 800abea:	60fb      	str	r3, [r7, #12]
	int16_t shortened = (int16_t)(working_val);						// cast back to 16 bit
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	817b      	strh	r3, [r7, #10]
	return shortened;
 800abf0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3710      	adds	r7, #16
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	80080081 	.word	0x80080081

0800ac00 <saturate>:



// private FCT

uint16_t saturate(uint16_t val){
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	4603      	mov	r3, r0
 800ac08:	80fb      	strh	r3, [r7, #6]
	if(val > MAX_ADC){
 800ac0a:	88fb      	ldrh	r3, [r7, #6]
 800ac0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac10:	d302      	bcc.n	800ac18 <saturate+0x18>
		return MAX_ADC;
 800ac12:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800ac16:	e000      	b.n	800ac1a <saturate+0x1a>
	}else if(val < WATER_MEAS){
		return WATER_MEAS;
	}else{
		return val;
 800ac18:	88fb      	ldrh	r3, [r7, #6]
	}
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	370c      	adds	r7, #12
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac24:	4770      	bx	lr
	...

0800ac28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ac32:	4b0c      	ldr	r3, [pc, #48]	@ (800ac64 <HAL_Init+0x3c>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a0b      	ldr	r2, [pc, #44]	@ (800ac64 <HAL_Init+0x3c>)
 800ac38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ac3e:	2003      	movs	r0, #3
 800ac40:	f001 fa0e 	bl	800c060 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ac44:	200f      	movs	r0, #15
 800ac46:	f000 f80f 	bl	800ac68 <HAL_InitTick>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d002      	beq.n	800ac56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800ac50:	2301      	movs	r3, #1
 800ac52:	71fb      	strb	r3, [r7, #7]
 800ac54:	e001      	b.n	800ac5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800ac56:	f7fe ff44 	bl	8009ae2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ac5a:	79fb      	ldrb	r3, [r7, #7]
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3708      	adds	r7, #8
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}
 800ac64:	58004000 	.word	0x58004000

0800ac68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800ac70:	2300      	movs	r3, #0
 800ac72:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800ac74:	4b17      	ldr	r3, [pc, #92]	@ (800acd4 <HAL_InitTick+0x6c>)
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d024      	beq.n	800acc6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800ac7c:	f003 fe66 	bl	800e94c <HAL_RCC_GetHCLKFreq>
 800ac80:	4602      	mov	r2, r0
 800ac82:	4b14      	ldr	r3, [pc, #80]	@ (800acd4 <HAL_InitTick+0x6c>)
 800ac84:	781b      	ldrb	r3, [r3, #0]
 800ac86:	4619      	mov	r1, r3
 800ac88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ac8c:	fbb3 f3f1 	udiv	r3, r3, r1
 800ac90:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac94:	4618      	mov	r0, r3
 800ac96:	f001 fa16 	bl	800c0c6 <HAL_SYSTICK_Config>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d10f      	bne.n	800acc0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2b0f      	cmp	r3, #15
 800aca4:	d809      	bhi.n	800acba <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800aca6:	2200      	movs	r2, #0
 800aca8:	6879      	ldr	r1, [r7, #4]
 800acaa:	f04f 30ff 	mov.w	r0, #4294967295
 800acae:	f001 f9e2 	bl	800c076 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800acb2:	4a09      	ldr	r2, [pc, #36]	@ (800acd8 <HAL_InitTick+0x70>)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6013      	str	r3, [r2, #0]
 800acb8:	e007      	b.n	800acca <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	73fb      	strb	r3, [r7, #15]
 800acbe:	e004      	b.n	800acca <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	73fb      	strb	r3, [r7, #15]
 800acc4:	e001      	b.n	800acca <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800acc6:	2301      	movs	r3, #1
 800acc8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800acca:	7bfb      	ldrb	r3, [r7, #15]
}
 800accc:	4618      	mov	r0, r3
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	20000010 	.word	0x20000010
 800acd8:	2000000c 	.word	0x2000000c

0800acdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800acdc:	b480      	push	{r7}
 800acde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800ace0:	4b06      	ldr	r3, [pc, #24]	@ (800acfc <HAL_IncTick+0x20>)
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	461a      	mov	r2, r3
 800ace6:	4b06      	ldr	r3, [pc, #24]	@ (800ad00 <HAL_IncTick+0x24>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4413      	add	r3, r2
 800acec:	4a04      	ldr	r2, [pc, #16]	@ (800ad00 <HAL_IncTick+0x24>)
 800acee:	6013      	str	r3, [r2, #0]
}
 800acf0:	bf00      	nop
 800acf2:	46bd      	mov	sp, r7
 800acf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf8:	4770      	bx	lr
 800acfa:	bf00      	nop
 800acfc:	20000010 	.word	0x20000010
 800ad00:	20000500 	.word	0x20000500

0800ad04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ad04:	b480      	push	{r7}
 800ad06:	af00      	add	r7, sp, #0
  return uwTick;
 800ad08:	4b03      	ldr	r3, [pc, #12]	@ (800ad18 <HAL_GetTick+0x14>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr
 800ad16:	bf00      	nop
 800ad18:	20000500 	.word	0x20000500

0800ad1c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800ad20:	4b03      	ldr	r3, [pc, #12]	@ (800ad30 <HAL_GetTickPrio+0x14>)
 800ad22:	681b      	ldr	r3, [r3, #0]
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	46bd      	mov	sp, r7
 800ad28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2c:	4770      	bx	lr
 800ad2e:	bf00      	nop
 800ad30:	2000000c 	.word	0x2000000c

0800ad34 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	689b      	ldr	r3, [r3, #8]
 800ad42:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	431a      	orrs	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800ad4e:	bf00      	nop
 800ad50:	370c      	adds	r7, #12
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr

0800ad5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800ad5a:	b480      	push	{r7}
 800ad5c:	b083      	sub	sp, #12
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
 800ad62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	431a      	orrs	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	609a      	str	r2, [r3, #8]
}
 800ad74:	bf00      	nop
 800ad76:	370c      	adds	r7, #12
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr

0800ad80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	370c      	adds	r7, #12
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr

0800ad9c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b087      	sub	sp, #28
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	607a      	str	r2, [r7, #4]
 800ada8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	3360      	adds	r3, #96	@ 0x60
 800adae:	461a      	mov	r2, r3
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	009b      	lsls	r3, r3, #2
 800adb4:	4413      	add	r3, r2
 800adb6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	681a      	ldr	r2, [r3, #0]
 800adbc:	4b08      	ldr	r3, [pc, #32]	@ (800ade0 <LL_ADC_SetOffset+0x44>)
 800adbe:	4013      	ands	r3, r2
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800adc6:	683a      	ldr	r2, [r7, #0]
 800adc8:	430a      	orrs	r2, r1
 800adca:	4313      	orrs	r3, r2
 800adcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800add4:	bf00      	nop
 800add6:	371c      	adds	r7, #28
 800add8:	46bd      	mov	sp, r7
 800adda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adde:	4770      	bx	lr
 800ade0:	03fff000 	.word	0x03fff000

0800ade4 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b085      	sub	sp, #20
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	3360      	adds	r3, #96	@ 0x60
 800adf2:	461a      	mov	r2, r3
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4413      	add	r3, r2
 800adfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b087      	sub	sp, #28
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	3360      	adds	r3, #96	@ 0x60
 800ae20:	461a      	mov	r2, r3
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	009b      	lsls	r3, r3, #2
 800ae26:	4413      	add	r3, r2
 800ae28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	431a      	orrs	r2, r3
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800ae3a:	bf00      	nop
 800ae3c:	371c      	adds	r7, #28
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr

0800ae46 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800ae46:	b480      	push	{r7}
 800ae48:	b083      	sub	sp, #12
 800ae4a:	af00      	add	r7, sp, #0
 800ae4c:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	68db      	ldr	r3, [r3, #12]
 800ae52:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d101      	bne.n	800ae5e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	e000      	b.n	800ae60 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800ae5e:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b087      	sub	sp, #28
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	3330      	adds	r3, #48	@ 0x30
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	0a1b      	lsrs	r3, r3, #8
 800ae82:	009b      	lsls	r3, r3, #2
 800ae84:	f003 030c 	and.w	r3, r3, #12
 800ae88:	4413      	add	r3, r2
 800ae8a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	f003 031f 	and.w	r3, r3, #31
 800ae96:	211f      	movs	r1, #31
 800ae98:	fa01 f303 	lsl.w	r3, r1, r3
 800ae9c:	43db      	mvns	r3, r3
 800ae9e:	401a      	ands	r2, r3
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	0e9b      	lsrs	r3, r3, #26
 800aea4:	f003 011f 	and.w	r1, r3, #31
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	f003 031f 	and.w	r3, r3, #31
 800aeae:	fa01 f303 	lsl.w	r3, r1, r3
 800aeb2:	431a      	orrs	r2, r3
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800aeb8:	bf00      	nop
 800aeba:	371c      	adds	r7, #28
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr

0800aec4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b087      	sub	sp, #28
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	60f8      	str	r0, [r7, #12]
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	3314      	adds	r3, #20
 800aed4:	461a      	mov	r2, r3
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	0e5b      	lsrs	r3, r3, #25
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	f003 0304 	and.w	r3, r3, #4
 800aee0:	4413      	add	r3, r2
 800aee2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	681a      	ldr	r2, [r3, #0]
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	0d1b      	lsrs	r3, r3, #20
 800aeec:	f003 031f 	and.w	r3, r3, #31
 800aef0:	2107      	movs	r1, #7
 800aef2:	fa01 f303 	lsl.w	r3, r1, r3
 800aef6:	43db      	mvns	r3, r3
 800aef8:	401a      	ands	r2, r3
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	0d1b      	lsrs	r3, r3, #20
 800aefe:	f003 031f 	and.w	r3, r3, #31
 800af02:	6879      	ldr	r1, [r7, #4]
 800af04:	fa01 f303 	lsl.w	r3, r1, r3
 800af08:	431a      	orrs	r2, r3
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800af0e:	bf00      	nop
 800af10:	371c      	adds	r7, #28
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
	...

0800af1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af34:	43db      	mvns	r3, r3
 800af36:	401a      	ands	r2, r3
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f003 0318 	and.w	r3, r3, #24
 800af3e:	4908      	ldr	r1, [pc, #32]	@ (800af60 <LL_ADC_SetChannelSingleDiff+0x44>)
 800af40:	40d9      	lsrs	r1, r3
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	400b      	ands	r3, r1
 800af46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af4a:	431a      	orrs	r2, r3
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800af52:	bf00      	nop
 800af54:	3714      	adds	r7, #20
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop
 800af60:	0007ffff 	.word	0x0007ffff

0800af64 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	689b      	ldr	r3, [r3, #8]
 800af70:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800af74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	6093      	str	r3, [r2, #8]
}
 800af7c:	bf00      	nop
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af9c:	d101      	bne.n	800afa2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800af9e:	2301      	movs	r3, #1
 800afa0:	e000      	b.n	800afa4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800afa2:	2300      	movs	r3, #0
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	370c      	adds	r7, #12
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800afc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800afc4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800afcc:	bf00      	nop
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	689b      	ldr	r3, [r3, #8]
 800afe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afe8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afec:	d101      	bne.n	800aff2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800afee:	2301      	movs	r3, #1
 800aff0:	e000      	b.n	800aff4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800aff2:	2300      	movs	r3, #0
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b010:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b014:	f043 0201 	orr.w	r2, r3, #1
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800b01c:	bf00      	nop
 800b01e:	370c      	adds	r7, #12
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	f003 0301 	and.w	r3, r3, #1
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d101      	bne.n	800b040 <LL_ADC_IsEnabled+0x18>
 800b03c:	2301      	movs	r3, #1
 800b03e:	e000      	b.n	800b042 <LL_ADC_IsEnabled+0x1a>
 800b040:	2300      	movs	r3, #0
}
 800b042:	4618      	mov	r0, r3
 800b044:	370c      	adds	r7, #12
 800b046:	46bd      	mov	sp, r7
 800b048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04c:	4770      	bx	lr

0800b04e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800b04e:	b480      	push	{r7}
 800b050:	b083      	sub	sp, #12
 800b052:	af00      	add	r7, sp, #0
 800b054:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b05e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b062:	f043 0204 	orr.w	r2, r3, #4
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b06a:	bf00      	nop
 800b06c:	370c      	adds	r7, #12
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr

0800b076 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b076:	b480      	push	{r7}
 800b078:	b083      	sub	sp, #12
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	f003 0304 	and.w	r3, r3, #4
 800b086:	2b04      	cmp	r3, #4
 800b088:	d101      	bne.n	800b08e <LL_ADC_REG_IsConversionOngoing+0x18>
 800b08a:	2301      	movs	r3, #1
 800b08c:	e000      	b.n	800b090 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	370c      	adds	r7, #12
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	f003 0308 	and.w	r3, r3, #8
 800b0ac:	2b08      	cmp	r3, #8
 800b0ae:	d101      	bne.n	800b0b4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	e000      	b.n	800b0b6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	370c      	adds	r7, #12
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr
	...

0800b0c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b088      	sub	sp, #32
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d101      	bne.n	800b0e2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	e12e      	b.n	800b340 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	691b      	ldr	r3, [r3, #16]
 800b0e6:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d109      	bne.n	800b104 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7fe fd07 	bl	8009b04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4618      	mov	r0, r3
 800b10a:	f7ff ff3d 	bl	800af88 <LL_ADC_IsDeepPowerDownEnabled>
 800b10e:	4603      	mov	r3, r0
 800b110:	2b00      	cmp	r3, #0
 800b112:	d004      	beq.n	800b11e <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	4618      	mov	r0, r3
 800b11a:	f7ff ff23 	bl	800af64 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	4618      	mov	r0, r3
 800b124:	f7ff ff58 	bl	800afd8 <LL_ADC_IsInternalRegulatorEnabled>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d115      	bne.n	800b15a <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4618      	mov	r0, r3
 800b134:	f7ff ff3c 	bl	800afb0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b138:	4b83      	ldr	r3, [pc, #524]	@ (800b348 <HAL_ADC_Init+0x284>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	099b      	lsrs	r3, r3, #6
 800b13e:	4a83      	ldr	r2, [pc, #524]	@ (800b34c <HAL_ADC_Init+0x288>)
 800b140:	fba2 2303 	umull	r2, r3, r2, r3
 800b144:	099b      	lsrs	r3, r3, #6
 800b146:	3301      	adds	r3, #1
 800b148:	005b      	lsls	r3, r3, #1
 800b14a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b14c:	e002      	b.n	800b154 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	3b01      	subs	r3, #1
 800b152:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d1f9      	bne.n	800b14e <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	4618      	mov	r0, r3
 800b160:	f7ff ff3a 	bl	800afd8 <LL_ADC_IsInternalRegulatorEnabled>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d10d      	bne.n	800b186 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b16e:	f043 0210 	orr.w	r2, r3, #16
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b17a:	f043 0201 	orr.w	r2, r3, #1
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7ff ff73 	bl	800b076 <LL_ADC_REG_IsConversionOngoing>
 800b190:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b196:	f003 0310 	and.w	r3, r3, #16
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f040 80c7 	bne.w	800b32e <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800b1a0:	697b      	ldr	r3, [r7, #20]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	f040 80c3 	bne.w	800b32e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b1b0:	f043 0202 	orr.w	r2, r3, #2
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7ff ff33 	bl	800b028 <LL_ADC_IsEnabled>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d10b      	bne.n	800b1e0 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b1c8:	4861      	ldr	r0, [pc, #388]	@ (800b350 <HAL_ADC_Init+0x28c>)
 800b1ca:	f7ff ff2d 	bl	800b028 <LL_ADC_IsEnabled>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d105      	bne.n	800b1e0 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	4619      	mov	r1, r3
 800b1da:	485e      	ldr	r0, [pc, #376]	@ (800b354 <HAL_ADC_Init+0x290>)
 800b1dc:	f7ff fdaa 	bl	800ad34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	7e5b      	ldrb	r3, [r3, #25]
 800b1e4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1ea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800b1f0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800b1f6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b1fe:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 800b200:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b202:	69ba      	ldr	r2, [r7, #24]
 800b204:	4313      	orrs	r3, r2
 800b206:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d106      	bne.n	800b220 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b216:	3b01      	subs	r3, #1
 800b218:	045b      	lsls	r3, r3, #17
 800b21a:	69ba      	ldr	r2, [r7, #24]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b224:	2b00      	cmp	r3, #0
 800b226:	d009      	beq.n	800b23c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b22c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b234:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b236:	69ba      	ldr	r2, [r7, #24]
 800b238:	4313      	orrs	r3, r2
 800b23a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	68da      	ldr	r2, [r3, #12]
 800b242:	4b45      	ldr	r3, [pc, #276]	@ (800b358 <HAL_ADC_Init+0x294>)
 800b244:	4013      	ands	r3, r2
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	6812      	ldr	r2, [r2, #0]
 800b24a:	69b9      	ldr	r1, [r7, #24]
 800b24c:	430b      	orrs	r3, r1
 800b24e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	4618      	mov	r0, r3
 800b256:	f7ff ff0e 	bl	800b076 <LL_ADC_REG_IsConversionOngoing>
 800b25a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	4618      	mov	r0, r3
 800b262:	f7ff ff1b 	bl	800b09c <LL_ADC_INJ_IsConversionOngoing>
 800b266:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d13d      	bne.n	800b2ea <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d13a      	bne.n	800b2ea <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b278:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b280:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b282:	4313      	orrs	r3, r2
 800b284:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b290:	f023 0302 	bic.w	r3, r3, #2
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	6812      	ldr	r2, [r2, #0]
 800b298:	69b9      	ldr	r1, [r7, #24]
 800b29a:	430b      	orrs	r3, r1
 800b29c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d118      	bne.n	800b2da <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	691b      	ldr	r3, [r3, #16]
 800b2ae:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b2b2:	f023 0304 	bic.w	r3, r3, #4
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b2be:	4311      	orrs	r1, r2
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800b2c4:	4311      	orrs	r1, r2
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b2ca:	430a      	orrs	r2, r1
 800b2cc:	431a      	orrs	r2, r3
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f042 0201 	orr.w	r2, r2, #1
 800b2d6:	611a      	str	r2, [r3, #16]
 800b2d8:	e007      	b.n	800b2ea <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	691a      	ldr	r2, [r3, #16]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f022 0201 	bic.w	r2, r2, #1
 800b2e8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	691b      	ldr	r3, [r3, #16]
 800b2ee:	2b01      	cmp	r3, #1
 800b2f0:	d10c      	bne.n	800b30c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2f8:	f023 010f 	bic.w	r1, r3, #15
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	69db      	ldr	r3, [r3, #28]
 800b300:	1e5a      	subs	r2, r3, #1
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	430a      	orrs	r2, r1
 800b308:	631a      	str	r2, [r3, #48]	@ 0x30
 800b30a:	e007      	b.n	800b31c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f022 020f 	bic.w	r2, r2, #15
 800b31a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b320:	f023 0303 	bic.w	r3, r3, #3
 800b324:	f043 0201 	orr.w	r2, r3, #1
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	655a      	str	r2, [r3, #84]	@ 0x54
 800b32c:	e007      	b.n	800b33e <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b332:	f043 0210 	orr.w	r2, r3, #16
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
 800b33c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b33e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3720      	adds	r7, #32
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	20000008 	.word	0x20000008
 800b34c:	053e2d63 	.word	0x053e2d63
 800b350:	50040000 	.word	0x50040000
 800b354:	50040300 	.word	0x50040300
 800b358:	fff0c007 	.word	0xfff0c007

0800b35c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b086      	sub	sp, #24
 800b360:	af00      	add	r7, sp, #0
 800b362:	60f8      	str	r0, [r7, #12]
 800b364:	60b9      	str	r1, [r7, #8]
 800b366:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7ff fe82 	bl	800b076 <LL_ADC_REG_IsConversionOngoing>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d167      	bne.n	800b448 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d101      	bne.n	800b386 <HAL_ADC_Start_DMA+0x2a>
 800b382:	2302      	movs	r3, #2
 800b384:	e063      	b.n	800b44e <HAL_ADC_Start_DMA+0xf2>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2201      	movs	r2, #1
 800b38a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800b38e:	68f8      	ldr	r0, [r7, #12]
 800b390:	f000 fc4c 	bl	800bc2c <ADC_Enable>
 800b394:	4603      	mov	r3, r0
 800b396:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800b398:	7dfb      	ldrb	r3, [r7, #23]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d14f      	bne.n	800b43e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b3a6:	f023 0301 	bic.w	r3, r3, #1
 800b3aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d006      	beq.n	800b3cc <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3c2:	f023 0206 	bic.w	r2, r3, #6
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	659a      	str	r2, [r3, #88]	@ 0x58
 800b3ca:	e002      	b.n	800b3d2 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3d6:	4a20      	ldr	r2, [pc, #128]	@ (800b458 <HAL_ADC_Start_DMA+0xfc>)
 800b3d8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3de:	4a1f      	ldr	r2, [pc, #124]	@ (800b45c <HAL_ADC_Start_DMA+0x100>)
 800b3e0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3e6:	4a1e      	ldr	r2, [pc, #120]	@ (800b460 <HAL_ADC_Start_DMA+0x104>)
 800b3e8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	221c      	movs	r2, #28
 800b3f0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	685a      	ldr	r2, [r3, #4]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f042 0210 	orr.w	r2, r2, #16
 800b408:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	68da      	ldr	r2, [r3, #12]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f042 0201 	orr.w	r2, r2, #1
 800b418:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	3340      	adds	r3, #64	@ 0x40
 800b424:	4619      	mov	r1, r3
 800b426:	68ba      	ldr	r2, [r7, #8]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f000 ff1d 	bl	800c268 <HAL_DMA_Start_IT>
 800b42e:	4603      	mov	r3, r0
 800b430:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4618      	mov	r0, r3
 800b438:	f7ff fe09 	bl	800b04e <LL_ADC_REG_StartConversion>
 800b43c:	e006      	b.n	800b44c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	2200      	movs	r2, #0
 800b442:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800b446:	e001      	b.n	800b44c <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b448:	2302      	movs	r3, #2
 800b44a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b44c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3718      	adds	r7, #24
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}
 800b456:	bf00      	nop
 800b458:	0800bd21 	.word	0x0800bd21
 800b45c:	0800bdf9 	.word	0x0800bdf9
 800b460:	0800be15 	.word	0x0800be15

0800b464 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800b46c:	bf00      	nop
 800b46e:	370c      	adds	r7, #12
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr

0800b478 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800b480:	bf00      	nop
 800b482:	370c      	adds	r7, #12
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800b494:	bf00      	nop
 800b496:	370c      	adds	r7, #12
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr

0800b4a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b0b6      	sub	sp, #216	@ 0xd8
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d101      	bne.n	800b4c2 <HAL_ADC_ConfigChannel+0x22>
 800b4be:	2302      	movs	r3, #2
 800b4c0:	e39f      	b.n	800bc02 <HAL_ADC_ConfigChannel+0x762>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2201      	movs	r2, #1
 800b4c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7ff fdd1 	bl	800b076 <LL_ADC_REG_IsConversionOngoing>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	f040 8384 	bne.w	800bbe4 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6818      	ldr	r0, [r3, #0]
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	6859      	ldr	r1, [r3, #4]
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	f7ff fcbf 	bl	800ae6c <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7ff fdbf 	bl	800b076 <LL_ADC_REG_IsConversionOngoing>
 800b4f8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4618      	mov	r0, r3
 800b502:	f7ff fdcb 	bl	800b09c <LL_ADC_INJ_IsConversionOngoing>
 800b506:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b50a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	f040 81a6 	bne.w	800b860 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b514:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b518:	2b00      	cmp	r3, #0
 800b51a:	f040 81a1 	bne.w	800b860 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6818      	ldr	r0, [r3, #0]
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	6819      	ldr	r1, [r3, #0]
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	689b      	ldr	r3, [r3, #8]
 800b52a:	461a      	mov	r2, r3
 800b52c:	f7ff fcca 	bl	800aec4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	695a      	ldr	r2, [r3, #20]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68db      	ldr	r3, [r3, #12]
 800b53a:	08db      	lsrs	r3, r3, #3
 800b53c:	f003 0303 	and.w	r3, r3, #3
 800b540:	005b      	lsls	r3, r3, #1
 800b542:	fa02 f303 	lsl.w	r3, r2, r3
 800b546:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	691b      	ldr	r3, [r3, #16]
 800b54e:	2b04      	cmp	r3, #4
 800b550:	d00a      	beq.n	800b568 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6818      	ldr	r0, [r3, #0]
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	6919      	ldr	r1, [r3, #16]
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b562:	f7ff fc1b 	bl	800ad9c <LL_ADC_SetOffset>
 800b566:	e17b      	b.n	800b860 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2100      	movs	r1, #0
 800b56e:	4618      	mov	r0, r3
 800b570:	f7ff fc38 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b574:	4603      	mov	r3, r0
 800b576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d10a      	bne.n	800b594 <HAL_ADC_ConfigChannel+0xf4>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	2100      	movs	r1, #0
 800b584:	4618      	mov	r0, r3
 800b586:	f7ff fc2d 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b58a:	4603      	mov	r3, r0
 800b58c:	0e9b      	lsrs	r3, r3, #26
 800b58e:	f003 021f 	and.w	r2, r3, #31
 800b592:	e01e      	b.n	800b5d2 <HAL_ADC_ConfigChannel+0x132>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	2100      	movs	r1, #0
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7ff fc22 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b5aa:	fa93 f3a3 	rbit	r3, r3
 800b5ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 800b5b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b5b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 800b5ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d101      	bne.n	800b5c6 <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 800b5c2:	2320      	movs	r3, #32
 800b5c4:	e004      	b.n	800b5d0 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 800b5c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b5ca:	fab3 f383 	clz	r3, r3
 800b5ce:	b2db      	uxtb	r3, r3
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d105      	bne.n	800b5ea <HAL_ADC_ConfigChannel+0x14a>
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	0e9b      	lsrs	r3, r3, #26
 800b5e4:	f003 031f 	and.w	r3, r3, #31
 800b5e8:	e018      	b.n	800b61c <HAL_ADC_ConfigChannel+0x17c>
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5f2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b5f6:	fa93 f3a3 	rbit	r3, r3
 800b5fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b5fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b602:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b606:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d101      	bne.n	800b612 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 800b60e:	2320      	movs	r3, #32
 800b610:	e004      	b.n	800b61c <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 800b612:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b616:	fab3 f383 	clz	r3, r3
 800b61a:	b2db      	uxtb	r3, r3
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d106      	bne.n	800b62e <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2200      	movs	r2, #0
 800b626:	2100      	movs	r1, #0
 800b628:	4618      	mov	r0, r3
 800b62a:	f7ff fbf1 	bl	800ae10 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	2101      	movs	r1, #1
 800b634:	4618      	mov	r0, r3
 800b636:	f7ff fbd5 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b63a:	4603      	mov	r3, r0
 800b63c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b640:	2b00      	cmp	r3, #0
 800b642:	d10a      	bne.n	800b65a <HAL_ADC_ConfigChannel+0x1ba>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	2101      	movs	r1, #1
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7ff fbca 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b650:	4603      	mov	r3, r0
 800b652:	0e9b      	lsrs	r3, r3, #26
 800b654:	f003 021f 	and.w	r2, r3, #31
 800b658:	e01e      	b.n	800b698 <HAL_ADC_ConfigChannel+0x1f8>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	2101      	movs	r1, #1
 800b660:	4618      	mov	r0, r3
 800b662:	f7ff fbbf 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b666:	4603      	mov	r3, r0
 800b668:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b66c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b670:	fa93 f3a3 	rbit	r3, r3
 800b674:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b678:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b67c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b680:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b684:	2b00      	cmp	r3, #0
 800b686:	d101      	bne.n	800b68c <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 800b688:	2320      	movs	r3, #32
 800b68a:	e004      	b.n	800b696 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 800b68c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b690:	fab3 f383 	clz	r3, r3
 800b694:	b2db      	uxtb	r3, r3
 800b696:	461a      	mov	r2, r3
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d105      	bne.n	800b6b0 <HAL_ADC_ConfigChannel+0x210>
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	0e9b      	lsrs	r3, r3, #26
 800b6aa:	f003 031f 	and.w	r3, r3, #31
 800b6ae:	e018      	b.n	800b6e2 <HAL_ADC_ConfigChannel+0x242>
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b6bc:	fa93 f3a3 	rbit	r3, r3
 800b6c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800b6c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b6c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800b6cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d101      	bne.n	800b6d8 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 800b6d4:	2320      	movs	r3, #32
 800b6d6:	e004      	b.n	800b6e2 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 800b6d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6dc:	fab3 f383 	clz	r3, r3
 800b6e0:	b2db      	uxtb	r3, r3
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d106      	bne.n	800b6f4 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	2101      	movs	r1, #1
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7ff fb8e 	bl	800ae10 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2102      	movs	r1, #2
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7ff fb72 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b700:	4603      	mov	r3, r0
 800b702:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b706:	2b00      	cmp	r3, #0
 800b708:	d10a      	bne.n	800b720 <HAL_ADC_ConfigChannel+0x280>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2102      	movs	r1, #2
 800b710:	4618      	mov	r0, r3
 800b712:	f7ff fb67 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b716:	4603      	mov	r3, r0
 800b718:	0e9b      	lsrs	r3, r3, #26
 800b71a:	f003 021f 	and.w	r2, r3, #31
 800b71e:	e01e      	b.n	800b75e <HAL_ADC_ConfigChannel+0x2be>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	2102      	movs	r1, #2
 800b726:	4618      	mov	r0, r3
 800b728:	f7ff fb5c 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b72c:	4603      	mov	r3, r0
 800b72e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b732:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b736:	fa93 f3a3 	rbit	r3, r3
 800b73a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800b73e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b742:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800b746:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d101      	bne.n	800b752 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 800b74e:	2320      	movs	r3, #32
 800b750:	e004      	b.n	800b75c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800b752:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b756:	fab3 f383 	clz	r3, r3
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	461a      	mov	r2, r3
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b766:	2b00      	cmp	r3, #0
 800b768:	d105      	bne.n	800b776 <HAL_ADC_ConfigChannel+0x2d6>
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	0e9b      	lsrs	r3, r3, #26
 800b770:	f003 031f 	and.w	r3, r3, #31
 800b774:	e016      	b.n	800b7a4 <HAL_ADC_ConfigChannel+0x304>
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b77e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b782:	fa93 f3a3 	rbit	r3, r3
 800b786:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800b788:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b78a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800b78e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b792:	2b00      	cmp	r3, #0
 800b794:	d101      	bne.n	800b79a <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800b796:	2320      	movs	r3, #32
 800b798:	e004      	b.n	800b7a4 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 800b79a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b79e:	fab3 f383 	clz	r3, r3
 800b7a2:	b2db      	uxtb	r3, r3
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d106      	bne.n	800b7b6 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	2102      	movs	r1, #2
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7ff fb2d 	bl	800ae10 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	2103      	movs	r1, #3
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7ff fb11 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d10a      	bne.n	800b7e2 <HAL_ADC_ConfigChannel+0x342>
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	2103      	movs	r1, #3
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f7ff fb06 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	0e9b      	lsrs	r3, r3, #26
 800b7dc:	f003 021f 	and.w	r2, r3, #31
 800b7e0:	e017      	b.n	800b812 <HAL_ADC_ConfigChannel+0x372>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	2103      	movs	r1, #3
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f7ff fafb 	bl	800ade4 <LL_ADC_GetOffsetChannel>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b7f4:	fa93 f3a3 	rbit	r3, r3
 800b7f8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800b7fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7fc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800b7fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b800:	2b00      	cmp	r3, #0
 800b802:	d101      	bne.n	800b808 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 800b804:	2320      	movs	r3, #32
 800b806:	e003      	b.n	800b810 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 800b808:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b80a:	fab3 f383 	clz	r3, r3
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	461a      	mov	r2, r3
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d105      	bne.n	800b82a <HAL_ADC_ConfigChannel+0x38a>
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	0e9b      	lsrs	r3, r3, #26
 800b824:	f003 031f 	and.w	r3, r3, #31
 800b828:	e011      	b.n	800b84e <HAL_ADC_ConfigChannel+0x3ae>
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b830:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b832:	fa93 f3a3 	rbit	r3, r3
 800b836:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800b838:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b83a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800b83c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d101      	bne.n	800b846 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800b842:	2320      	movs	r3, #32
 800b844:	e003      	b.n	800b84e <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800b846:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b848:	fab3 f383 	clz	r3, r3
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	429a      	cmp	r2, r3
 800b850:	d106      	bne.n	800b860 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	2200      	movs	r2, #0
 800b858:	2103      	movs	r1, #3
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7ff fad8 	bl	800ae10 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4618      	mov	r0, r3
 800b866:	f7ff fbdf 	bl	800b028 <LL_ADC_IsEnabled>
 800b86a:	4603      	mov	r3, r0
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	f040 81c2 	bne.w	800bbf6 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6818      	ldr	r0, [r3, #0]
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	6819      	ldr	r1, [r3, #0]
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	461a      	mov	r2, r3
 800b880:	f7ff fb4c 	bl	800af1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	68db      	ldr	r3, [r3, #12]
 800b888:	4a8e      	ldr	r2, [pc, #568]	@ (800bac4 <HAL_ADC_ConfigChannel+0x624>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	f040 8130 	bne.w	800baf0 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d10b      	bne.n	800b8b8 <HAL_ADC_ConfigChannel+0x418>
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	0e9b      	lsrs	r3, r3, #26
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	f003 031f 	and.w	r3, r3, #31
 800b8ac:	2b09      	cmp	r3, #9
 800b8ae:	bf94      	ite	ls
 800b8b0:	2301      	movls	r3, #1
 800b8b2:	2300      	movhi	r3, #0
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	e019      	b.n	800b8ec <HAL_ADC_ConfigChannel+0x44c>
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8c0:	fa93 f3a3 	rbit	r3, r3
 800b8c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b8c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8c8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b8ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d101      	bne.n	800b8d4 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 800b8d0:	2320      	movs	r3, #32
 800b8d2:	e003      	b.n	800b8dc <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 800b8d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8d6:	fab3 f383 	clz	r3, r3
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	3301      	adds	r3, #1
 800b8de:	f003 031f 	and.w	r3, r3, #31
 800b8e2:	2b09      	cmp	r3, #9
 800b8e4:	bf94      	ite	ls
 800b8e6:	2301      	movls	r3, #1
 800b8e8:	2300      	movhi	r3, #0
 800b8ea:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d079      	beq.n	800b9e4 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d107      	bne.n	800b90c <HAL_ADC_ConfigChannel+0x46c>
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	0e9b      	lsrs	r3, r3, #26
 800b902:	3301      	adds	r3, #1
 800b904:	069b      	lsls	r3, r3, #26
 800b906:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b90a:	e015      	b.n	800b938 <HAL_ADC_ConfigChannel+0x498>
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b914:	fa93 f3a3 	rbit	r3, r3
 800b918:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b91a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b91c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b91e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b920:	2b00      	cmp	r3, #0
 800b922:	d101      	bne.n	800b928 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800b924:	2320      	movs	r3, #32
 800b926:	e003      	b.n	800b930 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800b928:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b92a:	fab3 f383 	clz	r3, r3
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	3301      	adds	r3, #1
 800b932:	069b      	lsls	r3, r3, #26
 800b934:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b940:	2b00      	cmp	r3, #0
 800b942:	d109      	bne.n	800b958 <HAL_ADC_ConfigChannel+0x4b8>
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	0e9b      	lsrs	r3, r3, #26
 800b94a:	3301      	adds	r3, #1
 800b94c:	f003 031f 	and.w	r3, r3, #31
 800b950:	2101      	movs	r1, #1
 800b952:	fa01 f303 	lsl.w	r3, r1, r3
 800b956:	e017      	b.n	800b988 <HAL_ADC_ConfigChannel+0x4e8>
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b95e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b960:	fa93 f3a3 	rbit	r3, r3
 800b964:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b968:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b96a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d101      	bne.n	800b974 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 800b970:	2320      	movs	r3, #32
 800b972:	e003      	b.n	800b97c <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800b974:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b976:	fab3 f383 	clz	r3, r3
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	3301      	adds	r3, #1
 800b97e:	f003 031f 	and.w	r3, r3, #31
 800b982:	2101      	movs	r1, #1
 800b984:	fa01 f303 	lsl.w	r3, r1, r3
 800b988:	ea42 0103 	orr.w	r1, r2, r3
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b994:	2b00      	cmp	r3, #0
 800b996:	d10a      	bne.n	800b9ae <HAL_ADC_ConfigChannel+0x50e>
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	0e9b      	lsrs	r3, r3, #26
 800b99e:	3301      	adds	r3, #1
 800b9a0:	f003 021f 	and.w	r2, r3, #31
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	005b      	lsls	r3, r3, #1
 800b9a8:	4413      	add	r3, r2
 800b9aa:	051b      	lsls	r3, r3, #20
 800b9ac:	e018      	b.n	800b9e0 <HAL_ADC_ConfigChannel+0x540>
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9b6:	fa93 f3a3 	rbit	r3, r3
 800b9ba:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b9bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b9c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d101      	bne.n	800b9ca <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800b9c6:	2320      	movs	r3, #32
 800b9c8:	e003      	b.n	800b9d2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800b9ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9cc:	fab3 f383 	clz	r3, r3
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	3301      	adds	r3, #1
 800b9d4:	f003 021f 	and.w	r2, r3, #31
 800b9d8:	4613      	mov	r3, r2
 800b9da:	005b      	lsls	r3, r3, #1
 800b9dc:	4413      	add	r3, r2
 800b9de:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b9e0:	430b      	orrs	r3, r1
 800b9e2:	e080      	b.n	800bae6 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d107      	bne.n	800ba00 <HAL_ADC_ConfigChannel+0x560>
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	0e9b      	lsrs	r3, r3, #26
 800b9f6:	3301      	adds	r3, #1
 800b9f8:	069b      	lsls	r3, r3, #26
 800b9fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b9fe:	e015      	b.n	800ba2c <HAL_ADC_ConfigChannel+0x58c>
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba08:	fa93 f3a3 	rbit	r3, r3
 800ba0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800ba0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba10:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800ba12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d101      	bne.n	800ba1c <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 800ba18:	2320      	movs	r3, #32
 800ba1a:	e003      	b.n	800ba24 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 800ba1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba1e:	fab3 f383 	clz	r3, r3
 800ba22:	b2db      	uxtb	r3, r3
 800ba24:	3301      	adds	r3, #1
 800ba26:	069b      	lsls	r3, r3, #26
 800ba28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d109      	bne.n	800ba4c <HAL_ADC_ConfigChannel+0x5ac>
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	0e9b      	lsrs	r3, r3, #26
 800ba3e:	3301      	adds	r3, #1
 800ba40:	f003 031f 	and.w	r3, r3, #31
 800ba44:	2101      	movs	r1, #1
 800ba46:	fa01 f303 	lsl.w	r3, r1, r3
 800ba4a:	e017      	b.n	800ba7c <HAL_ADC_ConfigChannel+0x5dc>
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba52:	6a3b      	ldr	r3, [r7, #32]
 800ba54:	fa93 f3a3 	rbit	r3, r3
 800ba58:	61fb      	str	r3, [r7, #28]
  return result;
 800ba5a:	69fb      	ldr	r3, [r7, #28]
 800ba5c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800ba5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d101      	bne.n	800ba68 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800ba64:	2320      	movs	r3, #32
 800ba66:	e003      	b.n	800ba70 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 800ba68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6a:	fab3 f383 	clz	r3, r3
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	3301      	adds	r3, #1
 800ba72:	f003 031f 	and.w	r3, r3, #31
 800ba76:	2101      	movs	r1, #1
 800ba78:	fa01 f303 	lsl.w	r3, r1, r3
 800ba7c:	ea42 0103 	orr.w	r1, r2, r3
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d10d      	bne.n	800baa8 <HAL_ADC_ConfigChannel+0x608>
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	0e9b      	lsrs	r3, r3, #26
 800ba92:	3301      	adds	r3, #1
 800ba94:	f003 021f 	and.w	r2, r3, #31
 800ba98:	4613      	mov	r3, r2
 800ba9a:	005b      	lsls	r3, r3, #1
 800ba9c:	4413      	add	r3, r2
 800ba9e:	3b1e      	subs	r3, #30
 800baa0:	051b      	lsls	r3, r3, #20
 800baa2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800baa6:	e01d      	b.n	800bae4 <HAL_ADC_ConfigChannel+0x644>
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	fa93 f3a3 	rbit	r3, r3
 800bab4:	613b      	str	r3, [r7, #16]
  return result;
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800baba:	69bb      	ldr	r3, [r7, #24]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d103      	bne.n	800bac8 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 800bac0:	2320      	movs	r3, #32
 800bac2:	e005      	b.n	800bad0 <HAL_ADC_ConfigChannel+0x630>
 800bac4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800bac8:	69bb      	ldr	r3, [r7, #24]
 800baca:	fab3 f383 	clz	r3, r3
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	3301      	adds	r3, #1
 800bad2:	f003 021f 	and.w	r2, r3, #31
 800bad6:	4613      	mov	r3, r2
 800bad8:	005b      	lsls	r3, r3, #1
 800bada:	4413      	add	r3, r2
 800badc:	3b1e      	subs	r3, #30
 800bade:	051b      	lsls	r3, r3, #20
 800bae0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bae4:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800bae6:	683a      	ldr	r2, [r7, #0]
 800bae8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800baea:	4619      	mov	r1, r3
 800baec:	f7ff f9ea 	bl	800aec4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	681a      	ldr	r2, [r3, #0]
 800baf4:	4b45      	ldr	r3, [pc, #276]	@ (800bc0c <HAL_ADC_ConfigChannel+0x76c>)
 800baf6:	4013      	ands	r3, r2
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d07c      	beq.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800bafc:	4844      	ldr	r0, [pc, #272]	@ (800bc10 <HAL_ADC_ConfigChannel+0x770>)
 800bafe:	f7ff f93f 	bl	800ad80 <LL_ADC_GetCommonPathInternalCh>
 800bb02:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bb06:	4843      	ldr	r0, [pc, #268]	@ (800bc14 <HAL_ADC_ConfigChannel+0x774>)
 800bb08:	f7ff fa8e 	bl	800b028 <LL_ADC_IsEnabled>
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d15e      	bne.n	800bbd0 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	4a40      	ldr	r2, [pc, #256]	@ (800bc18 <HAL_ADC_ConfigChannel+0x778>)
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d127      	bne.n	800bb6c <HAL_ADC_ConfigChannel+0x6cc>
 800bb1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d121      	bne.n	800bb6c <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	4a39      	ldr	r2, [pc, #228]	@ (800bc14 <HAL_ADC_ConfigChannel+0x774>)
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	d161      	bne.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800bb32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	4834      	ldr	r0, [pc, #208]	@ (800bc10 <HAL_ADC_ConfigChannel+0x770>)
 800bb3e:	f7ff f90c 	bl	800ad5a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bb42:	4b36      	ldr	r3, [pc, #216]	@ (800bc1c <HAL_ADC_ConfigChannel+0x77c>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	099b      	lsrs	r3, r3, #6
 800bb48:	4a35      	ldr	r2, [pc, #212]	@ (800bc20 <HAL_ADC_ConfigChannel+0x780>)
 800bb4a:	fba2 2303 	umull	r2, r3, r2, r3
 800bb4e:	099b      	lsrs	r3, r3, #6
 800bb50:	1c5a      	adds	r2, r3, #1
 800bb52:	4613      	mov	r3, r2
 800bb54:	005b      	lsls	r3, r3, #1
 800bb56:	4413      	add	r3, r2
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800bb5c:	e002      	b.n	800bb64 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	3b01      	subs	r3, #1
 800bb62:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d1f9      	bne.n	800bb5e <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bb6a:	e044      	b.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	4a2c      	ldr	r2, [pc, #176]	@ (800bc24 <HAL_ADC_ConfigChannel+0x784>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	d113      	bne.n	800bb9e <HAL_ADC_ConfigChannel+0x6fe>
 800bb76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d10d      	bne.n	800bb9e <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4a23      	ldr	r2, [pc, #140]	@ (800bc14 <HAL_ADC_ConfigChannel+0x774>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d134      	bne.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800bb8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb94:	4619      	mov	r1, r3
 800bb96:	481e      	ldr	r0, [pc, #120]	@ (800bc10 <HAL_ADC_ConfigChannel+0x770>)
 800bb98:	f7ff f8df 	bl	800ad5a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bb9c:	e02b      	b.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	4a21      	ldr	r2, [pc, #132]	@ (800bc28 <HAL_ADC_ConfigChannel+0x788>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d126      	bne.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
 800bba8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bbac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d120      	bne.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a16      	ldr	r2, [pc, #88]	@ (800bc14 <HAL_ADC_ConfigChannel+0x774>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d11b      	bne.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800bbbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bbc2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	4811      	ldr	r0, [pc, #68]	@ (800bc10 <HAL_ADC_ConfigChannel+0x770>)
 800bbca:	f7ff f8c6 	bl	800ad5a <LL_ADC_SetCommonPathInternalCh>
 800bbce:	e012      	b.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbd4:	f043 0220 	orr.w	r2, r3, #32
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800bbdc:	2301      	movs	r3, #1
 800bbde:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800bbe2:	e008      	b.n	800bbf6 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbe8:	f043 0220 	orr.w	r2, r3, #32
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 800bbfe:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	37d8      	adds	r7, #216	@ 0xd8
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	80080000 	.word	0x80080000
 800bc10:	50040300 	.word	0x50040300
 800bc14:	50040000 	.word	0x50040000
 800bc18:	c7520000 	.word	0xc7520000
 800bc1c:	20000008 	.word	0x20000008
 800bc20:	053e2d63 	.word	0x053e2d63
 800bc24:	cb840000 	.word	0xcb840000
 800bc28:	80000001 	.word	0x80000001

0800bc2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b084      	sub	sp, #16
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800bc34:	2300      	movs	r3, #0
 800bc36:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7ff f9f3 	bl	800b028 <LL_ADC_IsEnabled>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d15e      	bne.n	800bd06 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	689a      	ldr	r2, [r3, #8]
 800bc4e:	4b30      	ldr	r3, [pc, #192]	@ (800bd10 <ADC_Enable+0xe4>)
 800bc50:	4013      	ands	r3, r2
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d00d      	beq.n	800bc72 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc5a:	f043 0210 	orr.w	r2, r3, #16
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc66:	f043 0201 	orr.w	r2, r3, #1
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	e04a      	b.n	800bd08 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	4618      	mov	r0, r3
 800bc78:	f7ff f9c2 	bl	800b000 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800bc7c:	4825      	ldr	r0, [pc, #148]	@ (800bd14 <ADC_Enable+0xe8>)
 800bc7e:	f7ff f87f 	bl	800ad80 <LL_ADC_GetCommonPathInternalCh>
 800bc82:	4603      	mov	r3, r0
 800bc84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d00f      	beq.n	800bcac <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bc8c:	4b22      	ldr	r3, [pc, #136]	@ (800bd18 <ADC_Enable+0xec>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	099b      	lsrs	r3, r3, #6
 800bc92:	4a22      	ldr	r2, [pc, #136]	@ (800bd1c <ADC_Enable+0xf0>)
 800bc94:	fba2 2303 	umull	r2, r3, r2, r3
 800bc98:	099b      	lsrs	r3, r3, #6
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800bc9e:	e002      	b.n	800bca6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	3b01      	subs	r3, #1
 800bca4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1f9      	bne.n	800bca0 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800bcac:	f7ff f82a 	bl	800ad04 <HAL_GetTick>
 800bcb0:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bcb2:	e021      	b.n	800bcf8 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7ff f9b5 	bl	800b028 <LL_ADC_IsEnabled>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d104      	bne.n	800bcce <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f7ff f999 	bl	800b000 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800bcce:	f7ff f819 	bl	800ad04 <HAL_GetTick>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	1ad3      	subs	r3, r2, r3
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d90d      	bls.n	800bcf8 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bce0:	f043 0210 	orr.w	r2, r3, #16
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcec:	f043 0201 	orr.w	r2, r3, #1
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	e007      	b.n	800bd08 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f003 0301 	and.w	r3, r3, #1
 800bd02:	2b01      	cmp	r3, #1
 800bd04:	d1d6      	bne.n	800bcb4 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bd06:	2300      	movs	r3, #0
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3710      	adds	r7, #16
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	8000003f 	.word	0x8000003f
 800bd14:	50040300 	.word	0x50040300
 800bd18:	20000008 	.word	0x20000008
 800bd1c:	053e2d63 	.word	0x053e2d63

0800bd20 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b084      	sub	sp, #16
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd2c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd32:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d14b      	bne.n	800bdd2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f003 0308 	and.w	r3, r3, #8
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d021      	beq.n	800bd98 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f7ff f874 	bl	800ae46 <LL_ADC_REG_IsTriggerSourceSWStart>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d032      	beq.n	800bdca <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	68db      	ldr	r3, [r3, #12]
 800bd6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d12b      	bne.n	800bdca <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd76:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d11f      	bne.n	800bdca <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd8e:	f043 0201 	orr.w	r2, r3, #1
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	655a      	str	r2, [r3, #84]	@ 0x54
 800bd96:	e018      	b.n	800bdca <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	68db      	ldr	r3, [r3, #12]
 800bd9e:	f003 0302 	and.w	r3, r3, #2
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d111      	bne.n	800bdca <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdaa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d105      	bne.n	800bdca <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdc2:	f043 0201 	orr.w	r2, r3, #1
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800bdca:	68f8      	ldr	r0, [r7, #12]
 800bdcc:	f7ff fb4a 	bl	800b464 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800bdd0:	e00e      	b.n	800bdf0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdd6:	f003 0310 	and.w	r3, r3, #16
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d003      	beq.n	800bde6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800bdde:	68f8      	ldr	r0, [r7, #12]
 800bde0:	f7ff fb54 	bl	800b48c <HAL_ADC_ErrorCallback>
}
 800bde4:	e004      	b.n	800bdf0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	4798      	blx	r3
}
 800bdf0:	bf00      	nop
 800bdf2:	3710      	adds	r7, #16
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b084      	sub	sp, #16
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be04:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800be06:	68f8      	ldr	r0, [r7, #12]
 800be08:	f7ff fb36 	bl	800b478 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800be0c:	bf00      	nop
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be20:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be32:	f043 0204 	orr.w	r2, r3, #4
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800be3a:	68f8      	ldr	r0, [r7, #12]
 800be3c:	f7ff fb26 	bl	800b48c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800be40:	bf00      	nop
 800be42:	3710      	adds	r7, #16
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f003 0307 	and.w	r3, r3, #7
 800be56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800be58:	4b0c      	ldr	r3, [pc, #48]	@ (800be8c <__NVIC_SetPriorityGrouping+0x44>)
 800be5a:	68db      	ldr	r3, [r3, #12]
 800be5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800be5e:	68ba      	ldr	r2, [r7, #8]
 800be60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800be64:	4013      	ands	r3, r2
 800be66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800be70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800be74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800be7a:	4a04      	ldr	r2, [pc, #16]	@ (800be8c <__NVIC_SetPriorityGrouping+0x44>)
 800be7c:	68bb      	ldr	r3, [r7, #8]
 800be7e:	60d3      	str	r3, [r2, #12]
}
 800be80:	bf00      	nop
 800be82:	3714      	adds	r7, #20
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr
 800be8c:	e000ed00 	.word	0xe000ed00

0800be90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800be90:	b480      	push	{r7}
 800be92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800be94:	4b04      	ldr	r3, [pc, #16]	@ (800bea8 <__NVIC_GetPriorityGrouping+0x18>)
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	0a1b      	lsrs	r3, r3, #8
 800be9a:	f003 0307 	and.w	r3, r3, #7
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	46bd      	mov	sp, r7
 800bea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea6:	4770      	bx	lr
 800bea8:	e000ed00 	.word	0xe000ed00

0800beac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800beac:	b480      	push	{r7}
 800beae:	b083      	sub	sp, #12
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	4603      	mov	r3, r0
 800beb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800beb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	db0b      	blt.n	800bed6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bebe:	79fb      	ldrb	r3, [r7, #7]
 800bec0:	f003 021f 	and.w	r2, r3, #31
 800bec4:	4907      	ldr	r1, [pc, #28]	@ (800bee4 <__NVIC_EnableIRQ+0x38>)
 800bec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800beca:	095b      	lsrs	r3, r3, #5
 800becc:	2001      	movs	r0, #1
 800bece:	fa00 f202 	lsl.w	r2, r0, r2
 800bed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800bed6:	bf00      	nop
 800bed8:	370c      	adds	r7, #12
 800beda:	46bd      	mov	sp, r7
 800bedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee0:	4770      	bx	lr
 800bee2:	bf00      	nop
 800bee4:	e000e100 	.word	0xe000e100

0800bee8 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800bee8:	b480      	push	{r7}
 800beea:	b083      	sub	sp, #12
 800beec:	af00      	add	r7, sp, #0
 800beee:	4603      	mov	r3, r0
 800bef0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	db0c      	blt.n	800bf14 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800befa:	79fb      	ldrb	r3, [r7, #7]
 800befc:	f003 021f 	and.w	r2, r3, #31
 800bf00:	4907      	ldr	r1, [pc, #28]	@ (800bf20 <__NVIC_SetPendingIRQ+0x38>)
 800bf02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf06:	095b      	lsrs	r3, r3, #5
 800bf08:	2001      	movs	r0, #1
 800bf0a:	fa00 f202 	lsl.w	r2, r0, r2
 800bf0e:	3340      	adds	r3, #64	@ 0x40
 800bf10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800bf14:	bf00      	nop
 800bf16:	370c      	adds	r7, #12
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1e:	4770      	bx	lr
 800bf20:	e000e100 	.word	0xe000e100

0800bf24 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bf2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	db0c      	blt.n	800bf50 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bf36:	79fb      	ldrb	r3, [r7, #7]
 800bf38:	f003 021f 	and.w	r2, r3, #31
 800bf3c:	4907      	ldr	r1, [pc, #28]	@ (800bf5c <__NVIC_ClearPendingIRQ+0x38>)
 800bf3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf42:	095b      	lsrs	r3, r3, #5
 800bf44:	2001      	movs	r0, #1
 800bf46:	fa00 f202 	lsl.w	r2, r0, r2
 800bf4a:	3360      	adds	r3, #96	@ 0x60
 800bf4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800bf50:	bf00      	nop
 800bf52:	370c      	adds	r7, #12
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr
 800bf5c:	e000e100 	.word	0xe000e100

0800bf60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b083      	sub	sp, #12
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	4603      	mov	r3, r0
 800bf68:	6039      	str	r1, [r7, #0]
 800bf6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bf6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	db0a      	blt.n	800bf8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	b2da      	uxtb	r2, r3
 800bf78:	490c      	ldr	r1, [pc, #48]	@ (800bfac <__NVIC_SetPriority+0x4c>)
 800bf7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf7e:	0112      	lsls	r2, r2, #4
 800bf80:	b2d2      	uxtb	r2, r2
 800bf82:	440b      	add	r3, r1
 800bf84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bf88:	e00a      	b.n	800bfa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	b2da      	uxtb	r2, r3
 800bf8e:	4908      	ldr	r1, [pc, #32]	@ (800bfb0 <__NVIC_SetPriority+0x50>)
 800bf90:	79fb      	ldrb	r3, [r7, #7]
 800bf92:	f003 030f 	and.w	r3, r3, #15
 800bf96:	3b04      	subs	r3, #4
 800bf98:	0112      	lsls	r2, r2, #4
 800bf9a:	b2d2      	uxtb	r2, r2
 800bf9c:	440b      	add	r3, r1
 800bf9e:	761a      	strb	r2, [r3, #24]
}
 800bfa0:	bf00      	nop
 800bfa2:	370c      	adds	r7, #12
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfaa:	4770      	bx	lr
 800bfac:	e000e100 	.word	0xe000e100
 800bfb0:	e000ed00 	.word	0xe000ed00

0800bfb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b089      	sub	sp, #36	@ 0x24
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	f003 0307 	and.w	r3, r3, #7
 800bfc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bfc8:	69fb      	ldr	r3, [r7, #28]
 800bfca:	f1c3 0307 	rsb	r3, r3, #7
 800bfce:	2b04      	cmp	r3, #4
 800bfd0:	bf28      	it	cs
 800bfd2:	2304      	movcs	r3, #4
 800bfd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bfd6:	69fb      	ldr	r3, [r7, #28]
 800bfd8:	3304      	adds	r3, #4
 800bfda:	2b06      	cmp	r3, #6
 800bfdc:	d902      	bls.n	800bfe4 <NVIC_EncodePriority+0x30>
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	3b03      	subs	r3, #3
 800bfe2:	e000      	b.n	800bfe6 <NVIC_EncodePriority+0x32>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bfe8:	f04f 32ff 	mov.w	r2, #4294967295
 800bfec:	69bb      	ldr	r3, [r7, #24]
 800bfee:	fa02 f303 	lsl.w	r3, r2, r3
 800bff2:	43da      	mvns	r2, r3
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	401a      	ands	r2, r3
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800bffc:	f04f 31ff 	mov.w	r1, #4294967295
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	fa01 f303 	lsl.w	r3, r1, r3
 800c006:	43d9      	mvns	r1, r3
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c00c:	4313      	orrs	r3, r2
         );
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3724      	adds	r7, #36	@ 0x24
 800c012:	46bd      	mov	sp, r7
 800c014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c018:	4770      	bx	lr
	...

0800c01c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b082      	sub	sp, #8
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	3b01      	subs	r3, #1
 800c028:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c02c:	d301      	bcc.n	800c032 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c02e:	2301      	movs	r3, #1
 800c030:	e00f      	b.n	800c052 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c032:	4a0a      	ldr	r2, [pc, #40]	@ (800c05c <SysTick_Config+0x40>)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	3b01      	subs	r3, #1
 800c038:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c03a:	210f      	movs	r1, #15
 800c03c:	f04f 30ff 	mov.w	r0, #4294967295
 800c040:	f7ff ff8e 	bl	800bf60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c044:	4b05      	ldr	r3, [pc, #20]	@ (800c05c <SysTick_Config+0x40>)
 800c046:	2200      	movs	r2, #0
 800c048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c04a:	4b04      	ldr	r3, [pc, #16]	@ (800c05c <SysTick_Config+0x40>)
 800c04c:	2207      	movs	r2, #7
 800c04e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	3708      	adds	r7, #8
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}
 800c05a:	bf00      	nop
 800c05c:	e000e010 	.word	0xe000e010

0800c060 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b082      	sub	sp, #8
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f7ff feed 	bl	800be48 <__NVIC_SetPriorityGrouping>
}
 800c06e:	bf00      	nop
 800c070:	3708      	adds	r7, #8
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}

0800c076 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c076:	b580      	push	{r7, lr}
 800c078:	b086      	sub	sp, #24
 800c07a:	af00      	add	r7, sp, #0
 800c07c:	4603      	mov	r3, r0
 800c07e:	60b9      	str	r1, [r7, #8]
 800c080:	607a      	str	r2, [r7, #4]
 800c082:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c084:	f7ff ff04 	bl	800be90 <__NVIC_GetPriorityGrouping>
 800c088:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	68b9      	ldr	r1, [r7, #8]
 800c08e:	6978      	ldr	r0, [r7, #20]
 800c090:	f7ff ff90 	bl	800bfb4 <NVIC_EncodePriority>
 800c094:	4602      	mov	r2, r0
 800c096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c09a:	4611      	mov	r1, r2
 800c09c:	4618      	mov	r0, r3
 800c09e:	f7ff ff5f 	bl	800bf60 <__NVIC_SetPriority>
}
 800c0a2:	bf00      	nop
 800c0a4:	3718      	adds	r7, #24
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c0aa:	b580      	push	{r7, lr}
 800c0ac:	b082      	sub	sp, #8
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c0b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f7ff fef7 	bl	800beac <__NVIC_EnableIRQ>
}
 800c0be:	bf00      	nop
 800c0c0:	3708      	adds	r7, #8
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}

0800c0c6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b082      	sub	sp, #8
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f7ff ffa4 	bl	800c01c <SysTick_Config>
 800c0d4:	4603      	mov	r3, r0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3708      	adds	r7, #8
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b082      	sub	sp, #8
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800c0e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f7ff fefb 	bl	800bee8 <__NVIC_SetPendingIRQ>
}
 800c0f2:	bf00      	nop
 800c0f4:	3708      	adds	r7, #8
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b082      	sub	sp, #8
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	4603      	mov	r3, r0
 800c102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800c104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c108:	4618      	mov	r0, r3
 800c10a:	f7ff ff0b 	bl	800bf24 <__NVIC_ClearPendingIRQ>
}
 800c10e:	bf00      	nop
 800c110:	3708      	adds	r7, #8
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
	...

0800c118 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d101      	bne.n	800c12a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800c126:	2301      	movs	r3, #1
 800c128:	e08e      	b.n	800c248 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	461a      	mov	r2, r3
 800c130:	4b47      	ldr	r3, [pc, #284]	@ (800c250 <HAL_DMA_Init+0x138>)
 800c132:	429a      	cmp	r2, r3
 800c134:	d80f      	bhi.n	800c156 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	461a      	mov	r2, r3
 800c13c:	4b45      	ldr	r3, [pc, #276]	@ (800c254 <HAL_DMA_Init+0x13c>)
 800c13e:	4413      	add	r3, r2
 800c140:	4a45      	ldr	r2, [pc, #276]	@ (800c258 <HAL_DMA_Init+0x140>)
 800c142:	fba2 2303 	umull	r2, r3, r2, r3
 800c146:	091b      	lsrs	r3, r3, #4
 800c148:	009a      	lsls	r2, r3, #2
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	4a42      	ldr	r2, [pc, #264]	@ (800c25c <HAL_DMA_Init+0x144>)
 800c152:	641a      	str	r2, [r3, #64]	@ 0x40
 800c154:	e00e      	b.n	800c174 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	461a      	mov	r2, r3
 800c15c:	4b40      	ldr	r3, [pc, #256]	@ (800c260 <HAL_DMA_Init+0x148>)
 800c15e:	4413      	add	r3, r2
 800c160:	4a3d      	ldr	r2, [pc, #244]	@ (800c258 <HAL_DMA_Init+0x140>)
 800c162:	fba2 2303 	umull	r2, r3, r2, r3
 800c166:	091b      	lsrs	r3, r3, #4
 800c168:	009a      	lsls	r2, r3, #2
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	4a3c      	ldr	r2, [pc, #240]	@ (800c264 <HAL_DMA_Init+0x14c>)
 800c172:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2202      	movs	r2, #2
 800c178:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800c18a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c18e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800c198:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	691b      	ldr	r3, [r3, #16]
 800c19e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c1a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	699b      	ldr	r3, [r3, #24]
 800c1aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c1b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	6a1b      	ldr	r3, [r3, #32]
 800c1b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800c1b8:	68fa      	ldr	r2, [r7, #12]
 800c1ba:	4313      	orrs	r3, r2
 800c1bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	68fa      	ldr	r2, [r7, #12]
 800c1c4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f000 fa74 	bl	800c6b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	689b      	ldr	r3, [r3, #8]
 800c1d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1d4:	d102      	bne.n	800c1dc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2200      	movs	r2, #0
 800c1da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	685a      	ldr	r2, [r3, #4]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c1e4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c1e8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1ee:	687a      	ldr	r2, [r7, #4]
 800c1f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c1f2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	685b      	ldr	r3, [r3, #4]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d010      	beq.n	800c21e <HAL_DMA_Init+0x106>
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	685b      	ldr	r3, [r3, #4]
 800c200:	2b04      	cmp	r3, #4
 800c202:	d80c      	bhi.n	800c21e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f000 fa93 	bl	800c730 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c20e:	2200      	movs	r2, #0
 800c210:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c216:	687a      	ldr	r2, [r7, #4]
 800c218:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c21a:	605a      	str	r2, [r3, #4]
 800c21c:	e008      	b.n	800c230 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2200      	movs	r2, #0
 800c222:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2200      	movs	r2, #0
 800c22e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2200      	movs	r2, #0
 800c234:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2201      	movs	r2, #1
 800c23a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2200      	movs	r2, #0
 800c242:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c246:	2300      	movs	r3, #0
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3710      	adds	r7, #16
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	40020407 	.word	0x40020407
 800c254:	bffdfff8 	.word	0xbffdfff8
 800c258:	cccccccd 	.word	0xcccccccd
 800c25c:	40020000 	.word	0x40020000
 800c260:	bffdfbf8 	.word	0xbffdfbf8
 800c264:	40020400 	.word	0x40020400

0800c268 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b086      	sub	sp, #24
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	60f8      	str	r0, [r7, #12]
 800c270:	60b9      	str	r1, [r7, #8]
 800c272:	607a      	str	r2, [r7, #4]
 800c274:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c276:	2300      	movs	r3, #0
 800c278:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c280:	2b01      	cmp	r3, #1
 800c282:	d101      	bne.n	800c288 <HAL_DMA_Start_IT+0x20>
 800c284:	2302      	movs	r3, #2
 800c286:	e066      	b.n	800c356 <HAL_DMA_Start_IT+0xee>
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	2201      	movs	r2, #1
 800c28c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c296:	b2db      	uxtb	r3, r3
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d155      	bne.n	800c348 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	2202      	movs	r2, #2
 800c2a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	681a      	ldr	r2, [r3, #0]
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f022 0201 	bic.w	r2, r2, #1
 800c2b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	687a      	ldr	r2, [r7, #4]
 800c2be:	68b9      	ldr	r1, [r7, #8]
 800c2c0:	68f8      	ldr	r0, [r7, #12]
 800c2c2:	f000 f9b9 	bl	800c638 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d008      	beq.n	800c2e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f042 020e 	orr.w	r2, r2, #14
 800c2dc:	601a      	str	r2, [r3, #0]
 800c2de:	e00f      	b.n	800c300 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	681a      	ldr	r2, [r3, #0]
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f022 0204 	bic.w	r2, r2, #4
 800c2ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f042 020a 	orr.w	r2, r2, #10
 800c2fe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d007      	beq.n	800c31e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c312:	681a      	ldr	r2, [r3, #0]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c318:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c31c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c322:	2b00      	cmp	r3, #0
 800c324:	d007      	beq.n	800c336 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c32a:	681a      	ldr	r2, [r3, #0]
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c330:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c334:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f042 0201 	orr.w	r2, r2, #1
 800c344:	601a      	str	r2, [r3, #0]
 800c346:	e005      	b.n	800c354 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	2200      	movs	r2, #0
 800c34c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800c350:	2302      	movs	r3, #2
 800c352:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800c354:	7dfb      	ldrb	r3, [r7, #23]
}
 800c356:	4618      	mov	r0, r3
 800c358:	3718      	adds	r7, #24
 800c35a:	46bd      	mov	sp, r7
 800c35c:	bd80      	pop	{r7, pc}

0800c35e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800c35e:	b480      	push	{r7}
 800c360:	b083      	sub	sp, #12
 800c362:	af00      	add	r7, sp, #0
 800c364:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d101      	bne.n	800c370 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800c36c:	2301      	movs	r3, #1
 800c36e:	e04f      	b.n	800c410 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c376:	b2db      	uxtb	r3, r3
 800c378:	2b02      	cmp	r3, #2
 800c37a:	d008      	beq.n	800c38e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2204      	movs	r2, #4
 800c380:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2200      	movs	r2, #0
 800c386:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c38a:	2301      	movs	r3, #1
 800c38c:	e040      	b.n	800c410 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	681a      	ldr	r2, [r3, #0]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f022 020e 	bic.w	r2, r2, #14
 800c39c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c3a2:	681a      	ldr	r2, [r3, #0]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c3a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c3ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	681a      	ldr	r2, [r3, #0]
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	f022 0201 	bic.w	r2, r2, #1
 800c3bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3c2:	f003 021c 	and.w	r2, r3, #28
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ca:	2101      	movs	r1, #1
 800c3cc:	fa01 f202 	lsl.w	r2, r1, r2
 800c3d0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c3d6:	687a      	ldr	r2, [r7, #4]
 800c3d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c3da:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d00c      	beq.n	800c3fe <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3e8:	681a      	ldr	r2, [r3, #0]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c3f2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c3fc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2201      	movs	r2, #1
 800c402:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2200      	movs	r2, #0
 800c40a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800c40e:	2300      	movs	r3, #0
}
 800c410:	4618      	mov	r0, r3
 800c412:	370c      	adds	r7, #12
 800c414:	46bd      	mov	sp, r7
 800c416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41a:	4770      	bx	lr

0800c41c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c424:	2300      	movs	r3, #0
 800c426:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	2b02      	cmp	r3, #2
 800c432:	d005      	beq.n	800c440 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2204      	movs	r2, #4
 800c438:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800c43a:	2301      	movs	r3, #1
 800c43c:	73fb      	strb	r3, [r7, #15]
 800c43e:	e047      	b.n	800c4d0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	f022 020e 	bic.w	r2, r2, #14
 800c44e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	681a      	ldr	r2, [r3, #0]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f022 0201 	bic.w	r2, r2, #1
 800c45e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c464:	681a      	ldr	r2, [r3, #0]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c46a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c46e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c474:	f003 021c 	and.w	r2, r3, #28
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c47c:	2101      	movs	r1, #1
 800c47e:	fa01 f202 	lsl.w	r2, r1, r2
 800c482:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c488:	687a      	ldr	r2, [r7, #4]
 800c48a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c48c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00c      	beq.n	800c4b0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c49a:	681a      	ldr	r2, [r3, #0]
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c4a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4aa:	687a      	ldr	r2, [r7, #4]
 800c4ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c4ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d003      	beq.n	800c4d0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	4798      	blx	r3
    }
  }
  return status;
 800c4d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3710      	adds	r7, #16
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}

0800c4da <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c4da:	b580      	push	{r7, lr}
 800c4dc:	b084      	sub	sp, #16
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4f6:	f003 031c 	and.w	r3, r3, #28
 800c4fa:	2204      	movs	r2, #4
 800c4fc:	409a      	lsls	r2, r3
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	4013      	ands	r3, r2
 800c502:	2b00      	cmp	r3, #0
 800c504:	d026      	beq.n	800c554 <HAL_DMA_IRQHandler+0x7a>
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	f003 0304 	and.w	r3, r3, #4
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d021      	beq.n	800c554 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f003 0320 	and.w	r3, r3, #32
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d107      	bne.n	800c52e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	681a      	ldr	r2, [r3, #0]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f022 0204 	bic.w	r2, r2, #4
 800c52c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c532:	f003 021c 	and.w	r2, r3, #28
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c53a:	2104      	movs	r1, #4
 800c53c:	fa01 f202 	lsl.w	r2, r1, r2
 800c540:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c546:	2b00      	cmp	r3, #0
 800c548:	d071      	beq.n	800c62e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800c552:	e06c      	b.n	800c62e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c558:	f003 031c 	and.w	r3, r3, #28
 800c55c:	2202      	movs	r2, #2
 800c55e:	409a      	lsls	r2, r3
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	4013      	ands	r3, r2
 800c564:	2b00      	cmp	r3, #0
 800c566:	d02e      	beq.n	800c5c6 <HAL_DMA_IRQHandler+0xec>
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	f003 0302 	and.w	r3, r3, #2
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d029      	beq.n	800c5c6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f003 0320 	and.w	r3, r3, #32
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d10b      	bne.n	800c598 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f022 020a 	bic.w	r2, r2, #10
 800c58e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2201      	movs	r2, #1
 800c594:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c59c:	f003 021c 	and.w	r2, r3, #28
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5a4:	2102      	movs	r1, #2
 800c5a6:	fa01 f202 	lsl.w	r2, r1, r2
 800c5aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d038      	beq.n	800c62e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800c5c4:	e033      	b.n	800c62e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5ca:	f003 031c 	and.w	r3, r3, #28
 800c5ce:	2208      	movs	r2, #8
 800c5d0:	409a      	lsls	r2, r3
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	4013      	ands	r3, r2
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d02a      	beq.n	800c630 <HAL_DMA_IRQHandler+0x156>
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	f003 0308 	and.w	r3, r3, #8
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d025      	beq.n	800c630 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	f022 020e 	bic.w	r2, r2, #14
 800c5f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5f8:	f003 021c 	and.w	r2, r3, #28
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c600:	2101      	movs	r1, #1
 800c602:	fa01 f202 	lsl.w	r2, r1, r2
 800c606:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2201      	movs	r2, #1
 800c60c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2201      	movs	r2, #1
 800c612:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	2200      	movs	r2, #0
 800c61a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c622:	2b00      	cmp	r3, #0
 800c624:	d004      	beq.n	800c630 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800c62e:	bf00      	nop
 800c630:	bf00      	nop
}
 800c632:	3710      	adds	r7, #16
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}

0800c638 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c638:	b480      	push	{r7}
 800c63a:	b085      	sub	sp, #20
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	60f8      	str	r0, [r7, #12]
 800c640:	60b9      	str	r1, [r7, #8]
 800c642:	607a      	str	r2, [r7, #4]
 800c644:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c64a:	68fa      	ldr	r2, [r7, #12]
 800c64c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c64e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c654:	2b00      	cmp	r3, #0
 800c656:	d004      	beq.n	800c662 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c65c:	68fa      	ldr	r2, [r7, #12]
 800c65e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c660:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c666:	f003 021c 	and.w	r2, r3, #28
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c66e:	2101      	movs	r1, #1
 800c670:	fa01 f202 	lsl.w	r2, r1, r2
 800c674:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	683a      	ldr	r2, [r7, #0]
 800c67c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	689b      	ldr	r3, [r3, #8]
 800c682:	2b10      	cmp	r3, #16
 800c684:	d108      	bne.n	800c698 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	687a      	ldr	r2, [r7, #4]
 800c68c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	68ba      	ldr	r2, [r7, #8]
 800c694:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800c696:	e007      	b.n	800c6a8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	68ba      	ldr	r2, [r7, #8]
 800c69e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	687a      	ldr	r2, [r7, #4]
 800c6a6:	60da      	str	r2, [r3, #12]
}
 800c6a8:	bf00      	nop
 800c6aa:	3714      	adds	r7, #20
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b2:	4770      	bx	lr

0800c6b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b085      	sub	sp, #20
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	461a      	mov	r2, r3
 800c6c2:	4b17      	ldr	r3, [pc, #92]	@ (800c720 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	d80a      	bhi.n	800c6de <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6cc:	089b      	lsrs	r3, r3, #2
 800c6ce:	009b      	lsls	r3, r3, #2
 800c6d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c6d4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800c6d8:	687a      	ldr	r2, [r7, #4]
 800c6da:	6493      	str	r3, [r2, #72]	@ 0x48
 800c6dc:	e007      	b.n	800c6ee <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6e2:	089b      	lsrs	r3, r3, #2
 800c6e4:	009a      	lsls	r2, r3, #2
 800c6e6:	4b0f      	ldr	r3, [pc, #60]	@ (800c724 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800c6e8:	4413      	add	r3, r2
 800c6ea:	687a      	ldr	r2, [r7, #4]
 800c6ec:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	b2db      	uxtb	r3, r3
 800c6f4:	3b08      	subs	r3, #8
 800c6f6:	4a0c      	ldr	r2, [pc, #48]	@ (800c728 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800c6f8:	fba2 2303 	umull	r2, r3, r2, r3
 800c6fc:	091b      	lsrs	r3, r3, #4
 800c6fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	4a0a      	ldr	r2, [pc, #40]	@ (800c72c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800c704:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	f003 031f 	and.w	r3, r3, #31
 800c70c:	2201      	movs	r2, #1
 800c70e:	409a      	lsls	r2, r3
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800c714:	bf00      	nop
 800c716:	3714      	adds	r7, #20
 800c718:	46bd      	mov	sp, r7
 800c71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71e:	4770      	bx	lr
 800c720:	40020407 	.word	0x40020407
 800c724:	4002081c 	.word	0x4002081c
 800c728:	cccccccd 	.word	0xcccccccd
 800c72c:	40020880 	.word	0x40020880

0800c730 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c730:	b480      	push	{r7}
 800c732:	b085      	sub	sp, #20
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c740:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	4b0b      	ldr	r3, [pc, #44]	@ (800c774 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800c746:	4413      	add	r3, r2
 800c748:	009b      	lsls	r3, r3, #2
 800c74a:	461a      	mov	r2, r3
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	4a09      	ldr	r2, [pc, #36]	@ (800c778 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800c754:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	3b01      	subs	r3, #1
 800c75a:	f003 0303 	and.w	r3, r3, #3
 800c75e:	2201      	movs	r2, #1
 800c760:	409a      	lsls	r2, r3
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800c766:	bf00      	nop
 800c768:	3714      	adds	r7, #20
 800c76a:	46bd      	mov	sp, r7
 800c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c770:	4770      	bx	lr
 800c772:	bf00      	nop
 800c774:	1000823f 	.word	0x1000823f
 800c778:	40020940 	.word	0x40020940

0800c77c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c77c:	b480      	push	{r7}
 800c77e:	b087      	sub	sp, #28
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
 800c784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800c786:	2300      	movs	r3, #0
 800c788:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c78a:	e14c      	b.n	800ca26 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	681a      	ldr	r2, [r3, #0]
 800c790:	2101      	movs	r1, #1
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	fa01 f303 	lsl.w	r3, r1, r3
 800c798:	4013      	ands	r3, r2
 800c79a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	f000 813e 	beq.w	800ca20 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	f003 0303 	and.w	r3, r3, #3
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d005      	beq.n	800c7bc <HAL_GPIO_Init+0x40>
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	f003 0303 	and.w	r3, r3, #3
 800c7b8:	2b02      	cmp	r3, #2
 800c7ba:	d130      	bne.n	800c81e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	005b      	lsls	r3, r3, #1
 800c7c6:	2203      	movs	r2, #3
 800c7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800c7cc:	43db      	mvns	r3, r3
 800c7ce:	693a      	ldr	r2, [r7, #16]
 800c7d0:	4013      	ands	r3, r2
 800c7d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	68da      	ldr	r2, [r3, #12]
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	005b      	lsls	r3, r3, #1
 800c7dc:	fa02 f303 	lsl.w	r3, r2, r3
 800c7e0:	693a      	ldr	r2, [r7, #16]
 800c7e2:	4313      	orrs	r3, r2
 800c7e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	693a      	ldr	r2, [r7, #16]
 800c7ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	685b      	ldr	r3, [r3, #4]
 800c7f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c7f2:	2201      	movs	r2, #1
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	fa02 f303 	lsl.w	r3, r2, r3
 800c7fa:	43db      	mvns	r3, r3
 800c7fc:	693a      	ldr	r2, [r7, #16]
 800c7fe:	4013      	ands	r3, r2
 800c800:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	685b      	ldr	r3, [r3, #4]
 800c806:	091b      	lsrs	r3, r3, #4
 800c808:	f003 0201 	and.w	r2, r3, #1
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	fa02 f303 	lsl.w	r3, r2, r3
 800c812:	693a      	ldr	r2, [r7, #16]
 800c814:	4313      	orrs	r3, r2
 800c816:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	693a      	ldr	r2, [r7, #16]
 800c81c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	685b      	ldr	r3, [r3, #4]
 800c822:	f003 0303 	and.w	r3, r3, #3
 800c826:	2b03      	cmp	r3, #3
 800c828:	d017      	beq.n	800c85a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	68db      	ldr	r3, [r3, #12]
 800c82e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	005b      	lsls	r3, r3, #1
 800c834:	2203      	movs	r2, #3
 800c836:	fa02 f303 	lsl.w	r3, r2, r3
 800c83a:	43db      	mvns	r3, r3
 800c83c:	693a      	ldr	r2, [r7, #16]
 800c83e:	4013      	ands	r3, r2
 800c840:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	689a      	ldr	r2, [r3, #8]
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	005b      	lsls	r3, r3, #1
 800c84a:	fa02 f303 	lsl.w	r3, r2, r3
 800c84e:	693a      	ldr	r2, [r7, #16]
 800c850:	4313      	orrs	r3, r2
 800c852:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	693a      	ldr	r2, [r7, #16]
 800c858:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	685b      	ldr	r3, [r3, #4]
 800c85e:	f003 0303 	and.w	r3, r3, #3
 800c862:	2b02      	cmp	r3, #2
 800c864:	d123      	bne.n	800c8ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	08da      	lsrs	r2, r3, #3
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	3208      	adds	r2, #8
 800c86e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c872:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	f003 0307 	and.w	r3, r3, #7
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	220f      	movs	r2, #15
 800c87e:	fa02 f303 	lsl.w	r3, r2, r3
 800c882:	43db      	mvns	r3, r3
 800c884:	693a      	ldr	r2, [r7, #16]
 800c886:	4013      	ands	r3, r2
 800c888:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	691a      	ldr	r2, [r3, #16]
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	f003 0307 	and.w	r3, r3, #7
 800c894:	009b      	lsls	r3, r3, #2
 800c896:	fa02 f303 	lsl.w	r3, r2, r3
 800c89a:	693a      	ldr	r2, [r7, #16]
 800c89c:	4313      	orrs	r3, r2
 800c89e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	08da      	lsrs	r2, r3, #3
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	3208      	adds	r2, #8
 800c8a8:	6939      	ldr	r1, [r7, #16]
 800c8aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	005b      	lsls	r3, r3, #1
 800c8b8:	2203      	movs	r2, #3
 800c8ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c8be:	43db      	mvns	r3, r3
 800c8c0:	693a      	ldr	r2, [r7, #16]
 800c8c2:	4013      	ands	r3, r2
 800c8c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	685b      	ldr	r3, [r3, #4]
 800c8ca:	f003 0203 	and.w	r2, r3, #3
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	005b      	lsls	r3, r3, #1
 800c8d2:	fa02 f303 	lsl.w	r3, r2, r3
 800c8d6:	693a      	ldr	r2, [r7, #16]
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	693a      	ldr	r2, [r7, #16]
 800c8e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	685b      	ldr	r3, [r3, #4]
 800c8e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	f000 8098 	beq.w	800ca20 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800c8f0:	4a54      	ldr	r2, [pc, #336]	@ (800ca44 <HAL_GPIO_Init+0x2c8>)
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	089b      	lsrs	r3, r3, #2
 800c8f6:	3302      	adds	r3, #2
 800c8f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c8fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	f003 0303 	and.w	r3, r3, #3
 800c904:	009b      	lsls	r3, r3, #2
 800c906:	220f      	movs	r2, #15
 800c908:	fa02 f303 	lsl.w	r3, r2, r3
 800c90c:	43db      	mvns	r3, r3
 800c90e:	693a      	ldr	r2, [r7, #16]
 800c910:	4013      	ands	r3, r2
 800c912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800c91a:	d019      	beq.n	800c950 <HAL_GPIO_Init+0x1d4>
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	4a4a      	ldr	r2, [pc, #296]	@ (800ca48 <HAL_GPIO_Init+0x2cc>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d013      	beq.n	800c94c <HAL_GPIO_Init+0x1d0>
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	4a49      	ldr	r2, [pc, #292]	@ (800ca4c <HAL_GPIO_Init+0x2d0>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d00d      	beq.n	800c948 <HAL_GPIO_Init+0x1cc>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	4a48      	ldr	r2, [pc, #288]	@ (800ca50 <HAL_GPIO_Init+0x2d4>)
 800c930:	4293      	cmp	r3, r2
 800c932:	d007      	beq.n	800c944 <HAL_GPIO_Init+0x1c8>
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	4a47      	ldr	r2, [pc, #284]	@ (800ca54 <HAL_GPIO_Init+0x2d8>)
 800c938:	4293      	cmp	r3, r2
 800c93a:	d101      	bne.n	800c940 <HAL_GPIO_Init+0x1c4>
 800c93c:	2304      	movs	r3, #4
 800c93e:	e008      	b.n	800c952 <HAL_GPIO_Init+0x1d6>
 800c940:	2307      	movs	r3, #7
 800c942:	e006      	b.n	800c952 <HAL_GPIO_Init+0x1d6>
 800c944:	2303      	movs	r3, #3
 800c946:	e004      	b.n	800c952 <HAL_GPIO_Init+0x1d6>
 800c948:	2302      	movs	r3, #2
 800c94a:	e002      	b.n	800c952 <HAL_GPIO_Init+0x1d6>
 800c94c:	2301      	movs	r3, #1
 800c94e:	e000      	b.n	800c952 <HAL_GPIO_Init+0x1d6>
 800c950:	2300      	movs	r3, #0
 800c952:	697a      	ldr	r2, [r7, #20]
 800c954:	f002 0203 	and.w	r2, r2, #3
 800c958:	0092      	lsls	r2, r2, #2
 800c95a:	4093      	lsls	r3, r2
 800c95c:	693a      	ldr	r2, [r7, #16]
 800c95e:	4313      	orrs	r3, r2
 800c960:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800c962:	4938      	ldr	r1, [pc, #224]	@ (800ca44 <HAL_GPIO_Init+0x2c8>)
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	089b      	lsrs	r3, r3, #2
 800c968:	3302      	adds	r3, #2
 800c96a:	693a      	ldr	r2, [r7, #16]
 800c96c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c970:	4b39      	ldr	r3, [pc, #228]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	43db      	mvns	r3, r3
 800c97a:	693a      	ldr	r2, [r7, #16]
 800c97c:	4013      	ands	r3, r2
 800c97e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	685b      	ldr	r3, [r3, #4]
 800c984:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d003      	beq.n	800c994 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800c98c:	693a      	ldr	r2, [r7, #16]
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	4313      	orrs	r3, r2
 800c992:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c994:	4a30      	ldr	r2, [pc, #192]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800c99a:	4b2f      	ldr	r3, [pc, #188]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	43db      	mvns	r3, r3
 800c9a4:	693a      	ldr	r2, [r7, #16]
 800c9a6:	4013      	ands	r3, r2
 800c9a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	685b      	ldr	r3, [r3, #4]
 800c9ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d003      	beq.n	800c9be <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800c9b6:	693a      	ldr	r2, [r7, #16]
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	4313      	orrs	r3, r2
 800c9bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c9be:	4a26      	ldr	r2, [pc, #152]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c9c4:	4b24      	ldr	r3, [pc, #144]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c9c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	43db      	mvns	r3, r3
 800c9d0:	693a      	ldr	r2, [r7, #16]
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d003      	beq.n	800c9ea <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800c9e2:	693a      	ldr	r2, [r7, #16]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c9ea:	4a1b      	ldr	r2, [pc, #108]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800c9f2:	4b19      	ldr	r3, [pc, #100]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800c9f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	43db      	mvns	r3, r3
 800c9fe:	693a      	ldr	r2, [r7, #16]
 800ca00:	4013      	ands	r3, r2
 800ca02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d003      	beq.n	800ca18 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800ca10:	693a      	ldr	r2, [r7, #16]
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	4313      	orrs	r3, r2
 800ca16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ca18:	4a0f      	ldr	r2, [pc, #60]	@ (800ca58 <HAL_GPIO_Init+0x2dc>)
 800ca1a:	693b      	ldr	r3, [r7, #16]
 800ca1c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	3301      	adds	r3, #1
 800ca24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	681a      	ldr	r2, [r3, #0]
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	fa22 f303 	lsr.w	r3, r2, r3
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f47f aeab 	bne.w	800c78c <HAL_GPIO_Init+0x10>
  }
}
 800ca36:	bf00      	nop
 800ca38:	bf00      	nop
 800ca3a:	371c      	adds	r7, #28
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	40010000 	.word	0x40010000
 800ca48:	48000400 	.word	0x48000400
 800ca4c:	48000800 	.word	0x48000800
 800ca50:	48000c00 	.word	0x48000c00
 800ca54:	48001000 	.word	0x48001000
 800ca58:	58000800 	.word	0x58000800

0800ca5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	460b      	mov	r3, r1
 800ca66:	807b      	strh	r3, [r7, #2]
 800ca68:	4613      	mov	r3, r2
 800ca6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ca6c:	787b      	ldrb	r3, [r7, #1]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d003      	beq.n	800ca7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ca72:	887a      	ldrh	r2, [r7, #2]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ca78:	e002      	b.n	800ca80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ca7a:	887a      	ldrh	r2, [r7, #2]
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ca80:	bf00      	nop
 800ca82:	370c      	adds	r7, #12
 800ca84:	46bd      	mov	sp, r7
 800ca86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8a:	4770      	bx	lr

0800ca8c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b085      	sub	sp, #20
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
 800ca94:	460b      	mov	r3, r1
 800ca96:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	695b      	ldr	r3, [r3, #20]
 800ca9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800ca9e:	887a      	ldrh	r2, [r7, #2]
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	4013      	ands	r3, r2
 800caa4:	041a      	lsls	r2, r3, #16
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	43d9      	mvns	r1, r3
 800caaa:	887b      	ldrh	r3, [r7, #2]
 800caac:	400b      	ands	r3, r1
 800caae:	431a      	orrs	r2, r3
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	619a      	str	r2, [r3, #24]
}
 800cab4:	bf00      	nop
 800cab6:	3714      	adds	r7, #20
 800cab8:	46bd      	mov	sp, r7
 800caba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabe:	4770      	bx	lr

0800cac0 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b082      	sub	sp, #8
 800cac4:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800cac6:	4b0a      	ldr	r3, [pc, #40]	@ (800caf0 <HAL_HSEM_IRQHandler+0x30>)
 800cac8:	68db      	ldr	r3, [r3, #12]
 800caca:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800cacc:	4b08      	ldr	r3, [pc, #32]	@ (800caf0 <HAL_HSEM_IRQHandler+0x30>)
 800cace:	681a      	ldr	r2, [r3, #0]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	43db      	mvns	r3, r3
 800cad4:	4906      	ldr	r1, [pc, #24]	@ (800caf0 <HAL_HSEM_IRQHandler+0x30>)
 800cad6:	4013      	ands	r3, r2
 800cad8:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800cada:	4a05      	ldr	r2, [pc, #20]	@ (800caf0 <HAL_HSEM_IRQHandler+0x30>)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 f807 	bl	800caf4 <HAL_HSEM_FreeCallback>
}
 800cae6:	bf00      	nop
 800cae8:	3708      	adds	r7, #8
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop
 800caf0:	58001500 	.word	0x58001500

0800caf4 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800cafc:	bf00      	nop
 800cafe:	370c      	adds	r7, #12
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b082      	sub	sp, #8
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d101      	bne.n	800cb1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800cb16:	2301      	movs	r3, #1
 800cb18:	e08d      	b.n	800cc36 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb20:	b2db      	uxtb	r3, r3
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d106      	bne.n	800cb34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f7fd f868 	bl	8009c04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2224      	movs	r2, #36	@ 0x24
 800cb38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f022 0201 	bic.w	r2, r2, #1
 800cb4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	685a      	ldr	r2, [r3, #4]
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800cb58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	689a      	ldr	r2, [r3, #8]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cb68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	68db      	ldr	r3, [r3, #12]
 800cb6e:	2b01      	cmp	r3, #1
 800cb70:	d107      	bne.n	800cb82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	689a      	ldr	r2, [r3, #8]
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cb7e:	609a      	str	r2, [r3, #8]
 800cb80:	e006      	b.n	800cb90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	689a      	ldr	r2, [r3, #8]
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800cb8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	68db      	ldr	r3, [r3, #12]
 800cb94:	2b02      	cmp	r3, #2
 800cb96:	d108      	bne.n	800cbaa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	685a      	ldr	r2, [r3, #4]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cba6:	605a      	str	r2, [r3, #4]
 800cba8:	e007      	b.n	800cbba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	685a      	ldr	r2, [r3, #4]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cbb8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	687a      	ldr	r2, [r7, #4]
 800cbc2:	6812      	ldr	r2, [r2, #0]
 800cbc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800cbc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68da      	ldr	r2, [r3, #12]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cbdc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	691a      	ldr	r2, [r3, #16]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	695b      	ldr	r3, [r3, #20]
 800cbe6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	699b      	ldr	r3, [r3, #24]
 800cbee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	430a      	orrs	r2, r1
 800cbf6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	69d9      	ldr	r1, [r3, #28]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6a1a      	ldr	r2, [r3, #32]
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	430a      	orrs	r2, r1
 800cc06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	681a      	ldr	r2, [r3, #0]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f042 0201 	orr.w	r2, r2, #1
 800cc16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2220      	movs	r2, #32
 800cc22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	2200      	movs	r2, #0
 800cc2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2200      	movs	r2, #0
 800cc30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800cc34:	2300      	movs	r3, #0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3708      	adds	r7, #8
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}
	...

0800cc40 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b088      	sub	sp, #32
 800cc44:	af02      	add	r7, sp, #8
 800cc46:	60f8      	str	r0, [r7, #12]
 800cc48:	607a      	str	r2, [r7, #4]
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	460b      	mov	r3, r1
 800cc4e:	817b      	strh	r3, [r7, #10]
 800cc50:	4613      	mov	r3, r2
 800cc52:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc5a:	b2db      	uxtb	r3, r3
 800cc5c:	2b20      	cmp	r3, #32
 800cc5e:	f040 80fd 	bne.w	800ce5c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d101      	bne.n	800cc70 <HAL_I2C_Master_Transmit+0x30>
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	e0f6      	b.n	800ce5e <HAL_I2C_Master_Transmit+0x21e>
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2201      	movs	r2, #1
 800cc74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800cc78:	f7fe f844 	bl	800ad04 <HAL_GetTick>
 800cc7c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	9300      	str	r3, [sp, #0]
 800cc82:	2319      	movs	r3, #25
 800cc84:	2201      	movs	r2, #1
 800cc86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800cc8a:	68f8      	ldr	r0, [r7, #12]
 800cc8c:	f000 fa0a 	bl	800d0a4 <I2C_WaitOnFlagUntilTimeout>
 800cc90:	4603      	mov	r3, r0
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d001      	beq.n	800cc9a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800cc96:	2301      	movs	r3, #1
 800cc98:	e0e1      	b.n	800ce5e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2221      	movs	r2, #33	@ 0x21
 800cc9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	2210      	movs	r2, #16
 800cca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2200      	movs	r2, #0
 800ccae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	687a      	ldr	r2, [r7, #4]
 800ccb4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	893a      	ldrh	r2, [r7, #8]
 800ccba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ccc6:	b29b      	uxth	r3, r3
 800ccc8:	2bff      	cmp	r3, #255	@ 0xff
 800ccca:	d906      	bls.n	800ccda <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	22ff      	movs	r2, #255	@ 0xff
 800ccd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800ccd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ccd6:	617b      	str	r3, [r7, #20]
 800ccd8:	e007      	b.n	800ccea <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ccde:	b29a      	uxth	r2, r3
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800cce4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cce8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d024      	beq.n	800cd3c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccf6:	781a      	ldrb	r2, [r3, #0]
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd02:	1c5a      	adds	r2, r3, #1
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cd0c:	b29b      	uxth	r3, r3
 800cd0e:	3b01      	subs	r3, #1
 800cd10:	b29a      	uxth	r2, r3
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cd1a:	3b01      	subs	r3, #1
 800cd1c:	b29a      	uxth	r2, r3
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	3301      	adds	r3, #1
 800cd2a:	b2da      	uxtb	r2, r3
 800cd2c:	8979      	ldrh	r1, [r7, #10]
 800cd2e:	4b4e      	ldr	r3, [pc, #312]	@ (800ce68 <HAL_I2C_Master_Transmit+0x228>)
 800cd30:	9300      	str	r3, [sp, #0]
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	68f8      	ldr	r0, [r7, #12]
 800cd36:	f000 fc05 	bl	800d544 <I2C_TransferConfig>
 800cd3a:	e066      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cd40:	b2da      	uxtb	r2, r3
 800cd42:	8979      	ldrh	r1, [r7, #10]
 800cd44:	4b48      	ldr	r3, [pc, #288]	@ (800ce68 <HAL_I2C_Master_Transmit+0x228>)
 800cd46:	9300      	str	r3, [sp, #0]
 800cd48:	697b      	ldr	r3, [r7, #20]
 800cd4a:	68f8      	ldr	r0, [r7, #12]
 800cd4c:	f000 fbfa 	bl	800d544 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800cd50:	e05b      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cd52:	693a      	ldr	r2, [r7, #16]
 800cd54:	6a39      	ldr	r1, [r7, #32]
 800cd56:	68f8      	ldr	r0, [r7, #12]
 800cd58:	f000 f9fd 	bl	800d156 <I2C_WaitOnTXISFlagUntilTimeout>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d001      	beq.n	800cd66 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800cd62:	2301      	movs	r3, #1
 800cd64:	e07b      	b.n	800ce5e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd6a:	781a      	ldrb	r2, [r3, #0]
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd76:	1c5a      	adds	r2, r3, #1
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cd80:	b29b      	uxth	r3, r3
 800cd82:	3b01      	subs	r3, #1
 800cd84:	b29a      	uxth	r2, r3
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cd8e:	3b01      	subs	r3, #1
 800cd90:	b29a      	uxth	r2, r3
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d034      	beq.n	800ce0a <HAL_I2C_Master_Transmit+0x1ca>
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d130      	bne.n	800ce0a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	9300      	str	r3, [sp, #0]
 800cdac:	6a3b      	ldr	r3, [r7, #32]
 800cdae:	2200      	movs	r2, #0
 800cdb0:	2180      	movs	r1, #128	@ 0x80
 800cdb2:	68f8      	ldr	r0, [r7, #12]
 800cdb4:	f000 f976 	bl	800d0a4 <I2C_WaitOnFlagUntilTimeout>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d001      	beq.n	800cdc2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	e04d      	b.n	800ce5e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	2bff      	cmp	r3, #255	@ 0xff
 800cdca:	d90e      	bls.n	800cdea <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	22ff      	movs	r2, #255	@ 0xff
 800cdd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cdd6:	b2da      	uxtb	r2, r3
 800cdd8:	8979      	ldrh	r1, [r7, #10]
 800cdda:	2300      	movs	r3, #0
 800cddc:	9300      	str	r3, [sp, #0]
 800cdde:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cde2:	68f8      	ldr	r0, [r7, #12]
 800cde4:	f000 fbae 	bl	800d544 <I2C_TransferConfig>
 800cde8:	e00f      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cdee:	b29a      	uxth	r2, r3
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cdf8:	b2da      	uxtb	r2, r3
 800cdfa:	8979      	ldrh	r1, [r7, #10]
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	9300      	str	r3, [sp, #0]
 800ce00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f000 fb9d 	bl	800d544 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ce0e:	b29b      	uxth	r3, r3
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d19e      	bne.n	800cd52 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ce14:	693a      	ldr	r2, [r7, #16]
 800ce16:	6a39      	ldr	r1, [r7, #32]
 800ce18:	68f8      	ldr	r0, [r7, #12]
 800ce1a:	f000 f9e3 	bl	800d1e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d001      	beq.n	800ce28 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800ce24:	2301      	movs	r3, #1
 800ce26:	e01a      	b.n	800ce5e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2220      	movs	r2, #32
 800ce2e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	6859      	ldr	r1, [r3, #4]
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	681a      	ldr	r2, [r3, #0]
 800ce3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ce6c <HAL_I2C_Master_Transmit+0x22c>)
 800ce3c:	400b      	ands	r3, r1
 800ce3e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2220      	movs	r2, #32
 800ce44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2200      	movs	r2, #0
 800ce54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	e000      	b.n	800ce5e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800ce5c:	2302      	movs	r3, #2
  }
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3718      	adds	r7, #24
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
 800ce66:	bf00      	nop
 800ce68:	80002000 	.word	0x80002000
 800ce6c:	fe00e800 	.word	0xfe00e800

0800ce70 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b088      	sub	sp, #32
 800ce74:	af02      	add	r7, sp, #8
 800ce76:	60f8      	str	r0, [r7, #12]
 800ce78:	607a      	str	r2, [r7, #4]
 800ce7a:	461a      	mov	r2, r3
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	817b      	strh	r3, [r7, #10]
 800ce80:	4613      	mov	r3, r2
 800ce82:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ce8a:	b2db      	uxtb	r3, r3
 800ce8c:	2b20      	cmp	r3, #32
 800ce8e:	f040 80db 	bne.w	800d048 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d101      	bne.n	800cea0 <HAL_I2C_Master_Receive+0x30>
 800ce9c:	2302      	movs	r3, #2
 800ce9e:	e0d4      	b.n	800d04a <HAL_I2C_Master_Receive+0x1da>
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	2201      	movs	r2, #1
 800cea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800cea8:	f7fd ff2c 	bl	800ad04 <HAL_GetTick>
 800ceac:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ceae:	697b      	ldr	r3, [r7, #20]
 800ceb0:	9300      	str	r3, [sp, #0]
 800ceb2:	2319      	movs	r3, #25
 800ceb4:	2201      	movs	r2, #1
 800ceb6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ceba:	68f8      	ldr	r0, [r7, #12]
 800cebc:	f000 f8f2 	bl	800d0a4 <I2C_WaitOnFlagUntilTimeout>
 800cec0:	4603      	mov	r3, r0
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d001      	beq.n	800ceca <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800cec6:	2301      	movs	r3, #1
 800cec8:	e0bf      	b.n	800d04a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2222      	movs	r2, #34	@ 0x22
 800cece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	2210      	movs	r2, #16
 800ced6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	2200      	movs	r2, #0
 800cede:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	893a      	ldrh	r2, [r7, #8]
 800ceea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	2200      	movs	r2, #0
 800cef0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cef6:	b29b      	uxth	r3, r3
 800cef8:	2bff      	cmp	r3, #255	@ 0xff
 800cefa:	d90e      	bls.n	800cf1a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	22ff      	movs	r2, #255	@ 0xff
 800cf00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cf06:	b2da      	uxtb	r2, r3
 800cf08:	8979      	ldrh	r1, [r7, #10]
 800cf0a:	4b52      	ldr	r3, [pc, #328]	@ (800d054 <HAL_I2C_Master_Receive+0x1e4>)
 800cf0c:	9300      	str	r3, [sp, #0]
 800cf0e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cf12:	68f8      	ldr	r0, [r7, #12]
 800cf14:	f000 fb16 	bl	800d544 <I2C_TransferConfig>
 800cf18:	e06d      	b.n	800cff6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cf1e:	b29a      	uxth	r2, r3
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cf28:	b2da      	uxtb	r2, r3
 800cf2a:	8979      	ldrh	r1, [r7, #10]
 800cf2c:	4b49      	ldr	r3, [pc, #292]	@ (800d054 <HAL_I2C_Master_Receive+0x1e4>)
 800cf2e:	9300      	str	r3, [sp, #0]
 800cf30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cf34:	68f8      	ldr	r0, [r7, #12]
 800cf36:	f000 fb05 	bl	800d544 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800cf3a:	e05c      	b.n	800cff6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cf3c:	697a      	ldr	r2, [r7, #20]
 800cf3e:	6a39      	ldr	r1, [r7, #32]
 800cf40:	68f8      	ldr	r0, [r7, #12]
 800cf42:	f000 f993 	bl	800d26c <I2C_WaitOnRXNEFlagUntilTimeout>
 800cf46:	4603      	mov	r3, r0
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d001      	beq.n	800cf50 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e07c      	b.n	800d04a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf5a:	b2d2      	uxtb	r2, r2
 800cf5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf62:	1c5a      	adds	r2, r3, #1
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	b29a      	uxth	r2, r3
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cf78:	b29b      	uxth	r3, r3
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	b29a      	uxth	r2, r3
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cf86:	b29b      	uxth	r3, r3
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d034      	beq.n	800cff6 <HAL_I2C_Master_Receive+0x186>
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d130      	bne.n	800cff6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	9300      	str	r3, [sp, #0]
 800cf98:	6a3b      	ldr	r3, [r7, #32]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	2180      	movs	r1, #128	@ 0x80
 800cf9e:	68f8      	ldr	r0, [r7, #12]
 800cfa0:	f000 f880 	bl	800d0a4 <I2C_WaitOnFlagUntilTimeout>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d001      	beq.n	800cfae <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800cfaa:	2301      	movs	r3, #1
 800cfac:	e04d      	b.n	800d04a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cfb2:	b29b      	uxth	r3, r3
 800cfb4:	2bff      	cmp	r3, #255	@ 0xff
 800cfb6:	d90e      	bls.n	800cfd6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	22ff      	movs	r2, #255	@ 0xff
 800cfbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cfc2:	b2da      	uxtb	r2, r3
 800cfc4:	8979      	ldrh	r1, [r7, #10]
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	9300      	str	r3, [sp, #0]
 800cfca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cfce:	68f8      	ldr	r0, [r7, #12]
 800cfd0:	f000 fab8 	bl	800d544 <I2C_TransferConfig>
 800cfd4:	e00f      	b.n	800cff6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cfda:	b29a      	uxth	r2, r3
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cfe4:	b2da      	uxtb	r2, r3
 800cfe6:	8979      	ldrh	r1, [r7, #10]
 800cfe8:	2300      	movs	r3, #0
 800cfea:	9300      	str	r3, [sp, #0]
 800cfec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cff0:	68f8      	ldr	r0, [r7, #12]
 800cff2:	f000 faa7 	bl	800d544 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cffa:	b29b      	uxth	r3, r3
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d19d      	bne.n	800cf3c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d000:	697a      	ldr	r2, [r7, #20]
 800d002:	6a39      	ldr	r1, [r7, #32]
 800d004:	68f8      	ldr	r0, [r7, #12]
 800d006:	f000 f8ed 	bl	800d1e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800d00a:	4603      	mov	r3, r0
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d001      	beq.n	800d014 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800d010:	2301      	movs	r3, #1
 800d012:	e01a      	b.n	800d04a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	2220      	movs	r2, #32
 800d01a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	6859      	ldr	r1, [r3, #4]
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681a      	ldr	r2, [r3, #0]
 800d026:	4b0c      	ldr	r3, [pc, #48]	@ (800d058 <HAL_I2C_Master_Receive+0x1e8>)
 800d028:	400b      	ands	r3, r1
 800d02a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2220      	movs	r2, #32
 800d030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	2200      	movs	r2, #0
 800d038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	2200      	movs	r2, #0
 800d040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d044:	2300      	movs	r3, #0
 800d046:	e000      	b.n	800d04a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800d048:	2302      	movs	r3, #2
  }
}
 800d04a:	4618      	mov	r0, r3
 800d04c:	3718      	adds	r7, #24
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}
 800d052:	bf00      	nop
 800d054:	80002400 	.word	0x80002400
 800d058:	fe00e800 	.word	0xfe00e800

0800d05c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800d05c:	b480      	push	{r7}
 800d05e:	b083      	sub	sp, #12
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	699b      	ldr	r3, [r3, #24]
 800d06a:	f003 0302 	and.w	r3, r3, #2
 800d06e:	2b02      	cmp	r3, #2
 800d070:	d103      	bne.n	800d07a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2200      	movs	r2, #0
 800d078:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	699b      	ldr	r3, [r3, #24]
 800d080:	f003 0301 	and.w	r3, r3, #1
 800d084:	2b01      	cmp	r3, #1
 800d086:	d007      	beq.n	800d098 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	699a      	ldr	r2, [r3, #24]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	f042 0201 	orr.w	r2, r2, #1
 800d096:	619a      	str	r2, [r3, #24]
  }
}
 800d098:	bf00      	nop
 800d09a:	370c      	adds	r7, #12
 800d09c:	46bd      	mov	sp, r7
 800d09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a2:	4770      	bx	lr

0800d0a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b084      	sub	sp, #16
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	603b      	str	r3, [r7, #0]
 800d0b0:	4613      	mov	r3, r2
 800d0b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d0b4:	e03b      	b.n	800d12e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d0b6:	69ba      	ldr	r2, [r7, #24]
 800d0b8:	6839      	ldr	r1, [r7, #0]
 800d0ba:	68f8      	ldr	r0, [r7, #12]
 800d0bc:	f000 f962 	bl	800d384 <I2C_IsErrorOccurred>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d001      	beq.n	800d0ca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e041      	b.n	800d14e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0d0:	d02d      	beq.n	800d12e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0d2:	f7fd fe17 	bl	800ad04 <HAL_GetTick>
 800d0d6:	4602      	mov	r2, r0
 800d0d8:	69bb      	ldr	r3, [r7, #24]
 800d0da:	1ad3      	subs	r3, r2, r3
 800d0dc:	683a      	ldr	r2, [r7, #0]
 800d0de:	429a      	cmp	r2, r3
 800d0e0:	d302      	bcc.n	800d0e8 <I2C_WaitOnFlagUntilTimeout+0x44>
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d122      	bne.n	800d12e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	699a      	ldr	r2, [r3, #24]
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	4013      	ands	r3, r2
 800d0f2:	68ba      	ldr	r2, [r7, #8]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	bf0c      	ite	eq
 800d0f8:	2301      	moveq	r3, #1
 800d0fa:	2300      	movne	r3, #0
 800d0fc:	b2db      	uxtb	r3, r3
 800d0fe:	461a      	mov	r2, r3
 800d100:	79fb      	ldrb	r3, [r7, #7]
 800d102:	429a      	cmp	r2, r3
 800d104:	d113      	bne.n	800d12e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d10a:	f043 0220 	orr.w	r2, r3, #32
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	2220      	movs	r2, #32
 800d116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	2200      	movs	r2, #0
 800d11e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	2200      	movs	r2, #0
 800d126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800d12a:	2301      	movs	r3, #1
 800d12c:	e00f      	b.n	800d14e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	699a      	ldr	r2, [r3, #24]
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	4013      	ands	r3, r2
 800d138:	68ba      	ldr	r2, [r7, #8]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	bf0c      	ite	eq
 800d13e:	2301      	moveq	r3, #1
 800d140:	2300      	movne	r3, #0
 800d142:	b2db      	uxtb	r3, r3
 800d144:	461a      	mov	r2, r3
 800d146:	79fb      	ldrb	r3, [r7, #7]
 800d148:	429a      	cmp	r2, r3
 800d14a:	d0b4      	beq.n	800d0b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d14c:	2300      	movs	r3, #0
}
 800d14e:	4618      	mov	r0, r3
 800d150:	3710      	adds	r7, #16
 800d152:	46bd      	mov	sp, r7
 800d154:	bd80      	pop	{r7, pc}

0800d156 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d156:	b580      	push	{r7, lr}
 800d158:	b084      	sub	sp, #16
 800d15a:	af00      	add	r7, sp, #0
 800d15c:	60f8      	str	r0, [r7, #12]
 800d15e:	60b9      	str	r1, [r7, #8]
 800d160:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d162:	e033      	b.n	800d1cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d164:	687a      	ldr	r2, [r7, #4]
 800d166:	68b9      	ldr	r1, [r7, #8]
 800d168:	68f8      	ldr	r0, [r7, #12]
 800d16a:	f000 f90b 	bl	800d384 <I2C_IsErrorOccurred>
 800d16e:	4603      	mov	r3, r0
 800d170:	2b00      	cmp	r3, #0
 800d172:	d001      	beq.n	800d178 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d174:	2301      	movs	r3, #1
 800d176:	e031      	b.n	800d1dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d17e:	d025      	beq.n	800d1cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d180:	f7fd fdc0 	bl	800ad04 <HAL_GetTick>
 800d184:	4602      	mov	r2, r0
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	1ad3      	subs	r3, r2, r3
 800d18a:	68ba      	ldr	r2, [r7, #8]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d302      	bcc.n	800d196 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d11a      	bne.n	800d1cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	699b      	ldr	r3, [r3, #24]
 800d19c:	f003 0302 	and.w	r3, r3, #2
 800d1a0:	2b02      	cmp	r3, #2
 800d1a2:	d013      	beq.n	800d1cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1a8:	f043 0220 	orr.w	r2, r3, #32
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	2220      	movs	r2, #32
 800d1b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	e007      	b.n	800d1dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	699b      	ldr	r3, [r3, #24]
 800d1d2:	f003 0302 	and.w	r3, r3, #2
 800d1d6:	2b02      	cmp	r3, #2
 800d1d8:	d1c4      	bne.n	800d164 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800d1da:	2300      	movs	r3, #0
}
 800d1dc:	4618      	mov	r0, r3
 800d1de:	3710      	adds	r7, #16
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	bd80      	pop	{r7, pc}

0800d1e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	60f8      	str	r0, [r7, #12]
 800d1ec:	60b9      	str	r1, [r7, #8]
 800d1ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d1f0:	e02f      	b.n	800d252 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d1f2:	687a      	ldr	r2, [r7, #4]
 800d1f4:	68b9      	ldr	r1, [r7, #8]
 800d1f6:	68f8      	ldr	r0, [r7, #12]
 800d1f8:	f000 f8c4 	bl	800d384 <I2C_IsErrorOccurred>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d001      	beq.n	800d206 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d202:	2301      	movs	r3, #1
 800d204:	e02d      	b.n	800d262 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d206:	f7fd fd7d 	bl	800ad04 <HAL_GetTick>
 800d20a:	4602      	mov	r2, r0
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	1ad3      	subs	r3, r2, r3
 800d210:	68ba      	ldr	r2, [r7, #8]
 800d212:	429a      	cmp	r2, r3
 800d214:	d302      	bcc.n	800d21c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d11a      	bne.n	800d252 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	699b      	ldr	r3, [r3, #24]
 800d222:	f003 0320 	and.w	r3, r3, #32
 800d226:	2b20      	cmp	r3, #32
 800d228:	d013      	beq.n	800d252 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d22e:	f043 0220 	orr.w	r2, r3, #32
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	2220      	movs	r2, #32
 800d23a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2200      	movs	r2, #0
 800d242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	2200      	movs	r2, #0
 800d24a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800d24e:	2301      	movs	r3, #1
 800d250:	e007      	b.n	800d262 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	699b      	ldr	r3, [r3, #24]
 800d258:	f003 0320 	and.w	r3, r3, #32
 800d25c:	2b20      	cmp	r3, #32
 800d25e:	d1c8      	bne.n	800d1f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d260:	2300      	movs	r3, #0
}
 800d262:	4618      	mov	r0, r3
 800d264:	3710      	adds	r7, #16
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
	...

0800d26c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b086      	sub	sp, #24
 800d270:	af00      	add	r7, sp, #0
 800d272:	60f8      	str	r0, [r7, #12]
 800d274:	60b9      	str	r1, [r7, #8]
 800d276:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d278:	2300      	movs	r3, #0
 800d27a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800d27c:	e071      	b.n	800d362 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d27e:	687a      	ldr	r2, [r7, #4]
 800d280:	68b9      	ldr	r1, [r7, #8]
 800d282:	68f8      	ldr	r0, [r7, #12]
 800d284:	f000 f87e 	bl	800d384 <I2C_IsErrorOccurred>
 800d288:	4603      	mov	r3, r0
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d001      	beq.n	800d292 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800d28e:	2301      	movs	r3, #1
 800d290:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	699b      	ldr	r3, [r3, #24]
 800d298:	f003 0320 	and.w	r3, r3, #32
 800d29c:	2b20      	cmp	r3, #32
 800d29e:	d13b      	bne.n	800d318 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800d2a0:	7dfb      	ldrb	r3, [r7, #23]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d138      	bne.n	800d318 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	699b      	ldr	r3, [r3, #24]
 800d2ac:	f003 0304 	and.w	r3, r3, #4
 800d2b0:	2b04      	cmp	r3, #4
 800d2b2:	d105      	bne.n	800d2c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d001      	beq.n	800d2c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	699b      	ldr	r3, [r3, #24]
 800d2c6:	f003 0310 	and.w	r3, r3, #16
 800d2ca:	2b10      	cmp	r3, #16
 800d2cc:	d121      	bne.n	800d312 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2210      	movs	r2, #16
 800d2d4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	2204      	movs	r2, #4
 800d2da:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	2220      	movs	r2, #32
 800d2e2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	6859      	ldr	r1, [r3, #4]
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	4b24      	ldr	r3, [pc, #144]	@ (800d380 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800d2f0:	400b      	ands	r3, r1
 800d2f2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2220      	movs	r2, #32
 800d2f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	2200      	movs	r2, #0
 800d300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	2200      	movs	r2, #0
 800d308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800d30c:	2301      	movs	r3, #1
 800d30e:	75fb      	strb	r3, [r7, #23]
 800d310:	e002      	b.n	800d318 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	2200      	movs	r2, #0
 800d316:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800d318:	f7fd fcf4 	bl	800ad04 <HAL_GetTick>
 800d31c:	4602      	mov	r2, r0
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	1ad3      	subs	r3, r2, r3
 800d322:	68ba      	ldr	r2, [r7, #8]
 800d324:	429a      	cmp	r2, r3
 800d326:	d302      	bcc.n	800d32e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d119      	bne.n	800d362 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800d32e:	7dfb      	ldrb	r3, [r7, #23]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d116      	bne.n	800d362 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	699b      	ldr	r3, [r3, #24]
 800d33a:	f003 0304 	and.w	r3, r3, #4
 800d33e:	2b04      	cmp	r3, #4
 800d340:	d00f      	beq.n	800d362 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d346:	f043 0220 	orr.w	r2, r3, #32
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	2220      	movs	r2, #32
 800d352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	2200      	movs	r2, #0
 800d35a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800d35e:	2301      	movs	r3, #1
 800d360:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	699b      	ldr	r3, [r3, #24]
 800d368:	f003 0304 	and.w	r3, r3, #4
 800d36c:	2b04      	cmp	r3, #4
 800d36e:	d002      	beq.n	800d376 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800d370:	7dfb      	ldrb	r3, [r7, #23]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d083      	beq.n	800d27e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800d376:	7dfb      	ldrb	r3, [r7, #23]
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3718      	adds	r7, #24
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}
 800d380:	fe00e800 	.word	0xfe00e800

0800d384 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b08a      	sub	sp, #40	@ 0x28
 800d388:	af00      	add	r7, sp, #0
 800d38a:	60f8      	str	r0, [r7, #12]
 800d38c:	60b9      	str	r1, [r7, #8]
 800d38e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d390:	2300      	movs	r3, #0
 800d392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	699b      	ldr	r3, [r3, #24]
 800d39c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800d3a6:	69bb      	ldr	r3, [r7, #24]
 800d3a8:	f003 0310 	and.w	r3, r3, #16
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d068      	beq.n	800d482 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	2210      	movs	r2, #16
 800d3b6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d3b8:	e049      	b.n	800d44e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3c0:	d045      	beq.n	800d44e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d3c2:	f7fd fc9f 	bl	800ad04 <HAL_GetTick>
 800d3c6:	4602      	mov	r2, r0
 800d3c8:	69fb      	ldr	r3, [r7, #28]
 800d3ca:	1ad3      	subs	r3, r2, r3
 800d3cc:	68ba      	ldr	r2, [r7, #8]
 800d3ce:	429a      	cmp	r2, r3
 800d3d0:	d302      	bcc.n	800d3d8 <I2C_IsErrorOccurred+0x54>
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d13a      	bne.n	800d44e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d3ea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	699b      	ldr	r3, [r3, #24]
 800d3f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d3f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d3fa:	d121      	bne.n	800d440 <I2C_IsErrorOccurred+0xbc>
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d402:	d01d      	beq.n	800d440 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800d404:	7cfb      	ldrb	r3, [r7, #19]
 800d406:	2b20      	cmp	r3, #32
 800d408:	d01a      	beq.n	800d440 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	685a      	ldr	r2, [r3, #4]
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d418:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800d41a:	f7fd fc73 	bl	800ad04 <HAL_GetTick>
 800d41e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d420:	e00e      	b.n	800d440 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800d422:	f7fd fc6f 	bl	800ad04 <HAL_GetTick>
 800d426:	4602      	mov	r2, r0
 800d428:	69fb      	ldr	r3, [r7, #28]
 800d42a:	1ad3      	subs	r3, r2, r3
 800d42c:	2b19      	cmp	r3, #25
 800d42e:	d907      	bls.n	800d440 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800d430:	6a3b      	ldr	r3, [r7, #32]
 800d432:	f043 0320 	orr.w	r3, r3, #32
 800d436:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800d438:	2301      	movs	r3, #1
 800d43a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800d43e:	e006      	b.n	800d44e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	699b      	ldr	r3, [r3, #24]
 800d446:	f003 0320 	and.w	r3, r3, #32
 800d44a:	2b20      	cmp	r3, #32
 800d44c:	d1e9      	bne.n	800d422 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	699b      	ldr	r3, [r3, #24]
 800d454:	f003 0320 	and.w	r3, r3, #32
 800d458:	2b20      	cmp	r3, #32
 800d45a:	d003      	beq.n	800d464 <I2C_IsErrorOccurred+0xe0>
 800d45c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d460:	2b00      	cmp	r3, #0
 800d462:	d0aa      	beq.n	800d3ba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800d464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d103      	bne.n	800d474 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	2220      	movs	r2, #32
 800d472:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800d474:	6a3b      	ldr	r3, [r7, #32]
 800d476:	f043 0304 	orr.w	r3, r3, #4
 800d47a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800d47c:	2301      	movs	r3, #1
 800d47e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	699b      	ldr	r3, [r3, #24]
 800d488:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800d48a:	69bb      	ldr	r3, [r7, #24]
 800d48c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d490:	2b00      	cmp	r3, #0
 800d492:	d00b      	beq.n	800d4ac <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800d494:	6a3b      	ldr	r3, [r7, #32]
 800d496:	f043 0301 	orr.w	r3, r3, #1
 800d49a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d4a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800d4ac:	69bb      	ldr	r3, [r7, #24]
 800d4ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d00b      	beq.n	800d4ce <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800d4b6:	6a3b      	ldr	r3, [r7, #32]
 800d4b8:	f043 0308 	orr.w	r3, r3, #8
 800d4bc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d4c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d4c8:	2301      	movs	r3, #1
 800d4ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800d4ce:	69bb      	ldr	r3, [r7, #24]
 800d4d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d00b      	beq.n	800d4f0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800d4d8:	6a3b      	ldr	r3, [r7, #32]
 800d4da:	f043 0302 	orr.w	r3, r3, #2
 800d4de:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d4e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800d4f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d01c      	beq.n	800d532 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800d4f8:	68f8      	ldr	r0, [r7, #12]
 800d4fa:	f7ff fdaf 	bl	800d05c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	6859      	ldr	r1, [r3, #4]
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	681a      	ldr	r2, [r3, #0]
 800d508:	4b0d      	ldr	r3, [pc, #52]	@ (800d540 <I2C_IsErrorOccurred+0x1bc>)
 800d50a:	400b      	ands	r3, r1
 800d50c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d512:	6a3b      	ldr	r3, [r7, #32]
 800d514:	431a      	orrs	r2, r3
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2220      	movs	r2, #32
 800d51e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2200      	movs	r2, #0
 800d526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2200      	movs	r2, #0
 800d52e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800d532:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d536:	4618      	mov	r0, r3
 800d538:	3728      	adds	r7, #40	@ 0x28
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	fe00e800 	.word	0xfe00e800

0800d544 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800d544:	b480      	push	{r7}
 800d546:	b087      	sub	sp, #28
 800d548:	af00      	add	r7, sp, #0
 800d54a:	60f8      	str	r0, [r7, #12]
 800d54c:	607b      	str	r3, [r7, #4]
 800d54e:	460b      	mov	r3, r1
 800d550:	817b      	strh	r3, [r7, #10]
 800d552:	4613      	mov	r3, r2
 800d554:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d556:	897b      	ldrh	r3, [r7, #10]
 800d558:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d55c:	7a7b      	ldrb	r3, [r7, #9]
 800d55e:	041b      	lsls	r3, r3, #16
 800d560:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d564:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d56a:	6a3b      	ldr	r3, [r7, #32]
 800d56c:	4313      	orrs	r3, r2
 800d56e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d572:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	685a      	ldr	r2, [r3, #4]
 800d57a:	6a3b      	ldr	r3, [r7, #32]
 800d57c:	0d5b      	lsrs	r3, r3, #21
 800d57e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800d582:	4b08      	ldr	r3, [pc, #32]	@ (800d5a4 <I2C_TransferConfig+0x60>)
 800d584:	430b      	orrs	r3, r1
 800d586:	43db      	mvns	r3, r3
 800d588:	ea02 0103 	and.w	r1, r2, r3
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	697a      	ldr	r2, [r7, #20]
 800d592:	430a      	orrs	r2, r1
 800d594:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800d596:	bf00      	nop
 800d598:	371c      	adds	r7, #28
 800d59a:	46bd      	mov	sp, r7
 800d59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a0:	4770      	bx	lr
 800d5a2:	bf00      	nop
 800d5a4:	03ff63ff 	.word	0x03ff63ff

0800d5a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b083      	sub	sp, #12
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d5b8:	b2db      	uxtb	r3, r3
 800d5ba:	2b20      	cmp	r3, #32
 800d5bc:	d138      	bne.n	800d630 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d101      	bne.n	800d5cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800d5c8:	2302      	movs	r3, #2
 800d5ca:	e032      	b.n	800d632 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2224      	movs	r2, #36	@ 0x24
 800d5d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	681a      	ldr	r2, [r3, #0]
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	f022 0201 	bic.w	r2, r2, #1
 800d5ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	681a      	ldr	r2, [r3, #0]
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d5fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	6819      	ldr	r1, [r3, #0]
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	683a      	ldr	r2, [r7, #0]
 800d608:	430a      	orrs	r2, r1
 800d60a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	681a      	ldr	r2, [r3, #0]
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f042 0201 	orr.w	r2, r2, #1
 800d61a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2220      	movs	r2, #32
 800d620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2200      	movs	r2, #0
 800d628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d62c:	2300      	movs	r3, #0
 800d62e:	e000      	b.n	800d632 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d630:	2302      	movs	r3, #2
  }
}
 800d632:	4618      	mov	r0, r3
 800d634:	370c      	adds	r7, #12
 800d636:	46bd      	mov	sp, r7
 800d638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63c:	4770      	bx	lr

0800d63e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d63e:	b480      	push	{r7}
 800d640:	b085      	sub	sp, #20
 800d642:	af00      	add	r7, sp, #0
 800d644:	6078      	str	r0, [r7, #4]
 800d646:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d64e:	b2db      	uxtb	r3, r3
 800d650:	2b20      	cmp	r3, #32
 800d652:	d139      	bne.n	800d6c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d65a:	2b01      	cmp	r3, #1
 800d65c:	d101      	bne.n	800d662 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800d65e:	2302      	movs	r3, #2
 800d660:	e033      	b.n	800d6ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2201      	movs	r2, #1
 800d666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2224      	movs	r2, #36	@ 0x24
 800d66e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	681a      	ldr	r2, [r3, #0]
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	f022 0201 	bic.w	r2, r2, #1
 800d680:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d690:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	021b      	lsls	r3, r3, #8
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	4313      	orrs	r3, r2
 800d69a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	68fa      	ldr	r2, [r7, #12]
 800d6a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	681a      	ldr	r2, [r3, #0]
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	f042 0201 	orr.w	r2, r2, #1
 800d6b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2220      	movs	r2, #32
 800d6b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	e000      	b.n	800d6ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800d6c8:	2302      	movs	r3, #2
  }
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3714      	adds	r7, #20
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d4:	4770      	bx	lr
	...

0800d6d8 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b084      	sub	sp, #16
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d01e      	beq.n	800d728 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800d6ea:	4b13      	ldr	r3, [pc, #76]	@ (800d738 <HAL_IPCC_Init+0x60>)
 800d6ec:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d6f4:	b2db      	uxtb	r3, r3
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d102      	bne.n	800d700 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f7fc faca 	bl	8009c94 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800d700:	68b8      	ldr	r0, [r7, #8]
 800d702:	f000 f85b 	bl	800d7bc <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f000 f82c 	bl	800d770 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2200      	movs	r2, #0
 800d71c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2201      	movs	r2, #1
 800d722:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800d726:	e001      	b.n	800d72c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800d728:	2301      	movs	r3, #1
 800d72a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800d72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d72e:	4618      	mov	r0, r3
 800d730:	3710      	adds	r7, #16
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}
 800d736:	bf00      	nop
 800d738:	58000c00 	.word	0x58000c00

0800d73c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800d73c:	b480      	push	{r7}
 800d73e:	b085      	sub	sp, #20
 800d740:	af00      	add	r7, sp, #0
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	60b9      	str	r1, [r7, #8]
 800d746:	4613      	mov	r3, r2
 800d748:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800d74a:	bf00      	nop
 800d74c:	3714      	adds	r7, #20
 800d74e:	46bd      	mov	sp, r7
 800d750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d754:	4770      	bx	lr

0800d756 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800d756:	b480      	push	{r7}
 800d758:	b085      	sub	sp, #20
 800d75a:	af00      	add	r7, sp, #0
 800d75c:	60f8      	str	r0, [r7, #12]
 800d75e:	60b9      	str	r1, [r7, #8]
 800d760:	4613      	mov	r3, r2
 800d762:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800d764:	bf00      	nop
 800d766:	3714      	adds	r7, #20
 800d768:	46bd      	mov	sp, r7
 800d76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76e:	4770      	bx	lr

0800d770 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800d770:	b480      	push	{r7}
 800d772:	b085      	sub	sp, #20
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800d778:	2300      	movs	r3, #0
 800d77a:	60fb      	str	r3, [r7, #12]
 800d77c:	e00f      	b.n	800d79e <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800d77e:	687a      	ldr	r2, [r7, #4]
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	4413      	add	r3, r2
 800d786:	4a0b      	ldr	r2, [pc, #44]	@ (800d7b4 <IPCC_SetDefaultCallbacks+0x44>)
 800d788:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800d78a:	687a      	ldr	r2, [r7, #4]
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	3306      	adds	r3, #6
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	4413      	add	r3, r2
 800d794:	4a08      	ldr	r2, [pc, #32]	@ (800d7b8 <IPCC_SetDefaultCallbacks+0x48>)
 800d796:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	3301      	adds	r3, #1
 800d79c:	60fb      	str	r3, [r7, #12]
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	2b05      	cmp	r3, #5
 800d7a2:	d9ec      	bls.n	800d77e <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800d7a4:	bf00      	nop
 800d7a6:	bf00      	nop
 800d7a8:	3714      	adds	r7, #20
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr
 800d7b2:	bf00      	nop
 800d7b4:	0800d73d 	.word	0x0800d73d
 800d7b8:	0800d757 	.word	0x0800d757

0800d7bc <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b083      	sub	sp, #12
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800d7d0:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	223f      	movs	r2, #63	@ 0x3f
 800d7d6:	609a      	str	r2, [r3, #8]
}
 800d7d8:	bf00      	nop
 800d7da:	370c      	adds	r7, #12
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e2:	4770      	bx	lr

0800d7e4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d7e8:	4b05      	ldr	r3, [pc, #20]	@ (800d800 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	4a04      	ldr	r2, [pc, #16]	@ (800d800 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d7ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d7f2:	6013      	str	r3, [r2, #0]
}
 800d7f4:	bf00      	nop
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fc:	4770      	bx	lr
 800d7fe:	bf00      	nop
 800d800:	58000400 	.word	0x58000400

0800d804 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800d804:	b480      	push	{r7}
 800d806:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800d808:	4b04      	ldr	r3, [pc, #16]	@ (800d81c <HAL_PWREx_GetVoltageRange+0x18>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800d810:	4618      	mov	r0, r3
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr
 800d81a:	bf00      	nop
 800d81c:	58000400 	.word	0x58000400

0800d820 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800d820:	b480      	push	{r7}
 800d822:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800d824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d82e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d832:	d101      	bne.n	800d838 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800d834:	2301      	movs	r3, #1
 800d836:	e000      	b.n	800d83a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800d838:	2300      	movs	r3, #0
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	46bd      	mov	sp, r7
 800d83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d842:	4770      	bx	lr

0800d844 <LL_RCC_HSE_Enable>:
{
 800d844:	b480      	push	{r7}
 800d846:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800d848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d852:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d856:	6013      	str	r3, [r2, #0]
}
 800d858:	bf00      	nop
 800d85a:	46bd      	mov	sp, r7
 800d85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d860:	4770      	bx	lr

0800d862 <LL_RCC_HSE_Disable>:
{
 800d862:	b480      	push	{r7}
 800d864:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800d866:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d874:	6013      	str	r3, [r2, #0]
}
 800d876:	bf00      	nop
 800d878:	46bd      	mov	sp, r7
 800d87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87e:	4770      	bx	lr

0800d880 <LL_RCC_HSE_IsReady>:
{
 800d880:	b480      	push	{r7}
 800d882:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800d884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d88e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d892:	d101      	bne.n	800d898 <LL_RCC_HSE_IsReady+0x18>
 800d894:	2301      	movs	r3, #1
 800d896:	e000      	b.n	800d89a <LL_RCC_HSE_IsReady+0x1a>
 800d898:	2300      	movs	r3, #0
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	46bd      	mov	sp, r7
 800d89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a2:	4770      	bx	lr

0800d8a4 <LL_RCC_HSI_Enable>:
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800d8a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d8b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d8b6:	6013      	str	r3, [r2, #0]
}
 800d8b8:	bf00      	nop
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c0:	4770      	bx	lr

0800d8c2 <LL_RCC_HSI_Disable>:
{
 800d8c2:	b480      	push	{r7}
 800d8c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800d8c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d8d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d8d4:	6013      	str	r3, [r2, #0]
}
 800d8d6:	bf00      	nop
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr

0800d8e0 <LL_RCC_HSI_IsReady>:
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800d8e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d8f2:	d101      	bne.n	800d8f8 <LL_RCC_HSI_IsReady+0x18>
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	e000      	b.n	800d8fa <LL_RCC_HSI_IsReady+0x1a>
 800d8f8:	2300      	movs	r3, #0
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d902:	4770      	bx	lr

0800d904 <LL_RCC_HSI_SetCalibTrimming>:
{
 800d904:	b480      	push	{r7}
 800d906:	b083      	sub	sp, #12
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800d90c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d910:	685b      	ldr	r3, [r3, #4]
 800d912:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	061b      	lsls	r3, r3, #24
 800d91a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d91e:	4313      	orrs	r3, r2
 800d920:	604b      	str	r3, [r1, #4]
}
 800d922:	bf00      	nop
 800d924:	370c      	adds	r7, #12
 800d926:	46bd      	mov	sp, r7
 800d928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92c:	4770      	bx	lr

0800d92e <LL_RCC_HSI48_Enable>:
{
 800d92e:	b480      	push	{r7}
 800d930:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800d932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d936:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d93a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d93e:	f043 0301 	orr.w	r3, r3, #1
 800d942:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800d946:	bf00      	nop
 800d948:	46bd      	mov	sp, r7
 800d94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94e:	4770      	bx	lr

0800d950 <LL_RCC_HSI48_Disable>:
{
 800d950:	b480      	push	{r7}
 800d952:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800d954:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d958:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d95c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d960:	f023 0301 	bic.w	r3, r3, #1
 800d964:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800d968:	bf00      	nop
 800d96a:	46bd      	mov	sp, r7
 800d96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d970:	4770      	bx	lr

0800d972 <LL_RCC_HSI48_IsReady>:
{
 800d972:	b480      	push	{r7}
 800d974:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800d976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d97a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d97e:	f003 0302 	and.w	r3, r3, #2
 800d982:	2b02      	cmp	r3, #2
 800d984:	d101      	bne.n	800d98a <LL_RCC_HSI48_IsReady+0x18>
 800d986:	2301      	movs	r3, #1
 800d988:	e000      	b.n	800d98c <LL_RCC_HSI48_IsReady+0x1a>
 800d98a:	2300      	movs	r3, #0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	46bd      	mov	sp, r7
 800d990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d994:	4770      	bx	lr

0800d996 <LL_RCC_LSE_Enable>:
{
 800d996:	b480      	push	{r7}
 800d998:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800d99a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d99e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d9a6:	f043 0301 	orr.w	r3, r3, #1
 800d9aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d9ae:	bf00      	nop
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b6:	4770      	bx	lr

0800d9b8 <LL_RCC_LSE_Disable>:
{
 800d9b8:	b480      	push	{r7}
 800d9ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800d9bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d9c8:	f023 0301 	bic.w	r3, r3, #1
 800d9cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d9d0:	bf00      	nop
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d8:	4770      	bx	lr

0800d9da <LL_RCC_LSE_EnableBypass>:
{
 800d9da:	b480      	push	{r7}
 800d9dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800d9de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d9ea:	f043 0304 	orr.w	r3, r3, #4
 800d9ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d9f2:	bf00      	nop
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fa:	4770      	bx	lr

0800d9fc <LL_RCC_LSE_DisableBypass>:
{
 800d9fc:	b480      	push	{r7}
 800d9fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800da00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800da0c:	f023 0304 	bic.w	r3, r3, #4
 800da10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800da14:	bf00      	nop
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr

0800da1e <LL_RCC_LSE_IsReady>:
{
 800da1e:	b480      	push	{r7}
 800da20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800da22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da2a:	f003 0302 	and.w	r3, r3, #2
 800da2e:	2b02      	cmp	r3, #2
 800da30:	d101      	bne.n	800da36 <LL_RCC_LSE_IsReady+0x18>
 800da32:	2301      	movs	r3, #1
 800da34:	e000      	b.n	800da38 <LL_RCC_LSE_IsReady+0x1a>
 800da36:	2300      	movs	r3, #0
}
 800da38:	4618      	mov	r0, r3
 800da3a:	46bd      	mov	sp, r7
 800da3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da40:	4770      	bx	lr

0800da42 <LL_RCC_LSI1_Enable>:
{
 800da42:	b480      	push	{r7}
 800da44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800da46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800da4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800da52:	f043 0301 	orr.w	r3, r3, #1
 800da56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800da5a:	bf00      	nop
 800da5c:	46bd      	mov	sp, r7
 800da5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da62:	4770      	bx	lr

0800da64 <LL_RCC_LSI1_Disable>:
{
 800da64:	b480      	push	{r7}
 800da66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800da68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800da70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800da74:	f023 0301 	bic.w	r3, r3, #1
 800da78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800da7c:	bf00      	nop
 800da7e:	46bd      	mov	sp, r7
 800da80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da84:	4770      	bx	lr

0800da86 <LL_RCC_LSI1_IsReady>:
{
 800da86:	b480      	push	{r7}
 800da88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800da8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800da92:	f003 0302 	and.w	r3, r3, #2
 800da96:	2b02      	cmp	r3, #2
 800da98:	d101      	bne.n	800da9e <LL_RCC_LSI1_IsReady+0x18>
 800da9a:	2301      	movs	r3, #1
 800da9c:	e000      	b.n	800daa0 <LL_RCC_LSI1_IsReady+0x1a>
 800da9e:	2300      	movs	r3, #0
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	46bd      	mov	sp, r7
 800daa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa8:	4770      	bx	lr

0800daaa <LL_RCC_LSI2_Enable>:
{
 800daaa:	b480      	push	{r7}
 800daac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800daae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dab6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800daba:	f043 0304 	orr.w	r3, r3, #4
 800dabe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800dac2:	bf00      	nop
 800dac4:	46bd      	mov	sp, r7
 800dac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daca:	4770      	bx	lr

0800dacc <LL_RCC_LSI2_Disable>:
{
 800dacc:	b480      	push	{r7}
 800dace:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800dad0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dad8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800dadc:	f023 0304 	bic.w	r3, r3, #4
 800dae0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800dae4:	bf00      	nop
 800dae6:	46bd      	mov	sp, r7
 800dae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daec:	4770      	bx	lr

0800daee <LL_RCC_LSI2_IsReady>:
{
 800daee:	b480      	push	{r7}
 800daf0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800daf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800daf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dafa:	f003 0308 	and.w	r3, r3, #8
 800dafe:	2b08      	cmp	r3, #8
 800db00:	d101      	bne.n	800db06 <LL_RCC_LSI2_IsReady+0x18>
 800db02:	2301      	movs	r3, #1
 800db04:	e000      	b.n	800db08 <LL_RCC_LSI2_IsReady+0x1a>
 800db06:	2300      	movs	r3, #0
}
 800db08:	4618      	mov	r0, r3
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr

0800db12 <LL_RCC_LSI2_SetTrimming>:
{
 800db12:	b480      	push	{r7}
 800db14:	b083      	sub	sp, #12
 800db16:	af00      	add	r7, sp, #0
 800db18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800db1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800db22:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	021b      	lsls	r3, r3, #8
 800db2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800db2e:	4313      	orrs	r3, r2
 800db30:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800db34:	bf00      	nop
 800db36:	370c      	adds	r7, #12
 800db38:	46bd      	mov	sp, r7
 800db3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3e:	4770      	bx	lr

0800db40 <LL_RCC_MSI_Enable>:
{
 800db40:	b480      	push	{r7}
 800db42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800db44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800db4e:	f043 0301 	orr.w	r3, r3, #1
 800db52:	6013      	str	r3, [r2, #0]
}
 800db54:	bf00      	nop
 800db56:	46bd      	mov	sp, r7
 800db58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5c:	4770      	bx	lr

0800db5e <LL_RCC_MSI_Disable>:
{
 800db5e:	b480      	push	{r7}
 800db60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800db62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800db6c:	f023 0301 	bic.w	r3, r3, #1
 800db70:	6013      	str	r3, [r2, #0]
}
 800db72:	bf00      	nop
 800db74:	46bd      	mov	sp, r7
 800db76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7a:	4770      	bx	lr

0800db7c <LL_RCC_MSI_IsReady>:
{
 800db7c:	b480      	push	{r7}
 800db7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800db80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	f003 0302 	and.w	r3, r3, #2
 800db8a:	2b02      	cmp	r3, #2
 800db8c:	d101      	bne.n	800db92 <LL_RCC_MSI_IsReady+0x16>
 800db8e:	2301      	movs	r3, #1
 800db90:	e000      	b.n	800db94 <LL_RCC_MSI_IsReady+0x18>
 800db92:	2300      	movs	r3, #0
}
 800db94:	4618      	mov	r0, r3
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr

0800db9e <LL_RCC_MSI_SetRange>:
{
 800db9e:	b480      	push	{r7}
 800dba0:	b083      	sub	sp, #12
 800dba2:	af00      	add	r7, sp, #0
 800dba4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800dba6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dbb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	4313      	orrs	r3, r2
 800dbb8:	600b      	str	r3, [r1, #0]
}
 800dbba:	bf00      	nop
 800dbbc:	370c      	adds	r7, #12
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc4:	4770      	bx	lr

0800dbc6 <LL_RCC_MSI_GetRange>:
{
 800dbc6:	b480      	push	{r7}
 800dbc8:	b083      	sub	sp, #12
 800dbca:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800dbcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dbd6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2bb0      	cmp	r3, #176	@ 0xb0
 800dbdc:	d901      	bls.n	800dbe2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800dbde:	23b0      	movs	r3, #176	@ 0xb0
 800dbe0:	607b      	str	r3, [r7, #4]
  return msiRange;
 800dbe2:	687b      	ldr	r3, [r7, #4]
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	370c      	adds	r7, #12
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr

0800dbf0 <LL_RCC_MSI_SetCalibTrimming>:
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b083      	sub	sp, #12
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800dbf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbfc:	685b      	ldr	r3, [r3, #4]
 800dbfe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	021b      	lsls	r3, r3, #8
 800dc06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	604b      	str	r3, [r1, #4]
}
 800dc0e:	bf00      	nop
 800dc10:	370c      	adds	r7, #12
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr

0800dc1a <LL_RCC_SetSysClkSource>:
{
 800dc1a:	b480      	push	{r7}
 800dc1c:	b083      	sub	sp, #12
 800dc1e:	af00      	add	r7, sp, #0
 800dc20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800dc22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc26:	689b      	ldr	r3, [r3, #8]
 800dc28:	f023 0203 	bic.w	r2, r3, #3
 800dc2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	4313      	orrs	r3, r2
 800dc34:	608b      	str	r3, [r1, #8]
}
 800dc36:	bf00      	nop
 800dc38:	370c      	adds	r7, #12
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc40:	4770      	bx	lr

0800dc42 <LL_RCC_GetSysClkSource>:
{
 800dc42:	b480      	push	{r7}
 800dc44:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800dc46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc4a:	689b      	ldr	r3, [r3, #8]
 800dc4c:	f003 030c 	and.w	r3, r3, #12
}
 800dc50:	4618      	mov	r0, r3
 800dc52:	46bd      	mov	sp, r7
 800dc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc58:	4770      	bx	lr

0800dc5a <LL_RCC_SetAHBPrescaler>:
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	b083      	sub	sp, #12
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800dc62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc66:	689b      	ldr	r3, [r3, #8]
 800dc68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dc6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	4313      	orrs	r3, r2
 800dc74:	608b      	str	r3, [r1, #8]
}
 800dc76:	bf00      	nop
 800dc78:	370c      	adds	r7, #12
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc80:	4770      	bx	lr

0800dc82 <LL_C2_RCC_SetAHBPrescaler>:
{
 800dc82:	b480      	push	{r7}
 800dc84:	b083      	sub	sp, #12
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800dc8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc8e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dc92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dc96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800dca2:	bf00      	nop
 800dca4:	370c      	adds	r7, #12
 800dca6:	46bd      	mov	sp, r7
 800dca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcac:	4770      	bx	lr

0800dcae <LL_RCC_SetAHB4Prescaler>:
{
 800dcae:	b480      	push	{r7}
 800dcb0:	b083      	sub	sp, #12
 800dcb2:	af00      	add	r7, sp, #0
 800dcb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800dcb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dcba:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dcbe:	f023 020f 	bic.w	r2, r3, #15
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	091b      	lsrs	r3, r3, #4
 800dcc6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dcca:	4313      	orrs	r3, r2
 800dccc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800dcd0:	bf00      	nop
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <LL_RCC_SetAPB1Prescaler>:
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b083      	sub	sp, #12
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800dce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dce8:	689b      	ldr	r3, [r3, #8]
 800dcea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dcee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	608b      	str	r3, [r1, #8]
}
 800dcf8:	bf00      	nop
 800dcfa:	370c      	adds	r7, #12
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <LL_RCC_SetAPB2Prescaler>:
{
 800dd04:	b480      	push	{r7}
 800dd06:	b083      	sub	sp, #12
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800dd0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd10:	689b      	ldr	r3, [r3, #8]
 800dd12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800dd16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	608b      	str	r3, [r1, #8]
}
 800dd20:	bf00      	nop
 800dd22:	370c      	adds	r7, #12
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr

0800dd2c <LL_RCC_GetAHBPrescaler>:
{
 800dd2c:	b480      	push	{r7}
 800dd2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800dd30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd34:	689b      	ldr	r3, [r3, #8]
 800dd36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd42:	4770      	bx	lr

0800dd44 <LL_RCC_GetAHB4Prescaler>:
{
 800dd44:	b480      	push	{r7}
 800dd46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800dd48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd4c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dd50:	011b      	lsls	r3, r3, #4
 800dd52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5e:	4770      	bx	lr

0800dd60 <LL_RCC_GetAPB1Prescaler>:
{
 800dd60:	b480      	push	{r7}
 800dd62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800dd64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd68:	689b      	ldr	r3, [r3, #8]
 800dd6a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr

0800dd78 <LL_RCC_GetAPB2Prescaler>:
{
 800dd78:	b480      	push	{r7}
 800dd7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800dd7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd80:	689b      	ldr	r3, [r3, #8]
 800dd82:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800dd86:	4618      	mov	r0, r3
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8e:	4770      	bx	lr

0800dd90 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800dd90:	b480      	push	{r7}
 800dd92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800dd94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800dd9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dda2:	6013      	str	r3, [r2, #0]
}
 800dda4:	bf00      	nop
 800dda6:	46bd      	mov	sp, r7
 800dda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddac:	4770      	bx	lr

0800ddae <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800ddae:	b480      	push	{r7}
 800ddb0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800ddb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ddbc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ddc0:	6013      	str	r3, [r2, #0]
}
 800ddc2:	bf00      	nop
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddca:	4770      	bx	lr

0800ddcc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800ddcc:	b480      	push	{r7}
 800ddce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800ddd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ddda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ddde:	d101      	bne.n	800dde4 <LL_RCC_PLL_IsReady+0x18>
 800dde0:	2301      	movs	r3, #1
 800dde2:	e000      	b.n	800dde6 <LL_RCC_PLL_IsReady+0x1a>
 800dde4:	2300      	movs	r3, #0
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	46bd      	mov	sp, r7
 800ddea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddee:	4770      	bx	lr

0800ddf0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800ddf0:	b480      	push	{r7}
 800ddf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800ddf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ddf8:	68db      	ldr	r3, [r3, #12]
 800ddfa:	0a1b      	lsrs	r3, r3, #8
 800ddfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800de00:	4618      	mov	r0, r3
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr

0800de0a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800de0a:	b480      	push	{r7}
 800de0c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800de0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de12:	68db      	ldr	r3, [r3, #12]
 800de14:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800de18:	4618      	mov	r0, r3
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr

0800de22 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800de22:	b480      	push	{r7}
 800de24:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800de26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de2a:	68db      	ldr	r3, [r3, #12]
 800de2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800de30:	4618      	mov	r0, r3
 800de32:	46bd      	mov	sp, r7
 800de34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de38:	4770      	bx	lr

0800de3a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800de3a:	b480      	push	{r7}
 800de3c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800de3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de42:	68db      	ldr	r3, [r3, #12]
 800de44:	f003 0303 	and.w	r3, r3, #3
}
 800de48:	4618      	mov	r0, r3
 800de4a:	46bd      	mov	sp, r7
 800de4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de50:	4770      	bx	lr

0800de52 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800de52:	b480      	push	{r7}
 800de54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800de56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800de60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de64:	d101      	bne.n	800de6a <LL_RCC_IsActiveFlag_HPRE+0x18>
 800de66:	2301      	movs	r3, #1
 800de68:	e000      	b.n	800de6c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800de6a:	2300      	movs	r3, #0
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	46bd      	mov	sp, r7
 800de70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de74:	4770      	bx	lr

0800de76 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800de76:	b480      	push	{r7}
 800de78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800de7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de7e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800de82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de8a:	d101      	bne.n	800de90 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800de8c:	2301      	movs	r3, #1
 800de8e:	e000      	b.n	800de92 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800de90:	2300      	movs	r3, #0
}
 800de92:	4618      	mov	r0, r3
 800de94:	46bd      	mov	sp, r7
 800de96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9a:	4770      	bx	lr

0800de9c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800de9c:	b480      	push	{r7}
 800de9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800dea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dea4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dea8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800deac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800deb0:	d101      	bne.n	800deb6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800deb2:	2301      	movs	r3, #1
 800deb4:	e000      	b.n	800deb8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800deb6:	2300      	movs	r3, #0
}
 800deb8:	4618      	mov	r0, r3
 800deba:	46bd      	mov	sp, r7
 800debc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec0:	4770      	bx	lr

0800dec2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800dec2:	b480      	push	{r7}
 800dec4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800dec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800deca:	689b      	ldr	r3, [r3, #8]
 800decc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ded0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ded4:	d101      	bne.n	800deda <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800ded6:	2301      	movs	r3, #1
 800ded8:	e000      	b.n	800dedc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800deda:	2300      	movs	r3, #0
}
 800dedc:	4618      	mov	r0, r3
 800dede:	46bd      	mov	sp, r7
 800dee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee4:	4770      	bx	lr

0800dee6 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800dee6:	b480      	push	{r7}
 800dee8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800deea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800def4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800def8:	d101      	bne.n	800defe <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800defa:	2301      	movs	r3, #1
 800defc:	e000      	b.n	800df00 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800defe:	2300      	movs	r3, #0
}
 800df00:	4618      	mov	r0, r3
 800df02:	46bd      	mov	sp, r7
 800df04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df08:	4770      	bx	lr
	...

0800df0c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800df0c:	b590      	push	{r4, r7, lr}
 800df0e:	b08d      	sub	sp, #52	@ 0x34
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d101      	bne.n	800df1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800df1a:	2301      	movs	r3, #1
 800df1c:	e363      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	f003 0320 	and.w	r3, r3, #32
 800df26:	2b00      	cmp	r3, #0
 800df28:	f000 808d 	beq.w	800e046 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800df2c:	f7ff fe89 	bl	800dc42 <LL_RCC_GetSysClkSource>
 800df30:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800df32:	f7ff ff82 	bl	800de3a <LL_RCC_PLL_GetMainSource>
 800df36:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800df38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d005      	beq.n	800df4a <HAL_RCC_OscConfig+0x3e>
 800df3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df40:	2b0c      	cmp	r3, #12
 800df42:	d147      	bne.n	800dfd4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800df44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df46:	2b01      	cmp	r3, #1
 800df48:	d144      	bne.n	800dfd4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	69db      	ldr	r3, [r3, #28]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d101      	bne.n	800df56 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800df52:	2301      	movs	r3, #1
 800df54:	e347      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800df5a:	f7ff fe34 	bl	800dbc6 <LL_RCC_MSI_GetRange>
 800df5e:	4603      	mov	r3, r0
 800df60:	429c      	cmp	r4, r3
 800df62:	d914      	bls.n	800df8e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df68:	4618      	mov	r0, r3
 800df6a:	f000 fd2f 	bl	800e9cc <RCC_SetFlashLatencyFromMSIRange>
 800df6e:	4603      	mov	r3, r0
 800df70:	2b00      	cmp	r3, #0
 800df72:	d001      	beq.n	800df78 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800df74:	2301      	movs	r3, #1
 800df76:	e336      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df7c:	4618      	mov	r0, r3
 800df7e:	f7ff fe0e 	bl	800db9e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	6a1b      	ldr	r3, [r3, #32]
 800df86:	4618      	mov	r0, r3
 800df88:	f7ff fe32 	bl	800dbf0 <LL_RCC_MSI_SetCalibTrimming>
 800df8c:	e013      	b.n	800dfb6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df92:	4618      	mov	r0, r3
 800df94:	f7ff fe03 	bl	800db9e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	6a1b      	ldr	r3, [r3, #32]
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7ff fe27 	bl	800dbf0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f000 fd10 	bl	800e9cc <RCC_SetFlashLatencyFromMSIRange>
 800dfac:	4603      	mov	r3, r0
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d001      	beq.n	800dfb6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	e317      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800dfb6:	f000 fcc9 	bl	800e94c <HAL_RCC_GetHCLKFreq>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	4aa4      	ldr	r2, [pc, #656]	@ (800e250 <HAL_RCC_OscConfig+0x344>)
 800dfbe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800dfc0:	4ba4      	ldr	r3, [pc, #656]	@ (800e254 <HAL_RCC_OscConfig+0x348>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f7fc fe4f 	bl	800ac68 <HAL_InitTick>
 800dfca:	4603      	mov	r3, r0
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d039      	beq.n	800e044 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800dfd0:	2301      	movs	r3, #1
 800dfd2:	e308      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	69db      	ldr	r3, [r3, #28]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d01e      	beq.n	800e01a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800dfdc:	f7ff fdb0 	bl	800db40 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800dfe0:	f7fc fe90 	bl	800ad04 <HAL_GetTick>
 800dfe4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800dfe6:	e008      	b.n	800dffa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800dfe8:	f7fc fe8c 	bl	800ad04 <HAL_GetTick>
 800dfec:	4602      	mov	r2, r0
 800dfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff0:	1ad3      	subs	r3, r2, r3
 800dff2:	2b02      	cmp	r3, #2
 800dff4:	d901      	bls.n	800dffa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800dff6:	2303      	movs	r3, #3
 800dff8:	e2f5      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800dffa:	f7ff fdbf 	bl	800db7c <LL_RCC_MSI_IsReady>
 800dffe:	4603      	mov	r3, r0
 800e000:	2b00      	cmp	r3, #0
 800e002:	d0f1      	beq.n	800dfe8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e008:	4618      	mov	r0, r3
 800e00a:	f7ff fdc8 	bl	800db9e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6a1b      	ldr	r3, [r3, #32]
 800e012:	4618      	mov	r0, r3
 800e014:	f7ff fdec 	bl	800dbf0 <LL_RCC_MSI_SetCalibTrimming>
 800e018:	e015      	b.n	800e046 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800e01a:	f7ff fda0 	bl	800db5e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800e01e:	f7fc fe71 	bl	800ad04 <HAL_GetTick>
 800e022:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800e024:	e008      	b.n	800e038 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800e026:	f7fc fe6d 	bl	800ad04 <HAL_GetTick>
 800e02a:	4602      	mov	r2, r0
 800e02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e02e:	1ad3      	subs	r3, r2, r3
 800e030:	2b02      	cmp	r3, #2
 800e032:	d901      	bls.n	800e038 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800e034:	2303      	movs	r3, #3
 800e036:	e2d6      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800e038:	f7ff fda0 	bl	800db7c <LL_RCC_MSI_IsReady>
 800e03c:	4603      	mov	r3, r0
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d1f1      	bne.n	800e026 <HAL_RCC_OscConfig+0x11a>
 800e042:	e000      	b.n	800e046 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800e044:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f003 0301 	and.w	r3, r3, #1
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d047      	beq.n	800e0e2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e052:	f7ff fdf6 	bl	800dc42 <LL_RCC_GetSysClkSource>
 800e056:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e058:	f7ff feef 	bl	800de3a <LL_RCC_PLL_GetMainSource>
 800e05c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800e05e:	6a3b      	ldr	r3, [r7, #32]
 800e060:	2b08      	cmp	r3, #8
 800e062:	d005      	beq.n	800e070 <HAL_RCC_OscConfig+0x164>
 800e064:	6a3b      	ldr	r3, [r7, #32]
 800e066:	2b0c      	cmp	r3, #12
 800e068:	d108      	bne.n	800e07c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800e06a:	69fb      	ldr	r3, [r7, #28]
 800e06c:	2b03      	cmp	r3, #3
 800e06e:	d105      	bne.n	800e07c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	685b      	ldr	r3, [r3, #4]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d134      	bne.n	800e0e2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800e078:	2301      	movs	r3, #1
 800e07a:	e2b4      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	685b      	ldr	r3, [r3, #4]
 800e080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e084:	d102      	bne.n	800e08c <HAL_RCC_OscConfig+0x180>
 800e086:	f7ff fbdd 	bl	800d844 <LL_RCC_HSE_Enable>
 800e08a:	e001      	b.n	800e090 <HAL_RCC_OscConfig+0x184>
 800e08c:	f7ff fbe9 	bl	800d862 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	685b      	ldr	r3, [r3, #4]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d012      	beq.n	800e0be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e098:	f7fc fe34 	bl	800ad04 <HAL_GetTick>
 800e09c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800e09e:	e008      	b.n	800e0b2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e0a0:	f7fc fe30 	bl	800ad04 <HAL_GetTick>
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a8:	1ad3      	subs	r3, r2, r3
 800e0aa:	2b64      	cmp	r3, #100	@ 0x64
 800e0ac:	d901      	bls.n	800e0b2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800e0ae:	2303      	movs	r3, #3
 800e0b0:	e299      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800e0b2:	f7ff fbe5 	bl	800d880 <LL_RCC_HSE_IsReady>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d0f1      	beq.n	800e0a0 <HAL_RCC_OscConfig+0x194>
 800e0bc:	e011      	b.n	800e0e2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0be:	f7fc fe21 	bl	800ad04 <HAL_GetTick>
 800e0c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800e0c4:	e008      	b.n	800e0d8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e0c6:	f7fc fe1d 	bl	800ad04 <HAL_GetTick>
 800e0ca:	4602      	mov	r2, r0
 800e0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ce:	1ad3      	subs	r3, r2, r3
 800e0d0:	2b64      	cmp	r3, #100	@ 0x64
 800e0d2:	d901      	bls.n	800e0d8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800e0d4:	2303      	movs	r3, #3
 800e0d6:	e286      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800e0d8:	f7ff fbd2 	bl	800d880 <LL_RCC_HSE_IsReady>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d1f1      	bne.n	800e0c6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f003 0302 	and.w	r3, r3, #2
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d04c      	beq.n	800e188 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e0ee:	f7ff fda8 	bl	800dc42 <LL_RCC_GetSysClkSource>
 800e0f2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e0f4:	f7ff fea1 	bl	800de3a <LL_RCC_PLL_GetMainSource>
 800e0f8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800e0fa:	69bb      	ldr	r3, [r7, #24]
 800e0fc:	2b04      	cmp	r3, #4
 800e0fe:	d005      	beq.n	800e10c <HAL_RCC_OscConfig+0x200>
 800e100:	69bb      	ldr	r3, [r7, #24]
 800e102:	2b0c      	cmp	r3, #12
 800e104:	d10e      	bne.n	800e124 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	2b02      	cmp	r3, #2
 800e10a:	d10b      	bne.n	800e124 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	68db      	ldr	r3, [r3, #12]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d101      	bne.n	800e118 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800e114:	2301      	movs	r3, #1
 800e116:	e266      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	691b      	ldr	r3, [r3, #16]
 800e11c:	4618      	mov	r0, r3
 800e11e:	f7ff fbf1 	bl	800d904 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800e122:	e031      	b.n	800e188 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	68db      	ldr	r3, [r3, #12]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d019      	beq.n	800e160 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e12c:	f7ff fbba 	bl	800d8a4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e130:	f7fc fde8 	bl	800ad04 <HAL_GetTick>
 800e134:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800e136:	e008      	b.n	800e14a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e138:	f7fc fde4 	bl	800ad04 <HAL_GetTick>
 800e13c:	4602      	mov	r2, r0
 800e13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e140:	1ad3      	subs	r3, r2, r3
 800e142:	2b02      	cmp	r3, #2
 800e144:	d901      	bls.n	800e14a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e146:	2303      	movs	r3, #3
 800e148:	e24d      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800e14a:	f7ff fbc9 	bl	800d8e0 <LL_RCC_HSI_IsReady>
 800e14e:	4603      	mov	r3, r0
 800e150:	2b00      	cmp	r3, #0
 800e152:	d0f1      	beq.n	800e138 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	691b      	ldr	r3, [r3, #16]
 800e158:	4618      	mov	r0, r3
 800e15a:	f7ff fbd3 	bl	800d904 <LL_RCC_HSI_SetCalibTrimming>
 800e15e:	e013      	b.n	800e188 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e160:	f7ff fbaf 	bl	800d8c2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e164:	f7fc fdce 	bl	800ad04 <HAL_GetTick>
 800e168:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800e16a:	e008      	b.n	800e17e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e16c:	f7fc fdca 	bl	800ad04 <HAL_GetTick>
 800e170:	4602      	mov	r2, r0
 800e172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e174:	1ad3      	subs	r3, r2, r3
 800e176:	2b02      	cmp	r3, #2
 800e178:	d901      	bls.n	800e17e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800e17a:	2303      	movs	r3, #3
 800e17c:	e233      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800e17e:	f7ff fbaf 	bl	800d8e0 <LL_RCC_HSI_IsReady>
 800e182:	4603      	mov	r3, r0
 800e184:	2b00      	cmp	r3, #0
 800e186:	d1f1      	bne.n	800e16c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	f003 0308 	and.w	r3, r3, #8
 800e190:	2b00      	cmp	r3, #0
 800e192:	d106      	bne.n	800e1a2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	f000 80a3 	beq.w	800e2e8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	695b      	ldr	r3, [r3, #20]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d076      	beq.n	800e298 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	f003 0310 	and.w	r3, r3, #16
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d046      	beq.n	800e244 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800e1b6:	f7ff fc66 	bl	800da86 <LL_RCC_LSI1_IsReady>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d113      	bne.n	800e1e8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800e1c0:	f7ff fc3f 	bl	800da42 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e1c4:	f7fc fd9e 	bl	800ad04 <HAL_GetTick>
 800e1c8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800e1ca:	e008      	b.n	800e1de <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e1cc:	f7fc fd9a 	bl	800ad04 <HAL_GetTick>
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1d4:	1ad3      	subs	r3, r2, r3
 800e1d6:	2b02      	cmp	r3, #2
 800e1d8:	d901      	bls.n	800e1de <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800e1da:	2303      	movs	r3, #3
 800e1dc:	e203      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800e1de:	f7ff fc52 	bl	800da86 <LL_RCC_LSI1_IsReady>
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d0f1      	beq.n	800e1cc <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800e1e8:	f7ff fc5f 	bl	800daaa <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1ec:	f7fc fd8a 	bl	800ad04 <HAL_GetTick>
 800e1f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800e1f2:	e008      	b.n	800e206 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800e1f4:	f7fc fd86 	bl	800ad04 <HAL_GetTick>
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1fc:	1ad3      	subs	r3, r2, r3
 800e1fe:	2b03      	cmp	r3, #3
 800e200:	d901      	bls.n	800e206 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800e202:	2303      	movs	r3, #3
 800e204:	e1ef      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800e206:	f7ff fc72 	bl	800daee <LL_RCC_LSI2_IsReady>
 800e20a:	4603      	mov	r3, r0
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d0f1      	beq.n	800e1f4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	699b      	ldr	r3, [r3, #24]
 800e214:	4618      	mov	r0, r3
 800e216:	f7ff fc7c 	bl	800db12 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800e21a:	f7ff fc23 	bl	800da64 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e21e:	f7fc fd71 	bl	800ad04 <HAL_GetTick>
 800e222:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800e224:	e008      	b.n	800e238 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e226:	f7fc fd6d 	bl	800ad04 <HAL_GetTick>
 800e22a:	4602      	mov	r2, r0
 800e22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e22e:	1ad3      	subs	r3, r2, r3
 800e230:	2b02      	cmp	r3, #2
 800e232:	d901      	bls.n	800e238 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800e234:	2303      	movs	r3, #3
 800e236:	e1d6      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800e238:	f7ff fc25 	bl	800da86 <LL_RCC_LSI1_IsReady>
 800e23c:	4603      	mov	r3, r0
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d1f1      	bne.n	800e226 <HAL_RCC_OscConfig+0x31a>
 800e242:	e051      	b.n	800e2e8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800e244:	f7ff fbfd 	bl	800da42 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e248:	f7fc fd5c 	bl	800ad04 <HAL_GetTick>
 800e24c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800e24e:	e00c      	b.n	800e26a <HAL_RCC_OscConfig+0x35e>
 800e250:	20000008 	.word	0x20000008
 800e254:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e258:	f7fc fd54 	bl	800ad04 <HAL_GetTick>
 800e25c:	4602      	mov	r2, r0
 800e25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e260:	1ad3      	subs	r3, r2, r3
 800e262:	2b02      	cmp	r3, #2
 800e264:	d901      	bls.n	800e26a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800e266:	2303      	movs	r3, #3
 800e268:	e1bd      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800e26a:	f7ff fc0c 	bl	800da86 <LL_RCC_LSI1_IsReady>
 800e26e:	4603      	mov	r3, r0
 800e270:	2b00      	cmp	r3, #0
 800e272:	d0f1      	beq.n	800e258 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800e274:	f7ff fc2a 	bl	800dacc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800e278:	e008      	b.n	800e28c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800e27a:	f7fc fd43 	bl	800ad04 <HAL_GetTick>
 800e27e:	4602      	mov	r2, r0
 800e280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e282:	1ad3      	subs	r3, r2, r3
 800e284:	2b03      	cmp	r3, #3
 800e286:	d901      	bls.n	800e28c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800e288:	2303      	movs	r3, #3
 800e28a:	e1ac      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800e28c:	f7ff fc2f 	bl	800daee <LL_RCC_LSI2_IsReady>
 800e290:	4603      	mov	r3, r0
 800e292:	2b00      	cmp	r3, #0
 800e294:	d1f1      	bne.n	800e27a <HAL_RCC_OscConfig+0x36e>
 800e296:	e027      	b.n	800e2e8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800e298:	f7ff fc18 	bl	800dacc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e29c:	f7fc fd32 	bl	800ad04 <HAL_GetTick>
 800e2a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800e2a2:	e008      	b.n	800e2b6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800e2a4:	f7fc fd2e 	bl	800ad04 <HAL_GetTick>
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ac:	1ad3      	subs	r3, r2, r3
 800e2ae:	2b03      	cmp	r3, #3
 800e2b0:	d901      	bls.n	800e2b6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800e2b2:	2303      	movs	r3, #3
 800e2b4:	e197      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800e2b6:	f7ff fc1a 	bl	800daee <LL_RCC_LSI2_IsReady>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d1f1      	bne.n	800e2a4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800e2c0:	f7ff fbd0 	bl	800da64 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e2c4:	f7fc fd1e 	bl	800ad04 <HAL_GetTick>
 800e2c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800e2ca:	e008      	b.n	800e2de <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e2cc:	f7fc fd1a 	bl	800ad04 <HAL_GetTick>
 800e2d0:	4602      	mov	r2, r0
 800e2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2d4:	1ad3      	subs	r3, r2, r3
 800e2d6:	2b02      	cmp	r3, #2
 800e2d8:	d901      	bls.n	800e2de <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800e2da:	2303      	movs	r3, #3
 800e2dc:	e183      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800e2de:	f7ff fbd2 	bl	800da86 <LL_RCC_LSI1_IsReady>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d1f1      	bne.n	800e2cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	f003 0304 	and.w	r3, r3, #4
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d05b      	beq.n	800e3ac <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e2f4:	4ba7      	ldr	r3, [pc, #668]	@ (800e594 <HAL_RCC_OscConfig+0x688>)
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d114      	bne.n	800e32a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800e300:	f7ff fa70 	bl	800d7e4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e304:	f7fc fcfe 	bl	800ad04 <HAL_GetTick>
 800e308:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e30a:	e008      	b.n	800e31e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e30c:	f7fc fcfa 	bl	800ad04 <HAL_GetTick>
 800e310:	4602      	mov	r2, r0
 800e312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e314:	1ad3      	subs	r3, r2, r3
 800e316:	2b02      	cmp	r3, #2
 800e318:	d901      	bls.n	800e31e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800e31a:	2303      	movs	r3, #3
 800e31c:	e163      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e31e:	4b9d      	ldr	r3, [pc, #628]	@ (800e594 <HAL_RCC_OscConfig+0x688>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e326:	2b00      	cmp	r3, #0
 800e328:	d0f0      	beq.n	800e30c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	689b      	ldr	r3, [r3, #8]
 800e32e:	2b01      	cmp	r3, #1
 800e330:	d102      	bne.n	800e338 <HAL_RCC_OscConfig+0x42c>
 800e332:	f7ff fb30 	bl	800d996 <LL_RCC_LSE_Enable>
 800e336:	e00c      	b.n	800e352 <HAL_RCC_OscConfig+0x446>
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	689b      	ldr	r3, [r3, #8]
 800e33c:	2b05      	cmp	r3, #5
 800e33e:	d104      	bne.n	800e34a <HAL_RCC_OscConfig+0x43e>
 800e340:	f7ff fb4b 	bl	800d9da <LL_RCC_LSE_EnableBypass>
 800e344:	f7ff fb27 	bl	800d996 <LL_RCC_LSE_Enable>
 800e348:	e003      	b.n	800e352 <HAL_RCC_OscConfig+0x446>
 800e34a:	f7ff fb35 	bl	800d9b8 <LL_RCC_LSE_Disable>
 800e34e:	f7ff fb55 	bl	800d9fc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	689b      	ldr	r3, [r3, #8]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d014      	beq.n	800e384 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e35a:	f7fc fcd3 	bl	800ad04 <HAL_GetTick>
 800e35e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800e360:	e00a      	b.n	800e378 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e362:	f7fc fccf 	bl	800ad04 <HAL_GetTick>
 800e366:	4602      	mov	r2, r0
 800e368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e36a:	1ad3      	subs	r3, r2, r3
 800e36c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e370:	4293      	cmp	r3, r2
 800e372:	d901      	bls.n	800e378 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800e374:	2303      	movs	r3, #3
 800e376:	e136      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800e378:	f7ff fb51 	bl	800da1e <LL_RCC_LSE_IsReady>
 800e37c:	4603      	mov	r3, r0
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d0ef      	beq.n	800e362 <HAL_RCC_OscConfig+0x456>
 800e382:	e013      	b.n	800e3ac <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e384:	f7fc fcbe 	bl	800ad04 <HAL_GetTick>
 800e388:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800e38a:	e00a      	b.n	800e3a2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e38c:	f7fc fcba 	bl	800ad04 <HAL_GetTick>
 800e390:	4602      	mov	r2, r0
 800e392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e394:	1ad3      	subs	r3, r2, r3
 800e396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d901      	bls.n	800e3a2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800e39e:	2303      	movs	r3, #3
 800e3a0:	e121      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800e3a2:	f7ff fb3c 	bl	800da1e <LL_RCC_LSE_IsReady>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d1ef      	bne.n	800e38c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d02c      	beq.n	800e412 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d014      	beq.n	800e3ea <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e3c0:	f7ff fab5 	bl	800d92e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e3c4:	f7fc fc9e 	bl	800ad04 <HAL_GetTick>
 800e3c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800e3ca:	e008      	b.n	800e3de <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e3cc:	f7fc fc9a 	bl	800ad04 <HAL_GetTick>
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3d4:	1ad3      	subs	r3, r2, r3
 800e3d6:	2b02      	cmp	r3, #2
 800e3d8:	d901      	bls.n	800e3de <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800e3da:	2303      	movs	r3, #3
 800e3dc:	e103      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800e3de:	f7ff fac8 	bl	800d972 <LL_RCC_HSI48_IsReady>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d0f1      	beq.n	800e3cc <HAL_RCC_OscConfig+0x4c0>
 800e3e8:	e013      	b.n	800e412 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e3ea:	f7ff fab1 	bl	800d950 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e3ee:	f7fc fc89 	bl	800ad04 <HAL_GetTick>
 800e3f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800e3f4:	e008      	b.n	800e408 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e3f6:	f7fc fc85 	bl	800ad04 <HAL_GetTick>
 800e3fa:	4602      	mov	r2, r0
 800e3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3fe:	1ad3      	subs	r3, r2, r3
 800e400:	2b02      	cmp	r3, #2
 800e402:	d901      	bls.n	800e408 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800e404:	2303      	movs	r3, #3
 800e406:	e0ee      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800e408:	f7ff fab3 	bl	800d972 <LL_RCC_HSI48_IsReady>
 800e40c:	4603      	mov	r3, r0
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d1f1      	bne.n	800e3f6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e416:	2b00      	cmp	r3, #0
 800e418:	f000 80e4 	beq.w	800e5e4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e41c:	f7ff fc11 	bl	800dc42 <LL_RCC_GetSysClkSource>
 800e420:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800e422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e426:	68db      	ldr	r3, [r3, #12]
 800e428:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e42e:	2b02      	cmp	r3, #2
 800e430:	f040 80b4 	bne.w	800e59c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	f003 0203 	and.w	r2, r3, #3
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e43e:	429a      	cmp	r2, r3
 800e440:	d123      	bne.n	800e48a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e44c:	429a      	cmp	r2, r3
 800e44e:	d11c      	bne.n	800e48a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	0a1b      	lsrs	r3, r3, #8
 800e454:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d114      	bne.n	800e48a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800e46a:	429a      	cmp	r2, r3
 800e46c:	d10d      	bne.n	800e48a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e478:	429a      	cmp	r2, r3
 800e47a:	d106      	bne.n	800e48a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800e486:	429a      	cmp	r2, r3
 800e488:	d05d      	beq.n	800e546 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	2b0c      	cmp	r3, #12
 800e48e:	d058      	beq.n	800e542 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800e490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d001      	beq.n	800e4a2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800e49e:	2301      	movs	r3, #1
 800e4a0:	e0a1      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800e4a2:	f7ff fc84 	bl	800ddae <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800e4a6:	f7fc fc2d 	bl	800ad04 <HAL_GetTick>
 800e4aa:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e4ac:	e008      	b.n	800e4c0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e4ae:	f7fc fc29 	bl	800ad04 <HAL_GetTick>
 800e4b2:	4602      	mov	r2, r0
 800e4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b6:	1ad3      	subs	r3, r2, r3
 800e4b8:	2b02      	cmp	r3, #2
 800e4ba:	d901      	bls.n	800e4c0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800e4bc:	2303      	movs	r3, #3
 800e4be:	e092      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e4c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d1ef      	bne.n	800e4ae <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e4ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e4d2:	68da      	ldr	r2, [r3, #12]
 800e4d4:	4b30      	ldr	r3, [pc, #192]	@ (800e598 <HAL_RCC_OscConfig+0x68c>)
 800e4d6:	4013      	ands	r3, r2
 800e4d8:	687a      	ldr	r2, [r7, #4]
 800e4da:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800e4dc:	687a      	ldr	r2, [r7, #4]
 800e4de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e4e0:	4311      	orrs	r1, r2
 800e4e2:	687a      	ldr	r2, [r7, #4]
 800e4e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e4e6:	0212      	lsls	r2, r2, #8
 800e4e8:	4311      	orrs	r1, r2
 800e4ea:	687a      	ldr	r2, [r7, #4]
 800e4ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e4ee:	4311      	orrs	r1, r2
 800e4f0:	687a      	ldr	r2, [r7, #4]
 800e4f2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e4f4:	4311      	orrs	r1, r2
 800e4f6:	687a      	ldr	r2, [r7, #4]
 800e4f8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800e4fa:	430a      	orrs	r2, r1
 800e4fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e500:	4313      	orrs	r3, r2
 800e502:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800e504:	f7ff fc44 	bl	800dd90 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e508:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e50c:	68db      	ldr	r3, [r3, #12]
 800e50e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e512:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e516:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800e518:	f7fc fbf4 	bl	800ad04 <HAL_GetTick>
 800e51c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e51e:	e008      	b.n	800e532 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e520:	f7fc fbf0 	bl	800ad04 <HAL_GetTick>
 800e524:	4602      	mov	r2, r0
 800e526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e528:	1ad3      	subs	r3, r2, r3
 800e52a:	2b02      	cmp	r3, #2
 800e52c:	d901      	bls.n	800e532 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800e52e:	2303      	movs	r3, #3
 800e530:	e059      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d0ef      	beq.n	800e520 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e540:	e050      	b.n	800e5e4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800e542:	2301      	movs	r3, #1
 800e544:	e04f      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e546:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e550:	2b00      	cmp	r3, #0
 800e552:	d147      	bne.n	800e5e4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800e554:	f7ff fc1c 	bl	800dd90 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e558:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e55c:	68db      	ldr	r3, [r3, #12]
 800e55e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e566:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e568:	f7fc fbcc 	bl	800ad04 <HAL_GetTick>
 800e56c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e56e:	e008      	b.n	800e582 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e570:	f7fc fbc8 	bl	800ad04 <HAL_GetTick>
 800e574:	4602      	mov	r2, r0
 800e576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e578:	1ad3      	subs	r3, r2, r3
 800e57a:	2b02      	cmp	r3, #2
 800e57c:	d901      	bls.n	800e582 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800e57e:	2303      	movs	r3, #3
 800e580:	e031      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e582:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d0ef      	beq.n	800e570 <HAL_RCC_OscConfig+0x664>
 800e590:	e028      	b.n	800e5e4 <HAL_RCC_OscConfig+0x6d8>
 800e592:	bf00      	nop
 800e594:	58000400 	.word	0x58000400
 800e598:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e59c:	693b      	ldr	r3, [r7, #16]
 800e59e:	2b0c      	cmp	r3, #12
 800e5a0:	d01e      	beq.n	800e5e0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e5a2:	f7ff fc04 	bl	800ddae <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5a6:	f7fc fbad 	bl	800ad04 <HAL_GetTick>
 800e5aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e5ac:	e008      	b.n	800e5c0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e5ae:	f7fc fba9 	bl	800ad04 <HAL_GetTick>
 800e5b2:	4602      	mov	r2, r0
 800e5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5b6:	1ad3      	subs	r3, r2, r3
 800e5b8:	2b02      	cmp	r3, #2
 800e5ba:	d901      	bls.n	800e5c0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800e5bc:	2303      	movs	r3, #3
 800e5be:	e012      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e5c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d1ef      	bne.n	800e5ae <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800e5ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e5d2:	68da      	ldr	r2, [r3, #12]
 800e5d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e5d8:	4b05      	ldr	r3, [pc, #20]	@ (800e5f0 <HAL_RCC_OscConfig+0x6e4>)
 800e5da:	4013      	ands	r3, r2
 800e5dc:	60cb      	str	r3, [r1, #12]
 800e5de:	e001      	b.n	800e5e4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800e5e0:	2301      	movs	r3, #1
 800e5e2:	e000      	b.n	800e5e6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800e5e4:	2300      	movs	r3, #0
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3734      	adds	r7, #52	@ 0x34
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd90      	pop	{r4, r7, pc}
 800e5ee:	bf00      	nop
 800e5f0:	eefefffc 	.word	0xeefefffc

0800e5f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b084      	sub	sp, #16
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d101      	bne.n	800e608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e604:	2301      	movs	r3, #1
 800e606:	e12d      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e608:	4b98      	ldr	r3, [pc, #608]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	f003 0307 	and.w	r3, r3, #7
 800e610:	683a      	ldr	r2, [r7, #0]
 800e612:	429a      	cmp	r2, r3
 800e614:	d91b      	bls.n	800e64e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e616:	4b95      	ldr	r3, [pc, #596]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f023 0207 	bic.w	r2, r3, #7
 800e61e:	4993      	ldr	r1, [pc, #588]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	4313      	orrs	r3, r2
 800e624:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e626:	f7fc fb6d 	bl	800ad04 <HAL_GetTick>
 800e62a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e62c:	e008      	b.n	800e640 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800e62e:	f7fc fb69 	bl	800ad04 <HAL_GetTick>
 800e632:	4602      	mov	r2, r0
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	1ad3      	subs	r3, r2, r3
 800e638:	2b02      	cmp	r3, #2
 800e63a:	d901      	bls.n	800e640 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800e63c:	2303      	movs	r3, #3
 800e63e:	e111      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e640:	4b8a      	ldr	r3, [pc, #552]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	f003 0307 	and.w	r3, r3, #7
 800e648:	683a      	ldr	r2, [r7, #0]
 800e64a:	429a      	cmp	r2, r3
 800e64c:	d1ef      	bne.n	800e62e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	f003 0302 	and.w	r3, r3, #2
 800e656:	2b00      	cmp	r3, #0
 800e658:	d016      	beq.n	800e688 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	689b      	ldr	r3, [r3, #8]
 800e65e:	4618      	mov	r0, r3
 800e660:	f7ff fafb 	bl	800dc5a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e664:	f7fc fb4e 	bl	800ad04 <HAL_GetTick>
 800e668:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800e66a:	e008      	b.n	800e67e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e66c:	f7fc fb4a 	bl	800ad04 <HAL_GetTick>
 800e670:	4602      	mov	r2, r0
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	1ad3      	subs	r3, r2, r3
 800e676:	2b02      	cmp	r3, #2
 800e678:	d901      	bls.n	800e67e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800e67a:	2303      	movs	r3, #3
 800e67c:	e0f2      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800e67e:	f7ff fbe8 	bl	800de52 <LL_RCC_IsActiveFlag_HPRE>
 800e682:	4603      	mov	r3, r0
 800e684:	2b00      	cmp	r3, #0
 800e686:	d0f1      	beq.n	800e66c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	f003 0320 	and.w	r3, r3, #32
 800e690:	2b00      	cmp	r3, #0
 800e692:	d016      	beq.n	800e6c2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	695b      	ldr	r3, [r3, #20]
 800e698:	4618      	mov	r0, r3
 800e69a:	f7ff faf2 	bl	800dc82 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e69e:	f7fc fb31 	bl	800ad04 <HAL_GetTick>
 800e6a2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800e6a4:	e008      	b.n	800e6b8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e6a6:	f7fc fb2d 	bl	800ad04 <HAL_GetTick>
 800e6aa:	4602      	mov	r2, r0
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	1ad3      	subs	r3, r2, r3
 800e6b0:	2b02      	cmp	r3, #2
 800e6b2:	d901      	bls.n	800e6b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800e6b4:	2303      	movs	r3, #3
 800e6b6:	e0d5      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800e6b8:	f7ff fbdd 	bl	800de76 <LL_RCC_IsActiveFlag_C2HPRE>
 800e6bc:	4603      	mov	r3, r0
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d0f1      	beq.n	800e6a6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d016      	beq.n	800e6fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	699b      	ldr	r3, [r3, #24]
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	f7ff faeb 	bl	800dcae <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e6d8:	f7fc fb14 	bl	800ad04 <HAL_GetTick>
 800e6dc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800e6de:	e008      	b.n	800e6f2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e6e0:	f7fc fb10 	bl	800ad04 <HAL_GetTick>
 800e6e4:	4602      	mov	r2, r0
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	1ad3      	subs	r3, r2, r3
 800e6ea:	2b02      	cmp	r3, #2
 800e6ec:	d901      	bls.n	800e6f2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800e6ee:	2303      	movs	r3, #3
 800e6f0:	e0b8      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800e6f2:	f7ff fbd3 	bl	800de9c <LL_RCC_IsActiveFlag_SHDHPRE>
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d0f1      	beq.n	800e6e0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	f003 0304 	and.w	r3, r3, #4
 800e704:	2b00      	cmp	r3, #0
 800e706:	d016      	beq.n	800e736 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	68db      	ldr	r3, [r3, #12]
 800e70c:	4618      	mov	r0, r3
 800e70e:	f7ff fae5 	bl	800dcdc <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e712:	f7fc faf7 	bl	800ad04 <HAL_GetTick>
 800e716:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800e718:	e008      	b.n	800e72c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e71a:	f7fc faf3 	bl	800ad04 <HAL_GetTick>
 800e71e:	4602      	mov	r2, r0
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	1ad3      	subs	r3, r2, r3
 800e724:	2b02      	cmp	r3, #2
 800e726:	d901      	bls.n	800e72c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800e728:	2303      	movs	r3, #3
 800e72a:	e09b      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800e72c:	f7ff fbc9 	bl	800dec2 <LL_RCC_IsActiveFlag_PPRE1>
 800e730:	4603      	mov	r3, r0
 800e732:	2b00      	cmp	r3, #0
 800e734:	d0f1      	beq.n	800e71a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	f003 0308 	and.w	r3, r3, #8
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d017      	beq.n	800e772 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	691b      	ldr	r3, [r3, #16]
 800e746:	00db      	lsls	r3, r3, #3
 800e748:	4618      	mov	r0, r3
 800e74a:	f7ff fadb 	bl	800dd04 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e74e:	f7fc fad9 	bl	800ad04 <HAL_GetTick>
 800e752:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800e754:	e008      	b.n	800e768 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e756:	f7fc fad5 	bl	800ad04 <HAL_GetTick>
 800e75a:	4602      	mov	r2, r0
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	1ad3      	subs	r3, r2, r3
 800e760:	2b02      	cmp	r3, #2
 800e762:	d901      	bls.n	800e768 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800e764:	2303      	movs	r3, #3
 800e766:	e07d      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800e768:	f7ff fbbd 	bl	800dee6 <LL_RCC_IsActiveFlag_PPRE2>
 800e76c:	4603      	mov	r3, r0
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d0f1      	beq.n	800e756 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	f003 0301 	and.w	r3, r3, #1
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d043      	beq.n	800e806 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	685b      	ldr	r3, [r3, #4]
 800e782:	2b02      	cmp	r3, #2
 800e784:	d106      	bne.n	800e794 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800e786:	f7ff f87b 	bl	800d880 <LL_RCC_HSE_IsReady>
 800e78a:	4603      	mov	r3, r0
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d11e      	bne.n	800e7ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e790:	2301      	movs	r3, #1
 800e792:	e067      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	2b03      	cmp	r3, #3
 800e79a:	d106      	bne.n	800e7aa <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800e79c:	f7ff fb16 	bl	800ddcc <LL_RCC_PLL_IsReady>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d113      	bne.n	800e7ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	e05c      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	685b      	ldr	r3, [r3, #4]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d106      	bne.n	800e7c0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800e7b2:	f7ff f9e3 	bl	800db7c <LL_RCC_MSI_IsReady>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d108      	bne.n	800e7ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e7bc:	2301      	movs	r3, #1
 800e7be:	e051      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800e7c0:	f7ff f88e 	bl	800d8e0 <LL_RCC_HSI_IsReady>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d101      	bne.n	800e7ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e7ca:	2301      	movs	r3, #1
 800e7cc:	e04a      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	685b      	ldr	r3, [r3, #4]
 800e7d2:	4618      	mov	r0, r3
 800e7d4:	f7ff fa21 	bl	800dc1a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e7d8:	f7fc fa94 	bl	800ad04 <HAL_GetTick>
 800e7dc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e7de:	e00a      	b.n	800e7f6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e7e0:	f7fc fa90 	bl	800ad04 <HAL_GetTick>
 800e7e4:	4602      	mov	r2, r0
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	1ad3      	subs	r3, r2, r3
 800e7ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e7ee:	4293      	cmp	r3, r2
 800e7f0:	d901      	bls.n	800e7f6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800e7f2:	2303      	movs	r3, #3
 800e7f4:	e036      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e7f6:	f7ff fa24 	bl	800dc42 <LL_RCC_GetSysClkSource>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	009b      	lsls	r3, r3, #2
 800e802:	429a      	cmp	r2, r3
 800e804:	d1ec      	bne.n	800e7e0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e806:	4b19      	ldr	r3, [pc, #100]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f003 0307 	and.w	r3, r3, #7
 800e80e:	683a      	ldr	r2, [r7, #0]
 800e810:	429a      	cmp	r2, r3
 800e812:	d21b      	bcs.n	800e84c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e814:	4b15      	ldr	r3, [pc, #84]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	f023 0207 	bic.w	r2, r3, #7
 800e81c:	4913      	ldr	r1, [pc, #76]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	4313      	orrs	r3, r2
 800e822:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e824:	f7fc fa6e 	bl	800ad04 <HAL_GetTick>
 800e828:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e82a:	e008      	b.n	800e83e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800e82c:	f7fc fa6a 	bl	800ad04 <HAL_GetTick>
 800e830:	4602      	mov	r2, r0
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	1ad3      	subs	r3, r2, r3
 800e836:	2b02      	cmp	r3, #2
 800e838:	d901      	bls.n	800e83e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800e83a:	2303      	movs	r3, #3
 800e83c:	e012      	b.n	800e864 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e83e:	4b0b      	ldr	r3, [pc, #44]	@ (800e86c <HAL_RCC_ClockConfig+0x278>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	f003 0307 	and.w	r3, r3, #7
 800e846:	683a      	ldr	r2, [r7, #0]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d1ef      	bne.n	800e82c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800e84c:	f000 f87e 	bl	800e94c <HAL_RCC_GetHCLKFreq>
 800e850:	4603      	mov	r3, r0
 800e852:	4a07      	ldr	r2, [pc, #28]	@ (800e870 <HAL_RCC_ClockConfig+0x27c>)
 800e854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800e856:	f7fc fa61 	bl	800ad1c <HAL_GetTickPrio>
 800e85a:	4603      	mov	r3, r0
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7fc fa03 	bl	800ac68 <HAL_InitTick>
 800e862:	4603      	mov	r3, r0
}
 800e864:	4618      	mov	r0, r3
 800e866:	3710      	adds	r7, #16
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}
 800e86c:	58004000 	.word	0x58004000
 800e870:	20000008 	.word	0x20000008

0800e874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e874:	b590      	push	{r4, r7, lr}
 800e876:	b085      	sub	sp, #20
 800e878:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e87a:	f7ff f9e2 	bl	800dc42 <LL_RCC_GetSysClkSource>
 800e87e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d10a      	bne.n	800e89c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800e886:	f7ff f99e 	bl	800dbc6 <LL_RCC_MSI_GetRange>
 800e88a:	4603      	mov	r3, r0
 800e88c:	091b      	lsrs	r3, r3, #4
 800e88e:	f003 030f 	and.w	r3, r3, #15
 800e892:	4a2b      	ldr	r2, [pc, #172]	@ (800e940 <HAL_RCC_GetSysClockFreq+0xcc>)
 800e894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e898:	60fb      	str	r3, [r7, #12]
 800e89a:	e04b      	b.n	800e934 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2b04      	cmp	r3, #4
 800e8a0:	d102      	bne.n	800e8a8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e8a2:	4b28      	ldr	r3, [pc, #160]	@ (800e944 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e8a4:	60fb      	str	r3, [r7, #12]
 800e8a6:	e045      	b.n	800e934 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	2b08      	cmp	r3, #8
 800e8ac:	d10a      	bne.n	800e8c4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800e8ae:	f7fe ffb7 	bl	800d820 <LL_RCC_HSE_IsEnabledDiv2>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	2b01      	cmp	r3, #1
 800e8b6:	d102      	bne.n	800e8be <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800e8b8:	4b22      	ldr	r3, [pc, #136]	@ (800e944 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e8ba:	60fb      	str	r3, [r7, #12]
 800e8bc:	e03a      	b.n	800e934 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800e8be:	4b22      	ldr	r3, [pc, #136]	@ (800e948 <HAL_RCC_GetSysClockFreq+0xd4>)
 800e8c0:	60fb      	str	r3, [r7, #12]
 800e8c2:	e037      	b.n	800e934 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800e8c4:	f7ff fab9 	bl	800de3a <LL_RCC_PLL_GetMainSource>
 800e8c8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	2b02      	cmp	r3, #2
 800e8ce:	d003      	beq.n	800e8d8 <HAL_RCC_GetSysClockFreq+0x64>
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	2b03      	cmp	r3, #3
 800e8d4:	d003      	beq.n	800e8de <HAL_RCC_GetSysClockFreq+0x6a>
 800e8d6:	e00d      	b.n	800e8f4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800e8d8:	4b1a      	ldr	r3, [pc, #104]	@ (800e944 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e8da:	60bb      	str	r3, [r7, #8]
        break;
 800e8dc:	e015      	b.n	800e90a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800e8de:	f7fe ff9f 	bl	800d820 <LL_RCC_HSE_IsEnabledDiv2>
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	2b01      	cmp	r3, #1
 800e8e6:	d102      	bne.n	800e8ee <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800e8e8:	4b16      	ldr	r3, [pc, #88]	@ (800e944 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e8ea:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800e8ec:	e00d      	b.n	800e90a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800e8ee:	4b16      	ldr	r3, [pc, #88]	@ (800e948 <HAL_RCC_GetSysClockFreq+0xd4>)
 800e8f0:	60bb      	str	r3, [r7, #8]
        break;
 800e8f2:	e00a      	b.n	800e90a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800e8f4:	f7ff f967 	bl	800dbc6 <LL_RCC_MSI_GetRange>
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	091b      	lsrs	r3, r3, #4
 800e8fc:	f003 030f 	and.w	r3, r3, #15
 800e900:	4a0f      	ldr	r2, [pc, #60]	@ (800e940 <HAL_RCC_GetSysClockFreq+0xcc>)
 800e902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e906:	60bb      	str	r3, [r7, #8]
        break;
 800e908:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800e90a:	f7ff fa71 	bl	800ddf0 <LL_RCC_PLL_GetN>
 800e90e:	4602      	mov	r2, r0
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	fb03 f402 	mul.w	r4, r3, r2
 800e916:	f7ff fa84 	bl	800de22 <LL_RCC_PLL_GetDivider>
 800e91a:	4603      	mov	r3, r0
 800e91c:	091b      	lsrs	r3, r3, #4
 800e91e:	3301      	adds	r3, #1
 800e920:	fbb4 f4f3 	udiv	r4, r4, r3
 800e924:	f7ff fa71 	bl	800de0a <LL_RCC_PLL_GetR>
 800e928:	4603      	mov	r3, r0
 800e92a:	0f5b      	lsrs	r3, r3, #29
 800e92c:	3301      	adds	r3, #1
 800e92e:	fbb4 f3f3 	udiv	r3, r4, r3
 800e932:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800e934:	68fb      	ldr	r3, [r7, #12]
}
 800e936:	4618      	mov	r0, r3
 800e938:	3714      	adds	r7, #20
 800e93a:	46bd      	mov	sp, r7
 800e93c:	bd90      	pop	{r4, r7, pc}
 800e93e:	bf00      	nop
 800e940:	08019e4c 	.word	0x08019e4c
 800e944:	00f42400 	.word	0x00f42400
 800e948:	01e84800 	.word	0x01e84800

0800e94c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e94c:	b598      	push	{r3, r4, r7, lr}
 800e94e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800e950:	f7ff ff90 	bl	800e874 <HAL_RCC_GetSysClockFreq>
 800e954:	4604      	mov	r4, r0
 800e956:	f7ff f9e9 	bl	800dd2c <LL_RCC_GetAHBPrescaler>
 800e95a:	4603      	mov	r3, r0
 800e95c:	091b      	lsrs	r3, r3, #4
 800e95e:	f003 030f 	and.w	r3, r3, #15
 800e962:	4a03      	ldr	r2, [pc, #12]	@ (800e970 <HAL_RCC_GetHCLKFreq+0x24>)
 800e964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e968:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	bd98      	pop	{r3, r4, r7, pc}
 800e970:	08019dec 	.word	0x08019dec

0800e974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e974:	b598      	push	{r3, r4, r7, lr}
 800e976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800e978:	f7ff ffe8 	bl	800e94c <HAL_RCC_GetHCLKFreq>
 800e97c:	4604      	mov	r4, r0
 800e97e:	f7ff f9ef 	bl	800dd60 <LL_RCC_GetAPB1Prescaler>
 800e982:	4603      	mov	r3, r0
 800e984:	0a1b      	lsrs	r3, r3, #8
 800e986:	f003 0307 	and.w	r3, r3, #7
 800e98a:	4a04      	ldr	r2, [pc, #16]	@ (800e99c <HAL_RCC_GetPCLK1Freq+0x28>)
 800e98c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e990:	f003 031f 	and.w	r3, r3, #31
 800e994:	fa24 f303 	lsr.w	r3, r4, r3
}
 800e998:	4618      	mov	r0, r3
 800e99a:	bd98      	pop	{r3, r4, r7, pc}
 800e99c:	08019e2c 	.word	0x08019e2c

0800e9a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e9a0:	b598      	push	{r3, r4, r7, lr}
 800e9a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800e9a4:	f7ff ffd2 	bl	800e94c <HAL_RCC_GetHCLKFreq>
 800e9a8:	4604      	mov	r4, r0
 800e9aa:	f7ff f9e5 	bl	800dd78 <LL_RCC_GetAPB2Prescaler>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	0adb      	lsrs	r3, r3, #11
 800e9b2:	f003 0307 	and.w	r3, r3, #7
 800e9b6:	4a04      	ldr	r2, [pc, #16]	@ (800e9c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e9b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9bc:	f003 031f 	and.w	r3, r3, #31
 800e9c0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	bd98      	pop	{r3, r4, r7, pc}
 800e9c8:	08019e2c 	.word	0x08019e2c

0800e9cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800e9cc:	b590      	push	{r4, r7, lr}
 800e9ce:	b085      	sub	sp, #20
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2bb0      	cmp	r3, #176	@ 0xb0
 800e9d8:	d903      	bls.n	800e9e2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800e9da:	4b15      	ldr	r3, [pc, #84]	@ (800ea30 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800e9dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9de:	60fb      	str	r3, [r7, #12]
 800e9e0:	e007      	b.n	800e9f2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	091b      	lsrs	r3, r3, #4
 800e9e6:	f003 030f 	and.w	r3, r3, #15
 800e9ea:	4a11      	ldr	r2, [pc, #68]	@ (800ea30 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800e9ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9f0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800e9f2:	f7ff f9a7 	bl	800dd44 <LL_RCC_GetAHB4Prescaler>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	091b      	lsrs	r3, r3, #4
 800e9fa:	f003 030f 	and.w	r3, r3, #15
 800e9fe:	4a0d      	ldr	r2, [pc, #52]	@ (800ea34 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800ea00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea04:	68fa      	ldr	r2, [r7, #12]
 800ea06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea0a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800ea0c:	68bb      	ldr	r3, [r7, #8]
 800ea0e:	4a0a      	ldr	r2, [pc, #40]	@ (800ea38 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800ea10:	fba2 2303 	umull	r2, r3, r2, r3
 800ea14:	0c9c      	lsrs	r4, r3, #18
 800ea16:	f7fe fef5 	bl	800d804 <HAL_PWREx_GetVoltageRange>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	4619      	mov	r1, r3
 800ea1e:	4620      	mov	r0, r4
 800ea20:	f000 f80c 	bl	800ea3c <RCC_SetFlashLatency>
 800ea24:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	3714      	adds	r7, #20
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd90      	pop	{r4, r7, pc}
 800ea2e:	bf00      	nop
 800ea30:	08019e4c 	.word	0x08019e4c
 800ea34:	08019dec 	.word	0x08019dec
 800ea38:	431bde83 	.word	0x431bde83

0800ea3c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800ea3c:	b590      	push	{r4, r7, lr}
 800ea3e:	b093      	sub	sp, #76	@ 0x4c
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
 800ea44:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800ea46:	4b37      	ldr	r3, [pc, #220]	@ (800eb24 <RCC_SetFlashLatency+0xe8>)
 800ea48:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800ea4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ea4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800ea52:	4a35      	ldr	r2, [pc, #212]	@ (800eb28 <RCC_SetFlashLatency+0xec>)
 800ea54:	f107 031c 	add.w	r3, r7, #28
 800ea58:	ca07      	ldmia	r2, {r0, r1, r2}
 800ea5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800ea5e:	4b33      	ldr	r3, [pc, #204]	@ (800eb2c <RCC_SetFlashLatency+0xf0>)
 800ea60:	f107 040c 	add.w	r4, r7, #12
 800ea64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ea66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea74:	d11a      	bne.n	800eaac <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800ea76:	2300      	movs	r3, #0
 800ea78:	643b      	str	r3, [r7, #64]	@ 0x40
 800ea7a:	e013      	b.n	800eaa4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800ea7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ea7e:	009b      	lsls	r3, r3, #2
 800ea80:	3348      	adds	r3, #72	@ 0x48
 800ea82:	443b      	add	r3, r7
 800ea84:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800ea88:	687a      	ldr	r2, [r7, #4]
 800ea8a:	429a      	cmp	r2, r3
 800ea8c:	d807      	bhi.n	800ea9e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800ea8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ea90:	009b      	lsls	r3, r3, #2
 800ea92:	3348      	adds	r3, #72	@ 0x48
 800ea94:	443b      	add	r3, r7
 800ea96:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800ea9a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800ea9c:	e020      	b.n	800eae0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800ea9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eaa0:	3301      	adds	r3, #1
 800eaa2:	643b      	str	r3, [r7, #64]	@ 0x40
 800eaa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eaa6:	2b03      	cmp	r3, #3
 800eaa8:	d9e8      	bls.n	800ea7c <RCC_SetFlashLatency+0x40>
 800eaaa:	e019      	b.n	800eae0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800eaac:	2300      	movs	r3, #0
 800eaae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eab0:	e013      	b.n	800eada <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800eab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eab4:	009b      	lsls	r3, r3, #2
 800eab6:	3348      	adds	r3, #72	@ 0x48
 800eab8:	443b      	add	r3, r7
 800eaba:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800eabe:	687a      	ldr	r2, [r7, #4]
 800eac0:	429a      	cmp	r2, r3
 800eac2:	d807      	bhi.n	800ead4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800eac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eac6:	009b      	lsls	r3, r3, #2
 800eac8:	3348      	adds	r3, #72	@ 0x48
 800eaca:	443b      	add	r3, r7
 800eacc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800ead0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800ead2:	e005      	b.n	800eae0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800ead4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ead6:	3301      	adds	r3, #1
 800ead8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eadc:	2b02      	cmp	r3, #2
 800eade:	d9e8      	bls.n	800eab2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800eae0:	4b13      	ldr	r3, [pc, #76]	@ (800eb30 <RCC_SetFlashLatency+0xf4>)
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	f023 0207 	bic.w	r2, r3, #7
 800eae8:	4911      	ldr	r1, [pc, #68]	@ (800eb30 <RCC_SetFlashLatency+0xf4>)
 800eaea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eaec:	4313      	orrs	r3, r2
 800eaee:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800eaf0:	f7fc f908 	bl	800ad04 <HAL_GetTick>
 800eaf4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800eaf6:	e008      	b.n	800eb0a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800eaf8:	f7fc f904 	bl	800ad04 <HAL_GetTick>
 800eafc:	4602      	mov	r2, r0
 800eafe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb00:	1ad3      	subs	r3, r2, r3
 800eb02:	2b02      	cmp	r3, #2
 800eb04:	d901      	bls.n	800eb0a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800eb06:	2303      	movs	r3, #3
 800eb08:	e007      	b.n	800eb1a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800eb0a:	4b09      	ldr	r3, [pc, #36]	@ (800eb30 <RCC_SetFlashLatency+0xf4>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	f003 0307 	and.w	r3, r3, #7
 800eb12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d1ef      	bne.n	800eaf8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800eb18:	2300      	movs	r3, #0
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	374c      	adds	r7, #76	@ 0x4c
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd90      	pop	{r4, r7, pc}
 800eb22:	bf00      	nop
 800eb24:	0801923c 	.word	0x0801923c
 800eb28:	0801924c 	.word	0x0801924c
 800eb2c:	08019258 	.word	0x08019258
 800eb30:	58004000 	.word	0x58004000

0800eb34 <LL_RCC_LSE_IsEnabled>:
{
 800eb34:	b480      	push	{r7}
 800eb36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800eb38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eb3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb40:	f003 0301 	and.w	r3, r3, #1
 800eb44:	2b01      	cmp	r3, #1
 800eb46:	d101      	bne.n	800eb4c <LL_RCC_LSE_IsEnabled+0x18>
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e000      	b.n	800eb4e <LL_RCC_LSE_IsEnabled+0x1a>
 800eb4c:	2300      	movs	r3, #0
}
 800eb4e:	4618      	mov	r0, r3
 800eb50:	46bd      	mov	sp, r7
 800eb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb56:	4770      	bx	lr

0800eb58 <LL_RCC_LSE_IsReady>:
{
 800eb58:	b480      	push	{r7}
 800eb5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800eb5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eb60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb64:	f003 0302 	and.w	r3, r3, #2
 800eb68:	2b02      	cmp	r3, #2
 800eb6a:	d101      	bne.n	800eb70 <LL_RCC_LSE_IsReady+0x18>
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	e000      	b.n	800eb72 <LL_RCC_LSE_IsReady+0x1a>
 800eb70:	2300      	movs	r3, #0
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	46bd      	mov	sp, r7
 800eb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7a:	4770      	bx	lr

0800eb7c <LL_RCC_SetRFWKPClockSource>:
{
 800eb7c:	b480      	push	{r7}
 800eb7e:	b083      	sub	sp, #12
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800eb84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eb88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800eb8c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800eb90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	4313      	orrs	r3, r2
 800eb98:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800eb9c:	bf00      	nop
 800eb9e:	370c      	adds	r7, #12
 800eba0:	46bd      	mov	sp, r7
 800eba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba6:	4770      	bx	lr

0800eba8 <LL_RCC_SetSMPSClockSource>:
{
 800eba8:	b480      	push	{r7}
 800ebaa:	b083      	sub	sp, #12
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800ebb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ebb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebb6:	f023 0203 	bic.w	r2, r3, #3
 800ebba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	4313      	orrs	r3, r2
 800ebc2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ebc4:	bf00      	nop
 800ebc6:	370c      	adds	r7, #12
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr

0800ebd0 <LL_RCC_SetSMPSPrescaler>:
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b083      	sub	sp, #12
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800ebd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ebdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebde:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ebe2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	4313      	orrs	r3, r2
 800ebea:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ebec:	bf00      	nop
 800ebee:	370c      	adds	r7, #12
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf6:	4770      	bx	lr

0800ebf8 <LL_RCC_SetUSARTClockSource>:
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b083      	sub	sp, #12
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800ec00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec08:	f023 0203 	bic.w	r2, r3, #3
 800ec0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	4313      	orrs	r3, r2
 800ec14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ec18:	bf00      	nop
 800ec1a:	370c      	adds	r7, #12
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr

0800ec24 <LL_RCC_SetLPUARTClockSource>:
{
 800ec24:	b480      	push	{r7}
 800ec26:	b083      	sub	sp, #12
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800ec2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec34:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ec38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ec44:	bf00      	nop
 800ec46:	370c      	adds	r7, #12
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4e:	4770      	bx	lr

0800ec50 <LL_RCC_SetI2CClockSource>:
{
 800ec50:	b480      	push	{r7}
 800ec52:	b083      	sub	sp, #12
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800ec58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec5c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	091b      	lsrs	r3, r3, #4
 800ec64:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800ec68:	43db      	mvns	r3, r3
 800ec6a:	401a      	ands	r2, r3
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	011b      	lsls	r3, r3, #4
 800ec70:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800ec74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ec78:	4313      	orrs	r3, r2
 800ec7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ec7e:	bf00      	nop
 800ec80:	370c      	adds	r7, #12
 800ec82:	46bd      	mov	sp, r7
 800ec84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec88:	4770      	bx	lr

0800ec8a <LL_RCC_SetLPTIMClockSource>:
{
 800ec8a:	b480      	push	{r7}
 800ec8c:	b083      	sub	sp, #12
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800ec92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec96:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	0c1b      	lsrs	r3, r3, #16
 800ec9e:	041b      	lsls	r3, r3, #16
 800eca0:	43db      	mvns	r3, r3
 800eca2:	401a      	ands	r2, r3
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	041b      	lsls	r3, r3, #16
 800eca8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ecac:	4313      	orrs	r3, r2
 800ecae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ecb2:	bf00      	nop
 800ecb4:	370c      	adds	r7, #12
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbc:	4770      	bx	lr

0800ecbe <LL_RCC_SetSAIClockSource>:
{
 800ecbe:	b480      	push	{r7}
 800ecc0:	b083      	sub	sp, #12
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800ecc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ecca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ecd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	4313      	orrs	r3, r2
 800ecda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ecde:	bf00      	nop
 800ece0:	370c      	adds	r7, #12
 800ece2:	46bd      	mov	sp, r7
 800ece4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece8:	4770      	bx	lr

0800ecea <LL_RCC_SetRNGClockSource>:
{
 800ecea:	b480      	push	{r7}
 800ecec:	b083      	sub	sp, #12
 800ecee:	af00      	add	r7, sp, #0
 800ecf0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800ecf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ecf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecfa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ecfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	4313      	orrs	r3, r2
 800ed06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ed0a:	bf00      	nop
 800ed0c:	370c      	adds	r7, #12
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed14:	4770      	bx	lr

0800ed16 <LL_RCC_SetCLK48ClockSource>:
{
 800ed16:	b480      	push	{r7}
 800ed18:	b083      	sub	sp, #12
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800ed1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ed22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ed2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	4313      	orrs	r3, r2
 800ed32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ed36:	bf00      	nop
 800ed38:	370c      	adds	r7, #12
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed40:	4770      	bx	lr

0800ed42 <LL_RCC_SetUSBClockSource>:
{
 800ed42:	b580      	push	{r7, lr}
 800ed44:	b082      	sub	sp, #8
 800ed46:	af00      	add	r7, sp, #0
 800ed48:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800ed4a:	6878      	ldr	r0, [r7, #4]
 800ed4c:	f7ff ffe3 	bl	800ed16 <LL_RCC_SetCLK48ClockSource>
}
 800ed50:	bf00      	nop
 800ed52:	3708      	adds	r7, #8
 800ed54:	46bd      	mov	sp, r7
 800ed56:	bd80      	pop	{r7, pc}

0800ed58 <LL_RCC_SetADCClockSource>:
{
 800ed58:	b480      	push	{r7}
 800ed5a:	b083      	sub	sp, #12
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800ed60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ed64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed68:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ed6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	4313      	orrs	r3, r2
 800ed74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ed78:	bf00      	nop
 800ed7a:	370c      	adds	r7, #12
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed82:	4770      	bx	lr

0800ed84 <LL_RCC_SetRTCClockSource>:
{
 800ed84:	b480      	push	{r7}
 800ed86:	b083      	sub	sp, #12
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800ed8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ed90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ed98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	4313      	orrs	r3, r2
 800eda0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800eda4:	bf00      	nop
 800eda6:	370c      	adds	r7, #12
 800eda8:	46bd      	mov	sp, r7
 800edaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edae:	4770      	bx	lr

0800edb0 <LL_RCC_GetRTCClockSource>:
{
 800edb0:	b480      	push	{r7}
 800edb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800edb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800edb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800edc0:	4618      	mov	r0, r3
 800edc2:	46bd      	mov	sp, r7
 800edc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc8:	4770      	bx	lr

0800edca <LL_RCC_ForceBackupDomainReset>:
{
 800edca:	b480      	push	{r7}
 800edcc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800edce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800edd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800edda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800edde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ede2:	bf00      	nop
 800ede4:	46bd      	mov	sp, r7
 800ede6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edea:	4770      	bx	lr

0800edec <LL_RCC_ReleaseBackupDomainReset>:
{
 800edec:	b480      	push	{r7}
 800edee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800edf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800edf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edf8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800edfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ee00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ee04:	bf00      	nop
 800ee06:	46bd      	mov	sp, r7
 800ee08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0c:	4770      	bx	lr

0800ee0e <LL_RCC_PLLSAI1_Enable>:
{
 800ee0e:	b480      	push	{r7}
 800ee10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ee12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ee1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ee20:	6013      	str	r3, [r2, #0]
}
 800ee22:	bf00      	nop
 800ee24:	46bd      	mov	sp, r7
 800ee26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2a:	4770      	bx	lr

0800ee2c <LL_RCC_PLLSAI1_Disable>:
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ee30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ee3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ee3e:	6013      	str	r3, [r2, #0]
}
 800ee40:	bf00      	nop
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr

0800ee4a <LL_RCC_PLLSAI1_IsReady>:
{
 800ee4a:	b480      	push	{r7}
 800ee4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800ee4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ee58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ee5c:	d101      	bne.n	800ee62 <LL_RCC_PLLSAI1_IsReady+0x18>
 800ee5e:	2301      	movs	r3, #1
 800ee60:	e000      	b.n	800ee64 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800ee62:	2300      	movs	r3, #0
}
 800ee64:	4618      	mov	r0, r3
 800ee66:	46bd      	mov	sp, r7
 800ee68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6c:	4770      	bx	lr

0800ee6e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ee6e:	b580      	push	{r7, lr}
 800ee70:	b088      	sub	sp, #32
 800ee72:	af00      	add	r7, sp, #0
 800ee74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800ee76:	2300      	movs	r3, #0
 800ee78:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d034      	beq.n	800eef4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee8e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ee92:	d021      	beq.n	800eed8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800ee94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ee98:	d81b      	bhi.n	800eed2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ee9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ee9e:	d01d      	beq.n	800eedc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800eea0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800eea4:	d815      	bhi.n	800eed2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d00b      	beq.n	800eec2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800eeaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800eeae:	d110      	bne.n	800eed2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800eeb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eeb4:	68db      	ldr	r3, [r3, #12]
 800eeb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800eeba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eebe:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800eec0:	e00d      	b.n	800eede <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	3304      	adds	r3, #4
 800eec6:	4618      	mov	r0, r3
 800eec8:	f000 f947 	bl	800f15a <RCCEx_PLLSAI1_ConfigNP>
 800eecc:	4603      	mov	r3, r0
 800eece:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800eed0:	e005      	b.n	800eede <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800eed2:	2301      	movs	r3, #1
 800eed4:	77fb      	strb	r3, [r7, #31]
        break;
 800eed6:	e002      	b.n	800eede <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800eed8:	bf00      	nop
 800eeda:	e000      	b.n	800eede <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800eedc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eede:	7ffb      	ldrb	r3, [r7, #31]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d105      	bne.n	800eef0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eee8:	4618      	mov	r0, r3
 800eeea:	f7ff fee8 	bl	800ecbe <LL_RCC_SetSAIClockSource>
 800eeee:	e001      	b.n	800eef4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eef0:	7ffb      	ldrb	r3, [r7, #31]
 800eef2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d046      	beq.n	800ef8e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800ef00:	f7ff ff56 	bl	800edb0 <LL_RCC_GetRTCClockSource>
 800ef04:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef0a:	69ba      	ldr	r2, [r7, #24]
 800ef0c:	429a      	cmp	r2, r3
 800ef0e:	d03c      	beq.n	800ef8a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ef10:	f7fe fc68 	bl	800d7e4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800ef14:	69bb      	ldr	r3, [r7, #24]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d105      	bne.n	800ef26 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f7ff ff30 	bl	800ed84 <LL_RCC_SetRTCClockSource>
 800ef24:	e02e      	b.n	800ef84 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800ef26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ef2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ef2e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800ef30:	f7ff ff4b 	bl	800edca <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800ef34:	f7ff ff5a 	bl	800edec <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800ef38:	697b      	ldr	r3, [r7, #20]
 800ef3a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef42:	4313      	orrs	r3, r2
 800ef44:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800ef46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ef4a:	697b      	ldr	r3, [r7, #20]
 800ef4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800ef50:	f7ff fdf0 	bl	800eb34 <LL_RCC_LSE_IsEnabled>
 800ef54:	4603      	mov	r3, r0
 800ef56:	2b01      	cmp	r3, #1
 800ef58:	d114      	bne.n	800ef84 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ef5a:	f7fb fed3 	bl	800ad04 <HAL_GetTick>
 800ef5e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800ef60:	e00b      	b.n	800ef7a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ef62:	f7fb fecf 	bl	800ad04 <HAL_GetTick>
 800ef66:	4602      	mov	r2, r0
 800ef68:	693b      	ldr	r3, [r7, #16]
 800ef6a:	1ad3      	subs	r3, r2, r3
 800ef6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef70:	4293      	cmp	r3, r2
 800ef72:	d902      	bls.n	800ef7a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800ef74:	2303      	movs	r3, #3
 800ef76:	77fb      	strb	r3, [r7, #31]
              break;
 800ef78:	e004      	b.n	800ef84 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800ef7a:	f7ff fded 	bl	800eb58 <LL_RCC_LSE_IsReady>
 800ef7e:	4603      	mov	r3, r0
 800ef80:	2b01      	cmp	r3, #1
 800ef82:	d1ee      	bne.n	800ef62 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800ef84:	7ffb      	ldrb	r3, [r7, #31]
 800ef86:	77bb      	strb	r3, [r7, #30]
 800ef88:	e001      	b.n	800ef8e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef8a:	7ffb      	ldrb	r3, [r7, #31]
 800ef8c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	f003 0301 	and.w	r3, r3, #1
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d004      	beq.n	800efa4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	699b      	ldr	r3, [r3, #24]
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f7ff fe2a 	bl	800ebf8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	f003 0302 	and.w	r3, r3, #2
 800efac:	2b00      	cmp	r3, #0
 800efae:	d004      	beq.n	800efba <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	69db      	ldr	r3, [r3, #28]
 800efb4:	4618      	mov	r0, r3
 800efb6:	f7ff fe35 	bl	800ec24 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	f003 0310 	and.w	r3, r3, #16
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d004      	beq.n	800efd0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efca:	4618      	mov	r0, r3
 800efcc:	f7ff fe5d 	bl	800ec8a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f003 0320 	and.w	r3, r3, #32
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d004      	beq.n	800efe6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efe0:	4618      	mov	r0, r3
 800efe2:	f7ff fe52 	bl	800ec8a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	f003 0304 	and.w	r3, r3, #4
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d004      	beq.n	800effc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	6a1b      	ldr	r3, [r3, #32]
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7ff fe2a 	bl	800ec50 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f003 0308 	and.w	r3, r3, #8
 800f004:	2b00      	cmp	r3, #0
 800f006:	d004      	beq.n	800f012 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f00c:	4618      	mov	r0, r3
 800f00e:	f7ff fe1f 	bl	800ec50 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d022      	beq.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f022:	4618      	mov	r0, r3
 800f024:	f7ff fe8d 	bl	800ed42 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f02c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f030:	d107      	bne.n	800f042 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800f032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f036:	68db      	ldr	r3, [r3, #12]
 800f038:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f03c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f040:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f046:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f04a:	d10b      	bne.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	3304      	adds	r3, #4
 800f050:	4618      	mov	r0, r3
 800f052:	f000 f8dd 	bl	800f210 <RCCEx_PLLSAI1_ConfigNQ>
 800f056:	4603      	mov	r3, r0
 800f058:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800f05a:	7ffb      	ldrb	r3, [r7, #31]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d001      	beq.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800f060:	7ffb      	ldrb	r3, [r7, #31]
 800f062:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d02b      	beq.n	800f0c8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f078:	d008      	beq.n	800f08c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f07e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f082:	d003      	beq.n	800f08c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d105      	bne.n	800f098 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f090:	4618      	mov	r0, r3
 800f092:	f7ff fe2a 	bl	800ecea <LL_RCC_SetRNGClockSource>
 800f096:	e00a      	b.n	800f0ae <HAL_RCCEx_PeriphCLKConfig+0x240>
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f09c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f0a0:	60fb      	str	r3, [r7, #12]
 800f0a2:	2000      	movs	r0, #0
 800f0a4:	f7ff fe21 	bl	800ecea <LL_RCC_SetRNGClockSource>
 800f0a8:	68f8      	ldr	r0, [r7, #12]
 800f0aa:	f7ff fe34 	bl	800ed16 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0b2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800f0b6:	d107      	bne.n	800f0c8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800f0b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f0bc:	68db      	ldr	r3, [r3, #12]
 800f0be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f0c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f0c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d022      	beq.n	800f11a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f7ff fe3d 	bl	800ed58 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f0e6:	d107      	bne.n	800f0f8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800f0e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f0ec:	68db      	ldr	r3, [r3, #12]
 800f0ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f0f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f0f6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f100:	d10b      	bne.n	800f11a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	3304      	adds	r3, #4
 800f106:	4618      	mov	r0, r3
 800f108:	f000 f8dd 	bl	800f2c6 <RCCEx_PLLSAI1_ConfigNR>
 800f10c:	4603      	mov	r3, r0
 800f10e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800f110:	7ffb      	ldrb	r3, [r7, #31]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d001      	beq.n	800f11a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800f116:	7ffb      	ldrb	r3, [r7, #31]
 800f118:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f122:	2b00      	cmp	r3, #0
 800f124:	d004      	beq.n	800f130 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f12a:	4618      	mov	r0, r3
 800f12c:	f7ff fd26 	bl	800eb7c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d009      	beq.n	800f150 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f140:	4618      	mov	r0, r3
 800f142:	f7ff fd45 	bl	800ebd0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f14a:	4618      	mov	r0, r3
 800f14c:	f7ff fd2c 	bl	800eba8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800f150:	7fbb      	ldrb	r3, [r7, #30]
}
 800f152:	4618      	mov	r0, r3
 800f154:	3720      	adds	r7, #32
 800f156:	46bd      	mov	sp, r7
 800f158:	bd80      	pop	{r7, pc}

0800f15a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800f15a:	b580      	push	{r7, lr}
 800f15c:	b084      	sub	sp, #16
 800f15e:	af00      	add	r7, sp, #0
 800f160:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f162:	2300      	movs	r3, #0
 800f164:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800f166:	f7ff fe61 	bl	800ee2c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f16a:	f7fb fdcb 	bl	800ad04 <HAL_GetTick>
 800f16e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f170:	e009      	b.n	800f186 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f172:	f7fb fdc7 	bl	800ad04 <HAL_GetTick>
 800f176:	4602      	mov	r2, r0
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	1ad3      	subs	r3, r2, r3
 800f17c:	2b02      	cmp	r3, #2
 800f17e:	d902      	bls.n	800f186 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800f180:	2303      	movs	r3, #3
 800f182:	73fb      	strb	r3, [r7, #15]
      break;
 800f184:	e004      	b.n	800f190 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f186:	f7ff fe60 	bl	800ee4a <LL_RCC_PLLSAI1_IsReady>
 800f18a:	4603      	mov	r3, r0
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d1f0      	bne.n	800f172 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800f190:	7bfb      	ldrb	r3, [r7, #15]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d137      	bne.n	800f206 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800f196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	021b      	lsls	r3, r3, #8
 800f1a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f1aa:	4313      	orrs	r3, r2
 800f1ac:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800f1ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f1b2:	691b      	ldr	r3, [r3, #16]
 800f1b4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	685b      	ldr	r3, [r3, #4]
 800f1bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f1c0:	4313      	orrs	r3, r2
 800f1c2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800f1c4:	f7ff fe23 	bl	800ee0e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f1c8:	f7fb fd9c 	bl	800ad04 <HAL_GetTick>
 800f1cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f1ce:	e009      	b.n	800f1e4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f1d0:	f7fb fd98 	bl	800ad04 <HAL_GetTick>
 800f1d4:	4602      	mov	r2, r0
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	1ad3      	subs	r3, r2, r3
 800f1da:	2b02      	cmp	r3, #2
 800f1dc:	d902      	bls.n	800f1e4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800f1de:	2303      	movs	r3, #3
 800f1e0:	73fb      	strb	r3, [r7, #15]
        break;
 800f1e2:	e004      	b.n	800f1ee <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f1e4:	f7ff fe31 	bl	800ee4a <LL_RCC_PLLSAI1_IsReady>
 800f1e8:	4603      	mov	r3, r0
 800f1ea:	2b01      	cmp	r3, #1
 800f1ec:	d1f0      	bne.n	800f1d0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800f1ee:	7bfb      	ldrb	r3, [r7, #15]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d108      	bne.n	800f206 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800f1f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f1f8:	691a      	ldr	r2, [r3, #16]
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	691b      	ldr	r3, [r3, #16]
 800f1fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f202:	4313      	orrs	r3, r2
 800f204:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800f206:	7bfb      	ldrb	r3, [r7, #15]
}
 800f208:	4618      	mov	r0, r3
 800f20a:	3710      	adds	r7, #16
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bd80      	pop	{r7, pc}

0800f210 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b084      	sub	sp, #16
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f218:	2300      	movs	r3, #0
 800f21a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800f21c:	f7ff fe06 	bl	800ee2c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f220:	f7fb fd70 	bl	800ad04 <HAL_GetTick>
 800f224:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f226:	e009      	b.n	800f23c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f228:	f7fb fd6c 	bl	800ad04 <HAL_GetTick>
 800f22c:	4602      	mov	r2, r0
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	1ad3      	subs	r3, r2, r3
 800f232:	2b02      	cmp	r3, #2
 800f234:	d902      	bls.n	800f23c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800f236:	2303      	movs	r3, #3
 800f238:	73fb      	strb	r3, [r7, #15]
      break;
 800f23a:	e004      	b.n	800f246 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f23c:	f7ff fe05 	bl	800ee4a <LL_RCC_PLLSAI1_IsReady>
 800f240:	4603      	mov	r3, r0
 800f242:	2b00      	cmp	r3, #0
 800f244:	d1f0      	bne.n	800f228 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800f246:	7bfb      	ldrb	r3, [r7, #15]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d137      	bne.n	800f2bc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800f24c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f250:	691b      	ldr	r3, [r3, #16]
 800f252:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	021b      	lsls	r3, r3, #8
 800f25c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f260:	4313      	orrs	r3, r2
 800f262:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800f264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f268:	691b      	ldr	r3, [r3, #16]
 800f26a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	689b      	ldr	r3, [r3, #8]
 800f272:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f276:	4313      	orrs	r3, r2
 800f278:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800f27a:	f7ff fdc8 	bl	800ee0e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f27e:	f7fb fd41 	bl	800ad04 <HAL_GetTick>
 800f282:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f284:	e009      	b.n	800f29a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f286:	f7fb fd3d 	bl	800ad04 <HAL_GetTick>
 800f28a:	4602      	mov	r2, r0
 800f28c:	68bb      	ldr	r3, [r7, #8]
 800f28e:	1ad3      	subs	r3, r2, r3
 800f290:	2b02      	cmp	r3, #2
 800f292:	d902      	bls.n	800f29a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800f294:	2303      	movs	r3, #3
 800f296:	73fb      	strb	r3, [r7, #15]
        break;
 800f298:	e004      	b.n	800f2a4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f29a:	f7ff fdd6 	bl	800ee4a <LL_RCC_PLLSAI1_IsReady>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	2b01      	cmp	r3, #1
 800f2a2:	d1f0      	bne.n	800f286 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800f2a4:	7bfb      	ldrb	r3, [r7, #15]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d108      	bne.n	800f2bc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800f2aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f2ae:	691a      	ldr	r2, [r3, #16]
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	691b      	ldr	r3, [r3, #16]
 800f2b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f2b8:	4313      	orrs	r3, r2
 800f2ba:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800f2bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	3710      	adds	r7, #16
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	bd80      	pop	{r7, pc}

0800f2c6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800f2c6:	b580      	push	{r7, lr}
 800f2c8:	b084      	sub	sp, #16
 800f2ca:	af00      	add	r7, sp, #0
 800f2cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800f2d2:	f7ff fdab 	bl	800ee2c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f2d6:	f7fb fd15 	bl	800ad04 <HAL_GetTick>
 800f2da:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f2dc:	e009      	b.n	800f2f2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f2de:	f7fb fd11 	bl	800ad04 <HAL_GetTick>
 800f2e2:	4602      	mov	r2, r0
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	1ad3      	subs	r3, r2, r3
 800f2e8:	2b02      	cmp	r3, #2
 800f2ea:	d902      	bls.n	800f2f2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800f2ec:	2303      	movs	r3, #3
 800f2ee:	73fb      	strb	r3, [r7, #15]
      break;
 800f2f0:	e004      	b.n	800f2fc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f2f2:	f7ff fdaa 	bl	800ee4a <LL_RCC_PLLSAI1_IsReady>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d1f0      	bne.n	800f2de <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800f2fc:	7bfb      	ldrb	r3, [r7, #15]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d137      	bne.n	800f372 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800f302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f306:	691b      	ldr	r3, [r3, #16]
 800f308:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	021b      	lsls	r3, r3, #8
 800f312:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f316:	4313      	orrs	r3, r2
 800f318:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800f31a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f31e:	691b      	ldr	r3, [r3, #16]
 800f320:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	68db      	ldr	r3, [r3, #12]
 800f328:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f32c:	4313      	orrs	r3, r2
 800f32e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800f330:	f7ff fd6d 	bl	800ee0e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f334:	f7fb fce6 	bl	800ad04 <HAL_GetTick>
 800f338:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f33a:	e009      	b.n	800f350 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f33c:	f7fb fce2 	bl	800ad04 <HAL_GetTick>
 800f340:	4602      	mov	r2, r0
 800f342:	68bb      	ldr	r3, [r7, #8]
 800f344:	1ad3      	subs	r3, r2, r3
 800f346:	2b02      	cmp	r3, #2
 800f348:	d902      	bls.n	800f350 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800f34a:	2303      	movs	r3, #3
 800f34c:	73fb      	strb	r3, [r7, #15]
        break;
 800f34e:	e004      	b.n	800f35a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f350:	f7ff fd7b 	bl	800ee4a <LL_RCC_PLLSAI1_IsReady>
 800f354:	4603      	mov	r3, r0
 800f356:	2b01      	cmp	r3, #1
 800f358:	d1f0      	bne.n	800f33c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800f35a:	7bfb      	ldrb	r3, [r7, #15]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d108      	bne.n	800f372 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800f360:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f364:	691a      	ldr	r2, [r3, #16]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	691b      	ldr	r3, [r3, #16]
 800f36a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f36e:	4313      	orrs	r3, r2
 800f370:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800f372:	7bfb      	ldrb	r3, [r7, #15]
}
 800f374:	4618      	mov	r0, r3
 800f376:	3710      	adds	r7, #16
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}

0800f37c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b084      	sub	sp, #16
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d101      	bne.n	800f38e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800f38a:	2301      	movs	r3, #1
 800f38c:	e09f      	b.n	800f4ce <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800f394:	b2db      	uxtb	r3, r3
 800f396:	2b00      	cmp	r3, #0
 800f398:	d106      	bne.n	800f3a8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2200      	movs	r2, #0
 800f39e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800f3a2:	6878      	ldr	r0, [r7, #4]
 800f3a4:	f7fa fc9a 	bl	8009cdc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2202      	movs	r2, #2
 800f3ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800f3b0:	4b49      	ldr	r3, [pc, #292]	@ (800f4d8 <HAL_RTC_Init+0x15c>)
 800f3b2:	68db      	ldr	r3, [r3, #12]
 800f3b4:	f003 0310 	and.w	r3, r3, #16
 800f3b8:	2b10      	cmp	r3, #16
 800f3ba:	d07e      	beq.n	800f4ba <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	22ca      	movs	r2, #202	@ 0xca
 800f3c2:	625a      	str	r2, [r3, #36]	@ 0x24
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	2253      	movs	r2, #83	@ 0x53
 800f3ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f000 f8ab 	bl	800f528 <RTC_EnterInitMode>
 800f3d2:	4603      	mov	r3, r0
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d00a      	beq.n	800f3ee <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	22ff      	movs	r2, #255	@ 0xff
 800f3de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2204      	movs	r2, #4
 800f3e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800f3e8:	2301      	movs	r3, #1
 800f3ea:	73fb      	strb	r3, [r7, #15]
 800f3ec:	e067      	b.n	800f4be <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	689b      	ldr	r3, [r3, #8]
 800f3f4:	687a      	ldr	r2, [r7, #4]
 800f3f6:	6812      	ldr	r2, [r2, #0]
 800f3f8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f3fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f400:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	6899      	ldr	r1, [r3, #8]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	685a      	ldr	r2, [r3, #4]
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	691b      	ldr	r3, [r3, #16]
 800f410:	431a      	orrs	r2, r3
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	699b      	ldr	r3, [r3, #24]
 800f416:	431a      	orrs	r2, r3
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	430a      	orrs	r2, r1
 800f41e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	687a      	ldr	r2, [r7, #4]
 800f426:	68d2      	ldr	r2, [r2, #12]
 800f428:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	6919      	ldr	r1, [r3, #16]
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	689b      	ldr	r3, [r3, #8]
 800f434:	041a      	lsls	r2, r3, #16
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	430a      	orrs	r2, r1
 800f43c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	68da      	ldr	r2, [r3, #12]
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f44c:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	f022 0203 	bic.w	r2, r2, #3
 800f45c:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	69da      	ldr	r2, [r3, #28]
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	695b      	ldr	r3, [r3, #20]
 800f46c:	431a      	orrs	r2, r3
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	430a      	orrs	r2, r1
 800f474:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	689b      	ldr	r3, [r3, #8]
 800f47c:	f003 0320 	and.w	r3, r3, #32
 800f480:	2b00      	cmp	r3, #0
 800f482:	d113      	bne.n	800f4ac <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f484:	6878      	ldr	r0, [r7, #4]
 800f486:	f000 f829 	bl	800f4dc <HAL_RTC_WaitForSynchro>
 800f48a:	4603      	mov	r3, r0
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d00d      	beq.n	800f4ac <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	22ff      	movs	r2, #255	@ 0xff
 800f496:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2204      	movs	r2, #4
 800f49c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	e010      	b.n	800f4ce <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	22ff      	movs	r2, #255	@ 0xff
 800f4b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	73fb      	strb	r3, [r7, #15]
 800f4b8:	e001      	b.n	800f4be <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800f4be:	7bfb      	ldrb	r3, [r7, #15]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d103      	bne.n	800f4cc <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	2201      	movs	r2, #1
 800f4c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800f4cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	3710      	adds	r7, #16
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}
 800f4d6:	bf00      	nop
 800f4d8:	40002800 	.word	0x40002800

0800f4dc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800f4dc:	b580      	push	{r7, lr}
 800f4de:	b084      	sub	sp, #16
 800f4e0:	af00      	add	r7, sp, #0
 800f4e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	68da      	ldr	r2, [r3, #12]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800f4f2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800f4f4:	f7fb fc06 	bl	800ad04 <HAL_GetTick>
 800f4f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800f4fa:	e009      	b.n	800f510 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f4fc:	f7fb fc02 	bl	800ad04 <HAL_GetTick>
 800f500:	4602      	mov	r2, r0
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	1ad3      	subs	r3, r2, r3
 800f506:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f50a:	d901      	bls.n	800f510 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800f50c:	2303      	movs	r3, #3
 800f50e:	e007      	b.n	800f520 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	68db      	ldr	r3, [r3, #12]
 800f516:	f003 0320 	and.w	r3, r3, #32
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d0ee      	beq.n	800f4fc <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800f51e:	2300      	movs	r3, #0
}
 800f520:	4618      	mov	r0, r3
 800f522:	3710      	adds	r7, #16
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}

0800f528 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b084      	sub	sp, #16
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	68db      	ldr	r3, [r3, #12]
 800f536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d119      	bne.n	800f572 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	f04f 32ff 	mov.w	r2, #4294967295
 800f546:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800f548:	f7fb fbdc 	bl	800ad04 <HAL_GetTick>
 800f54c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800f54e:	e009      	b.n	800f564 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800f550:	f7fb fbd8 	bl	800ad04 <HAL_GetTick>
 800f554:	4602      	mov	r2, r0
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	1ad3      	subs	r3, r2, r3
 800f55a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f55e:	d901      	bls.n	800f564 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800f560:	2303      	movs	r3, #3
 800f562:	e007      	b.n	800f574 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	68db      	ldr	r3, [r3, #12]
 800f56a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d0ee      	beq.n	800f550 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800f572:	2300      	movs	r3, #0
}
 800f574:	4618      	mov	r0, r3
 800f576:	3710      	adds	r7, #16
 800f578:	46bd      	mov	sp, r7
 800f57a:	bd80      	pop	{r7, pc}

0800f57c <HAL_RTCEx_SetWakeUpTimer>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b086      	sub	sp, #24
 800f580:	af00      	add	r7, sp, #0
 800f582:	60f8      	str	r0, [r7, #12]
 800f584:	60b9      	str	r1, [r7, #8]
 800f586:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f58e:	2b01      	cmp	r3, #1
 800f590:	d101      	bne.n	800f596 <HAL_RTCEx_SetWakeUpTimer+0x1a>
 800f592:	2302      	movs	r3, #2
 800f594:	e089      	b.n	800f6aa <HAL_RTCEx_SetWakeUpTimer+0x12e>
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	2201      	movs	r2, #1
 800f59a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	2202      	movs	r2, #2
 800f5a2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	22ca      	movs	r2, #202	@ 0xca
 800f5ac:	625a      	str	r2, [r3, #36]	@ 0x24
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	2253      	movs	r2, #83	@ 0x53
 800f5b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	689b      	ldr	r3, [r3, #8]
 800f5bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d020      	beq.n	800f606 <HAL_RTCEx_SetWakeUpTimer+0x8a>
  {
    tickstart = HAL_GetTick();
 800f5c4:	f7fb fb9e 	bl	800ad04 <HAL_GetTick>
 800f5c8:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800f5ca:	e015      	b.n	800f5f8 <HAL_RTCEx_SetWakeUpTimer+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f5cc:	f7fb fb9a 	bl	800ad04 <HAL_GetTick>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	1ad3      	subs	r3, r2, r3
 800f5d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f5da:	d90d      	bls.n	800f5f8 <HAL_RTCEx_SetWakeUpTimer+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	22ff      	movs	r2, #255	@ 0xff
 800f5e2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	2203      	movs	r2, #3
 800f5e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	2200      	movs	r2, #0
 800f5f0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800f5f4:	2303      	movs	r3, #3
 800f5f6:	e058      	b.n	800f6aa <HAL_RTCEx_SetWakeUpTimer+0x12e>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	68db      	ldr	r3, [r3, #12]
 800f5fe:	f003 0304 	and.w	r3, r3, #4
 800f602:	2b00      	cmp	r3, #0
 800f604:	d1e2      	bne.n	800f5cc <HAL_RTCEx_SetWakeUpTimer+0x50>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	689a      	ldr	r2, [r3, #8]
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f614:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 800f616:	f7fb fb75 	bl	800ad04 <HAL_GetTick>
 800f61a:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800f61c:	e015      	b.n	800f64a <HAL_RTCEx_SetWakeUpTimer+0xce>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f61e:	f7fb fb71 	bl	800ad04 <HAL_GetTick>
 800f622:	4602      	mov	r2, r0
 800f624:	697b      	ldr	r3, [r7, #20]
 800f626:	1ad3      	subs	r3, r2, r3
 800f628:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f62c:	d90d      	bls.n	800f64a <HAL_RTCEx_SetWakeUpTimer+0xce>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	22ff      	movs	r2, #255	@ 0xff
 800f634:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	2203      	movs	r2, #3
 800f63a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2200      	movs	r2, #0
 800f642:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800f646:	2303      	movs	r3, #3
 800f648:	e02f      	b.n	800f6aa <HAL_RTCEx_SetWakeUpTimer+0x12e>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	68db      	ldr	r3, [r3, #12]
 800f650:	f003 0304 	and.w	r3, r3, #4
 800f654:	2b00      	cmp	r3, #0
 800f656:	d0e2      	beq.n	800f61e <HAL_RTCEx_SetWakeUpTimer+0xa2>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	689a      	ldr	r2, [r3, #8]
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	f022 0207 	bic.w	r2, r2, #7
 800f666:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	6899      	ldr	r1, [r3, #8]
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	687a      	ldr	r2, [r7, #4]
 800f674:	430a      	orrs	r2, r1
 800f676:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	68ba      	ldr	r2, [r7, #8]
 800f67e:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	689a      	ldr	r2, [r3, #8]
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f68e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	22ff      	movs	r2, #255	@ 0xff
 800f696:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	2201      	movs	r2, #1
 800f69c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800f6a8:	2300      	movs	r3, #0
}
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	3718      	adds	r7, #24
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	bd80      	pop	{r7, pc}

0800f6b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f6b2:	b580      	push	{r7, lr}
 800f6b4:	b082      	sub	sp, #8
 800f6b6:	af00      	add	r7, sp, #0
 800f6b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d101      	bne.n	800f6c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	e049      	b.n	800f758 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f6ca:	b2db      	uxtb	r3, r3
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d106      	bne.n	800f6de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f6d8:	6878      	ldr	r0, [r7, #4]
 800f6da:	f7fa fb2d 	bl	8009d38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	2202      	movs	r2, #2
 800f6e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681a      	ldr	r2, [r3, #0]
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	3304      	adds	r3, #4
 800f6ee:	4619      	mov	r1, r3
 800f6f0:	4610      	mov	r0, r2
 800f6f2:	f000 fd55 	bl	80101a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	2201      	movs	r2, #1
 800f6fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	2201      	movs	r2, #1
 800f702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2201      	movs	r2, #1
 800f70a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	2201      	movs	r2, #1
 800f712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	2201      	movs	r2, #1
 800f71a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	2201      	movs	r2, #1
 800f722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	2201      	movs	r2, #1
 800f72a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	2201      	movs	r2, #1
 800f732:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2201      	movs	r2, #1
 800f73a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	2201      	movs	r2, #1
 800f742:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	2201      	movs	r2, #1
 800f74a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	2201      	movs	r2, #1
 800f752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f756:	2300      	movs	r3, #0
}
 800f758:	4618      	mov	r0, r3
 800f75a:	3708      	adds	r7, #8
 800f75c:	46bd      	mov	sp, r7
 800f75e:	bd80      	pop	{r7, pc}

0800f760 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f760:	b480      	push	{r7}
 800f762:	b085      	sub	sp, #20
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f76e:	b2db      	uxtb	r3, r3
 800f770:	2b01      	cmp	r3, #1
 800f772:	d001      	beq.n	800f778 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f774:	2301      	movs	r3, #1
 800f776:	e036      	b.n	800f7e6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2202      	movs	r2, #2
 800f77c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	68da      	ldr	r2, [r3, #12]
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f042 0201 	orr.w	r2, r2, #1
 800f78e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	4a17      	ldr	r2, [pc, #92]	@ (800f7f4 <HAL_TIM_Base_Start_IT+0x94>)
 800f796:	4293      	cmp	r3, r2
 800f798:	d004      	beq.n	800f7a4 <HAL_TIM_Base_Start_IT+0x44>
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f7a2:	d115      	bne.n	800f7d0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	689a      	ldr	r2, [r3, #8]
 800f7aa:	4b13      	ldr	r3, [pc, #76]	@ (800f7f8 <HAL_TIM_Base_Start_IT+0x98>)
 800f7ac:	4013      	ands	r3, r2
 800f7ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	2b06      	cmp	r3, #6
 800f7b4:	d015      	beq.n	800f7e2 <HAL_TIM_Base_Start_IT+0x82>
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f7bc:	d011      	beq.n	800f7e2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	681a      	ldr	r2, [r3, #0]
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	f042 0201 	orr.w	r2, r2, #1
 800f7cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f7ce:	e008      	b.n	800f7e2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	f042 0201 	orr.w	r2, r2, #1
 800f7de:	601a      	str	r2, [r3, #0]
 800f7e0:	e000      	b.n	800f7e4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f7e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f7e4:	2300      	movs	r3, #0
}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3714      	adds	r7, #20
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr
 800f7f2:	bf00      	nop
 800f7f4:	40012c00 	.word	0x40012c00
 800f7f8:	00010007 	.word	0x00010007

0800f7fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b082      	sub	sp, #8
 800f800:	af00      	add	r7, sp, #0
 800f802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d101      	bne.n	800f80e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f80a:	2301      	movs	r3, #1
 800f80c:	e049      	b.n	800f8a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f814:	b2db      	uxtb	r3, r3
 800f816:	2b00      	cmp	r3, #0
 800f818:	d106      	bne.n	800f828 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	2200      	movs	r2, #0
 800f81e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f822:	6878      	ldr	r0, [r7, #4]
 800f824:	f7fa fab8 	bl	8009d98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2202      	movs	r2, #2
 800f82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681a      	ldr	r2, [r3, #0]
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	3304      	adds	r3, #4
 800f838:	4619      	mov	r1, r3
 800f83a:	4610      	mov	r0, r2
 800f83c:	f000 fcb0 	bl	80101a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	2201      	movs	r2, #1
 800f844:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2201      	movs	r2, #1
 800f84c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2201      	movs	r2, #1
 800f854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2201      	movs	r2, #1
 800f85c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	2201      	movs	r2, #1
 800f864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	2201      	movs	r2, #1
 800f86c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	2201      	movs	r2, #1
 800f874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2201      	movs	r2, #1
 800f87c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	2201      	movs	r2, #1
 800f884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	2201      	movs	r2, #1
 800f88c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	2201      	movs	r2, #1
 800f894:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2201      	movs	r2, #1
 800f89c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f8a0:	2300      	movs	r3, #0
}
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	3708      	adds	r7, #8
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	bd80      	pop	{r7, pc}
	...

0800f8ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b084      	sub	sp, #16
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
 800f8b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d109      	bne.n	800f8d0 <HAL_TIM_PWM_Start+0x24>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f8c2:	b2db      	uxtb	r3, r3
 800f8c4:	2b01      	cmp	r3, #1
 800f8c6:	bf14      	ite	ne
 800f8c8:	2301      	movne	r3, #1
 800f8ca:	2300      	moveq	r3, #0
 800f8cc:	b2db      	uxtb	r3, r3
 800f8ce:	e03c      	b.n	800f94a <HAL_TIM_PWM_Start+0x9e>
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	2b04      	cmp	r3, #4
 800f8d4:	d109      	bne.n	800f8ea <HAL_TIM_PWM_Start+0x3e>
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f8dc:	b2db      	uxtb	r3, r3
 800f8de:	2b01      	cmp	r3, #1
 800f8e0:	bf14      	ite	ne
 800f8e2:	2301      	movne	r3, #1
 800f8e4:	2300      	moveq	r3, #0
 800f8e6:	b2db      	uxtb	r3, r3
 800f8e8:	e02f      	b.n	800f94a <HAL_TIM_PWM_Start+0x9e>
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	2b08      	cmp	r3, #8
 800f8ee:	d109      	bne.n	800f904 <HAL_TIM_PWM_Start+0x58>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f8f6:	b2db      	uxtb	r3, r3
 800f8f8:	2b01      	cmp	r3, #1
 800f8fa:	bf14      	ite	ne
 800f8fc:	2301      	movne	r3, #1
 800f8fe:	2300      	moveq	r3, #0
 800f900:	b2db      	uxtb	r3, r3
 800f902:	e022      	b.n	800f94a <HAL_TIM_PWM_Start+0x9e>
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	2b0c      	cmp	r3, #12
 800f908:	d109      	bne.n	800f91e <HAL_TIM_PWM_Start+0x72>
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f910:	b2db      	uxtb	r3, r3
 800f912:	2b01      	cmp	r3, #1
 800f914:	bf14      	ite	ne
 800f916:	2301      	movne	r3, #1
 800f918:	2300      	moveq	r3, #0
 800f91a:	b2db      	uxtb	r3, r3
 800f91c:	e015      	b.n	800f94a <HAL_TIM_PWM_Start+0x9e>
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	2b10      	cmp	r3, #16
 800f922:	d109      	bne.n	800f938 <HAL_TIM_PWM_Start+0x8c>
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f92a:	b2db      	uxtb	r3, r3
 800f92c:	2b01      	cmp	r3, #1
 800f92e:	bf14      	ite	ne
 800f930:	2301      	movne	r3, #1
 800f932:	2300      	moveq	r3, #0
 800f934:	b2db      	uxtb	r3, r3
 800f936:	e008      	b.n	800f94a <HAL_TIM_PWM_Start+0x9e>
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f93e:	b2db      	uxtb	r3, r3
 800f940:	2b01      	cmp	r3, #1
 800f942:	bf14      	ite	ne
 800f944:	2301      	movne	r3, #1
 800f946:	2300      	moveq	r3, #0
 800f948:	b2db      	uxtb	r3, r3
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d001      	beq.n	800f952 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f94e:	2301      	movs	r3, #1
 800f950:	e079      	b.n	800fa46 <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d104      	bne.n	800f962 <HAL_TIM_PWM_Start+0xb6>
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	2202      	movs	r2, #2
 800f95c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f960:	e023      	b.n	800f9aa <HAL_TIM_PWM_Start+0xfe>
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	2b04      	cmp	r3, #4
 800f966:	d104      	bne.n	800f972 <HAL_TIM_PWM_Start+0xc6>
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	2202      	movs	r2, #2
 800f96c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f970:	e01b      	b.n	800f9aa <HAL_TIM_PWM_Start+0xfe>
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	2b08      	cmp	r3, #8
 800f976:	d104      	bne.n	800f982 <HAL_TIM_PWM_Start+0xd6>
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2202      	movs	r2, #2
 800f97c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f980:	e013      	b.n	800f9aa <HAL_TIM_PWM_Start+0xfe>
 800f982:	683b      	ldr	r3, [r7, #0]
 800f984:	2b0c      	cmp	r3, #12
 800f986:	d104      	bne.n	800f992 <HAL_TIM_PWM_Start+0xe6>
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2202      	movs	r2, #2
 800f98c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f990:	e00b      	b.n	800f9aa <HAL_TIM_PWM_Start+0xfe>
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	2b10      	cmp	r3, #16
 800f996:	d104      	bne.n	800f9a2 <HAL_TIM_PWM_Start+0xf6>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2202      	movs	r2, #2
 800f99c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f9a0:	e003      	b.n	800f9aa <HAL_TIM_PWM_Start+0xfe>
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2202      	movs	r2, #2
 800f9a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	6839      	ldr	r1, [r7, #0]
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	f000 ff7e 	bl	80108b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	4a24      	ldr	r2, [pc, #144]	@ (800fa50 <HAL_TIM_PWM_Start+0x1a4>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d009      	beq.n	800f9d6 <HAL_TIM_PWM_Start+0x12a>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a23      	ldr	r2, [pc, #140]	@ (800fa54 <HAL_TIM_PWM_Start+0x1a8>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d004      	beq.n	800f9d6 <HAL_TIM_PWM_Start+0x12a>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4a21      	ldr	r2, [pc, #132]	@ (800fa58 <HAL_TIM_PWM_Start+0x1ac>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d101      	bne.n	800f9da <HAL_TIM_PWM_Start+0x12e>
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e000      	b.n	800f9dc <HAL_TIM_PWM_Start+0x130>
 800f9da:	2300      	movs	r3, #0
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d007      	beq.n	800f9f0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f9ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	4a16      	ldr	r2, [pc, #88]	@ (800fa50 <HAL_TIM_PWM_Start+0x1a4>)
 800f9f6:	4293      	cmp	r3, r2
 800f9f8:	d004      	beq.n	800fa04 <HAL_TIM_PWM_Start+0x158>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa02:	d115      	bne.n	800fa30 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	689a      	ldr	r2, [r3, #8]
 800fa0a:	4b14      	ldr	r3, [pc, #80]	@ (800fa5c <HAL_TIM_PWM_Start+0x1b0>)
 800fa0c:	4013      	ands	r3, r2
 800fa0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	2b06      	cmp	r3, #6
 800fa14:	d015      	beq.n	800fa42 <HAL_TIM_PWM_Start+0x196>
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fa1c:	d011      	beq.n	800fa42 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	681a      	ldr	r2, [r3, #0]
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	f042 0201 	orr.w	r2, r2, #1
 800fa2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fa2e:	e008      	b.n	800fa42 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	681a      	ldr	r2, [r3, #0]
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	f042 0201 	orr.w	r2, r2, #1
 800fa3e:	601a      	str	r2, [r3, #0]
 800fa40:	e000      	b.n	800fa44 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fa42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800fa44:	2300      	movs	r3, #0
}
 800fa46:	4618      	mov	r0, r3
 800fa48:	3710      	adds	r7, #16
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	bd80      	pop	{r7, pc}
 800fa4e:	bf00      	nop
 800fa50:	40012c00 	.word	0x40012c00
 800fa54:	40014400 	.word	0x40014400
 800fa58:	40014800 	.word	0x40014800
 800fa5c:	00010007 	.word	0x00010007

0800fa60 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b082      	sub	sp, #8
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
 800fa68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	2200      	movs	r2, #0
 800fa70:	6839      	ldr	r1, [r7, #0]
 800fa72:	4618      	mov	r0, r3
 800fa74:	f000 ff1e 	bl	80108b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	4a39      	ldr	r2, [pc, #228]	@ (800fb64 <HAL_TIM_PWM_Stop+0x104>)
 800fa7e:	4293      	cmp	r3, r2
 800fa80:	d009      	beq.n	800fa96 <HAL_TIM_PWM_Stop+0x36>
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	4a38      	ldr	r2, [pc, #224]	@ (800fb68 <HAL_TIM_PWM_Stop+0x108>)
 800fa88:	4293      	cmp	r3, r2
 800fa8a:	d004      	beq.n	800fa96 <HAL_TIM_PWM_Stop+0x36>
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	4a36      	ldr	r2, [pc, #216]	@ (800fb6c <HAL_TIM_PWM_Stop+0x10c>)
 800fa92:	4293      	cmp	r3, r2
 800fa94:	d101      	bne.n	800fa9a <HAL_TIM_PWM_Stop+0x3a>
 800fa96:	2301      	movs	r3, #1
 800fa98:	e000      	b.n	800fa9c <HAL_TIM_PWM_Stop+0x3c>
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d017      	beq.n	800fad0 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	6a1a      	ldr	r2, [r3, #32]
 800faa6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800faaa:	4013      	ands	r3, r2
 800faac:	2b00      	cmp	r3, #0
 800faae:	d10f      	bne.n	800fad0 <HAL_TIM_PWM_Stop+0x70>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	6a1a      	ldr	r2, [r3, #32]
 800fab6:	f240 4344 	movw	r3, #1092	@ 0x444
 800faba:	4013      	ands	r3, r2
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d107      	bne.n	800fad0 <HAL_TIM_PWM_Stop+0x70>
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800face:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	6a1a      	ldr	r2, [r3, #32]
 800fad6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800fada:	4013      	ands	r3, r2
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d10f      	bne.n	800fb00 <HAL_TIM_PWM_Stop+0xa0>
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	6a1a      	ldr	r2, [r3, #32]
 800fae6:	f240 4344 	movw	r3, #1092	@ 0x444
 800faea:	4013      	ands	r3, r2
 800faec:	2b00      	cmp	r3, #0
 800faee:	d107      	bne.n	800fb00 <HAL_TIM_PWM_Stop+0xa0>
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	681a      	ldr	r2, [r3, #0]
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	f022 0201 	bic.w	r2, r2, #1
 800fafe:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800fb00:	683b      	ldr	r3, [r7, #0]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d104      	bne.n	800fb10 <HAL_TIM_PWM_Stop+0xb0>
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	2201      	movs	r2, #1
 800fb0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fb0e:	e023      	b.n	800fb58 <HAL_TIM_PWM_Stop+0xf8>
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	2b04      	cmp	r3, #4
 800fb14:	d104      	bne.n	800fb20 <HAL_TIM_PWM_Stop+0xc0>
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	2201      	movs	r2, #1
 800fb1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fb1e:	e01b      	b.n	800fb58 <HAL_TIM_PWM_Stop+0xf8>
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	2b08      	cmp	r3, #8
 800fb24:	d104      	bne.n	800fb30 <HAL_TIM_PWM_Stop+0xd0>
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	2201      	movs	r2, #1
 800fb2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fb2e:	e013      	b.n	800fb58 <HAL_TIM_PWM_Stop+0xf8>
 800fb30:	683b      	ldr	r3, [r7, #0]
 800fb32:	2b0c      	cmp	r3, #12
 800fb34:	d104      	bne.n	800fb40 <HAL_TIM_PWM_Stop+0xe0>
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2201      	movs	r2, #1
 800fb3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fb3e:	e00b      	b.n	800fb58 <HAL_TIM_PWM_Stop+0xf8>
 800fb40:	683b      	ldr	r3, [r7, #0]
 800fb42:	2b10      	cmp	r3, #16
 800fb44:	d104      	bne.n	800fb50 <HAL_TIM_PWM_Stop+0xf0>
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	2201      	movs	r2, #1
 800fb4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fb4e:	e003      	b.n	800fb58 <HAL_TIM_PWM_Stop+0xf8>
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	2201      	movs	r2, #1
 800fb54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800fb58:	2300      	movs	r3, #0
}
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	3708      	adds	r7, #8
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bd80      	pop	{r7, pc}
 800fb62:	bf00      	nop
 800fb64:	40012c00 	.word	0x40012c00
 800fb68:	40014400 	.word	0x40014400
 800fb6c:	40014800 	.word	0x40014800

0800fb70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b084      	sub	sp, #16
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	68db      	ldr	r3, [r3, #12]
 800fb7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	691b      	ldr	r3, [r3, #16]
 800fb86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	f003 0302 	and.w	r3, r3, #2
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d020      	beq.n	800fbd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	f003 0302 	and.w	r3, r3, #2
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d01b      	beq.n	800fbd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	f06f 0202 	mvn.w	r2, #2
 800fba4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	2201      	movs	r2, #1
 800fbaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	699b      	ldr	r3, [r3, #24]
 800fbb2:	f003 0303 	and.w	r3, r3, #3
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d003      	beq.n	800fbc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fbba:	6878      	ldr	r0, [r7, #4]
 800fbbc:	f000 fad1 	bl	8010162 <HAL_TIM_IC_CaptureCallback>
 800fbc0:	e005      	b.n	800fbce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fbc2:	6878      	ldr	r0, [r7, #4]
 800fbc4:	f000 fac3 	bl	801014e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fbc8:	6878      	ldr	r0, [r7, #4]
 800fbca:	f000 fad4 	bl	8010176 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800fbd4:	68bb      	ldr	r3, [r7, #8]
 800fbd6:	f003 0304 	and.w	r3, r3, #4
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d020      	beq.n	800fc20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	f003 0304 	and.w	r3, r3, #4
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d01b      	beq.n	800fc20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	f06f 0204 	mvn.w	r2, #4
 800fbf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	2202      	movs	r2, #2
 800fbf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	699b      	ldr	r3, [r3, #24]
 800fbfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d003      	beq.n	800fc0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc06:	6878      	ldr	r0, [r7, #4]
 800fc08:	f000 faab 	bl	8010162 <HAL_TIM_IC_CaptureCallback>
 800fc0c:	e005      	b.n	800fc1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc0e:	6878      	ldr	r0, [r7, #4]
 800fc10:	f000 fa9d 	bl	801014e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc14:	6878      	ldr	r0, [r7, #4]
 800fc16:	f000 faae 	bl	8010176 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	f003 0308 	and.w	r3, r3, #8
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d020      	beq.n	800fc6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	f003 0308 	and.w	r3, r3, #8
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d01b      	beq.n	800fc6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	f06f 0208 	mvn.w	r2, #8
 800fc3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2204      	movs	r2, #4
 800fc42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	69db      	ldr	r3, [r3, #28]
 800fc4a:	f003 0303 	and.w	r3, r3, #3
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d003      	beq.n	800fc5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc52:	6878      	ldr	r0, [r7, #4]
 800fc54:	f000 fa85 	bl	8010162 <HAL_TIM_IC_CaptureCallback>
 800fc58:	e005      	b.n	800fc66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc5a:	6878      	ldr	r0, [r7, #4]
 800fc5c:	f000 fa77 	bl	801014e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc60:	6878      	ldr	r0, [r7, #4]
 800fc62:	f000 fa88 	bl	8010176 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	2200      	movs	r2, #0
 800fc6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800fc6c:	68bb      	ldr	r3, [r7, #8]
 800fc6e:	f003 0310 	and.w	r3, r3, #16
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d020      	beq.n	800fcb8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f003 0310 	and.w	r3, r3, #16
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d01b      	beq.n	800fcb8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	f06f 0210 	mvn.w	r2, #16
 800fc88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2208      	movs	r2, #8
 800fc8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	69db      	ldr	r3, [r3, #28]
 800fc96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d003      	beq.n	800fca6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc9e:	6878      	ldr	r0, [r7, #4]
 800fca0:	f000 fa5f 	bl	8010162 <HAL_TIM_IC_CaptureCallback>
 800fca4:	e005      	b.n	800fcb2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fca6:	6878      	ldr	r0, [r7, #4]
 800fca8:	f000 fa51 	bl	801014e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fcac:	6878      	ldr	r0, [r7, #4]
 800fcae:	f000 fa62 	bl	8010176 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800fcb8:	68bb      	ldr	r3, [r7, #8]
 800fcba:	f003 0301 	and.w	r3, r3, #1
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d00c      	beq.n	800fcdc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	f003 0301 	and.w	r3, r3, #1
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d007      	beq.n	800fcdc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	f06f 0201 	mvn.w	r2, #1
 800fcd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fcd6:	6878      	ldr	r0, [r7, #4]
 800fcd8:	f000 fa2f 	bl	801013a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800fcdc:	68bb      	ldr	r3, [r7, #8]
 800fcde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d104      	bne.n	800fcf0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800fce6:	68bb      	ldr	r3, [r7, #8]
 800fce8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d00c      	beq.n	800fd0a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d007      	beq.n	800fd0a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800fd02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fd04:	6878      	ldr	r0, [r7, #4]
 800fd06:	f000 fefd 	bl	8010b04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800fd0a:	68bb      	ldr	r3, [r7, #8]
 800fd0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d00c      	beq.n	800fd2e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d007      	beq.n	800fd2e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800fd26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f000 fef5 	bl	8010b18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800fd2e:	68bb      	ldr	r3, [r7, #8]
 800fd30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d00c      	beq.n	800fd52 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d007      	beq.n	800fd52 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800fd4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fd4c:	6878      	ldr	r0, [r7, #4]
 800fd4e:	f000 fa1c 	bl	801018a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	f003 0320 	and.w	r3, r3, #32
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d00c      	beq.n	800fd76 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	f003 0320 	and.w	r3, r3, #32
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d007      	beq.n	800fd76 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	f06f 0220 	mvn.w	r2, #32
 800fd6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fd70:	6878      	ldr	r0, [r7, #4]
 800fd72:	f000 febd 	bl	8010af0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fd76:	bf00      	nop
 800fd78:	3710      	adds	r7, #16
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}
	...

0800fd80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b086      	sub	sp, #24
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	60f8      	str	r0, [r7, #12]
 800fd88:	60b9      	str	r1, [r7, #8]
 800fd8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd96:	2b01      	cmp	r3, #1
 800fd98:	d101      	bne.n	800fd9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fd9a:	2302      	movs	r3, #2
 800fd9c:	e0ff      	b.n	800ff9e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	2201      	movs	r2, #1
 800fda2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	2b14      	cmp	r3, #20
 800fdaa:	f200 80f0 	bhi.w	800ff8e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fdae:	a201      	add	r2, pc, #4	@ (adr r2, 800fdb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fdb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdb4:	0800fe09 	.word	0x0800fe09
 800fdb8:	0800ff8f 	.word	0x0800ff8f
 800fdbc:	0800ff8f 	.word	0x0800ff8f
 800fdc0:	0800ff8f 	.word	0x0800ff8f
 800fdc4:	0800fe49 	.word	0x0800fe49
 800fdc8:	0800ff8f 	.word	0x0800ff8f
 800fdcc:	0800ff8f 	.word	0x0800ff8f
 800fdd0:	0800ff8f 	.word	0x0800ff8f
 800fdd4:	0800fe8b 	.word	0x0800fe8b
 800fdd8:	0800ff8f 	.word	0x0800ff8f
 800fddc:	0800ff8f 	.word	0x0800ff8f
 800fde0:	0800ff8f 	.word	0x0800ff8f
 800fde4:	0800fecb 	.word	0x0800fecb
 800fde8:	0800ff8f 	.word	0x0800ff8f
 800fdec:	0800ff8f 	.word	0x0800ff8f
 800fdf0:	0800ff8f 	.word	0x0800ff8f
 800fdf4:	0800ff0d 	.word	0x0800ff0d
 800fdf8:	0800ff8f 	.word	0x0800ff8f
 800fdfc:	0800ff8f 	.word	0x0800ff8f
 800fe00:	0800ff8f 	.word	0x0800ff8f
 800fe04:	0800ff4d 	.word	0x0800ff4d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	68b9      	ldr	r1, [r7, #8]
 800fe0e:	4618      	mov	r0, r3
 800fe10:	f000 fa36 	bl	8010280 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	699a      	ldr	r2, [r3, #24]
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	f042 0208 	orr.w	r2, r2, #8
 800fe22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	699a      	ldr	r2, [r3, #24]
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	f022 0204 	bic.w	r2, r2, #4
 800fe32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	6999      	ldr	r1, [r3, #24]
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	691a      	ldr	r2, [r3, #16]
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	430a      	orrs	r2, r1
 800fe44:	619a      	str	r2, [r3, #24]
      break;
 800fe46:	e0a5      	b.n	800ff94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	68b9      	ldr	r1, [r7, #8]
 800fe4e:	4618      	mov	r0, r3
 800fe50:	f000 fa92 	bl	8010378 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	699a      	ldr	r2, [r3, #24]
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fe62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	699a      	ldr	r2, [r3, #24]
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fe72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	6999      	ldr	r1, [r3, #24]
 800fe7a:	68bb      	ldr	r3, [r7, #8]
 800fe7c:	691b      	ldr	r3, [r3, #16]
 800fe7e:	021a      	lsls	r2, r3, #8
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	430a      	orrs	r2, r1
 800fe86:	619a      	str	r2, [r3, #24]
      break;
 800fe88:	e084      	b.n	800ff94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	68b9      	ldr	r1, [r7, #8]
 800fe90:	4618      	mov	r0, r3
 800fe92:	f000 faeb 	bl	801046c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	69da      	ldr	r2, [r3, #28]
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	f042 0208 	orr.w	r2, r2, #8
 800fea4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	69da      	ldr	r2, [r3, #28]
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	f022 0204 	bic.w	r2, r2, #4
 800feb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	69d9      	ldr	r1, [r3, #28]
 800febc:	68bb      	ldr	r3, [r7, #8]
 800febe:	691a      	ldr	r2, [r3, #16]
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	430a      	orrs	r2, r1
 800fec6:	61da      	str	r2, [r3, #28]
      break;
 800fec8:	e064      	b.n	800ff94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	68b9      	ldr	r1, [r7, #8]
 800fed0:	4618      	mov	r0, r3
 800fed2:	f000 fb43 	bl	801055c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	69da      	ldr	r2, [r3, #28]
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	69da      	ldr	r2, [r3, #28]
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	69d9      	ldr	r1, [r3, #28]
 800fefc:	68bb      	ldr	r3, [r7, #8]
 800fefe:	691b      	ldr	r3, [r3, #16]
 800ff00:	021a      	lsls	r2, r3, #8
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	430a      	orrs	r2, r1
 800ff08:	61da      	str	r2, [r3, #28]
      break;
 800ff0a:	e043      	b.n	800ff94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	68b9      	ldr	r1, [r7, #8]
 800ff12:	4618      	mov	r0, r3
 800ff14:	f000 fb80 	bl	8010618 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	f042 0208 	orr.w	r2, r2, #8
 800ff26:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	f022 0204 	bic.w	r2, r2, #4
 800ff36:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ff3e:	68bb      	ldr	r3, [r7, #8]
 800ff40:	691a      	ldr	r2, [r3, #16]
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	430a      	orrs	r2, r1
 800ff48:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ff4a:	e023      	b.n	800ff94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	68b9      	ldr	r1, [r7, #8]
 800ff52:	4618      	mov	r0, r3
 800ff54:	f000 fbb8 	bl	80106c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ff66:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ff76:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ff7e:	68bb      	ldr	r3, [r7, #8]
 800ff80:	691b      	ldr	r3, [r3, #16]
 800ff82:	021a      	lsls	r2, r3, #8
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	430a      	orrs	r2, r1
 800ff8a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ff8c:	e002      	b.n	800ff94 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ff8e:	2301      	movs	r3, #1
 800ff90:	75fb      	strb	r3, [r7, #23]
      break;
 800ff92:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2200      	movs	r2, #0
 800ff98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ff9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	3718      	adds	r7, #24
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	bd80      	pop	{r7, pc}
 800ffa6:	bf00      	nop

0800ffa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b084      	sub	sp, #16
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	6078      	str	r0, [r7, #4]
 800ffb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ffbc:	2b01      	cmp	r3, #1
 800ffbe:	d101      	bne.n	800ffc4 <HAL_TIM_ConfigClockSource+0x1c>
 800ffc0:	2302      	movs	r3, #2
 800ffc2:	e0b6      	b.n	8010132 <HAL_TIM_ConfigClockSource+0x18a>
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	2201      	movs	r2, #1
 800ffc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	2202      	movs	r2, #2
 800ffd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	689b      	ldr	r3, [r3, #8]
 800ffda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ffe2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ffe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ffee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	68ba      	ldr	r2, [r7, #8]
 800fff6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010000:	d03e      	beq.n	8010080 <HAL_TIM_ConfigClockSource+0xd8>
 8010002:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010006:	f200 8087 	bhi.w	8010118 <HAL_TIM_ConfigClockSource+0x170>
 801000a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801000e:	f000 8086 	beq.w	801011e <HAL_TIM_ConfigClockSource+0x176>
 8010012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010016:	d87f      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010018:	2b70      	cmp	r3, #112	@ 0x70
 801001a:	d01a      	beq.n	8010052 <HAL_TIM_ConfigClockSource+0xaa>
 801001c:	2b70      	cmp	r3, #112	@ 0x70
 801001e:	d87b      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010020:	2b60      	cmp	r3, #96	@ 0x60
 8010022:	d050      	beq.n	80100c6 <HAL_TIM_ConfigClockSource+0x11e>
 8010024:	2b60      	cmp	r3, #96	@ 0x60
 8010026:	d877      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010028:	2b50      	cmp	r3, #80	@ 0x50
 801002a:	d03c      	beq.n	80100a6 <HAL_TIM_ConfigClockSource+0xfe>
 801002c:	2b50      	cmp	r3, #80	@ 0x50
 801002e:	d873      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010030:	2b40      	cmp	r3, #64	@ 0x40
 8010032:	d058      	beq.n	80100e6 <HAL_TIM_ConfigClockSource+0x13e>
 8010034:	2b40      	cmp	r3, #64	@ 0x40
 8010036:	d86f      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010038:	2b30      	cmp	r3, #48	@ 0x30
 801003a:	d064      	beq.n	8010106 <HAL_TIM_ConfigClockSource+0x15e>
 801003c:	2b30      	cmp	r3, #48	@ 0x30
 801003e:	d86b      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010040:	2b20      	cmp	r3, #32
 8010042:	d060      	beq.n	8010106 <HAL_TIM_ConfigClockSource+0x15e>
 8010044:	2b20      	cmp	r3, #32
 8010046:	d867      	bhi.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
 8010048:	2b00      	cmp	r3, #0
 801004a:	d05c      	beq.n	8010106 <HAL_TIM_ConfigClockSource+0x15e>
 801004c:	2b10      	cmp	r3, #16
 801004e:	d05a      	beq.n	8010106 <HAL_TIM_ConfigClockSource+0x15e>
 8010050:	e062      	b.n	8010118 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010056:	683b      	ldr	r3, [r7, #0]
 8010058:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801005a:	683b      	ldr	r3, [r7, #0]
 801005c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010062:	f000 fc07 	bl	8010874 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	689b      	ldr	r3, [r3, #8]
 801006c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801006e:	68bb      	ldr	r3, [r7, #8]
 8010070:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010074:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	68ba      	ldr	r2, [r7, #8]
 801007c:	609a      	str	r2, [r3, #8]
      break;
 801007e:	e04f      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010084:	683b      	ldr	r3, [r7, #0]
 8010086:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801008c:	683b      	ldr	r3, [r7, #0]
 801008e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010090:	f000 fbf0 	bl	8010874 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	689a      	ldr	r2, [r3, #8]
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80100a2:	609a      	str	r2, [r3, #8]
      break;
 80100a4:	e03c      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80100ae:	683b      	ldr	r3, [r7, #0]
 80100b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80100b2:	461a      	mov	r2, r3
 80100b4:	f000 fb62 	bl	801077c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	2150      	movs	r1, #80	@ 0x50
 80100be:	4618      	mov	r0, r3
 80100c0:	f000 fbbb 	bl	801083a <TIM_ITRx_SetConfig>
      break;
 80100c4:	e02c      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80100d2:	461a      	mov	r2, r3
 80100d4:	f000 fb81 	bl	80107da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	2160      	movs	r1, #96	@ 0x60
 80100de:	4618      	mov	r0, r3
 80100e0:	f000 fbab 	bl	801083a <TIM_ITRx_SetConfig>
      break;
 80100e4:	e01c      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80100f2:	461a      	mov	r2, r3
 80100f4:	f000 fb42 	bl	801077c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	2140      	movs	r1, #64	@ 0x40
 80100fe:	4618      	mov	r0, r3
 8010100:	f000 fb9b 	bl	801083a <TIM_ITRx_SetConfig>
      break;
 8010104:	e00c      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681a      	ldr	r2, [r3, #0]
 801010a:	683b      	ldr	r3, [r7, #0]
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	4619      	mov	r1, r3
 8010110:	4610      	mov	r0, r2
 8010112:	f000 fb92 	bl	801083a <TIM_ITRx_SetConfig>
      break;
 8010116:	e003      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8010118:	2301      	movs	r3, #1
 801011a:	73fb      	strb	r3, [r7, #15]
      break;
 801011c:	e000      	b.n	8010120 <HAL_TIM_ConfigClockSource+0x178>
      break;
 801011e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	2201      	movs	r2, #1
 8010124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	2200      	movs	r2, #0
 801012c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010130:	7bfb      	ldrb	r3, [r7, #15]
}
 8010132:	4618      	mov	r0, r3
 8010134:	3710      	adds	r7, #16
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}

0801013a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801013a:	b480      	push	{r7}
 801013c:	b083      	sub	sp, #12
 801013e:	af00      	add	r7, sp, #0
 8010140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010142:	bf00      	nop
 8010144:	370c      	adds	r7, #12
 8010146:	46bd      	mov	sp, r7
 8010148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014c:	4770      	bx	lr

0801014e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801014e:	b480      	push	{r7}
 8010150:	b083      	sub	sp, #12
 8010152:	af00      	add	r7, sp, #0
 8010154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010156:	bf00      	nop
 8010158:	370c      	adds	r7, #12
 801015a:	46bd      	mov	sp, r7
 801015c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010160:	4770      	bx	lr

08010162 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010162:	b480      	push	{r7}
 8010164:	b083      	sub	sp, #12
 8010166:	af00      	add	r7, sp, #0
 8010168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801016a:	bf00      	nop
 801016c:	370c      	adds	r7, #12
 801016e:	46bd      	mov	sp, r7
 8010170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010174:	4770      	bx	lr

08010176 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010176:	b480      	push	{r7}
 8010178:	b083      	sub	sp, #12
 801017a:	af00      	add	r7, sp, #0
 801017c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801017e:	bf00      	nop
 8010180:	370c      	adds	r7, #12
 8010182:	46bd      	mov	sp, r7
 8010184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010188:	4770      	bx	lr

0801018a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801018a:	b480      	push	{r7}
 801018c:	b083      	sub	sp, #12
 801018e:	af00      	add	r7, sp, #0
 8010190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010192:	bf00      	nop
 8010194:	370c      	adds	r7, #12
 8010196:	46bd      	mov	sp, r7
 8010198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019c:	4770      	bx	lr
	...

080101a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80101a0:	b480      	push	{r7}
 80101a2:	b085      	sub	sp, #20
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
 80101a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	4a30      	ldr	r2, [pc, #192]	@ (8010274 <TIM_Base_SetConfig+0xd4>)
 80101b4:	4293      	cmp	r3, r2
 80101b6:	d003      	beq.n	80101c0 <TIM_Base_SetConfig+0x20>
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80101be:	d108      	bne.n	80101d2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80101c8:	683b      	ldr	r3, [r7, #0]
 80101ca:	685b      	ldr	r3, [r3, #4]
 80101cc:	68fa      	ldr	r2, [r7, #12]
 80101ce:	4313      	orrs	r3, r2
 80101d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	4a27      	ldr	r2, [pc, #156]	@ (8010274 <TIM_Base_SetConfig+0xd4>)
 80101d6:	4293      	cmp	r3, r2
 80101d8:	d00b      	beq.n	80101f2 <TIM_Base_SetConfig+0x52>
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80101e0:	d007      	beq.n	80101f2 <TIM_Base_SetConfig+0x52>
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	4a24      	ldr	r2, [pc, #144]	@ (8010278 <TIM_Base_SetConfig+0xd8>)
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d003      	beq.n	80101f2 <TIM_Base_SetConfig+0x52>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	4a23      	ldr	r2, [pc, #140]	@ (801027c <TIM_Base_SetConfig+0xdc>)
 80101ee:	4293      	cmp	r3, r2
 80101f0:	d108      	bne.n	8010204 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80101f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80101fa:	683b      	ldr	r3, [r7, #0]
 80101fc:	68db      	ldr	r3, [r3, #12]
 80101fe:	68fa      	ldr	r2, [r7, #12]
 8010200:	4313      	orrs	r3, r2
 8010202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801020a:	683b      	ldr	r3, [r7, #0]
 801020c:	695b      	ldr	r3, [r3, #20]
 801020e:	4313      	orrs	r3, r2
 8010210:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	68fa      	ldr	r2, [r7, #12]
 8010216:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	689a      	ldr	r2, [r3, #8]
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010220:	683b      	ldr	r3, [r7, #0]
 8010222:	681a      	ldr	r2, [r3, #0]
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	4a12      	ldr	r2, [pc, #72]	@ (8010274 <TIM_Base_SetConfig+0xd4>)
 801022c:	4293      	cmp	r3, r2
 801022e:	d007      	beq.n	8010240 <TIM_Base_SetConfig+0xa0>
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	4a11      	ldr	r2, [pc, #68]	@ (8010278 <TIM_Base_SetConfig+0xd8>)
 8010234:	4293      	cmp	r3, r2
 8010236:	d003      	beq.n	8010240 <TIM_Base_SetConfig+0xa0>
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	4a10      	ldr	r2, [pc, #64]	@ (801027c <TIM_Base_SetConfig+0xdc>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d103      	bne.n	8010248 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	691a      	ldr	r2, [r3, #16]
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	2201      	movs	r2, #1
 801024c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	691b      	ldr	r3, [r3, #16]
 8010252:	f003 0301 	and.w	r3, r3, #1
 8010256:	2b01      	cmp	r3, #1
 8010258:	d105      	bne.n	8010266 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	691b      	ldr	r3, [r3, #16]
 801025e:	f023 0201 	bic.w	r2, r3, #1
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	611a      	str	r2, [r3, #16]
  }
}
 8010266:	bf00      	nop
 8010268:	3714      	adds	r7, #20
 801026a:	46bd      	mov	sp, r7
 801026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010270:	4770      	bx	lr
 8010272:	bf00      	nop
 8010274:	40012c00 	.word	0x40012c00
 8010278:	40014400 	.word	0x40014400
 801027c:	40014800 	.word	0x40014800

08010280 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010280:	b480      	push	{r7}
 8010282:	b087      	sub	sp, #28
 8010284:	af00      	add	r7, sp, #0
 8010286:	6078      	str	r0, [r7, #4]
 8010288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	6a1b      	ldr	r3, [r3, #32]
 801028e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	6a1b      	ldr	r3, [r3, #32]
 8010294:	f023 0201 	bic.w	r2, r3, #1
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	685b      	ldr	r3, [r3, #4]
 80102a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	699b      	ldr	r3, [r3, #24]
 80102a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80102ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80102b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	f023 0303 	bic.w	r3, r3, #3
 80102ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	68fa      	ldr	r2, [r7, #12]
 80102c2:	4313      	orrs	r3, r2
 80102c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80102c6:	697b      	ldr	r3, [r7, #20]
 80102c8:	f023 0302 	bic.w	r3, r3, #2
 80102cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	689b      	ldr	r3, [r3, #8]
 80102d2:	697a      	ldr	r2, [r7, #20]
 80102d4:	4313      	orrs	r3, r2
 80102d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	4a24      	ldr	r2, [pc, #144]	@ (801036c <TIM_OC1_SetConfig+0xec>)
 80102dc:	4293      	cmp	r3, r2
 80102de:	d007      	beq.n	80102f0 <TIM_OC1_SetConfig+0x70>
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	4a23      	ldr	r2, [pc, #140]	@ (8010370 <TIM_OC1_SetConfig+0xf0>)
 80102e4:	4293      	cmp	r3, r2
 80102e6:	d003      	beq.n	80102f0 <TIM_OC1_SetConfig+0x70>
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	4a22      	ldr	r2, [pc, #136]	@ (8010374 <TIM_OC1_SetConfig+0xf4>)
 80102ec:	4293      	cmp	r3, r2
 80102ee:	d10c      	bne.n	801030a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80102f0:	697b      	ldr	r3, [r7, #20]
 80102f2:	f023 0308 	bic.w	r3, r3, #8
 80102f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80102f8:	683b      	ldr	r3, [r7, #0]
 80102fa:	68db      	ldr	r3, [r3, #12]
 80102fc:	697a      	ldr	r2, [r7, #20]
 80102fe:	4313      	orrs	r3, r2
 8010300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010302:	697b      	ldr	r3, [r7, #20]
 8010304:	f023 0304 	bic.w	r3, r3, #4
 8010308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	4a17      	ldr	r2, [pc, #92]	@ (801036c <TIM_OC1_SetConfig+0xec>)
 801030e:	4293      	cmp	r3, r2
 8010310:	d007      	beq.n	8010322 <TIM_OC1_SetConfig+0xa2>
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	4a17      	ldr	r2, [pc, #92]	@ (8010374 <TIM_OC1_SetConfig+0xf4>)
 8010316:	4293      	cmp	r3, r2
 8010318:	d003      	beq.n	8010322 <TIM_OC1_SetConfig+0xa2>
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	4a14      	ldr	r2, [pc, #80]	@ (8010370 <TIM_OC1_SetConfig+0xf0>)
 801031e:	4293      	cmp	r3, r2
 8010320:	d111      	bne.n	8010346 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010322:	693b      	ldr	r3, [r7, #16]
 8010324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010328:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801032a:	693b      	ldr	r3, [r7, #16]
 801032c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010330:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	695b      	ldr	r3, [r3, #20]
 8010336:	693a      	ldr	r2, [r7, #16]
 8010338:	4313      	orrs	r3, r2
 801033a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	699b      	ldr	r3, [r3, #24]
 8010340:	693a      	ldr	r2, [r7, #16]
 8010342:	4313      	orrs	r3, r2
 8010344:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	693a      	ldr	r2, [r7, #16]
 801034a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	68fa      	ldr	r2, [r7, #12]
 8010350:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	685a      	ldr	r2, [r3, #4]
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	697a      	ldr	r2, [r7, #20]
 801035e:	621a      	str	r2, [r3, #32]
}
 8010360:	bf00      	nop
 8010362:	371c      	adds	r7, #28
 8010364:	46bd      	mov	sp, r7
 8010366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036a:	4770      	bx	lr
 801036c:	40012c00 	.word	0x40012c00
 8010370:	40014800 	.word	0x40014800
 8010374:	40014400 	.word	0x40014400

08010378 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010378:	b480      	push	{r7}
 801037a:	b087      	sub	sp, #28
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
 8010380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	6a1b      	ldr	r3, [r3, #32]
 8010386:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	6a1b      	ldr	r3, [r3, #32]
 801038c:	f023 0210 	bic.w	r2, r3, #16
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	685b      	ldr	r3, [r3, #4]
 8010398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	699b      	ldr	r3, [r3, #24]
 801039e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80103a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80103aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80103b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	021b      	lsls	r3, r3, #8
 80103ba:	68fa      	ldr	r2, [r7, #12]
 80103bc:	4313      	orrs	r3, r2
 80103be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80103c0:	697b      	ldr	r3, [r7, #20]
 80103c2:	f023 0320 	bic.w	r3, r3, #32
 80103c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	689b      	ldr	r3, [r3, #8]
 80103cc:	011b      	lsls	r3, r3, #4
 80103ce:	697a      	ldr	r2, [r7, #20]
 80103d0:	4313      	orrs	r3, r2
 80103d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	4a22      	ldr	r2, [pc, #136]	@ (8010460 <TIM_OC2_SetConfig+0xe8>)
 80103d8:	4293      	cmp	r3, r2
 80103da:	d10d      	bne.n	80103f8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80103dc:	697b      	ldr	r3, [r7, #20]
 80103de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80103e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	68db      	ldr	r3, [r3, #12]
 80103e8:	011b      	lsls	r3, r3, #4
 80103ea:	697a      	ldr	r2, [r7, #20]
 80103ec:	4313      	orrs	r3, r2
 80103ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80103f0:	697b      	ldr	r3, [r7, #20]
 80103f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80103f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	4a19      	ldr	r2, [pc, #100]	@ (8010460 <TIM_OC2_SetConfig+0xe8>)
 80103fc:	4293      	cmp	r3, r2
 80103fe:	d007      	beq.n	8010410 <TIM_OC2_SetConfig+0x98>
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	4a18      	ldr	r2, [pc, #96]	@ (8010464 <TIM_OC2_SetConfig+0xec>)
 8010404:	4293      	cmp	r3, r2
 8010406:	d003      	beq.n	8010410 <TIM_OC2_SetConfig+0x98>
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	4a17      	ldr	r2, [pc, #92]	@ (8010468 <TIM_OC2_SetConfig+0xf0>)
 801040c:	4293      	cmp	r3, r2
 801040e:	d113      	bne.n	8010438 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010416:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010418:	693b      	ldr	r3, [r7, #16]
 801041a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801041e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010420:	683b      	ldr	r3, [r7, #0]
 8010422:	695b      	ldr	r3, [r3, #20]
 8010424:	009b      	lsls	r3, r3, #2
 8010426:	693a      	ldr	r2, [r7, #16]
 8010428:	4313      	orrs	r3, r2
 801042a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	699b      	ldr	r3, [r3, #24]
 8010430:	009b      	lsls	r3, r3, #2
 8010432:	693a      	ldr	r2, [r7, #16]
 8010434:	4313      	orrs	r3, r2
 8010436:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	693a      	ldr	r2, [r7, #16]
 801043c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	68fa      	ldr	r2, [r7, #12]
 8010442:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010444:	683b      	ldr	r3, [r7, #0]
 8010446:	685a      	ldr	r2, [r3, #4]
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	697a      	ldr	r2, [r7, #20]
 8010450:	621a      	str	r2, [r3, #32]
}
 8010452:	bf00      	nop
 8010454:	371c      	adds	r7, #28
 8010456:	46bd      	mov	sp, r7
 8010458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801045c:	4770      	bx	lr
 801045e:	bf00      	nop
 8010460:	40012c00 	.word	0x40012c00
 8010464:	40014400 	.word	0x40014400
 8010468:	40014800 	.word	0x40014800

0801046c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801046c:	b480      	push	{r7}
 801046e:	b087      	sub	sp, #28
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
 8010474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	6a1b      	ldr	r3, [r3, #32]
 801047a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	6a1b      	ldr	r3, [r3, #32]
 8010480:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	685b      	ldr	r3, [r3, #4]
 801048c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	69db      	ldr	r3, [r3, #28]
 8010492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801049a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801049e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	f023 0303 	bic.w	r3, r3, #3
 80104a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	68fa      	ldr	r2, [r7, #12]
 80104ae:	4313      	orrs	r3, r2
 80104b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80104b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	689b      	ldr	r3, [r3, #8]
 80104be:	021b      	lsls	r3, r3, #8
 80104c0:	697a      	ldr	r2, [r7, #20]
 80104c2:	4313      	orrs	r3, r2
 80104c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	4a21      	ldr	r2, [pc, #132]	@ (8010550 <TIM_OC3_SetConfig+0xe4>)
 80104ca:	4293      	cmp	r3, r2
 80104cc:	d10d      	bne.n	80104ea <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80104ce:	697b      	ldr	r3, [r7, #20]
 80104d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80104d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80104d6:	683b      	ldr	r3, [r7, #0]
 80104d8:	68db      	ldr	r3, [r3, #12]
 80104da:	021b      	lsls	r3, r3, #8
 80104dc:	697a      	ldr	r2, [r7, #20]
 80104de:	4313      	orrs	r3, r2
 80104e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80104e2:	697b      	ldr	r3, [r7, #20]
 80104e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80104e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	4a18      	ldr	r2, [pc, #96]	@ (8010550 <TIM_OC3_SetConfig+0xe4>)
 80104ee:	4293      	cmp	r3, r2
 80104f0:	d007      	beq.n	8010502 <TIM_OC3_SetConfig+0x96>
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	4a17      	ldr	r2, [pc, #92]	@ (8010554 <TIM_OC3_SetConfig+0xe8>)
 80104f6:	4293      	cmp	r3, r2
 80104f8:	d003      	beq.n	8010502 <TIM_OC3_SetConfig+0x96>
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	4a16      	ldr	r2, [pc, #88]	@ (8010558 <TIM_OC3_SetConfig+0xec>)
 80104fe:	4293      	cmp	r3, r2
 8010500:	d113      	bne.n	801052a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010502:	693b      	ldr	r3, [r7, #16]
 8010504:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801050a:	693b      	ldr	r3, [r7, #16]
 801050c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010512:	683b      	ldr	r3, [r7, #0]
 8010514:	695b      	ldr	r3, [r3, #20]
 8010516:	011b      	lsls	r3, r3, #4
 8010518:	693a      	ldr	r2, [r7, #16]
 801051a:	4313      	orrs	r3, r2
 801051c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	699b      	ldr	r3, [r3, #24]
 8010522:	011b      	lsls	r3, r3, #4
 8010524:	693a      	ldr	r2, [r7, #16]
 8010526:	4313      	orrs	r3, r2
 8010528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	693a      	ldr	r2, [r7, #16]
 801052e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	68fa      	ldr	r2, [r7, #12]
 8010534:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	685a      	ldr	r2, [r3, #4]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	697a      	ldr	r2, [r7, #20]
 8010542:	621a      	str	r2, [r3, #32]
}
 8010544:	bf00      	nop
 8010546:	371c      	adds	r7, #28
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr
 8010550:	40012c00 	.word	0x40012c00
 8010554:	40014400 	.word	0x40014400
 8010558:	40014800 	.word	0x40014800

0801055c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801055c:	b480      	push	{r7}
 801055e:	b087      	sub	sp, #28
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
 8010564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	6a1b      	ldr	r3, [r3, #32]
 801056a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	6a1b      	ldr	r3, [r3, #32]
 8010570:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	69db      	ldr	r3, [r3, #28]
 8010582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801058a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801058e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010596:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	021b      	lsls	r3, r3, #8
 801059e:	68fa      	ldr	r2, [r7, #12]
 80105a0:	4313      	orrs	r3, r2
 80105a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80105a4:	693b      	ldr	r3, [r7, #16]
 80105a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80105aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80105ac:	683b      	ldr	r3, [r7, #0]
 80105ae:	689b      	ldr	r3, [r3, #8]
 80105b0:	031b      	lsls	r3, r3, #12
 80105b2:	693a      	ldr	r2, [r7, #16]
 80105b4:	4313      	orrs	r3, r2
 80105b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	4a14      	ldr	r2, [pc, #80]	@ (801060c <TIM_OC4_SetConfig+0xb0>)
 80105bc:	4293      	cmp	r3, r2
 80105be:	d007      	beq.n	80105d0 <TIM_OC4_SetConfig+0x74>
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	4a13      	ldr	r2, [pc, #76]	@ (8010610 <TIM_OC4_SetConfig+0xb4>)
 80105c4:	4293      	cmp	r3, r2
 80105c6:	d003      	beq.n	80105d0 <TIM_OC4_SetConfig+0x74>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	4a12      	ldr	r2, [pc, #72]	@ (8010614 <TIM_OC4_SetConfig+0xb8>)
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d109      	bne.n	80105e4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80105d0:	697b      	ldr	r3, [r7, #20]
 80105d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80105d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80105d8:	683b      	ldr	r3, [r7, #0]
 80105da:	695b      	ldr	r3, [r3, #20]
 80105dc:	019b      	lsls	r3, r3, #6
 80105de:	697a      	ldr	r2, [r7, #20]
 80105e0:	4313      	orrs	r3, r2
 80105e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	697a      	ldr	r2, [r7, #20]
 80105e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	68fa      	ldr	r2, [r7, #12]
 80105ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80105f0:	683b      	ldr	r3, [r7, #0]
 80105f2:	685a      	ldr	r2, [r3, #4]
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	693a      	ldr	r2, [r7, #16]
 80105fc:	621a      	str	r2, [r3, #32]
}
 80105fe:	bf00      	nop
 8010600:	371c      	adds	r7, #28
 8010602:	46bd      	mov	sp, r7
 8010604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010608:	4770      	bx	lr
 801060a:	bf00      	nop
 801060c:	40012c00 	.word	0x40012c00
 8010610:	40014400 	.word	0x40014400
 8010614:	40014800 	.word	0x40014800

08010618 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010618:	b480      	push	{r7}
 801061a:	b087      	sub	sp, #28
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
 8010620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	6a1b      	ldr	r3, [r3, #32]
 8010626:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	6a1b      	ldr	r3, [r3, #32]
 801062c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801063e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801064a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	68fa      	ldr	r2, [r7, #12]
 8010652:	4313      	orrs	r3, r2
 8010654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 801065c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801065e:	683b      	ldr	r3, [r7, #0]
 8010660:	689b      	ldr	r3, [r3, #8]
 8010662:	041b      	lsls	r3, r3, #16
 8010664:	693a      	ldr	r2, [r7, #16]
 8010666:	4313      	orrs	r3, r2
 8010668:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	4a13      	ldr	r2, [pc, #76]	@ (80106bc <TIM_OC5_SetConfig+0xa4>)
 801066e:	4293      	cmp	r3, r2
 8010670:	d007      	beq.n	8010682 <TIM_OC5_SetConfig+0x6a>
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	4a12      	ldr	r2, [pc, #72]	@ (80106c0 <TIM_OC5_SetConfig+0xa8>)
 8010676:	4293      	cmp	r3, r2
 8010678:	d003      	beq.n	8010682 <TIM_OC5_SetConfig+0x6a>
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	4a11      	ldr	r2, [pc, #68]	@ (80106c4 <TIM_OC5_SetConfig+0xac>)
 801067e:	4293      	cmp	r3, r2
 8010680:	d109      	bne.n	8010696 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010682:	697b      	ldr	r3, [r7, #20]
 8010684:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010688:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801068a:	683b      	ldr	r3, [r7, #0]
 801068c:	695b      	ldr	r3, [r3, #20]
 801068e:	021b      	lsls	r3, r3, #8
 8010690:	697a      	ldr	r2, [r7, #20]
 8010692:	4313      	orrs	r3, r2
 8010694:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	697a      	ldr	r2, [r7, #20]
 801069a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	68fa      	ldr	r2, [r7, #12]
 80106a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	685a      	ldr	r2, [r3, #4]
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	693a      	ldr	r2, [r7, #16]
 80106ae:	621a      	str	r2, [r3, #32]
}
 80106b0:	bf00      	nop
 80106b2:	371c      	adds	r7, #28
 80106b4:	46bd      	mov	sp, r7
 80106b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ba:	4770      	bx	lr
 80106bc:	40012c00 	.word	0x40012c00
 80106c0:	40014400 	.word	0x40014400
 80106c4:	40014800 	.word	0x40014800

080106c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80106c8:	b480      	push	{r7}
 80106ca:	b087      	sub	sp, #28
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
 80106d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	6a1b      	ldr	r3, [r3, #32]
 80106d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	6a1b      	ldr	r3, [r3, #32]
 80106dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	685b      	ldr	r3, [r3, #4]
 80106e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80106f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80106fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	021b      	lsls	r3, r3, #8
 8010702:	68fa      	ldr	r2, [r7, #12]
 8010704:	4313      	orrs	r3, r2
 8010706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010708:	693b      	ldr	r3, [r7, #16]
 801070a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801070e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010710:	683b      	ldr	r3, [r7, #0]
 8010712:	689b      	ldr	r3, [r3, #8]
 8010714:	051b      	lsls	r3, r3, #20
 8010716:	693a      	ldr	r2, [r7, #16]
 8010718:	4313      	orrs	r3, r2
 801071a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	4a14      	ldr	r2, [pc, #80]	@ (8010770 <TIM_OC6_SetConfig+0xa8>)
 8010720:	4293      	cmp	r3, r2
 8010722:	d007      	beq.n	8010734 <TIM_OC6_SetConfig+0x6c>
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	4a13      	ldr	r2, [pc, #76]	@ (8010774 <TIM_OC6_SetConfig+0xac>)
 8010728:	4293      	cmp	r3, r2
 801072a:	d003      	beq.n	8010734 <TIM_OC6_SetConfig+0x6c>
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	4a12      	ldr	r2, [pc, #72]	@ (8010778 <TIM_OC6_SetConfig+0xb0>)
 8010730:	4293      	cmp	r3, r2
 8010732:	d109      	bne.n	8010748 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010734:	697b      	ldr	r3, [r7, #20]
 8010736:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801073a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	695b      	ldr	r3, [r3, #20]
 8010740:	029b      	lsls	r3, r3, #10
 8010742:	697a      	ldr	r2, [r7, #20]
 8010744:	4313      	orrs	r3, r2
 8010746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	697a      	ldr	r2, [r7, #20]
 801074c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	68fa      	ldr	r2, [r7, #12]
 8010752:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	685a      	ldr	r2, [r3, #4]
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	693a      	ldr	r2, [r7, #16]
 8010760:	621a      	str	r2, [r3, #32]
}
 8010762:	bf00      	nop
 8010764:	371c      	adds	r7, #28
 8010766:	46bd      	mov	sp, r7
 8010768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076c:	4770      	bx	lr
 801076e:	bf00      	nop
 8010770:	40012c00 	.word	0x40012c00
 8010774:	40014400 	.word	0x40014400
 8010778:	40014800 	.word	0x40014800

0801077c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801077c:	b480      	push	{r7}
 801077e:	b087      	sub	sp, #28
 8010780:	af00      	add	r7, sp, #0
 8010782:	60f8      	str	r0, [r7, #12]
 8010784:	60b9      	str	r1, [r7, #8]
 8010786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	6a1b      	ldr	r3, [r3, #32]
 801078c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	6a1b      	ldr	r3, [r3, #32]
 8010792:	f023 0201 	bic.w	r2, r3, #1
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	699b      	ldr	r3, [r3, #24]
 801079e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80107a0:	693b      	ldr	r3, [r7, #16]
 80107a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80107a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	011b      	lsls	r3, r3, #4
 80107ac:	693a      	ldr	r2, [r7, #16]
 80107ae:	4313      	orrs	r3, r2
 80107b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80107b2:	697b      	ldr	r3, [r7, #20]
 80107b4:	f023 030a 	bic.w	r3, r3, #10
 80107b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80107ba:	697a      	ldr	r2, [r7, #20]
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	4313      	orrs	r3, r2
 80107c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	693a      	ldr	r2, [r7, #16]
 80107c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	697a      	ldr	r2, [r7, #20]
 80107cc:	621a      	str	r2, [r3, #32]
}
 80107ce:	bf00      	nop
 80107d0:	371c      	adds	r7, #28
 80107d2:	46bd      	mov	sp, r7
 80107d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d8:	4770      	bx	lr

080107da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80107da:	b480      	push	{r7}
 80107dc:	b087      	sub	sp, #28
 80107de:	af00      	add	r7, sp, #0
 80107e0:	60f8      	str	r0, [r7, #12]
 80107e2:	60b9      	str	r1, [r7, #8]
 80107e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	6a1b      	ldr	r3, [r3, #32]
 80107ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	6a1b      	ldr	r3, [r3, #32]
 80107f0:	f023 0210 	bic.w	r2, r3, #16
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	699b      	ldr	r3, [r3, #24]
 80107fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010804:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	031b      	lsls	r3, r3, #12
 801080a:	693a      	ldr	r2, [r7, #16]
 801080c:	4313      	orrs	r3, r2
 801080e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010816:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010818:	68bb      	ldr	r3, [r7, #8]
 801081a:	011b      	lsls	r3, r3, #4
 801081c:	697a      	ldr	r2, [r7, #20]
 801081e:	4313      	orrs	r3, r2
 8010820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	693a      	ldr	r2, [r7, #16]
 8010826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	697a      	ldr	r2, [r7, #20]
 801082c:	621a      	str	r2, [r3, #32]
}
 801082e:	bf00      	nop
 8010830:	371c      	adds	r7, #28
 8010832:	46bd      	mov	sp, r7
 8010834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010838:	4770      	bx	lr

0801083a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801083a:	b480      	push	{r7}
 801083c:	b085      	sub	sp, #20
 801083e:	af00      	add	r7, sp, #0
 8010840:	6078      	str	r0, [r7, #4]
 8010842:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	689b      	ldr	r3, [r3, #8]
 8010848:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010850:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010854:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010856:	683a      	ldr	r2, [r7, #0]
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	4313      	orrs	r3, r2
 801085c:	f043 0307 	orr.w	r3, r3, #7
 8010860:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	68fa      	ldr	r2, [r7, #12]
 8010866:	609a      	str	r2, [r3, #8]
}
 8010868:	bf00      	nop
 801086a:	3714      	adds	r7, #20
 801086c:	46bd      	mov	sp, r7
 801086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010872:	4770      	bx	lr

08010874 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010874:	b480      	push	{r7}
 8010876:	b087      	sub	sp, #28
 8010878:	af00      	add	r7, sp, #0
 801087a:	60f8      	str	r0, [r7, #12]
 801087c:	60b9      	str	r1, [r7, #8]
 801087e:	607a      	str	r2, [r7, #4]
 8010880:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	689b      	ldr	r3, [r3, #8]
 8010886:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801088e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	021a      	lsls	r2, r3, #8
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	431a      	orrs	r2, r3
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	4313      	orrs	r3, r2
 801089c:	697a      	ldr	r2, [r7, #20]
 801089e:	4313      	orrs	r3, r2
 80108a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	697a      	ldr	r2, [r7, #20]
 80108a6:	609a      	str	r2, [r3, #8]
}
 80108a8:	bf00      	nop
 80108aa:	371c      	adds	r7, #28
 80108ac:	46bd      	mov	sp, r7
 80108ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b2:	4770      	bx	lr

080108b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80108b4:	b480      	push	{r7}
 80108b6:	b087      	sub	sp, #28
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	60f8      	str	r0, [r7, #12]
 80108bc:	60b9      	str	r1, [r7, #8]
 80108be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	f003 031f 	and.w	r3, r3, #31
 80108c6:	2201      	movs	r2, #1
 80108c8:	fa02 f303 	lsl.w	r3, r2, r3
 80108cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	6a1a      	ldr	r2, [r3, #32]
 80108d2:	697b      	ldr	r3, [r7, #20]
 80108d4:	43db      	mvns	r3, r3
 80108d6:	401a      	ands	r2, r3
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	6a1a      	ldr	r2, [r3, #32]
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	f003 031f 	and.w	r3, r3, #31
 80108e6:	6879      	ldr	r1, [r7, #4]
 80108e8:	fa01 f303 	lsl.w	r3, r1, r3
 80108ec:	431a      	orrs	r2, r3
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	621a      	str	r2, [r3, #32]
}
 80108f2:	bf00      	nop
 80108f4:	371c      	adds	r7, #28
 80108f6:	46bd      	mov	sp, r7
 80108f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fc:	4770      	bx	lr
	...

08010900 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b084      	sub	sp, #16
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
 8010908:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801090a:	683b      	ldr	r3, [r7, #0]
 801090c:	2b00      	cmp	r3, #0
 801090e:	d109      	bne.n	8010924 <HAL_TIMEx_PWMN_Start+0x24>
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010916:	b2db      	uxtb	r3, r3
 8010918:	2b01      	cmp	r3, #1
 801091a:	bf14      	ite	ne
 801091c:	2301      	movne	r3, #1
 801091e:	2300      	moveq	r3, #0
 8010920:	b2db      	uxtb	r3, r3
 8010922:	e022      	b.n	801096a <HAL_TIMEx_PWMN_Start+0x6a>
 8010924:	683b      	ldr	r3, [r7, #0]
 8010926:	2b04      	cmp	r3, #4
 8010928:	d109      	bne.n	801093e <HAL_TIMEx_PWMN_Start+0x3e>
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010930:	b2db      	uxtb	r3, r3
 8010932:	2b01      	cmp	r3, #1
 8010934:	bf14      	ite	ne
 8010936:	2301      	movne	r3, #1
 8010938:	2300      	moveq	r3, #0
 801093a:	b2db      	uxtb	r3, r3
 801093c:	e015      	b.n	801096a <HAL_TIMEx_PWMN_Start+0x6a>
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	2b08      	cmp	r3, #8
 8010942:	d109      	bne.n	8010958 <HAL_TIMEx_PWMN_Start+0x58>
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801094a:	b2db      	uxtb	r3, r3
 801094c:	2b01      	cmp	r3, #1
 801094e:	bf14      	ite	ne
 8010950:	2301      	movne	r3, #1
 8010952:	2300      	moveq	r3, #0
 8010954:	b2db      	uxtb	r3, r3
 8010956:	e008      	b.n	801096a <HAL_TIMEx_PWMN_Start+0x6a>
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 801095e:	b2db      	uxtb	r3, r3
 8010960:	2b01      	cmp	r3, #1
 8010962:	bf14      	ite	ne
 8010964:	2301      	movne	r3, #1
 8010966:	2300      	moveq	r3, #0
 8010968:	b2db      	uxtb	r3, r3
 801096a:	2b00      	cmp	r3, #0
 801096c:	d001      	beq.n	8010972 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 801096e:	2301      	movs	r3, #1
 8010970:	e055      	b.n	8010a1e <HAL_TIMEx_PWMN_Start+0x11e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010972:	683b      	ldr	r3, [r7, #0]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d104      	bne.n	8010982 <HAL_TIMEx_PWMN_Start+0x82>
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	2202      	movs	r2, #2
 801097c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010980:	e013      	b.n	80109aa <HAL_TIMEx_PWMN_Start+0xaa>
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	2b04      	cmp	r3, #4
 8010986:	d104      	bne.n	8010992 <HAL_TIMEx_PWMN_Start+0x92>
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2202      	movs	r2, #2
 801098c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010990:	e00b      	b.n	80109aa <HAL_TIMEx_PWMN_Start+0xaa>
 8010992:	683b      	ldr	r3, [r7, #0]
 8010994:	2b08      	cmp	r3, #8
 8010996:	d104      	bne.n	80109a2 <HAL_TIMEx_PWMN_Start+0xa2>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2202      	movs	r2, #2
 801099c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80109a0:	e003      	b.n	80109aa <HAL_TIMEx_PWMN_Start+0xaa>
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2202      	movs	r2, #2
 80109a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	2204      	movs	r2, #4
 80109b0:	6839      	ldr	r1, [r7, #0]
 80109b2:	4618      	mov	r0, r3
 80109b4:	f000 f8ba 	bl	8010b2c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80109c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	4a16      	ldr	r2, [pc, #88]	@ (8010a28 <HAL_TIMEx_PWMN_Start+0x128>)
 80109ce:	4293      	cmp	r3, r2
 80109d0:	d004      	beq.n	80109dc <HAL_TIMEx_PWMN_Start+0xdc>
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80109da:	d115      	bne.n	8010a08 <HAL_TIMEx_PWMN_Start+0x108>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	689a      	ldr	r2, [r3, #8]
 80109e2:	4b12      	ldr	r3, [pc, #72]	@ (8010a2c <HAL_TIMEx_PWMN_Start+0x12c>)
 80109e4:	4013      	ands	r3, r2
 80109e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2b06      	cmp	r3, #6
 80109ec:	d015      	beq.n	8010a1a <HAL_TIMEx_PWMN_Start+0x11a>
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80109f4:	d011      	beq.n	8010a1a <HAL_TIMEx_PWMN_Start+0x11a>
    {
      __HAL_TIM_ENABLE(htim);
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	681a      	ldr	r2, [r3, #0]
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	f042 0201 	orr.w	r2, r2, #1
 8010a04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a06:	e008      	b.n	8010a1a <HAL_TIMEx_PWMN_Start+0x11a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	681a      	ldr	r2, [r3, #0]
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	f042 0201 	orr.w	r2, r2, #1
 8010a16:	601a      	str	r2, [r3, #0]
 8010a18:	e000      	b.n	8010a1c <HAL_TIMEx_PWMN_Start+0x11c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010a1c:	2300      	movs	r3, #0
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3710      	adds	r7, #16
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}
 8010a26:	bf00      	nop
 8010a28:	40012c00 	.word	0x40012c00
 8010a2c:	00010007 	.word	0x00010007

08010a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010a30:	b480      	push	{r7}
 8010a32:	b085      	sub	sp, #20
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
 8010a38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010a40:	2b01      	cmp	r3, #1
 8010a42:	d101      	bne.n	8010a48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010a44:	2302      	movs	r3, #2
 8010a46:	e04a      	b.n	8010ade <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	2201      	movs	r2, #1
 8010a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2202      	movs	r2, #2
 8010a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	685b      	ldr	r3, [r3, #4]
 8010a5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	689b      	ldr	r3, [r3, #8]
 8010a66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	4a1f      	ldr	r2, [pc, #124]	@ (8010aec <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	d108      	bne.n	8010a84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010a78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010a7a:	683b      	ldr	r3, [r7, #0]
 8010a7c:	685b      	ldr	r3, [r3, #4]
 8010a7e:	68fa      	ldr	r2, [r7, #12]
 8010a80:	4313      	orrs	r3, r2
 8010a82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a8c:	683b      	ldr	r3, [r7, #0]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	68fa      	ldr	r2, [r7, #12]
 8010a92:	4313      	orrs	r3, r2
 8010a94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	68fa      	ldr	r2, [r7, #12]
 8010a9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	4a12      	ldr	r2, [pc, #72]	@ (8010aec <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8010aa4:	4293      	cmp	r3, r2
 8010aa6:	d004      	beq.n	8010ab2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010ab0:	d10c      	bne.n	8010acc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010ab2:	68bb      	ldr	r3, [r7, #8]
 8010ab4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010ab8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010aba:	683b      	ldr	r3, [r7, #0]
 8010abc:	689b      	ldr	r3, [r3, #8]
 8010abe:	68ba      	ldr	r2, [r7, #8]
 8010ac0:	4313      	orrs	r3, r2
 8010ac2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	68ba      	ldr	r2, [r7, #8]
 8010aca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	2201      	movs	r2, #1
 8010ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010adc:	2300      	movs	r3, #0
}
 8010ade:	4618      	mov	r0, r3
 8010ae0:	3714      	adds	r7, #20
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae8:	4770      	bx	lr
 8010aea:	bf00      	nop
 8010aec:	40012c00 	.word	0x40012c00

08010af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010af0:	b480      	push	{r7}
 8010af2:	b083      	sub	sp, #12
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010af8:	bf00      	nop
 8010afa:	370c      	adds	r7, #12
 8010afc:	46bd      	mov	sp, r7
 8010afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b02:	4770      	bx	lr

08010b04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010b04:	b480      	push	{r7}
 8010b06:	b083      	sub	sp, #12
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010b0c:	bf00      	nop
 8010b0e:	370c      	adds	r7, #12
 8010b10:	46bd      	mov	sp, r7
 8010b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b16:	4770      	bx	lr

08010b18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010b18:	b480      	push	{r7}
 8010b1a:	b083      	sub	sp, #12
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010b20:	bf00      	nop
 8010b22:	370c      	adds	r7, #12
 8010b24:	46bd      	mov	sp, r7
 8010b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b2a:	4770      	bx	lr

08010b2c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8010b2c:	b480      	push	{r7}
 8010b2e:	b087      	sub	sp, #28
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	60f8      	str	r0, [r7, #12]
 8010b34:	60b9      	str	r1, [r7, #8]
 8010b36:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8010b38:	68bb      	ldr	r3, [r7, #8]
 8010b3a:	f003 030f 	and.w	r3, r3, #15
 8010b3e:	2204      	movs	r2, #4
 8010b40:	fa02 f303 	lsl.w	r3, r2, r3
 8010b44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	6a1a      	ldr	r2, [r3, #32]
 8010b4a:	697b      	ldr	r3, [r7, #20]
 8010b4c:	43db      	mvns	r3, r3
 8010b4e:	401a      	ands	r2, r3
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	6a1a      	ldr	r2, [r3, #32]
 8010b58:	68bb      	ldr	r3, [r7, #8]
 8010b5a:	f003 030f 	and.w	r3, r3, #15
 8010b5e:	6879      	ldr	r1, [r7, #4]
 8010b60:	fa01 f303 	lsl.w	r3, r1, r3
 8010b64:	431a      	orrs	r2, r3
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	621a      	str	r2, [r3, #32]
}
 8010b6a:	bf00      	nop
 8010b6c:	371c      	adds	r7, #28
 8010b6e:	46bd      	mov	sp, r7
 8010b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b74:	4770      	bx	lr

08010b76 <LL_RCC_GetUSARTClockSource>:
{
 8010b76:	b480      	push	{r7}
 8010b78:	b083      	sub	sp, #12
 8010b7a:	af00      	add	r7, sp, #0
 8010b7c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8010b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010b82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	4013      	ands	r3, r2
}
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	370c      	adds	r7, #12
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b94:	4770      	bx	lr

08010b96 <LL_RCC_GetLPUARTClockSource>:
{
 8010b96:	b480      	push	{r7}
 8010b98:	b083      	sub	sp, #12
 8010b9a:	af00      	add	r7, sp, #0
 8010b9c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8010b9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010ba2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	4013      	ands	r3, r2
}
 8010baa:	4618      	mov	r0, r3
 8010bac:	370c      	adds	r7, #12
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb4:	4770      	bx	lr

08010bb6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b082      	sub	sp, #8
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d101      	bne.n	8010bc8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010bc4:	2301      	movs	r3, #1
 8010bc6:	e042      	b.n	8010c4e <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d106      	bne.n	8010be0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	f7f9 f916 	bl	8009e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	2224      	movs	r2, #36	@ 0x24
 8010be4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	681a      	ldr	r2, [r3, #0]
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	f022 0201 	bic.w	r2, r2, #1
 8010bf6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d002      	beq.n	8010c06 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f000 fe41 	bl	8011888 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010c06:	6878      	ldr	r0, [r7, #4]
 8010c08:	f000 fc16 	bl	8011438 <UART_SetConfig>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	2b01      	cmp	r3, #1
 8010c10:	d101      	bne.n	8010c16 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010c12:	2301      	movs	r3, #1
 8010c14:	e01b      	b.n	8010c4e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	685a      	ldr	r2, [r3, #4]
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010c24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	689a      	ldr	r2, [r3, #8]
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010c34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	681a      	ldr	r2, [r3, #0]
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f042 0201 	orr.w	r2, r2, #1
 8010c44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f000 fec0 	bl	80119cc <UART_CheckIdleState>
 8010c4c:	4603      	mov	r3, r0
}
 8010c4e:	4618      	mov	r0, r3
 8010c50:	3708      	adds	r7, #8
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}

08010c56 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010c56:	b580      	push	{r7, lr}
 8010c58:	b08a      	sub	sp, #40	@ 0x28
 8010c5a:	af02      	add	r7, sp, #8
 8010c5c:	60f8      	str	r0, [r7, #12]
 8010c5e:	60b9      	str	r1, [r7, #8]
 8010c60:	603b      	str	r3, [r7, #0]
 8010c62:	4613      	mov	r3, r2
 8010c64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c6c:	2b20      	cmp	r3, #32
 8010c6e:	d17b      	bne.n	8010d68 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8010c70:	68bb      	ldr	r3, [r7, #8]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d002      	beq.n	8010c7c <HAL_UART_Transmit+0x26>
 8010c76:	88fb      	ldrh	r3, [r7, #6]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d101      	bne.n	8010c80 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010c7c:	2301      	movs	r3, #1
 8010c7e:	e074      	b.n	8010d6a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	2200      	movs	r2, #0
 8010c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	2221      	movs	r2, #33	@ 0x21
 8010c8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010c90:	f7fa f838 	bl	800ad04 <HAL_GetTick>
 8010c94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	88fa      	ldrh	r2, [r7, #6]
 8010c9a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	88fa      	ldrh	r2, [r7, #6]
 8010ca2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	689b      	ldr	r3, [r3, #8]
 8010caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010cae:	d108      	bne.n	8010cc2 <HAL_UART_Transmit+0x6c>
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	691b      	ldr	r3, [r3, #16]
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d104      	bne.n	8010cc2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010cb8:	2300      	movs	r3, #0
 8010cba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010cbc:	68bb      	ldr	r3, [r7, #8]
 8010cbe:	61bb      	str	r3, [r7, #24]
 8010cc0:	e003      	b.n	8010cca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010cc2:	68bb      	ldr	r3, [r7, #8]
 8010cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010cca:	e030      	b.n	8010d2e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	9300      	str	r3, [sp, #0]
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	2200      	movs	r2, #0
 8010cd4:	2180      	movs	r1, #128	@ 0x80
 8010cd6:	68f8      	ldr	r0, [r7, #12]
 8010cd8:	f000 ff22 	bl	8011b20 <UART_WaitOnFlagUntilTimeout>
 8010cdc:	4603      	mov	r3, r0
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d005      	beq.n	8010cee <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	2220      	movs	r2, #32
 8010ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8010cea:	2303      	movs	r3, #3
 8010cec:	e03d      	b.n	8010d6a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8010cee:	69fb      	ldr	r3, [r7, #28]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d10b      	bne.n	8010d0c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010cf4:	69bb      	ldr	r3, [r7, #24]
 8010cf6:	881b      	ldrh	r3, [r3, #0]
 8010cf8:	461a      	mov	r2, r3
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010d02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8010d04:	69bb      	ldr	r3, [r7, #24]
 8010d06:	3302      	adds	r3, #2
 8010d08:	61bb      	str	r3, [r7, #24]
 8010d0a:	e007      	b.n	8010d1c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010d0c:	69fb      	ldr	r3, [r7, #28]
 8010d0e:	781a      	ldrb	r2, [r3, #0]
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8010d16:	69fb      	ldr	r3, [r7, #28]
 8010d18:	3301      	adds	r3, #1
 8010d1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d22:	b29b      	uxth	r3, r3
 8010d24:	3b01      	subs	r3, #1
 8010d26:	b29a      	uxth	r2, r3
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d34:	b29b      	uxth	r3, r3
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d1c8      	bne.n	8010ccc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010d3a:	683b      	ldr	r3, [r7, #0]
 8010d3c:	9300      	str	r3, [sp, #0]
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	2200      	movs	r2, #0
 8010d42:	2140      	movs	r1, #64	@ 0x40
 8010d44:	68f8      	ldr	r0, [r7, #12]
 8010d46:	f000 feeb 	bl	8011b20 <UART_WaitOnFlagUntilTimeout>
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d005      	beq.n	8010d5c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	2220      	movs	r2, #32
 8010d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8010d58:	2303      	movs	r3, #3
 8010d5a:	e006      	b.n	8010d6a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	2220      	movs	r2, #32
 8010d60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8010d64:	2300      	movs	r3, #0
 8010d66:	e000      	b.n	8010d6a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010d68:	2302      	movs	r3, #2
  }
}
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	3720      	adds	r7, #32
 8010d6e:	46bd      	mov	sp, r7
 8010d70:	bd80      	pop	{r7, pc}
	...

08010d74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b0ba      	sub	sp, #232	@ 0xe8
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	69db      	ldr	r3, [r3, #28]
 8010d82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	689b      	ldr	r3, [r3, #8]
 8010d96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010d9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010d9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010da2:	4013      	ands	r3, r2
 8010da4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010da8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d11b      	bne.n	8010de8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010db4:	f003 0320 	and.w	r3, r3, #32
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d015      	beq.n	8010de8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010dc0:	f003 0320 	and.w	r3, r3, #32
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d105      	bne.n	8010dd4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010dc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d009      	beq.n	8010de8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	f000 8300 	beq.w	80113de <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010de2:	6878      	ldr	r0, [r7, #4]
 8010de4:	4798      	blx	r3
      }
      return;
 8010de6:	e2fa      	b.n	80113de <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010de8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	f000 8123 	beq.w	8011038 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010df2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010df6:	4b8d      	ldr	r3, [pc, #564]	@ (801102c <HAL_UART_IRQHandler+0x2b8>)
 8010df8:	4013      	ands	r3, r2
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d106      	bne.n	8010e0c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010dfe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010e02:	4b8b      	ldr	r3, [pc, #556]	@ (8011030 <HAL_UART_IRQHandler+0x2bc>)
 8010e04:	4013      	ands	r3, r2
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	f000 8116 	beq.w	8011038 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e10:	f003 0301 	and.w	r3, r3, #1
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d011      	beq.n	8010e3c <HAL_UART_IRQHandler+0xc8>
 8010e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d00b      	beq.n	8010e3c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	2201      	movs	r2, #1
 8010e2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e32:	f043 0201 	orr.w	r2, r3, #1
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010e3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e40:	f003 0302 	and.w	r3, r3, #2
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d011      	beq.n	8010e6c <HAL_UART_IRQHandler+0xf8>
 8010e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010e4c:	f003 0301 	and.w	r3, r3, #1
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d00b      	beq.n	8010e6c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	2202      	movs	r2, #2
 8010e5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e62:	f043 0204 	orr.w	r2, r3, #4
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e70:	f003 0304 	and.w	r3, r3, #4
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d011      	beq.n	8010e9c <HAL_UART_IRQHandler+0x128>
 8010e78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010e7c:	f003 0301 	and.w	r3, r3, #1
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d00b      	beq.n	8010e9c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	2204      	movs	r2, #4
 8010e8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e92:	f043 0202 	orr.w	r2, r3, #2
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ea0:	f003 0308 	and.w	r3, r3, #8
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d017      	beq.n	8010ed8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010eac:	f003 0320 	and.w	r3, r3, #32
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d105      	bne.n	8010ec0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010eb4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010eb8:	4b5c      	ldr	r3, [pc, #368]	@ (801102c <HAL_UART_IRQHandler+0x2b8>)
 8010eba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d00b      	beq.n	8010ed8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	2208      	movs	r2, #8
 8010ec6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010ece:	f043 0208 	orr.w	r2, r3, #8
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010edc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d012      	beq.n	8010f0a <HAL_UART_IRQHandler+0x196>
 8010ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ee8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d00c      	beq.n	8010f0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010ef8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010f00:	f043 0220 	orr.w	r2, r3, #32
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	f000 8266 	beq.w	80113e2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010f1a:	f003 0320 	and.w	r3, r3, #32
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d013      	beq.n	8010f4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010f26:	f003 0320 	and.w	r3, r3, #32
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d105      	bne.n	8010f3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d007      	beq.n	8010f4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d003      	beq.n	8010f4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010f50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	689b      	ldr	r3, [r3, #8]
 8010f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f5e:	2b40      	cmp	r3, #64	@ 0x40
 8010f60:	d005      	beq.n	8010f6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010f62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010f66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d054      	beq.n	8011018 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010f6e:	6878      	ldr	r0, [r7, #4]
 8010f70:	f000 fe43 	bl	8011bfa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	689b      	ldr	r3, [r3, #8]
 8010f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f7e:	2b40      	cmp	r3, #64	@ 0x40
 8010f80:	d146      	bne.n	8011010 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	3308      	adds	r3, #8
 8010f88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010f90:	e853 3f00 	ldrex	r3, [r3]
 8010f94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010f98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	3308      	adds	r3, #8
 8010faa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010fae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010fba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010fbe:	e841 2300 	strex	r3, r2, [r1]
 8010fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d1d9      	bne.n	8010f82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d017      	beq.n	8011008 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fde:	4a15      	ldr	r2, [pc, #84]	@ (8011034 <HAL_UART_IRQHandler+0x2c0>)
 8010fe0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f7fb fa17 	bl	800c41c <HAL_DMA_Abort_IT>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d019      	beq.n	8011028 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ffc:	687a      	ldr	r2, [r7, #4]
 8010ffe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8011002:	4610      	mov	r0, r2
 8011004:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011006:	e00f      	b.n	8011028 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f000 f9ff 	bl	801140c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801100e:	e00b      	b.n	8011028 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011010:	6878      	ldr	r0, [r7, #4]
 8011012:	f000 f9fb 	bl	801140c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011016:	e007      	b.n	8011028 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8011018:	6878      	ldr	r0, [r7, #4]
 801101a:	f000 f9f7 	bl	801140c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	2200      	movs	r2, #0
 8011022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8011026:	e1dc      	b.n	80113e2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011028:	bf00      	nop
    return;
 801102a:	e1da      	b.n	80113e2 <HAL_UART_IRQHandler+0x66e>
 801102c:	10000001 	.word	0x10000001
 8011030:	04000120 	.word	0x04000120
 8011034:	08011cc7 	.word	0x08011cc7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801103c:	2b01      	cmp	r3, #1
 801103e:	f040 8170 	bne.w	8011322 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8011042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011046:	f003 0310 	and.w	r3, r3, #16
 801104a:	2b00      	cmp	r3, #0
 801104c:	f000 8169 	beq.w	8011322 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8011050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011054:	f003 0310 	and.w	r3, r3, #16
 8011058:	2b00      	cmp	r3, #0
 801105a:	f000 8162 	beq.w	8011322 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	2210      	movs	r2, #16
 8011064:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	689b      	ldr	r3, [r3, #8]
 801106c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011070:	2b40      	cmp	r3, #64	@ 0x40
 8011072:	f040 80d8 	bne.w	8011226 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	685b      	ldr	r3, [r3, #4]
 8011080:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011084:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011088:	2b00      	cmp	r3, #0
 801108a:	f000 80af 	beq.w	80111ec <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011094:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011098:	429a      	cmp	r2, r3
 801109a:	f080 80a7 	bcs.w	80111ec <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80110a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	f003 0320 	and.w	r3, r3, #32
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	f040 8087 	bne.w	80111ca <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80110c8:	e853 3f00 	ldrex	r3, [r3]
 80110cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80110d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80110d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80110d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	461a      	mov	r2, r3
 80110e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80110e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80110ea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80110f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80110f6:	e841 2300 	strex	r3, r2, [r1]
 80110fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80110fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011102:	2b00      	cmp	r3, #0
 8011104:	d1da      	bne.n	80110bc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	3308      	adds	r3, #8
 801110c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801110e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011110:	e853 3f00 	ldrex	r3, [r3]
 8011114:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011116:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011118:	f023 0301 	bic.w	r3, r3, #1
 801111c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	3308      	adds	r3, #8
 8011126:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801112a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801112e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011130:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011132:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011136:	e841 2300 	strex	r3, r2, [r1]
 801113a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801113c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801113e:	2b00      	cmp	r3, #0
 8011140:	d1e1      	bne.n	8011106 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	3308      	adds	r3, #8
 8011148:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801114a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801114c:	e853 3f00 	ldrex	r3, [r3]
 8011150:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011152:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011154:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011158:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	3308      	adds	r3, #8
 8011162:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8011166:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011168:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801116a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801116c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801116e:	e841 2300 	strex	r3, r2, [r1]
 8011172:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011174:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011176:	2b00      	cmp	r3, #0
 8011178:	d1e3      	bne.n	8011142 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	2220      	movs	r2, #32
 801117e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	2200      	movs	r2, #0
 8011186:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801118e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011190:	e853 3f00 	ldrex	r3, [r3]
 8011194:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011198:	f023 0310 	bic.w	r3, r3, #16
 801119c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	461a      	mov	r2, r3
 80111a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80111ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80111b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80111b2:	e841 2300 	strex	r3, r2, [r1]
 80111b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80111b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d1e4      	bne.n	8011188 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80111c4:	4618      	mov	r0, r3
 80111c6:	f7fb f8ca 	bl	800c35e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	2202      	movs	r2, #2
 80111ce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80111dc:	b29b      	uxth	r3, r3
 80111de:	1ad3      	subs	r3, r2, r3
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	4619      	mov	r1, r3
 80111e4:	6878      	ldr	r0, [r7, #4]
 80111e6:	f000 f91b 	bl	8011420 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80111ea:	e0fc      	b.n	80113e6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80111f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80111f6:	429a      	cmp	r2, r3
 80111f8:	f040 80f5 	bne.w	80113e6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	f003 0320 	and.w	r3, r3, #32
 801120a:	2b20      	cmp	r3, #32
 801120c:	f040 80eb 	bne.w	80113e6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	2202      	movs	r2, #2
 8011214:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801121c:	4619      	mov	r1, r3
 801121e:	6878      	ldr	r0, [r7, #4]
 8011220:	f000 f8fe 	bl	8011420 <HAL_UARTEx_RxEventCallback>
      return;
 8011224:	e0df      	b.n	80113e6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011232:	b29b      	uxth	r3, r3
 8011234:	1ad3      	subs	r3, r2, r3
 8011236:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011240:	b29b      	uxth	r3, r3
 8011242:	2b00      	cmp	r3, #0
 8011244:	f000 80d1 	beq.w	80113ea <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8011248:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801124c:	2b00      	cmp	r3, #0
 801124e:	f000 80cc 	beq.w	80113ea <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125a:	e853 3f00 	ldrex	r3, [r3]
 801125e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011262:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011266:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	461a      	mov	r2, r3
 8011270:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011274:	647b      	str	r3, [r7, #68]	@ 0x44
 8011276:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011278:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801127a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801127c:	e841 2300 	strex	r3, r2, [r1]
 8011280:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011284:	2b00      	cmp	r3, #0
 8011286:	d1e4      	bne.n	8011252 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	3308      	adds	r3, #8
 801128e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011292:	e853 3f00 	ldrex	r3, [r3]
 8011296:	623b      	str	r3, [r7, #32]
   return(result);
 8011298:	6a3b      	ldr	r3, [r7, #32]
 801129a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801129e:	f023 0301 	bic.w	r3, r3, #1
 80112a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	3308      	adds	r3, #8
 80112ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80112b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80112b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80112b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80112b8:	e841 2300 	strex	r3, r2, [r1]
 80112bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80112be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d1e1      	bne.n	8011288 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	2220      	movs	r2, #32
 80112c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	2200      	movs	r2, #0
 80112d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	2200      	movs	r2, #0
 80112d6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	e853 3f00 	ldrex	r3, [r3]
 80112e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	f023 0310 	bic.w	r3, r3, #16
 80112ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	461a      	mov	r2, r3
 80112f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80112fa:	61fb      	str	r3, [r7, #28]
 80112fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112fe:	69b9      	ldr	r1, [r7, #24]
 8011300:	69fa      	ldr	r2, [r7, #28]
 8011302:	e841 2300 	strex	r3, r2, [r1]
 8011306:	617b      	str	r3, [r7, #20]
   return(result);
 8011308:	697b      	ldr	r3, [r7, #20]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d1e4      	bne.n	80112d8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	2202      	movs	r2, #2
 8011312:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011314:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011318:	4619      	mov	r1, r3
 801131a:	6878      	ldr	r0, [r7, #4]
 801131c:	f000 f880 	bl	8011420 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011320:	e063      	b.n	80113ea <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011326:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801132a:	2b00      	cmp	r3, #0
 801132c:	d00e      	beq.n	801134c <HAL_UART_IRQHandler+0x5d8>
 801132e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011336:	2b00      	cmp	r3, #0
 8011338:	d008      	beq.n	801134c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011342:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011344:	6878      	ldr	r0, [r7, #4]
 8011346:	f000 fcff 	bl	8011d48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801134a:	e051      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801134c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011354:	2b00      	cmp	r3, #0
 8011356:	d014      	beq.n	8011382 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801135c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011360:	2b00      	cmp	r3, #0
 8011362:	d105      	bne.n	8011370 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011368:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801136c:	2b00      	cmp	r3, #0
 801136e:	d008      	beq.n	8011382 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011374:	2b00      	cmp	r3, #0
 8011376:	d03a      	beq.n	80113ee <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801137c:	6878      	ldr	r0, [r7, #4]
 801137e:	4798      	blx	r3
    }
    return;
 8011380:	e035      	b.n	80113ee <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801138a:	2b00      	cmp	r3, #0
 801138c:	d009      	beq.n	80113a2 <HAL_UART_IRQHandler+0x62e>
 801138e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011396:	2b00      	cmp	r3, #0
 8011398:	d003      	beq.n	80113a2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 801139a:	6878      	ldr	r0, [r7, #4]
 801139c:	f000 fca9 	bl	8011cf2 <UART_EndTransmit_IT>
    return;
 80113a0:	e026      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80113a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80113a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d009      	beq.n	80113c2 <HAL_UART_IRQHandler+0x64e>
 80113ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80113b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d003      	beq.n	80113c2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80113ba:	6878      	ldr	r0, [r7, #4]
 80113bc:	f000 fcd8 	bl	8011d70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80113c0:	e016      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80113c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80113c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d010      	beq.n	80113f0 <HAL_UART_IRQHandler+0x67c>
 80113ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	da0c      	bge.n	80113f0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80113d6:	6878      	ldr	r0, [r7, #4]
 80113d8:	f000 fcc0 	bl	8011d5c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80113dc:	e008      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80113de:	bf00      	nop
 80113e0:	e006      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
    return;
 80113e2:	bf00      	nop
 80113e4:	e004      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80113e6:	bf00      	nop
 80113e8:	e002      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80113ea:	bf00      	nop
 80113ec:	e000      	b.n	80113f0 <HAL_UART_IRQHandler+0x67c>
    return;
 80113ee:	bf00      	nop
  }
}
 80113f0:	37e8      	adds	r7, #232	@ 0xe8
 80113f2:	46bd      	mov	sp, r7
 80113f4:	bd80      	pop	{r7, pc}
 80113f6:	bf00      	nop

080113f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80113f8:	b480      	push	{r7}
 80113fa:	b083      	sub	sp, #12
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8011400:	bf00      	nop
 8011402:	370c      	adds	r7, #12
 8011404:	46bd      	mov	sp, r7
 8011406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140a:	4770      	bx	lr

0801140c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801140c:	b480      	push	{r7}
 801140e:	b083      	sub	sp, #12
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8011414:	bf00      	nop
 8011416:	370c      	adds	r7, #12
 8011418:	46bd      	mov	sp, r7
 801141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801141e:	4770      	bx	lr

08011420 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011420:	b480      	push	{r7}
 8011422:	b083      	sub	sp, #12
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
 8011428:	460b      	mov	r3, r1
 801142a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801142c:	bf00      	nop
 801142e:	370c      	adds	r7, #12
 8011430:	46bd      	mov	sp, r7
 8011432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011436:	4770      	bx	lr

08011438 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011438:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801143c:	b08c      	sub	sp, #48	@ 0x30
 801143e:	af00      	add	r7, sp, #0
 8011440:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011442:	2300      	movs	r3, #0
 8011444:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011448:	697b      	ldr	r3, [r7, #20]
 801144a:	689a      	ldr	r2, [r3, #8]
 801144c:	697b      	ldr	r3, [r7, #20]
 801144e:	691b      	ldr	r3, [r3, #16]
 8011450:	431a      	orrs	r2, r3
 8011452:	697b      	ldr	r3, [r7, #20]
 8011454:	695b      	ldr	r3, [r3, #20]
 8011456:	431a      	orrs	r2, r3
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	69db      	ldr	r3, [r3, #28]
 801145c:	4313      	orrs	r3, r2
 801145e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011460:	697b      	ldr	r3, [r7, #20]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	681a      	ldr	r2, [r3, #0]
 8011466:	4baf      	ldr	r3, [pc, #700]	@ (8011724 <UART_SetConfig+0x2ec>)
 8011468:	4013      	ands	r3, r2
 801146a:	697a      	ldr	r2, [r7, #20]
 801146c:	6812      	ldr	r2, [r2, #0]
 801146e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011470:	430b      	orrs	r3, r1
 8011472:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011474:	697b      	ldr	r3, [r7, #20]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	685b      	ldr	r3, [r3, #4]
 801147a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801147e:	697b      	ldr	r3, [r7, #20]
 8011480:	68da      	ldr	r2, [r3, #12]
 8011482:	697b      	ldr	r3, [r7, #20]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	430a      	orrs	r2, r1
 8011488:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801148a:	697b      	ldr	r3, [r7, #20]
 801148c:	699b      	ldr	r3, [r3, #24]
 801148e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011490:	697b      	ldr	r3, [r7, #20]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	4aa4      	ldr	r2, [pc, #656]	@ (8011728 <UART_SetConfig+0x2f0>)
 8011496:	4293      	cmp	r3, r2
 8011498:	d004      	beq.n	80114a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801149a:	697b      	ldr	r3, [r7, #20]
 801149c:	6a1b      	ldr	r3, [r3, #32]
 801149e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114a0:	4313      	orrs	r3, r2
 80114a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80114a4:	697b      	ldr	r3, [r7, #20]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	689b      	ldr	r3, [r3, #8]
 80114aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80114ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80114b2:	697a      	ldr	r2, [r7, #20]
 80114b4:	6812      	ldr	r2, [r2, #0]
 80114b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80114b8:	430b      	orrs	r3, r1
 80114ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80114bc:	697b      	ldr	r3, [r7, #20]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114c2:	f023 010f 	bic.w	r1, r3, #15
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80114ca:	697b      	ldr	r3, [r7, #20]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	430a      	orrs	r2, r1
 80114d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80114d2:	697b      	ldr	r3, [r7, #20]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	4a95      	ldr	r2, [pc, #596]	@ (801172c <UART_SetConfig+0x2f4>)
 80114d8:	4293      	cmp	r3, r2
 80114da:	d125      	bne.n	8011528 <UART_SetConfig+0xf0>
 80114dc:	2003      	movs	r0, #3
 80114de:	f7ff fb4a 	bl	8010b76 <LL_RCC_GetUSARTClockSource>
 80114e2:	4603      	mov	r3, r0
 80114e4:	2b03      	cmp	r3, #3
 80114e6:	d81b      	bhi.n	8011520 <UART_SetConfig+0xe8>
 80114e8:	a201      	add	r2, pc, #4	@ (adr r2, 80114f0 <UART_SetConfig+0xb8>)
 80114ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114ee:	bf00      	nop
 80114f0:	08011501 	.word	0x08011501
 80114f4:	08011511 	.word	0x08011511
 80114f8:	08011509 	.word	0x08011509
 80114fc:	08011519 	.word	0x08011519
 8011500:	2301      	movs	r3, #1
 8011502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011506:	e042      	b.n	801158e <UART_SetConfig+0x156>
 8011508:	2302      	movs	r3, #2
 801150a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801150e:	e03e      	b.n	801158e <UART_SetConfig+0x156>
 8011510:	2304      	movs	r3, #4
 8011512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011516:	e03a      	b.n	801158e <UART_SetConfig+0x156>
 8011518:	2308      	movs	r3, #8
 801151a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801151e:	e036      	b.n	801158e <UART_SetConfig+0x156>
 8011520:	2310      	movs	r3, #16
 8011522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011526:	e032      	b.n	801158e <UART_SetConfig+0x156>
 8011528:	697b      	ldr	r3, [r7, #20]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	4a7e      	ldr	r2, [pc, #504]	@ (8011728 <UART_SetConfig+0x2f0>)
 801152e:	4293      	cmp	r3, r2
 8011530:	d12a      	bne.n	8011588 <UART_SetConfig+0x150>
 8011532:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8011536:	f7ff fb2e 	bl	8010b96 <LL_RCC_GetLPUARTClockSource>
 801153a:	4603      	mov	r3, r0
 801153c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011540:	d01a      	beq.n	8011578 <UART_SetConfig+0x140>
 8011542:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011546:	d81b      	bhi.n	8011580 <UART_SetConfig+0x148>
 8011548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801154c:	d00c      	beq.n	8011568 <UART_SetConfig+0x130>
 801154e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011552:	d815      	bhi.n	8011580 <UART_SetConfig+0x148>
 8011554:	2b00      	cmp	r3, #0
 8011556:	d003      	beq.n	8011560 <UART_SetConfig+0x128>
 8011558:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801155c:	d008      	beq.n	8011570 <UART_SetConfig+0x138>
 801155e:	e00f      	b.n	8011580 <UART_SetConfig+0x148>
 8011560:	2300      	movs	r3, #0
 8011562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011566:	e012      	b.n	801158e <UART_SetConfig+0x156>
 8011568:	2302      	movs	r3, #2
 801156a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801156e:	e00e      	b.n	801158e <UART_SetConfig+0x156>
 8011570:	2304      	movs	r3, #4
 8011572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011576:	e00a      	b.n	801158e <UART_SetConfig+0x156>
 8011578:	2308      	movs	r3, #8
 801157a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801157e:	e006      	b.n	801158e <UART_SetConfig+0x156>
 8011580:	2310      	movs	r3, #16
 8011582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011586:	e002      	b.n	801158e <UART_SetConfig+0x156>
 8011588:	2310      	movs	r3, #16
 801158a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801158e:	697b      	ldr	r3, [r7, #20]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	4a65      	ldr	r2, [pc, #404]	@ (8011728 <UART_SetConfig+0x2f0>)
 8011594:	4293      	cmp	r3, r2
 8011596:	f040 8097 	bne.w	80116c8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801159a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801159e:	2b08      	cmp	r3, #8
 80115a0:	d823      	bhi.n	80115ea <UART_SetConfig+0x1b2>
 80115a2:	a201      	add	r2, pc, #4	@ (adr r2, 80115a8 <UART_SetConfig+0x170>)
 80115a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115a8:	080115cd 	.word	0x080115cd
 80115ac:	080115eb 	.word	0x080115eb
 80115b0:	080115d5 	.word	0x080115d5
 80115b4:	080115eb 	.word	0x080115eb
 80115b8:	080115db 	.word	0x080115db
 80115bc:	080115eb 	.word	0x080115eb
 80115c0:	080115eb 	.word	0x080115eb
 80115c4:	080115eb 	.word	0x080115eb
 80115c8:	080115e3 	.word	0x080115e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80115cc:	f7fd f9d2 	bl	800e974 <HAL_RCC_GetPCLK1Freq>
 80115d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115d2:	e010      	b.n	80115f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80115d4:	4b56      	ldr	r3, [pc, #344]	@ (8011730 <UART_SetConfig+0x2f8>)
 80115d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80115d8:	e00d      	b.n	80115f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80115da:	f7fd f94b 	bl	800e874 <HAL_RCC_GetSysClockFreq>
 80115de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115e0:	e009      	b.n	80115f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80115e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80115e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80115e8:	e005      	b.n	80115f6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80115ea:	2300      	movs	r3, #0
 80115ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80115ee:	2301      	movs	r3, #1
 80115f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80115f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80115f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	f000 812b 	beq.w	8011854 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80115fe:	697b      	ldr	r3, [r7, #20]
 8011600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011602:	4a4c      	ldr	r2, [pc, #304]	@ (8011734 <UART_SetConfig+0x2fc>)
 8011604:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011608:	461a      	mov	r2, r3
 801160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801160c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011610:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011612:	697b      	ldr	r3, [r7, #20]
 8011614:	685a      	ldr	r2, [r3, #4]
 8011616:	4613      	mov	r3, r2
 8011618:	005b      	lsls	r3, r3, #1
 801161a:	4413      	add	r3, r2
 801161c:	69ba      	ldr	r2, [r7, #24]
 801161e:	429a      	cmp	r2, r3
 8011620:	d305      	bcc.n	801162e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011622:	697b      	ldr	r3, [r7, #20]
 8011624:	685b      	ldr	r3, [r3, #4]
 8011626:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011628:	69ba      	ldr	r2, [r7, #24]
 801162a:	429a      	cmp	r2, r3
 801162c:	d903      	bls.n	8011636 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 801162e:	2301      	movs	r3, #1
 8011630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011634:	e10e      	b.n	8011854 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011638:	2200      	movs	r2, #0
 801163a:	60bb      	str	r3, [r7, #8]
 801163c:	60fa      	str	r2, [r7, #12]
 801163e:	697b      	ldr	r3, [r7, #20]
 8011640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011642:	4a3c      	ldr	r2, [pc, #240]	@ (8011734 <UART_SetConfig+0x2fc>)
 8011644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011648:	b29b      	uxth	r3, r3
 801164a:	2200      	movs	r2, #0
 801164c:	603b      	str	r3, [r7, #0]
 801164e:	607a      	str	r2, [r7, #4]
 8011650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011654:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011658:	f7f7 f912 	bl	8008880 <__aeabi_uldivmod>
 801165c:	4602      	mov	r2, r0
 801165e:	460b      	mov	r3, r1
 8011660:	4610      	mov	r0, r2
 8011662:	4619      	mov	r1, r3
 8011664:	f04f 0200 	mov.w	r2, #0
 8011668:	f04f 0300 	mov.w	r3, #0
 801166c:	020b      	lsls	r3, r1, #8
 801166e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011672:	0202      	lsls	r2, r0, #8
 8011674:	6979      	ldr	r1, [r7, #20]
 8011676:	6849      	ldr	r1, [r1, #4]
 8011678:	0849      	lsrs	r1, r1, #1
 801167a:	2000      	movs	r0, #0
 801167c:	460c      	mov	r4, r1
 801167e:	4605      	mov	r5, r0
 8011680:	eb12 0804 	adds.w	r8, r2, r4
 8011684:	eb43 0905 	adc.w	r9, r3, r5
 8011688:	697b      	ldr	r3, [r7, #20]
 801168a:	685b      	ldr	r3, [r3, #4]
 801168c:	2200      	movs	r2, #0
 801168e:	469a      	mov	sl, r3
 8011690:	4693      	mov	fp, r2
 8011692:	4652      	mov	r2, sl
 8011694:	465b      	mov	r3, fp
 8011696:	4640      	mov	r0, r8
 8011698:	4649      	mov	r1, r9
 801169a:	f7f7 f8f1 	bl	8008880 <__aeabi_uldivmod>
 801169e:	4602      	mov	r2, r0
 80116a0:	460b      	mov	r3, r1
 80116a2:	4613      	mov	r3, r2
 80116a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80116a6:	6a3b      	ldr	r3, [r7, #32]
 80116a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80116ac:	d308      	bcc.n	80116c0 <UART_SetConfig+0x288>
 80116ae:	6a3b      	ldr	r3, [r7, #32]
 80116b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80116b4:	d204      	bcs.n	80116c0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80116b6:	697b      	ldr	r3, [r7, #20]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	6a3a      	ldr	r2, [r7, #32]
 80116bc:	60da      	str	r2, [r3, #12]
 80116be:	e0c9      	b.n	8011854 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80116c0:	2301      	movs	r3, #1
 80116c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80116c6:	e0c5      	b.n	8011854 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80116c8:	697b      	ldr	r3, [r7, #20]
 80116ca:	69db      	ldr	r3, [r3, #28]
 80116cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80116d0:	d16d      	bne.n	80117ae <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80116d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80116d6:	3b01      	subs	r3, #1
 80116d8:	2b07      	cmp	r3, #7
 80116da:	d82d      	bhi.n	8011738 <UART_SetConfig+0x300>
 80116dc:	a201      	add	r2, pc, #4	@ (adr r2, 80116e4 <UART_SetConfig+0x2ac>)
 80116de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116e2:	bf00      	nop
 80116e4:	08011705 	.word	0x08011705
 80116e8:	0801170d 	.word	0x0801170d
 80116ec:	08011739 	.word	0x08011739
 80116f0:	08011713 	.word	0x08011713
 80116f4:	08011739 	.word	0x08011739
 80116f8:	08011739 	.word	0x08011739
 80116fc:	08011739 	.word	0x08011739
 8011700:	0801171b 	.word	0x0801171b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011704:	f7fd f94c 	bl	800e9a0 <HAL_RCC_GetPCLK2Freq>
 8011708:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801170a:	e01b      	b.n	8011744 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801170c:	4b08      	ldr	r3, [pc, #32]	@ (8011730 <UART_SetConfig+0x2f8>)
 801170e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011710:	e018      	b.n	8011744 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011712:	f7fd f8af 	bl	800e874 <HAL_RCC_GetSysClockFreq>
 8011716:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011718:	e014      	b.n	8011744 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801171a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801171e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011720:	e010      	b.n	8011744 <UART_SetConfig+0x30c>
 8011722:	bf00      	nop
 8011724:	cfff69f3 	.word	0xcfff69f3
 8011728:	40008000 	.word	0x40008000
 801172c:	40013800 	.word	0x40013800
 8011730:	00f42400 	.word	0x00f42400
 8011734:	08019e8c 	.word	0x08019e8c
      default:
        pclk = 0U;
 8011738:	2300      	movs	r3, #0
 801173a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801173c:	2301      	movs	r3, #1
 801173e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011742:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011746:	2b00      	cmp	r3, #0
 8011748:	f000 8084 	beq.w	8011854 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801174c:	697b      	ldr	r3, [r7, #20]
 801174e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011750:	4a4b      	ldr	r2, [pc, #300]	@ (8011880 <UART_SetConfig+0x448>)
 8011752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011756:	461a      	mov	r2, r3
 8011758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801175a:	fbb3 f3f2 	udiv	r3, r3, r2
 801175e:	005a      	lsls	r2, r3, #1
 8011760:	697b      	ldr	r3, [r7, #20]
 8011762:	685b      	ldr	r3, [r3, #4]
 8011764:	085b      	lsrs	r3, r3, #1
 8011766:	441a      	add	r2, r3
 8011768:	697b      	ldr	r3, [r7, #20]
 801176a:	685b      	ldr	r3, [r3, #4]
 801176c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011770:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011772:	6a3b      	ldr	r3, [r7, #32]
 8011774:	2b0f      	cmp	r3, #15
 8011776:	d916      	bls.n	80117a6 <UART_SetConfig+0x36e>
 8011778:	6a3b      	ldr	r3, [r7, #32]
 801177a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801177e:	d212      	bcs.n	80117a6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011780:	6a3b      	ldr	r3, [r7, #32]
 8011782:	b29b      	uxth	r3, r3
 8011784:	f023 030f 	bic.w	r3, r3, #15
 8011788:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801178a:	6a3b      	ldr	r3, [r7, #32]
 801178c:	085b      	lsrs	r3, r3, #1
 801178e:	b29b      	uxth	r3, r3
 8011790:	f003 0307 	and.w	r3, r3, #7
 8011794:	b29a      	uxth	r2, r3
 8011796:	8bfb      	ldrh	r3, [r7, #30]
 8011798:	4313      	orrs	r3, r2
 801179a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801179c:	697b      	ldr	r3, [r7, #20]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	8bfa      	ldrh	r2, [r7, #30]
 80117a2:	60da      	str	r2, [r3, #12]
 80117a4:	e056      	b.n	8011854 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80117a6:	2301      	movs	r3, #1
 80117a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80117ac:	e052      	b.n	8011854 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80117ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80117b2:	3b01      	subs	r3, #1
 80117b4:	2b07      	cmp	r3, #7
 80117b6:	d822      	bhi.n	80117fe <UART_SetConfig+0x3c6>
 80117b8:	a201      	add	r2, pc, #4	@ (adr r2, 80117c0 <UART_SetConfig+0x388>)
 80117ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117be:	bf00      	nop
 80117c0:	080117e1 	.word	0x080117e1
 80117c4:	080117e9 	.word	0x080117e9
 80117c8:	080117ff 	.word	0x080117ff
 80117cc:	080117ef 	.word	0x080117ef
 80117d0:	080117ff 	.word	0x080117ff
 80117d4:	080117ff 	.word	0x080117ff
 80117d8:	080117ff 	.word	0x080117ff
 80117dc:	080117f7 	.word	0x080117f7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80117e0:	f7fd f8de 	bl	800e9a0 <HAL_RCC_GetPCLK2Freq>
 80117e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117e6:	e010      	b.n	801180a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80117e8:	4b26      	ldr	r3, [pc, #152]	@ (8011884 <UART_SetConfig+0x44c>)
 80117ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80117ec:	e00d      	b.n	801180a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80117ee:	f7fd f841 	bl	800e874 <HAL_RCC_GetSysClockFreq>
 80117f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117f4:	e009      	b.n	801180a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80117f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80117fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80117fc:	e005      	b.n	801180a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80117fe:	2300      	movs	r3, #0
 8011800:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8011802:	2301      	movs	r3, #1
 8011804:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011808:	bf00      	nop
    }

    if (pclk != 0U)
 801180a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801180c:	2b00      	cmp	r3, #0
 801180e:	d021      	beq.n	8011854 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011810:	697b      	ldr	r3, [r7, #20]
 8011812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011814:	4a1a      	ldr	r2, [pc, #104]	@ (8011880 <UART_SetConfig+0x448>)
 8011816:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801181a:	461a      	mov	r2, r3
 801181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801181e:	fbb3 f2f2 	udiv	r2, r3, r2
 8011822:	697b      	ldr	r3, [r7, #20]
 8011824:	685b      	ldr	r3, [r3, #4]
 8011826:	085b      	lsrs	r3, r3, #1
 8011828:	441a      	add	r2, r3
 801182a:	697b      	ldr	r3, [r7, #20]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011832:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011834:	6a3b      	ldr	r3, [r7, #32]
 8011836:	2b0f      	cmp	r3, #15
 8011838:	d909      	bls.n	801184e <UART_SetConfig+0x416>
 801183a:	6a3b      	ldr	r3, [r7, #32]
 801183c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011840:	d205      	bcs.n	801184e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011842:	6a3b      	ldr	r3, [r7, #32]
 8011844:	b29a      	uxth	r2, r3
 8011846:	697b      	ldr	r3, [r7, #20]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	60da      	str	r2, [r3, #12]
 801184c:	e002      	b.n	8011854 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 801184e:	2301      	movs	r3, #1
 8011850:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011854:	697b      	ldr	r3, [r7, #20]
 8011856:	2201      	movs	r2, #1
 8011858:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801185c:	697b      	ldr	r3, [r7, #20]
 801185e:	2201      	movs	r2, #1
 8011860:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011864:	697b      	ldr	r3, [r7, #20]
 8011866:	2200      	movs	r2, #0
 8011868:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801186a:	697b      	ldr	r3, [r7, #20]
 801186c:	2200      	movs	r2, #0
 801186e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011870:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8011874:	4618      	mov	r0, r3
 8011876:	3730      	adds	r7, #48	@ 0x30
 8011878:	46bd      	mov	sp, r7
 801187a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801187e:	bf00      	nop
 8011880:	08019e8c 	.word	0x08019e8c
 8011884:	00f42400 	.word	0x00f42400

08011888 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011888:	b480      	push	{r7}
 801188a:	b083      	sub	sp, #12
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011894:	f003 0308 	and.w	r3, r3, #8
 8011898:	2b00      	cmp	r3, #0
 801189a:	d00a      	beq.n	80118b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	685b      	ldr	r3, [r3, #4]
 80118a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	430a      	orrs	r2, r1
 80118b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118b6:	f003 0301 	and.w	r3, r3, #1
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d00a      	beq.n	80118d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	685b      	ldr	r3, [r3, #4]
 80118c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	430a      	orrs	r2, r1
 80118d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118d8:	f003 0302 	and.w	r3, r3, #2
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d00a      	beq.n	80118f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	685b      	ldr	r3, [r3, #4]
 80118e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	430a      	orrs	r2, r1
 80118f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118fa:	f003 0304 	and.w	r3, r3, #4
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d00a      	beq.n	8011918 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	685b      	ldr	r3, [r3, #4]
 8011908:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	430a      	orrs	r2, r1
 8011916:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801191c:	f003 0310 	and.w	r3, r3, #16
 8011920:	2b00      	cmp	r3, #0
 8011922:	d00a      	beq.n	801193a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	689b      	ldr	r3, [r3, #8]
 801192a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	430a      	orrs	r2, r1
 8011938:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801193e:	f003 0320 	and.w	r3, r3, #32
 8011942:	2b00      	cmp	r3, #0
 8011944:	d00a      	beq.n	801195c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	689b      	ldr	r3, [r3, #8]
 801194c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	430a      	orrs	r2, r1
 801195a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011964:	2b00      	cmp	r3, #0
 8011966:	d01a      	beq.n	801199e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	685b      	ldr	r3, [r3, #4]
 801196e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	430a      	orrs	r2, r1
 801197c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011982:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011986:	d10a      	bne.n	801199e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	430a      	orrs	r2, r1
 801199c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d00a      	beq.n	80119c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	685b      	ldr	r3, [r3, #4]
 80119b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	430a      	orrs	r2, r1
 80119be:	605a      	str	r2, [r3, #4]
  }
}
 80119c0:	bf00      	nop
 80119c2:	370c      	adds	r7, #12
 80119c4:	46bd      	mov	sp, r7
 80119c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ca:	4770      	bx	lr

080119cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b098      	sub	sp, #96	@ 0x60
 80119d0:	af02      	add	r7, sp, #8
 80119d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2200      	movs	r2, #0
 80119d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80119dc:	f7f9 f992 	bl	800ad04 <HAL_GetTick>
 80119e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	f003 0308 	and.w	r3, r3, #8
 80119ec:	2b08      	cmp	r3, #8
 80119ee:	d12f      	bne.n	8011a50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80119f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80119f4:	9300      	str	r3, [sp, #0]
 80119f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80119f8:	2200      	movs	r2, #0
 80119fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80119fe:	6878      	ldr	r0, [r7, #4]
 8011a00:	f000 f88e 	bl	8011b20 <UART_WaitOnFlagUntilTimeout>
 8011a04:	4603      	mov	r3, r0
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d022      	beq.n	8011a50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a12:	e853 3f00 	ldrex	r3, [r3]
 8011a16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011a1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	461a      	mov	r2, r3
 8011a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011a28:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011a2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011a30:	e841 2300 	strex	r3, r2, [r1]
 8011a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d1e6      	bne.n	8011a0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2220      	movs	r2, #32
 8011a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	2200      	movs	r2, #0
 8011a48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011a4c:	2303      	movs	r3, #3
 8011a4e:	e063      	b.n	8011b18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	f003 0304 	and.w	r3, r3, #4
 8011a5a:	2b04      	cmp	r3, #4
 8011a5c:	d149      	bne.n	8011af2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011a5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011a62:	9300      	str	r3, [sp, #0]
 8011a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a66:	2200      	movs	r2, #0
 8011a68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011a6c:	6878      	ldr	r0, [r7, #4]
 8011a6e:	f000 f857 	bl	8011b20 <UART_WaitOnFlagUntilTimeout>
 8011a72:	4603      	mov	r3, r0
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d03c      	beq.n	8011af2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a80:	e853 3f00 	ldrex	r3, [r3]
 8011a84:	623b      	str	r3, [r7, #32]
   return(result);
 8011a86:	6a3b      	ldr	r3, [r7, #32]
 8011a88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	461a      	mov	r2, r3
 8011a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8011a98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a9e:	e841 2300 	strex	r3, r2, [r1]
 8011aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d1e6      	bne.n	8011a78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	3308      	adds	r3, #8
 8011ab0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ab2:	693b      	ldr	r3, [r7, #16]
 8011ab4:	e853 3f00 	ldrex	r3, [r3]
 8011ab8:	60fb      	str	r3, [r7, #12]
   return(result);
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	f023 0301 	bic.w	r3, r3, #1
 8011ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	3308      	adds	r3, #8
 8011ac8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011aca:	61fa      	str	r2, [r7, #28]
 8011acc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ace:	69b9      	ldr	r1, [r7, #24]
 8011ad0:	69fa      	ldr	r2, [r7, #28]
 8011ad2:	e841 2300 	strex	r3, r2, [r1]
 8011ad6:	617b      	str	r3, [r7, #20]
   return(result);
 8011ad8:	697b      	ldr	r3, [r7, #20]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d1e5      	bne.n	8011aaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2220      	movs	r2, #32
 8011ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2200      	movs	r2, #0
 8011aea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011aee:	2303      	movs	r3, #3
 8011af0:	e012      	b.n	8011b18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2220      	movs	r2, #32
 8011af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2220      	movs	r2, #32
 8011afe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	2200      	movs	r2, #0
 8011b06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2200      	movs	r2, #0
 8011b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011b16:	2300      	movs	r3, #0
}
 8011b18:	4618      	mov	r0, r3
 8011b1a:	3758      	adds	r7, #88	@ 0x58
 8011b1c:	46bd      	mov	sp, r7
 8011b1e:	bd80      	pop	{r7, pc}

08011b20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b084      	sub	sp, #16
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	60f8      	str	r0, [r7, #12]
 8011b28:	60b9      	str	r1, [r7, #8]
 8011b2a:	603b      	str	r3, [r7, #0]
 8011b2c:	4613      	mov	r3, r2
 8011b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011b30:	e04f      	b.n	8011bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011b32:	69bb      	ldr	r3, [r7, #24]
 8011b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b38:	d04b      	beq.n	8011bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011b3a:	f7f9 f8e3 	bl	800ad04 <HAL_GetTick>
 8011b3e:	4602      	mov	r2, r0
 8011b40:	683b      	ldr	r3, [r7, #0]
 8011b42:	1ad3      	subs	r3, r2, r3
 8011b44:	69ba      	ldr	r2, [r7, #24]
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d302      	bcc.n	8011b50 <UART_WaitOnFlagUntilTimeout+0x30>
 8011b4a:	69bb      	ldr	r3, [r7, #24]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d101      	bne.n	8011b54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011b50:	2303      	movs	r3, #3
 8011b52:	e04e      	b.n	8011bf2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	f003 0304 	and.w	r3, r3, #4
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d037      	beq.n	8011bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011b62:	68bb      	ldr	r3, [r7, #8]
 8011b64:	2b80      	cmp	r3, #128	@ 0x80
 8011b66:	d034      	beq.n	8011bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011b68:	68bb      	ldr	r3, [r7, #8]
 8011b6a:	2b40      	cmp	r3, #64	@ 0x40
 8011b6c:	d031      	beq.n	8011bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	69db      	ldr	r3, [r3, #28]
 8011b74:	f003 0308 	and.w	r3, r3, #8
 8011b78:	2b08      	cmp	r3, #8
 8011b7a:	d110      	bne.n	8011b9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	2208      	movs	r2, #8
 8011b82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011b84:	68f8      	ldr	r0, [r7, #12]
 8011b86:	f000 f838 	bl	8011bfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	2208      	movs	r2, #8
 8011b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	2200      	movs	r2, #0
 8011b96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011b9a:	2301      	movs	r3, #1
 8011b9c:	e029      	b.n	8011bf2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	69db      	ldr	r3, [r3, #28]
 8011ba4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011ba8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011bac:	d111      	bne.n	8011bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011bb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011bb8:	68f8      	ldr	r0, [r7, #12]
 8011bba:	f000 f81e 	bl	8011bfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	2220      	movs	r2, #32
 8011bc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	2200      	movs	r2, #0
 8011bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011bce:	2303      	movs	r3, #3
 8011bd0:	e00f      	b.n	8011bf2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	69da      	ldr	r2, [r3, #28]
 8011bd8:	68bb      	ldr	r3, [r7, #8]
 8011bda:	4013      	ands	r3, r2
 8011bdc:	68ba      	ldr	r2, [r7, #8]
 8011bde:	429a      	cmp	r2, r3
 8011be0:	bf0c      	ite	eq
 8011be2:	2301      	moveq	r3, #1
 8011be4:	2300      	movne	r3, #0
 8011be6:	b2db      	uxtb	r3, r3
 8011be8:	461a      	mov	r2, r3
 8011bea:	79fb      	ldrb	r3, [r7, #7]
 8011bec:	429a      	cmp	r2, r3
 8011bee:	d0a0      	beq.n	8011b32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011bf0:	2300      	movs	r3, #0
}
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	3710      	adds	r7, #16
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	bd80      	pop	{r7, pc}

08011bfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011bfa:	b480      	push	{r7}
 8011bfc:	b095      	sub	sp, #84	@ 0x54
 8011bfe:	af00      	add	r7, sp, #0
 8011c00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c0a:	e853 3f00 	ldrex	r3, [r3]
 8011c0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	461a      	mov	r2, r3
 8011c1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c20:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011c26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011c28:	e841 2300 	strex	r3, r2, [r1]
 8011c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d1e6      	bne.n	8011c02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	3308      	adds	r3, #8
 8011c3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c3c:	6a3b      	ldr	r3, [r7, #32]
 8011c3e:	e853 3f00 	ldrex	r3, [r3]
 8011c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8011c44:	69fb      	ldr	r3, [r7, #28]
 8011c46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011c4a:	f023 0301 	bic.w	r3, r3, #1
 8011c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	3308      	adds	r3, #8
 8011c56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011c5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c60:	e841 2300 	strex	r3, r2, [r1]
 8011c64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d1e3      	bne.n	8011c34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c70:	2b01      	cmp	r3, #1
 8011c72:	d118      	bne.n	8011ca6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	e853 3f00 	ldrex	r3, [r3]
 8011c80:	60bb      	str	r3, [r7, #8]
   return(result);
 8011c82:	68bb      	ldr	r3, [r7, #8]
 8011c84:	f023 0310 	bic.w	r3, r3, #16
 8011c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	461a      	mov	r2, r3
 8011c90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c92:	61bb      	str	r3, [r7, #24]
 8011c94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c96:	6979      	ldr	r1, [r7, #20]
 8011c98:	69ba      	ldr	r2, [r7, #24]
 8011c9a:	e841 2300 	strex	r3, r2, [r1]
 8011c9e:	613b      	str	r3, [r7, #16]
   return(result);
 8011ca0:	693b      	ldr	r3, [r7, #16]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d1e6      	bne.n	8011c74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	2220      	movs	r2, #32
 8011caa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	2200      	movs	r2, #0
 8011cb8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011cba:	bf00      	nop
 8011cbc:	3754      	adds	r7, #84	@ 0x54
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc4:	4770      	bx	lr

08011cc6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011cc6:	b580      	push	{r7, lr}
 8011cc8:	b084      	sub	sp, #16
 8011cca:	af00      	add	r7, sp, #0
 8011ccc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cd2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	2200      	movs	r2, #0
 8011cd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	2200      	movs	r2, #0
 8011ce0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011ce4:	68f8      	ldr	r0, [r7, #12]
 8011ce6:	f7ff fb91 	bl	801140c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011cea:	bf00      	nop
 8011cec:	3710      	adds	r7, #16
 8011cee:	46bd      	mov	sp, r7
 8011cf0:	bd80      	pop	{r7, pc}

08011cf2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011cf2:	b580      	push	{r7, lr}
 8011cf4:	b088      	sub	sp, #32
 8011cf6:	af00      	add	r7, sp, #0
 8011cf8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	e853 3f00 	ldrex	r3, [r3]
 8011d06:	60bb      	str	r3, [r7, #8]
   return(result);
 8011d08:	68bb      	ldr	r3, [r7, #8]
 8011d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d0e:	61fb      	str	r3, [r7, #28]
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	461a      	mov	r2, r3
 8011d16:	69fb      	ldr	r3, [r7, #28]
 8011d18:	61bb      	str	r3, [r7, #24]
 8011d1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d1c:	6979      	ldr	r1, [r7, #20]
 8011d1e:	69ba      	ldr	r2, [r7, #24]
 8011d20:	e841 2300 	strex	r3, r2, [r1]
 8011d24:	613b      	str	r3, [r7, #16]
   return(result);
 8011d26:	693b      	ldr	r3, [r7, #16]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d1e6      	bne.n	8011cfa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	2220      	movs	r2, #32
 8011d30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	2200      	movs	r2, #0
 8011d38:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011d3a:	6878      	ldr	r0, [r7, #4]
 8011d3c:	f7ff fb5c 	bl	80113f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011d40:	bf00      	nop
 8011d42:	3720      	adds	r7, #32
 8011d44:	46bd      	mov	sp, r7
 8011d46:	bd80      	pop	{r7, pc}

08011d48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011d48:	b480      	push	{r7}
 8011d4a:	b083      	sub	sp, #12
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011d50:	bf00      	nop
 8011d52:	370c      	adds	r7, #12
 8011d54:	46bd      	mov	sp, r7
 8011d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d5a:	4770      	bx	lr

08011d5c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011d5c:	b480      	push	{r7}
 8011d5e:	b083      	sub	sp, #12
 8011d60:	af00      	add	r7, sp, #0
 8011d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011d64:	bf00      	nop
 8011d66:	370c      	adds	r7, #12
 8011d68:	46bd      	mov	sp, r7
 8011d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d6e:	4770      	bx	lr

08011d70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011d70:	b480      	push	{r7}
 8011d72:	b083      	sub	sp, #12
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011d78:	bf00      	nop
 8011d7a:	370c      	adds	r7, #12
 8011d7c:	46bd      	mov	sp, r7
 8011d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d82:	4770      	bx	lr

08011d84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011d84:	b480      	push	{r7}
 8011d86:	b085      	sub	sp, #20
 8011d88:	af00      	add	r7, sp, #0
 8011d8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011d92:	2b01      	cmp	r3, #1
 8011d94:	d101      	bne.n	8011d9a <HAL_UARTEx_DisableFifoMode+0x16>
 8011d96:	2302      	movs	r3, #2
 8011d98:	e027      	b.n	8011dea <HAL_UARTEx_DisableFifoMode+0x66>
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	2201      	movs	r2, #1
 8011d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	2224      	movs	r2, #36	@ 0x24
 8011da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	681a      	ldr	r2, [r3, #0]
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	f022 0201 	bic.w	r2, r2, #1
 8011dc0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011dc8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	2200      	movs	r2, #0
 8011dce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	68fa      	ldr	r2, [r7, #12]
 8011dd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	2220      	movs	r2, #32
 8011ddc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	2200      	movs	r2, #0
 8011de4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011de8:	2300      	movs	r3, #0
}
 8011dea:	4618      	mov	r0, r3
 8011dec:	3714      	adds	r7, #20
 8011dee:	46bd      	mov	sp, r7
 8011df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df4:	4770      	bx	lr

08011df6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011df6:	b580      	push	{r7, lr}
 8011df8:	b084      	sub	sp, #16
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	6078      	str	r0, [r7, #4]
 8011dfe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011e06:	2b01      	cmp	r3, #1
 8011e08:	d101      	bne.n	8011e0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011e0a:	2302      	movs	r3, #2
 8011e0c:	e02d      	b.n	8011e6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	2201      	movs	r2, #1
 8011e12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	2224      	movs	r2, #36	@ 0x24
 8011e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	681a      	ldr	r2, [r3, #0]
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	f022 0201 	bic.w	r2, r2, #1
 8011e34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	689b      	ldr	r3, [r3, #8]
 8011e3c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	683a      	ldr	r2, [r7, #0]
 8011e46:	430a      	orrs	r2, r1
 8011e48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011e4a:	6878      	ldr	r0, [r7, #4]
 8011e4c:	f000 f850 	bl	8011ef0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	68fa      	ldr	r2, [r7, #12]
 8011e56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	2220      	movs	r2, #32
 8011e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	2200      	movs	r2, #0
 8011e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011e68:	2300      	movs	r3, #0
}
 8011e6a:	4618      	mov	r0, r3
 8011e6c:	3710      	adds	r7, #16
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	bd80      	pop	{r7, pc}

08011e72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011e72:	b580      	push	{r7, lr}
 8011e74:	b084      	sub	sp, #16
 8011e76:	af00      	add	r7, sp, #0
 8011e78:	6078      	str	r0, [r7, #4]
 8011e7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011e82:	2b01      	cmp	r3, #1
 8011e84:	d101      	bne.n	8011e8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011e86:	2302      	movs	r3, #2
 8011e88:	e02d      	b.n	8011ee6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	2201      	movs	r2, #1
 8011e8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	2224      	movs	r2, #36	@ 0x24
 8011e96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	681a      	ldr	r2, [r3, #0]
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	f022 0201 	bic.w	r2, r2, #1
 8011eb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	689b      	ldr	r3, [r3, #8]
 8011eb8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	683a      	ldr	r2, [r7, #0]
 8011ec2:	430a      	orrs	r2, r1
 8011ec4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011ec6:	6878      	ldr	r0, [r7, #4]
 8011ec8:	f000 f812 	bl	8011ef0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	68fa      	ldr	r2, [r7, #12]
 8011ed2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	2220      	movs	r2, #32
 8011ed8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	2200      	movs	r2, #0
 8011ee0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011ee4:	2300      	movs	r3, #0
}
 8011ee6:	4618      	mov	r0, r3
 8011ee8:	3710      	adds	r7, #16
 8011eea:	46bd      	mov	sp, r7
 8011eec:	bd80      	pop	{r7, pc}
	...

08011ef0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011ef0:	b480      	push	{r7}
 8011ef2:	b085      	sub	sp, #20
 8011ef4:	af00      	add	r7, sp, #0
 8011ef6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d108      	bne.n	8011f12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	2201      	movs	r2, #1
 8011f04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	2201      	movs	r2, #1
 8011f0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011f10:	e031      	b.n	8011f76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011f12:	2308      	movs	r3, #8
 8011f14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011f16:	2308      	movs	r3, #8
 8011f18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	689b      	ldr	r3, [r3, #8]
 8011f20:	0e5b      	lsrs	r3, r3, #25
 8011f22:	b2db      	uxtb	r3, r3
 8011f24:	f003 0307 	and.w	r3, r3, #7
 8011f28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	689b      	ldr	r3, [r3, #8]
 8011f30:	0f5b      	lsrs	r3, r3, #29
 8011f32:	b2db      	uxtb	r3, r3
 8011f34:	f003 0307 	and.w	r3, r3, #7
 8011f38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011f3a:	7bbb      	ldrb	r3, [r7, #14]
 8011f3c:	7b3a      	ldrb	r2, [r7, #12]
 8011f3e:	4911      	ldr	r1, [pc, #68]	@ (8011f84 <UARTEx_SetNbDataToProcess+0x94>)
 8011f40:	5c8a      	ldrb	r2, [r1, r2]
 8011f42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011f46:	7b3a      	ldrb	r2, [r7, #12]
 8011f48:	490f      	ldr	r1, [pc, #60]	@ (8011f88 <UARTEx_SetNbDataToProcess+0x98>)
 8011f4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011f4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f50:	b29a      	uxth	r2, r3
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011f58:	7bfb      	ldrb	r3, [r7, #15]
 8011f5a:	7b7a      	ldrb	r2, [r7, #13]
 8011f5c:	4909      	ldr	r1, [pc, #36]	@ (8011f84 <UARTEx_SetNbDataToProcess+0x94>)
 8011f5e:	5c8a      	ldrb	r2, [r1, r2]
 8011f60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011f64:	7b7a      	ldrb	r2, [r7, #13]
 8011f66:	4908      	ldr	r1, [pc, #32]	@ (8011f88 <UARTEx_SetNbDataToProcess+0x98>)
 8011f68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011f6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f6e:	b29a      	uxth	r2, r3
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011f76:	bf00      	nop
 8011f78:	3714      	adds	r7, #20
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f80:	4770      	bx	lr
 8011f82:	bf00      	nop
 8011f84:	08019ea4 	.word	0x08019ea4
 8011f88:	08019eac 	.word	0x08019eac

08011f8c <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b084      	sub	sp, #16
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 8011f98:	215c      	movs	r1, #92	@ 0x5c
 8011f9a:	6878      	ldr	r0, [r7, #4]
 8011f9c:	f005 fa95 	bl	80174ca <strrchr>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d007      	beq.n	8011fb6 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 8011fa6:	215c      	movs	r1, #92	@ 0x5c
 8011fa8:	6878      	ldr	r0, [r7, #4]
 8011faa:	f005 fa8e 	bl	80174ca <strrchr>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	3301      	adds	r3, #1
 8011fb2:	60fb      	str	r3, [r7, #12]
 8011fb4:	e00d      	b.n	8011fd2 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 8011fb6:	212f      	movs	r1, #47	@ 0x2f
 8011fb8:	6878      	ldr	r0, [r7, #4]
 8011fba:	f005 fa86 	bl	80174ca <strrchr>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d006      	beq.n	8011fd2 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 8011fc4:	212f      	movs	r1, #47	@ 0x2f
 8011fc6:	6878      	ldr	r0, [r7, #4]
 8011fc8:	f005 fa7f 	bl	80174ca <strrchr>
 8011fcc:	4603      	mov	r3, r0
 8011fce:	3301      	adds	r3, #1
 8011fd0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8011fd2:	68fb      	ldr	r3, [r7, #12]
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	3710      	adds	r7, #16
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	bd80      	pop	{r7, pc}

08011fdc <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8011fdc:	b480      	push	{r7}
 8011fde:	b085      	sub	sp, #20
 8011fe0:	af00      	add	r7, sp, #0
 8011fe2:	4603      	mov	r3, r0
 8011fe4:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8011fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8012024 <OTP_Read+0x48>)
 8011fe8:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011fea:	e002      	b.n	8011ff2 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	3b08      	subs	r3, #8
 8011ff0:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	3307      	adds	r3, #7
 8011ff6:	781b      	ldrb	r3, [r3, #0]
 8011ff8:	79fa      	ldrb	r2, [r7, #7]
 8011ffa:	429a      	cmp	r2, r3
 8011ffc:	d003      	beq.n	8012006 <OTP_Read+0x2a>
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	4a09      	ldr	r2, [pc, #36]	@ (8012028 <OTP_Read+0x4c>)
 8012002:	4293      	cmp	r3, r2
 8012004:	d1f2      	bne.n	8011fec <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	3307      	adds	r3, #7
 801200a:	781b      	ldrb	r3, [r3, #0]
 801200c:	79fa      	ldrb	r2, [r7, #7]
 801200e:	429a      	cmp	r2, r3
 8012010:	d001      	beq.n	8012016 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8012012:	2300      	movs	r3, #0
 8012014:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8012016:	68fb      	ldr	r3, [r7, #12]
}
 8012018:	4618      	mov	r0, r3
 801201a:	3714      	adds	r7, #20
 801201c:	46bd      	mov	sp, r7
 801201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012022:	4770      	bx	lr
 8012024:	1fff73f8 	.word	0x1fff73f8
 8012028:	1fff7000 	.word	0x1fff7000

0801202c <SHCI_C2_ZIGBEE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_ZIGBEE_Init( void )
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b086      	sub	sp, #24
 8012030:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8012032:	1d3b      	adds	r3, r7, #4
 8012034:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_ZIGBEE_INIT,
 8012036:	697b      	ldr	r3, [r7, #20]
 8012038:	2200      	movs	r2, #0
 801203a:	2100      	movs	r1, #0
 801203c:	f64f 4070 	movw	r0, #64624	@ 0xfc70
 8012040:	f000 f920 	bl	8012284 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8012044:	697b      	ldr	r3, [r7, #20]
 8012046:	330b      	adds	r3, #11
 8012048:	78db      	ldrb	r3, [r3, #3]
}
 801204a:	4618      	mov	r0, r3
 801204c:	3718      	adds	r7, #24
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}
	...

08012054 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8012054:	b480      	push	{r7}
 8012056:	b08b      	sub	sp, #44	@ 0x2c
 8012058:	af00      	add	r7, sp, #0
 801205a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 801205c:	2300      	movs	r3, #0
 801205e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8012060:	2300      	movs	r3, #0
 8012062:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8012064:	2300      	movs	r3, #0
 8012066:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8012068:	2300      	movs	r3, #0
 801206a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 801206c:	2300      	movs	r3, #0
 801206e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8012070:	2300      	movs	r3, #0
 8012072:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8012074:	2300      	movs	r3, #0
 8012076:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8012078:	2300      	movs	r3, #0
 801207a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 801207c:	4b4a      	ldr	r3, [pc, #296]	@ (80121a8 <SHCI_GetWirelessFwInfo+0x154>)
 801207e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012080:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012084:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	009b      	lsls	r3, r3, #2
 801208a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801208e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8012096:	68bb      	ldr	r3, [r7, #8]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	4a44      	ldr	r2, [pc, #272]	@ (80121ac <SHCI_GetWirelessFwInfo+0x158>)
 801209c:	4293      	cmp	r3, r2
 801209e:	d10f      	bne.n	80120c0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 80120a0:	68bb      	ldr	r3, [r7, #8]
 80120a2:	695b      	ldr	r3, [r3, #20]
 80120a4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80120a6:	68bb      	ldr	r3, [r7, #8]
 80120a8:	699b      	ldr	r3, [r3, #24]
 80120aa:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80120ac:	68bb      	ldr	r3, [r7, #8]
 80120ae:	69db      	ldr	r3, [r3, #28]
 80120b0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 80120b2:	68bb      	ldr	r3, [r7, #8]
 80120b4:	68db      	ldr	r3, [r3, #12]
 80120b6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	691b      	ldr	r3, [r3, #16]
 80120bc:	617b      	str	r3, [r7, #20]
 80120be:	e01a      	b.n	80120f6 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 80120c0:	693b      	ldr	r3, [r7, #16]
 80120c2:	009b      	lsls	r3, r3, #2
 80120c4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80120c8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80120cc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	691b      	ldr	r3, [r3, #16]
 80120d4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	695b      	ldr	r3, [r3, #20]
 80120dc:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	699b      	ldr	r3, [r3, #24]
 80120e4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	685b      	ldr	r3, [r3, #4]
 80120ec:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	689b      	ldr	r3, [r3, #8]
 80120f4:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80120f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120f8:	0e1b      	lsrs	r3, r3, #24
 80120fa:	b2da      	uxtb	r2, r3
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8012100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012102:	0c1b      	lsrs	r3, r3, #16
 8012104:	b2da      	uxtb	r2, r3
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 801210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801210c:	0a1b      	lsrs	r3, r3, #8
 801210e:	b2da      	uxtb	r2, r3
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8012114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012116:	091b      	lsrs	r3, r3, #4
 8012118:	b2db      	uxtb	r3, r3
 801211a:	f003 030f 	and.w	r3, r3, #15
 801211e:	b2da      	uxtb	r2, r3
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8012124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012126:	b2db      	uxtb	r3, r3
 8012128:	f003 030f 	and.w	r3, r3, #15
 801212c:	b2da      	uxtb	r2, r3
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8012132:	6a3b      	ldr	r3, [r7, #32]
 8012134:	0e1b      	lsrs	r3, r3, #24
 8012136:	b2da      	uxtb	r2, r3
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 801213c:	6a3b      	ldr	r3, [r7, #32]
 801213e:	0c1b      	lsrs	r3, r3, #16
 8012140:	b2da      	uxtb	r2, r3
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8012146:	6a3b      	ldr	r3, [r7, #32]
 8012148:	0a1b      	lsrs	r3, r3, #8
 801214a:	b2da      	uxtb	r2, r3
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8012150:	6a3b      	ldr	r3, [r7, #32]
 8012152:	b2da      	uxtb	r2, r3
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8012158:	69fb      	ldr	r3, [r7, #28]
 801215a:	b2da      	uxtb	r2, r3
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8012160:	69bb      	ldr	r3, [r7, #24]
 8012162:	0e1b      	lsrs	r3, r3, #24
 8012164:	b2da      	uxtb	r2, r3
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801216a:	69bb      	ldr	r3, [r7, #24]
 801216c:	0c1b      	lsrs	r3, r3, #16
 801216e:	b2da      	uxtb	r2, r3
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8012174:	69bb      	ldr	r3, [r7, #24]
 8012176:	0a1b      	lsrs	r3, r3, #8
 8012178:	b2da      	uxtb	r2, r3
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801217e:	697b      	ldr	r3, [r7, #20]
 8012180:	0e1b      	lsrs	r3, r3, #24
 8012182:	b2da      	uxtb	r2, r3
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8012188:	697b      	ldr	r3, [r7, #20]
 801218a:	0c1b      	lsrs	r3, r3, #16
 801218c:	b2da      	uxtb	r2, r3
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8012192:	697b      	ldr	r3, [r7, #20]
 8012194:	b2da      	uxtb	r2, r3
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 801219a:	2300      	movs	r3, #0
}
 801219c:	4618      	mov	r0, r3
 801219e:	372c      	adds	r7, #44	@ 0x2c
 80121a0:	46bd      	mov	sp, r7
 80121a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121a6:	4770      	bx	lr
 80121a8:	58004000 	.word	0x58004000
 80121ac:	a94656b9 	.word	0xa94656b9

080121b0 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80121b0:	b580      	push	{r7, lr}
 80121b2:	b082      	sub	sp, #8
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
 80121b8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80121ba:	683b      	ldr	r3, [r7, #0]
 80121bc:	685b      	ldr	r3, [r3, #4]
 80121be:	4a08      	ldr	r2, [pc, #32]	@ (80121e0 <shci_init+0x30>)
 80121c0:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80121c2:	4a08      	ldr	r2, [pc, #32]	@ (80121e4 <shci_init+0x34>)
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80121c8:	4806      	ldr	r0, [pc, #24]	@ (80121e4 <shci_init+0x34>)
 80121ca:	f000 f915 	bl	80123f8 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80121ce:	683b      	ldr	r3, [r7, #0]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	4618      	mov	r0, r3
 80121d4:	f000 f898 	bl	8012308 <TlInit>

  return;
 80121d8:	bf00      	nop
}
 80121da:	3708      	adds	r7, #8
 80121dc:	46bd      	mov	sp, r7
 80121de:	bd80      	pop	{r7, pc}
 80121e0:	20000524 	.word	0x20000524
 80121e4:	20000504 	.word	0x20000504

080121e8 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b084      	sub	sp, #16
 80121ec:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80121ee:	4822      	ldr	r0, [pc, #136]	@ (8012278 <shci_user_evt_proc+0x90>)
 80121f0:	f000 f926 	bl	8012440 <LST_is_empty>
 80121f4:	4603      	mov	r3, r0
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d12b      	bne.n	8012252 <shci_user_evt_proc+0x6a>
 80121fa:	4b20      	ldr	r3, [pc, #128]	@ (801227c <shci_user_evt_proc+0x94>)
 80121fc:	781b      	ldrb	r3, [r3, #0]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d027      	beq.n	8012252 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8012202:	f107 030c 	add.w	r3, r7, #12
 8012206:	4619      	mov	r1, r3
 8012208:	481b      	ldr	r0, [pc, #108]	@ (8012278 <shci_user_evt_proc+0x90>)
 801220a:	f000 f9a8 	bl	801255e <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 801220e:	4b1c      	ldr	r3, [pc, #112]	@ (8012280 <shci_user_evt_proc+0x98>)
 8012210:	69db      	ldr	r3, [r3, #28]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d00c      	beq.n	8012230 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 801221a:	2301      	movs	r3, #1
 801221c:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 801221e:	4b18      	ldr	r3, [pc, #96]	@ (8012280 <shci_user_evt_proc+0x98>)
 8012220:	69db      	ldr	r3, [r3, #28]
 8012222:	1d3a      	adds	r2, r7, #4
 8012224:	4610      	mov	r0, r2
 8012226:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8012228:	793a      	ldrb	r2, [r7, #4]
 801222a:	4b14      	ldr	r3, [pc, #80]	@ (801227c <shci_user_evt_proc+0x94>)
 801222c:	701a      	strb	r2, [r3, #0]
 801222e:	e002      	b.n	8012236 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8012230:	4b12      	ldr	r3, [pc, #72]	@ (801227c <shci_user_evt_proc+0x94>)
 8012232:	2201      	movs	r2, #1
 8012234:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8012236:	4b11      	ldr	r3, [pc, #68]	@ (801227c <shci_user_evt_proc+0x94>)
 8012238:	781b      	ldrb	r3, [r3, #0]
 801223a:	2b00      	cmp	r3, #0
 801223c:	d004      	beq.n	8012248 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	4618      	mov	r0, r3
 8012242:	f000 fb49 	bl	80128d8 <TL_MM_EvtDone>
 8012246:	e004      	b.n	8012252 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8012248:	68fb      	ldr	r3, [r7, #12]
 801224a:	4619      	mov	r1, r3
 801224c:	480a      	ldr	r0, [pc, #40]	@ (8012278 <shci_user_evt_proc+0x90>)
 801224e:	f000 f919 	bl	8012484 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8012252:	4809      	ldr	r0, [pc, #36]	@ (8012278 <shci_user_evt_proc+0x90>)
 8012254:	f000 f8f4 	bl	8012440 <LST_is_empty>
 8012258:	4603      	mov	r3, r0
 801225a:	2b00      	cmp	r3, #0
 801225c:	d107      	bne.n	801226e <shci_user_evt_proc+0x86>
 801225e:	4b07      	ldr	r3, [pc, #28]	@ (801227c <shci_user_evt_proc+0x94>)
 8012260:	781b      	ldrb	r3, [r3, #0]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d003      	beq.n	801226e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8012266:	4804      	ldr	r0, [pc, #16]	@ (8012278 <shci_user_evt_proc+0x90>)
 8012268:	f7f6 fea3 	bl	8008fb2 <shci_notify_asynch_evt>
  }


  return;
 801226c:	bf00      	nop
 801226e:	bf00      	nop
}
 8012270:	3710      	adds	r7, #16
 8012272:	46bd      	mov	sp, r7
 8012274:	bd80      	pop	{r7, pc}
 8012276:	bf00      	nop
 8012278:	200000f8 	.word	0x200000f8
 801227c:	20000108 	.word	0x20000108
 8012280:	20000504 	.word	0x20000504

08012284 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8012284:	b580      	push	{r7, lr}
 8012286:	b084      	sub	sp, #16
 8012288:	af00      	add	r7, sp, #0
 801228a:	60ba      	str	r2, [r7, #8]
 801228c:	607b      	str	r3, [r7, #4]
 801228e:	4603      	mov	r3, r0
 8012290:	81fb      	strh	r3, [r7, #14]
 8012292:	460b      	mov	r3, r1
 8012294:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8012296:	2000      	movs	r0, #0
 8012298:	f000 f868 	bl	801236c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 801229c:	4b17      	ldr	r3, [pc, #92]	@ (80122fc <shci_send+0x78>)
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	89fa      	ldrh	r2, [r7, #14]
 80122a2:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80122a6:	4b15      	ldr	r3, [pc, #84]	@ (80122fc <shci_send+0x78>)
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	7b7a      	ldrb	r2, [r7, #13]
 80122ac:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 80122ae:	4b13      	ldr	r3, [pc, #76]	@ (80122fc <shci_send+0x78>)
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	330c      	adds	r3, #12
 80122b4:	7b7a      	ldrb	r2, [r7, #13]
 80122b6:	68b9      	ldr	r1, [r7, #8]
 80122b8:	4618      	mov	r0, r3
 80122ba:	f005 f9a2 	bl	8017602 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 80122be:	4b10      	ldr	r3, [pc, #64]	@ (8012300 <shci_send+0x7c>)
 80122c0:	2201      	movs	r2, #1
 80122c2:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 80122c4:	4b0f      	ldr	r3, [pc, #60]	@ (8012304 <shci_send+0x80>)
 80122c6:	691b      	ldr	r3, [r3, #16]
 80122c8:	2100      	movs	r1, #0
 80122ca:	2000      	movs	r0, #0
 80122cc:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80122ce:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80122d2:	f7f6 fe85 	bl	8008fe0 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	f103 0008 	add.w	r0, r3, #8
 80122dc:	4b07      	ldr	r3, [pc, #28]	@ (80122fc <shci_send+0x78>)
 80122de:	6819      	ldr	r1, [r3, #0]
 80122e0:	4b06      	ldr	r3, [pc, #24]	@ (80122fc <shci_send+0x78>)
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	789b      	ldrb	r3, [r3, #2]
 80122e6:	3303      	adds	r3, #3
 80122e8:	461a      	mov	r2, r3
 80122ea:	f005 f98a 	bl	8017602 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80122ee:	2001      	movs	r0, #1
 80122f0:	f000 f83c 	bl	801236c <Cmd_SetStatus>

  return;
 80122f4:	bf00      	nop
}
 80122f6:	3710      	adds	r7, #16
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bd80      	pop	{r7, pc}
 80122fc:	20000104 	.word	0x20000104
 8012300:	20000528 	.word	0x20000528
 8012304:	20000504 	.word	0x20000504

08012308 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b086      	sub	sp, #24
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8012310:	4a10      	ldr	r2, [pc, #64]	@ (8012354 <TlInit+0x4c>)
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8012316:	4810      	ldr	r0, [pc, #64]	@ (8012358 <TlInit+0x50>)
 8012318:	f000 f882 	bl	8012420 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 801231c:	2001      	movs	r0, #1
 801231e:	f000 f825 	bl	801236c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8012322:	4b0e      	ldr	r3, [pc, #56]	@ (801235c <TlInit+0x54>)
 8012324:	2201      	movs	r2, #1
 8012326:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8012328:	4b0d      	ldr	r3, [pc, #52]	@ (8012360 <TlInit+0x58>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d00c      	beq.n	801234a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8012334:	4b0b      	ldr	r3, [pc, #44]	@ (8012364 <TlInit+0x5c>)
 8012336:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8012338:	4b0b      	ldr	r3, [pc, #44]	@ (8012368 <TlInit+0x60>)
 801233a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 801233c:	4b08      	ldr	r3, [pc, #32]	@ (8012360 <TlInit+0x58>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	f107 020c 	add.w	r2, r7, #12
 8012344:	4610      	mov	r0, r2
 8012346:	4798      	blx	r3
  }

  return;
 8012348:	bf00      	nop
 801234a:	bf00      	nop
}
 801234c:	3718      	adds	r7, #24
 801234e:	46bd      	mov	sp, r7
 8012350:	bd80      	pop	{r7, pc}
 8012352:	bf00      	nop
 8012354:	20000104 	.word	0x20000104
 8012358:	200000f8 	.word	0x200000f8
 801235c:	20000108 	.word	0x20000108
 8012360:	20000504 	.word	0x20000504
 8012364:	080123bd 	.word	0x080123bd
 8012368:	080123d5 	.word	0x080123d5

0801236c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b082      	sub	sp, #8
 8012370:	af00      	add	r7, sp, #0
 8012372:	4603      	mov	r3, r0
 8012374:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8012376:	79fb      	ldrb	r3, [r7, #7]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d10b      	bne.n	8012394 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 801237c:	4b0d      	ldr	r3, [pc, #52]	@ (80123b4 <Cmd_SetStatus+0x48>)
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d003      	beq.n	801238c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8012384:	4b0b      	ldr	r3, [pc, #44]	@ (80123b4 <Cmd_SetStatus+0x48>)
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	2000      	movs	r0, #0
 801238a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 801238c:	4b0a      	ldr	r3, [pc, #40]	@ (80123b8 <Cmd_SetStatus+0x4c>)
 801238e:	2200      	movs	r2, #0
 8012390:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8012392:	e00b      	b.n	80123ac <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8012394:	4b08      	ldr	r3, [pc, #32]	@ (80123b8 <Cmd_SetStatus+0x4c>)
 8012396:	2201      	movs	r2, #1
 8012398:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 801239a:	4b06      	ldr	r3, [pc, #24]	@ (80123b4 <Cmd_SetStatus+0x48>)
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d004      	beq.n	80123ac <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80123a2:	4b04      	ldr	r3, [pc, #16]	@ (80123b4 <Cmd_SetStatus+0x48>)
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	2001      	movs	r0, #1
 80123a8:	4798      	blx	r3
  return;
 80123aa:	bf00      	nop
 80123ac:	bf00      	nop
}
 80123ae:	3708      	adds	r7, #8
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}
 80123b4:	20000524 	.word	0x20000524
 80123b8:	20000100 	.word	0x20000100

080123bc <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 80123bc:	b580      	push	{r7, lr}
 80123be:	b082      	sub	sp, #8
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 80123c4:	2000      	movs	r0, #0
 80123c6:	f7f6 fe00 	bl	8008fca <shci_cmd_resp_release>

  return;
 80123ca:	bf00      	nop
}
 80123cc:	3708      	adds	r7, #8
 80123ce:	46bd      	mov	sp, r7
 80123d0:	bd80      	pop	{r7, pc}
	...

080123d4 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b082      	sub	sp, #8
 80123d8:	af00      	add	r7, sp, #0
 80123da:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80123dc:	6879      	ldr	r1, [r7, #4]
 80123de:	4805      	ldr	r0, [pc, #20]	@ (80123f4 <TlUserEvtReceived+0x20>)
 80123e0:	f000 f876 	bl	80124d0 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80123e4:	4803      	ldr	r0, [pc, #12]	@ (80123f4 <TlUserEvtReceived+0x20>)
 80123e6:	f7f6 fde4 	bl	8008fb2 <shci_notify_asynch_evt>

  return;
 80123ea:	bf00      	nop
}
 80123ec:	3708      	adds	r7, #8
 80123ee:	46bd      	mov	sp, r7
 80123f0:	bd80      	pop	{r7, pc}
 80123f2:	bf00      	nop
 80123f4:	200000f8 	.word	0x200000f8

080123f8 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 80123f8:	b480      	push	{r7}
 80123fa:	b083      	sub	sp, #12
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	4a05      	ldr	r2, [pc, #20]	@ (8012418 <shci_register_io_bus+0x20>)
 8012404:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	4a04      	ldr	r2, [pc, #16]	@ (801241c <shci_register_io_bus+0x24>)
 801240a:	611a      	str	r2, [r3, #16]

  return;
 801240c:	bf00      	nop
}
 801240e:	370c      	adds	r7, #12
 8012410:	46bd      	mov	sp, r7
 8012412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012416:	4770      	bx	lr
 8012418:	08012691 	.word	0x08012691
 801241c:	080126e5 	.word	0x080126e5

08012420 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8012420:	b480      	push	{r7}
 8012422:	b083      	sub	sp, #12
 8012424:	af00      	add	r7, sp, #0
 8012426:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	687a      	ldr	r2, [r7, #4]
 801242c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	687a      	ldr	r2, [r7, #4]
 8012432:	605a      	str	r2, [r3, #4]
}
 8012434:	bf00      	nop
 8012436:	370c      	adds	r7, #12
 8012438:	46bd      	mov	sp, r7
 801243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243e:	4770      	bx	lr

08012440 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8012440:	b480      	push	{r7}
 8012442:	b087      	sub	sp, #28
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012448:	f3ef 8310 	mrs	r3, PRIMASK
 801244c:	60fb      	str	r3, [r7, #12]
  return(result);
 801244e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012450:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8012452:	b672      	cpsid	i
}
 8012454:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	687a      	ldr	r2, [r7, #4]
 801245c:	429a      	cmp	r2, r3
 801245e:	d102      	bne.n	8012466 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8012460:	2301      	movs	r3, #1
 8012462:	75fb      	strb	r3, [r7, #23]
 8012464:	e001      	b.n	801246a <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8012466:	2300      	movs	r3, #0
 8012468:	75fb      	strb	r3, [r7, #23]
 801246a:	693b      	ldr	r3, [r7, #16]
 801246c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	f383 8810 	msr	PRIMASK, r3
}
 8012474:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8012476:	7dfb      	ldrb	r3, [r7, #23]
}
 8012478:	4618      	mov	r0, r3
 801247a:	371c      	adds	r7, #28
 801247c:	46bd      	mov	sp, r7
 801247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012482:	4770      	bx	lr

08012484 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8012484:	b480      	push	{r7}
 8012486:	b087      	sub	sp, #28
 8012488:	af00      	add	r7, sp, #0
 801248a:	6078      	str	r0, [r7, #4]
 801248c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801248e:	f3ef 8310 	mrs	r3, PRIMASK
 8012492:	60fb      	str	r3, [r7, #12]
  return(result);
 8012494:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012496:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012498:	b672      	cpsid	i
}
 801249a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681a      	ldr	r2, [r3, #0]
 80124a0:	683b      	ldr	r3, [r7, #0]
 80124a2:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80124a4:	683b      	ldr	r3, [r7, #0]
 80124a6:	687a      	ldr	r2, [r7, #4]
 80124a8:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	683a      	ldr	r2, [r7, #0]
 80124ae:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80124b0:	683b      	ldr	r3, [r7, #0]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	683a      	ldr	r2, [r7, #0]
 80124b6:	605a      	str	r2, [r3, #4]
 80124b8:	697b      	ldr	r3, [r7, #20]
 80124ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80124bc:	693b      	ldr	r3, [r7, #16]
 80124be:	f383 8810 	msr	PRIMASK, r3
}
 80124c2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80124c4:	bf00      	nop
 80124c6:	371c      	adds	r7, #28
 80124c8:	46bd      	mov	sp, r7
 80124ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ce:	4770      	bx	lr

080124d0 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80124d0:	b480      	push	{r7}
 80124d2:	b087      	sub	sp, #28
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
 80124d8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80124da:	f3ef 8310 	mrs	r3, PRIMASK
 80124de:	60fb      	str	r3, [r7, #12]
  return(result);
 80124e0:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80124e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80124e4:	b672      	cpsid	i
}
 80124e6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80124e8:	683b      	ldr	r3, [r7, #0]
 80124ea:	687a      	ldr	r2, [r7, #4]
 80124ec:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	685a      	ldr	r2, [r3, #4]
 80124f2:	683b      	ldr	r3, [r7, #0]
 80124f4:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	683a      	ldr	r2, [r7, #0]
 80124fa:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80124fc:	683b      	ldr	r3, [r7, #0]
 80124fe:	685b      	ldr	r3, [r3, #4]
 8012500:	683a      	ldr	r2, [r7, #0]
 8012502:	601a      	str	r2, [r3, #0]
 8012504:	697b      	ldr	r3, [r7, #20]
 8012506:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012508:	693b      	ldr	r3, [r7, #16]
 801250a:	f383 8810 	msr	PRIMASK, r3
}
 801250e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012510:	bf00      	nop
 8012512:	371c      	adds	r7, #28
 8012514:	46bd      	mov	sp, r7
 8012516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801251a:	4770      	bx	lr

0801251c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 801251c:	b480      	push	{r7}
 801251e:	b087      	sub	sp, #28
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012524:	f3ef 8310 	mrs	r3, PRIMASK
 8012528:	60fb      	str	r3, [r7, #12]
  return(result);
 801252a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801252c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801252e:	b672      	cpsid	i
}
 8012530:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	685b      	ldr	r3, [r3, #4]
 8012536:	687a      	ldr	r2, [r7, #4]
 8012538:	6812      	ldr	r2, [r2, #0]
 801253a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	687a      	ldr	r2, [r7, #4]
 8012542:	6852      	ldr	r2, [r2, #4]
 8012544:	605a      	str	r2, [r3, #4]
 8012546:	697b      	ldr	r3, [r7, #20]
 8012548:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	f383 8810 	msr	PRIMASK, r3
}
 8012550:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012552:	bf00      	nop
 8012554:	371c      	adds	r7, #28
 8012556:	46bd      	mov	sp, r7
 8012558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801255c:	4770      	bx	lr

0801255e <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 801255e:	b580      	push	{r7, lr}
 8012560:	b086      	sub	sp, #24
 8012562:	af00      	add	r7, sp, #0
 8012564:	6078      	str	r0, [r7, #4]
 8012566:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012568:	f3ef 8310 	mrs	r3, PRIMASK
 801256c:	60fb      	str	r3, [r7, #12]
  return(result);
 801256e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012570:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012572:	b672      	cpsid	i
}
 8012574:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	681a      	ldr	r2, [r3, #0]
 801257a:	683b      	ldr	r3, [r7, #0]
 801257c:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	4618      	mov	r0, r3
 8012584:	f7ff ffca 	bl	801251c <LST_remove_node>
 8012588:	697b      	ldr	r3, [r7, #20]
 801258a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801258c:	693b      	ldr	r3, [r7, #16]
 801258e:	f383 8810 	msr	PRIMASK, r3
}
 8012592:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012594:	bf00      	nop
 8012596:	3718      	adds	r7, #24
 8012598:	46bd      	mov	sp, r7
 801259a:	bd80      	pop	{r7, pc}

0801259c <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 801259c:	b580      	push	{r7, lr}
 801259e:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80125a0:	f004 f82c 	bl	80165fc <HW_IPCC_Enable>

  return;
 80125a4:	bf00      	nop
}
 80125a6:	bd80      	pop	{r7, pc}

080125a8 <TL_Init>:


void TL_Init( void )
{
 80125a8:	b580      	push	{r7, lr}
 80125aa:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 80125ac:	4b10      	ldr	r3, [pc, #64]	@ (80125f0 <TL_Init+0x48>)
 80125ae:	4a11      	ldr	r2, [pc, #68]	@ (80125f4 <TL_Init+0x4c>)
 80125b0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 80125b2:	4b0f      	ldr	r3, [pc, #60]	@ (80125f0 <TL_Init+0x48>)
 80125b4:	4a10      	ldr	r2, [pc, #64]	@ (80125f8 <TL_Init+0x50>)
 80125b6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 80125b8:	4b0d      	ldr	r3, [pc, #52]	@ (80125f0 <TL_Init+0x48>)
 80125ba:	4a10      	ldr	r2, [pc, #64]	@ (80125fc <TL_Init+0x54>)
 80125bc:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 80125be:	4b0c      	ldr	r3, [pc, #48]	@ (80125f0 <TL_Init+0x48>)
 80125c0:	4a0f      	ldr	r2, [pc, #60]	@ (8012600 <TL_Init+0x58>)
 80125c2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 80125c4:	4b0a      	ldr	r3, [pc, #40]	@ (80125f0 <TL_Init+0x48>)
 80125c6:	4a0f      	ldr	r2, [pc, #60]	@ (8012604 <TL_Init+0x5c>)
 80125c8:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 80125ca:	4b09      	ldr	r3, [pc, #36]	@ (80125f0 <TL_Init+0x48>)
 80125cc:	4a0e      	ldr	r2, [pc, #56]	@ (8012608 <TL_Init+0x60>)
 80125ce:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 80125d0:	4b07      	ldr	r3, [pc, #28]	@ (80125f0 <TL_Init+0x48>)
 80125d2:	4a0e      	ldr	r2, [pc, #56]	@ (801260c <TL_Init+0x64>)
 80125d4:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 80125d6:	4b06      	ldr	r3, [pc, #24]	@ (80125f0 <TL_Init+0x48>)
 80125d8:	4a0d      	ldr	r2, [pc, #52]	@ (8012610 <TL_Init+0x68>)
 80125da:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 80125dc:	4b04      	ldr	r3, [pc, #16]	@ (80125f0 <TL_Init+0x48>)
 80125de:	4a0d      	ldr	r2, [pc, #52]	@ (8012614 <TL_Init+0x6c>)
 80125e0:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 80125e2:	4b03      	ldr	r3, [pc, #12]	@ (80125f0 <TL_Init+0x48>)
 80125e4:	4a0c      	ldr	r2, [pc, #48]	@ (8012618 <TL_Init+0x70>)
 80125e6:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 80125e8:	f004 f81c 	bl	8016624 <HW_IPCC_Init>

  return;
 80125ec:	bf00      	nop
}
 80125ee:	bd80      	pop	{r7, pc}
 80125f0:	20030000 	.word	0x20030000
 80125f4:	20030028 	.word	0x20030028
 80125f8:	20030048 	.word	0x20030048
 80125fc:	20030058 	.word	0x20030058
 8012600:	20030068 	.word	0x20030068
 8012604:	20030070 	.word	0x20030070
 8012608:	20030078 	.word	0x20030078
 801260c:	20030080 	.word	0x20030080
 8012610:	2003009c 	.word	0x2003009c
 8012614:	200300a0 	.word	0x200300a0
 8012618:	200300ac 	.word	0x200300ac

0801261c <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 801261c:	b580      	push	{r7, lr}
 801261e:	b082      	sub	sp, #8
 8012620:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8012622:	e01c      	b.n	801265e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8012624:	1d3b      	adds	r3, r7, #4
 8012626:	4619      	mov	r1, r3
 8012628:	4812      	ldr	r0, [pc, #72]	@ (8012674 <HW_IPCC_BLE_RxEvtNot+0x58>)
 801262a:	f7ff ff98 	bl	801255e <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	7a5b      	ldrb	r3, [r3, #9]
 8012632:	2b0f      	cmp	r3, #15
 8012634:	d003      	beq.n	801263e <HW_IPCC_BLE_RxEvtNot+0x22>
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	7a5b      	ldrb	r3, [r3, #9]
 801263a:	2b0e      	cmp	r3, #14
 801263c:	d105      	bne.n	801264a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	4619      	mov	r1, r3
 8012642:	2002      	movs	r0, #2
 8012644:	f000 f9ac 	bl	80129a0 <OutputDbgTrace>
 8012648:	e004      	b.n	8012654 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	4619      	mov	r1, r3
 801264e:	2003      	movs	r0, #3
 8012650:	f000 f9a6 	bl	80129a0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8012654:	4b08      	ldr	r3, [pc, #32]	@ (8012678 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	687a      	ldr	r2, [r7, #4]
 801265a:	4610      	mov	r0, r2
 801265c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 801265e:	4805      	ldr	r0, [pc, #20]	@ (8012674 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8012660:	f7ff feee 	bl	8012440 <LST_is_empty>
 8012664:	4603      	mov	r3, r0
 8012666:	2b00      	cmp	r3, #0
 8012668:	d0dc      	beq.n	8012624 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 801266a:	bf00      	nop
}
 801266c:	3708      	adds	r7, #8
 801266e:	46bd      	mov	sp, r7
 8012670:	bd80      	pop	{r7, pc}
 8012672:	bf00      	nop
 8012674:	200300c8 	.word	0x200300c8
 8012678:	20000534 	.word	0x20000534

0801267c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 801267c:	b580      	push	{r7, lr}
 801267e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8012680:	4b02      	ldr	r3, [pc, #8]	@ (801268c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	4798      	blx	r3

  return;
 8012686:	bf00      	nop
}
 8012688:	bd80      	pop	{r7, pc}
 801268a:	bf00      	nop
 801268c:	20000538 	.word	0x20000538

08012690 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b084      	sub	sp, #16
 8012694:	af00      	add	r7, sp, #0
 8012696:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 801269c:	480d      	ldr	r0, [pc, #52]	@ (80126d4 <TL_SYS_Init+0x44>)
 801269e:	f7ff febf 	bl	8012420 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 80126a2:	4b0d      	ldr	r3, [pc, #52]	@ (80126d8 <TL_SYS_Init+0x48>)
 80126a4:	68db      	ldr	r3, [r3, #12]
 80126a6:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	689a      	ldr	r2, [r3, #8]
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80126b0:	68bb      	ldr	r3, [r7, #8]
 80126b2:	4a08      	ldr	r2, [pc, #32]	@ (80126d4 <TL_SYS_Init+0x44>)
 80126b4:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80126b6:	f003 ffe3 	bl	8016680 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80126ba:	68fb      	ldr	r3, [r7, #12]
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	4a07      	ldr	r2, [pc, #28]	@ (80126dc <TL_SYS_Init+0x4c>)
 80126c0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	685b      	ldr	r3, [r3, #4]
 80126c6:	4a06      	ldr	r2, [pc, #24]	@ (80126e0 <TL_SYS_Init+0x50>)
 80126c8:	6013      	str	r3, [r2, #0]

  return 0;
 80126ca:	2300      	movs	r3, #0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3710      	adds	r7, #16
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}
 80126d4:	200300d0 	.word	0x200300d0
 80126d8:	20030000 	.word	0x20030000
 80126dc:	2000053c 	.word	0x2000053c
 80126e0:	20000540 	.word	0x20000540

080126e4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80126e4:	b580      	push	{r7, lr}
 80126e6:	b082      	sub	sp, #8
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	6078      	str	r0, [r7, #4]
 80126ec:	460b      	mov	r3, r1
 80126ee:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80126f0:	4b09      	ldr	r3, [pc, #36]	@ (8012718 <TL_SYS_SendCmd+0x34>)
 80126f2:	68db      	ldr	r3, [r3, #12]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	2210      	movs	r2, #16
 80126f8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80126fa:	4b07      	ldr	r3, [pc, #28]	@ (8012718 <TL_SYS_SendCmd+0x34>)
 80126fc:	68db      	ldr	r3, [r3, #12]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	4619      	mov	r1, r3
 8012702:	2004      	movs	r0, #4
 8012704:	f000 f94c 	bl	80129a0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8012708:	f003 ffc4 	bl	8016694 <HW_IPCC_SYS_SendCmd>

  return 0;
 801270c:	2300      	movs	r3, #0
}
 801270e:	4618      	mov	r0, r3
 8012710:	3708      	adds	r7, #8
 8012712:	46bd      	mov	sp, r7
 8012714:	bd80      	pop	{r7, pc}
 8012716:	bf00      	nop
 8012718:	20030000 	.word	0x20030000

0801271c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 801271c:	b580      	push	{r7, lr}
 801271e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8012720:	4b07      	ldr	r3, [pc, #28]	@ (8012740 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8012722:	68db      	ldr	r3, [r3, #12]
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	4619      	mov	r1, r3
 8012728:	2005      	movs	r0, #5
 801272a:	f000 f939 	bl	80129a0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801272e:	4b05      	ldr	r3, [pc, #20]	@ (8012744 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8012730:	681b      	ldr	r3, [r3, #0]
 8012732:	4a03      	ldr	r2, [pc, #12]	@ (8012740 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8012734:	68d2      	ldr	r2, [r2, #12]
 8012736:	6812      	ldr	r2, [r2, #0]
 8012738:	4610      	mov	r0, r2
 801273a:	4798      	blx	r3

  return;
 801273c:	bf00      	nop
}
 801273e:	bd80      	pop	{r7, pc}
 8012740:	20030000 	.word	0x20030000
 8012744:	2000053c 	.word	0x2000053c

08012748 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8012748:	b580      	push	{r7, lr}
 801274a:	b082      	sub	sp, #8
 801274c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801274e:	e00e      	b.n	801276e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8012750:	1d3b      	adds	r3, r7, #4
 8012752:	4619      	mov	r1, r3
 8012754:	480b      	ldr	r0, [pc, #44]	@ (8012784 <HW_IPCC_SYS_EvtNot+0x3c>)
 8012756:	f7ff ff02 	bl	801255e <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	4619      	mov	r1, r3
 801275e:	2006      	movs	r0, #6
 8012760:	f000 f91e 	bl	80129a0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8012764:	4b08      	ldr	r3, [pc, #32]	@ (8012788 <HW_IPCC_SYS_EvtNot+0x40>)
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	687a      	ldr	r2, [r7, #4]
 801276a:	4610      	mov	r0, r2
 801276c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801276e:	4805      	ldr	r0, [pc, #20]	@ (8012784 <HW_IPCC_SYS_EvtNot+0x3c>)
 8012770:	f7ff fe66 	bl	8012440 <LST_is_empty>
 8012774:	4603      	mov	r3, r0
 8012776:	2b00      	cmp	r3, #0
 8012778:	d0ea      	beq.n	8012750 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 801277a:	bf00      	nop
}
 801277c:	3708      	adds	r7, #8
 801277e:	46bd      	mov	sp, r7
 8012780:	bd80      	pop	{r7, pc}
 8012782:	bf00      	nop
 8012784:	200300d0 	.word	0x200300d0
 8012788:	20000540 	.word	0x20000540

0801278c <TL_ZIGBEE_Init>:
#ifdef ZIGBEE_WB
/******************************************************************************
 * ZIGBEE
 ******************************************************************************/
void TL_ZIGBEE_Init( TL_ZIGBEE_Config_t *p_Config )
{
 801278c:	b580      	push	{r7, lr}
 801278e:	b084      	sub	sp, #16
 8012790:	af00      	add	r7, sp, #0
 8012792:	6078      	str	r0, [r7, #4]
  MB_ZigbeeTable_t  * p_zigbee_table;

  p_zigbee_table = TL_RefTable.p_zigbee_table;
 8012794:	4b0a      	ldr	r3, [pc, #40]	@ (80127c0 <TL_ZIGBEE_Init+0x34>)
 8012796:	69db      	ldr	r3, [r3, #28]
 8012798:	60fb      	str	r3, [r7, #12]
  p_zigbee_table->appliCmdM4toM0_buffer = p_Config->p_ZigbeeOtCmdRspBuffer;
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	681a      	ldr	r2, [r3, #0]
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	605a      	str	r2, [r3, #4]
  p_zigbee_table->notifM0toM4_buffer = p_Config->p_ZigbeeNotAckBuffer;
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	685a      	ldr	r2, [r3, #4]
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	601a      	str	r2, [r3, #0]
  p_zigbee_table->requestM0toM4_buffer = p_Config->p_ZigbeeNotifRequestBuffer;
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	689a      	ldr	r2, [r3, #8]
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	609a      	str	r2, [r3, #8]

  HW_IPCC_ZIGBEE_Init();
 80127b2:	f003 ff95 	bl	80166e0 <HW_IPCC_ZIGBEE_Init>

  return;
 80127b6:	bf00      	nop
}
 80127b8:	3710      	adds	r7, #16
 80127ba:	46bd      	mov	sp, r7
 80127bc:	bd80      	pop	{r7, pc}
 80127be:	bf00      	nop
 80127c0:	20030000 	.word	0x20030000

080127c4 <TL_ZIGBEE_SendM4RequestToM0>:

/* Zigbee M4 to M0 Request */
void TL_ZIGBEE_SendM4RequestToM0( void )
{
 80127c4:	b580      	push	{r7, lr}
 80127c6:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 80127c8:	4b04      	ldr	r3, [pc, #16]	@ (80127dc <TL_ZIGBEE_SendM4RequestToM0+0x18>)
 80127ca:	69db      	ldr	r3, [r3, #28]
 80127cc:	685b      	ldr	r3, [r3, #4]
 80127ce:	2208      	movs	r2, #8
 80127d0:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4RequestToM0();
 80127d2:	f003 ff93 	bl	80166fc <HW_IPCC_ZIGBEE_SendM4RequestToM0>

  return;
 80127d6:	bf00      	nop
}
 80127d8:	bd80      	pop	{r7, pc}
 80127da:	bf00      	nop
 80127dc:	20030000 	.word	0x20030000

080127e0 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>:

/* Used to receive an ACK from the M0 */
void HW_IPCC_ZIGBEE_RecvAppliAckFromM0(void)
{
 80127e0:	b580      	push	{r7, lr}
 80127e2:	af00      	add	r7, sp, #0
  TL_ZIGBEE_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer) );
 80127e4:	4b03      	ldr	r3, [pc, #12]	@ (80127f4 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0+0x14>)
 80127e6:	69db      	ldr	r3, [r3, #28]
 80127e8:	685b      	ldr	r3, [r3, #4]
 80127ea:	4618      	mov	r0, r3
 80127ec:	f003 fc7c 	bl	80160e8 <TL_ZIGBEE_CmdEvtReceived>

  return;
 80127f0:	bf00      	nop
}
 80127f2:	bd80      	pop	{r7, pc}
 80127f4:	20030000 	.word	0x20030000

080127f8 <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>:

/* Zigbee notification from M0 to M4 */
void HW_IPCC_ZIGBEE_RecvM0NotifyToM4( void )
{
 80127f8:	b580      	push	{r7, lr}
 80127fa:	af00      	add	r7, sp, #0
  TL_ZIGBEE_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer) );
 80127fc:	4b03      	ldr	r3, [pc, #12]	@ (801280c <HW_IPCC_ZIGBEE_RecvM0NotifyToM4+0x14>)
 80127fe:	69db      	ldr	r3, [r3, #28]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	4618      	mov	r0, r3
 8012804:	f003 fc7a 	bl	80160fc <TL_ZIGBEE_NotReceived>

  return;
 8012808:	bf00      	nop
}
 801280a:	bd80      	pop	{r7, pc}
 801280c:	20030000 	.word	0x20030000

08012810 <TL_ZIGBEE_SendM4AckToM0Notify>:

/* Send an ACK to the M0 for a Notification */
void TL_ZIGBEE_SendM4AckToM0Notify ( void )
{
 8012810:	b580      	push	{r7, lr}
 8012812:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8012814:	4b04      	ldr	r3, [pc, #16]	@ (8012828 <TL_ZIGBEE_SendM4AckToM0Notify+0x18>)
 8012816:	69db      	ldr	r3, [r3, #28]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	220d      	movs	r2, #13
 801281c:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4AckToM0Notify();
 801281e:	f003 ff7b 	bl	8016718 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify>

  return;
 8012822:	bf00      	nop
}
 8012824:	bd80      	pop	{r7, pc}
 8012826:	bf00      	nop
 8012828:	20030000 	.word	0x20030000

0801282c <HW_IPCC_ZIGBEE_RecvM0RequestToM4>:

/* Zigbee M0 to M4 Request */
void HW_IPCC_ZIGBEE_RecvM0RequestToM4( void )
{
 801282c:	b580      	push	{r7, lr}
 801282e:	af00      	add	r7, sp, #0
  TL_ZIGBEE_M0RequestReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer) );
 8012830:	4b03      	ldr	r3, [pc, #12]	@ (8012840 <HW_IPCC_ZIGBEE_RecvM0RequestToM4+0x14>)
 8012832:	69db      	ldr	r3, [r3, #28]
 8012834:	689b      	ldr	r3, [r3, #8]
 8012836:	4618      	mov	r0, r3
 8012838:	f003 fc96 	bl	8016168 <TL_ZIGBEE_M0RequestReceived>

  return;
 801283c:	bf00      	nop
}
 801283e:	bd80      	pop	{r7, pc}
 8012840:	20030000 	.word	0x20030000

08012844 <TL_ZIGBEE_SendM4AckToM0Request>:

/* Send an ACK to the M0 for a Request */
void TL_ZIGBEE_SendM4AckToM0Request(void)
{
 8012844:	b580      	push	{r7, lr}
 8012846:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8012848:	4b04      	ldr	r3, [pc, #16]	@ (801285c <TL_ZIGBEE_SendM4AckToM0Request+0x18>)
 801284a:	69db      	ldr	r3, [r3, #28]
 801284c:	689b      	ldr	r3, [r3, #8]
 801284e:	220d      	movs	r2, #13
 8012850:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4AckToM0Request();
 8012852:	f003 ff93 	bl	801677c <HW_IPCC_ZIGBEE_SendM4AckToM0Request>

  return;
 8012856:	bf00      	nop
}
 8012858:	bd80      	pop	{r7, pc}
 801285a:	bf00      	nop
 801285c:	20030000 	.word	0x20030000

08012860 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8012860:	b580      	push	{r7, lr}
 8012862:	b082      	sub	sp, #8
 8012864:	af00      	add	r7, sp, #0
 8012866:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8012868:	4817      	ldr	r0, [pc, #92]	@ (80128c8 <TL_MM_Init+0x68>)
 801286a:	f7ff fdd9 	bl	8012420 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 801286e:	4817      	ldr	r0, [pc, #92]	@ (80128cc <TL_MM_Init+0x6c>)
 8012870:	f7ff fdd6 	bl	8012420 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8012874:	4b16      	ldr	r3, [pc, #88]	@ (80128d0 <TL_MM_Init+0x70>)
 8012876:	691b      	ldr	r3, [r3, #16]
 8012878:	4a16      	ldr	r2, [pc, #88]	@ (80128d4 <TL_MM_Init+0x74>)
 801287a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 801287c:	4b15      	ldr	r3, [pc, #84]	@ (80128d4 <TL_MM_Init+0x74>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	687a      	ldr	r2, [r7, #4]
 8012882:	6892      	ldr	r2, [r2, #8]
 8012884:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8012886:	4b13      	ldr	r3, [pc, #76]	@ (80128d4 <TL_MM_Init+0x74>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	687a      	ldr	r2, [r7, #4]
 801288c:	68d2      	ldr	r2, [r2, #12]
 801288e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8012890:	4b10      	ldr	r3, [pc, #64]	@ (80128d4 <TL_MM_Init+0x74>)
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	4a0c      	ldr	r2, [pc, #48]	@ (80128c8 <TL_MM_Init+0x68>)
 8012896:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8012898:	4b0e      	ldr	r3, [pc, #56]	@ (80128d4 <TL_MM_Init+0x74>)
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	687a      	ldr	r2, [r7, #4]
 801289e:	6812      	ldr	r2, [r2, #0]
 80128a0:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 80128a2:	4b0c      	ldr	r3, [pc, #48]	@ (80128d4 <TL_MM_Init+0x74>)
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	687a      	ldr	r2, [r7, #4]
 80128a8:	6852      	ldr	r2, [r2, #4]
 80128aa:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 80128ac:	4b09      	ldr	r3, [pc, #36]	@ (80128d4 <TL_MM_Init+0x74>)
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	687a      	ldr	r2, [r7, #4]
 80128b2:	6912      	ldr	r2, [r2, #16]
 80128b4:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 80128b6:	4b07      	ldr	r3, [pc, #28]	@ (80128d4 <TL_MM_Init+0x74>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	687a      	ldr	r2, [r7, #4]
 80128bc:	6952      	ldr	r2, [r2, #20]
 80128be:	619a      	str	r2, [r3, #24]

  return;
 80128c0:	bf00      	nop
}
 80128c2:	3708      	adds	r7, #8
 80128c4:	46bd      	mov	sp, r7
 80128c6:	bd80      	pop	{r7, pc}
 80128c8:	200300b8 	.word	0x200300b8
 80128cc:	2000052c 	.word	0x2000052c
 80128d0:	20030000 	.word	0x20030000
 80128d4:	20000544 	.word	0x20000544

080128d8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 80128d8:	b580      	push	{r7, lr}
 80128da:	b082      	sub	sp, #8
 80128dc:	af00      	add	r7, sp, #0
 80128de:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 80128e0:	6879      	ldr	r1, [r7, #4]
 80128e2:	4807      	ldr	r0, [pc, #28]	@ (8012900 <TL_MM_EvtDone+0x28>)
 80128e4:	f7ff fdf4 	bl	80124d0 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 80128e8:	6879      	ldr	r1, [r7, #4]
 80128ea:	2000      	movs	r0, #0
 80128ec:	f000 f858 	bl	80129a0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 80128f0:	4804      	ldr	r0, [pc, #16]	@ (8012904 <TL_MM_EvtDone+0x2c>)
 80128f2:	f003 ff51 	bl	8016798 <HW_IPCC_MM_SendFreeBuf>

  return;
 80128f6:	bf00      	nop
}
 80128f8:	3708      	adds	r7, #8
 80128fa:	46bd      	mov	sp, r7
 80128fc:	bd80      	pop	{r7, pc}
 80128fe:	bf00      	nop
 8012900:	2000052c 	.word	0x2000052c
 8012904:	08012909 	.word	0x08012909

08012908 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b082      	sub	sp, #8
 801290c:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801290e:	e00c      	b.n	801292a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8012910:	1d3b      	adds	r3, r7, #4
 8012912:	4619      	mov	r1, r3
 8012914:	480a      	ldr	r0, [pc, #40]	@ (8012940 <SendFreeBuf+0x38>)
 8012916:	f7ff fe22 	bl	801255e <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 801291a:	4b0a      	ldr	r3, [pc, #40]	@ (8012944 <SendFreeBuf+0x3c>)
 801291c:	691b      	ldr	r3, [r3, #16]
 801291e:	691b      	ldr	r3, [r3, #16]
 8012920:	687a      	ldr	r2, [r7, #4]
 8012922:	4611      	mov	r1, r2
 8012924:	4618      	mov	r0, r3
 8012926:	f7ff fdd3 	bl	80124d0 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801292a:	4805      	ldr	r0, [pc, #20]	@ (8012940 <SendFreeBuf+0x38>)
 801292c:	f7ff fd88 	bl	8012440 <LST_is_empty>
 8012930:	4603      	mov	r3, r0
 8012932:	2b00      	cmp	r3, #0
 8012934:	d0ec      	beq.n	8012910 <SendFreeBuf+0x8>
  }

  return;
 8012936:	bf00      	nop
}
 8012938:	3708      	adds	r7, #8
 801293a:	46bd      	mov	sp, r7
 801293c:	bd80      	pop	{r7, pc}
 801293e:	bf00      	nop
 8012940:	2000052c 	.word	0x2000052c
 8012944:	20030000 	.word	0x20030000

08012948 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8012948:	b580      	push	{r7, lr}
 801294a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 801294c:	4805      	ldr	r0, [pc, #20]	@ (8012964 <TL_TRACES_Init+0x1c>)
 801294e:	f7ff fd67 	bl	8012420 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8012952:	4b05      	ldr	r3, [pc, #20]	@ (8012968 <TL_TRACES_Init+0x20>)
 8012954:	695b      	ldr	r3, [r3, #20]
 8012956:	4a03      	ldr	r2, [pc, #12]	@ (8012964 <TL_TRACES_Init+0x1c>)
 8012958:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 801295a:	f003 ff53 	bl	8016804 <HW_IPCC_TRACES_Init>

  return;
 801295e:	bf00      	nop
}
 8012960:	bd80      	pop	{r7, pc}
 8012962:	bf00      	nop
 8012964:	200300c0 	.word	0x200300c0
 8012968:	20030000 	.word	0x20030000

0801296c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 801296c:	b580      	push	{r7, lr}
 801296e:	b082      	sub	sp, #8
 8012970:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012972:	e008      	b.n	8012986 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8012974:	1d3b      	adds	r3, r7, #4
 8012976:	4619      	mov	r1, r3
 8012978:	4808      	ldr	r0, [pc, #32]	@ (801299c <HW_IPCC_TRACES_EvtNot+0x30>)
 801297a:	f7ff fdf0 	bl	801255e <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	4618      	mov	r0, r3
 8012982:	f7f6 fb38 	bl	8008ff6 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012986:	4805      	ldr	r0, [pc, #20]	@ (801299c <HW_IPCC_TRACES_EvtNot+0x30>)
 8012988:	f7ff fd5a 	bl	8012440 <LST_is_empty>
 801298c:	4603      	mov	r3, r0
 801298e:	2b00      	cmp	r3, #0
 8012990:	d0f0      	beq.n	8012974 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8012992:	bf00      	nop
}
 8012994:	3708      	adds	r7, #8
 8012996:	46bd      	mov	sp, r7
 8012998:	bd80      	pop	{r7, pc}
 801299a:	bf00      	nop
 801299c:	200300c0 	.word	0x200300c0

080129a0 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 80129a0:	b480      	push	{r7}
 80129a2:	b085      	sub	sp, #20
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	4603      	mov	r3, r0
 80129a8:	6039      	str	r1, [r7, #0]
 80129aa:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 80129ac:	79fb      	ldrb	r3, [r7, #7]
 80129ae:	2b06      	cmp	r3, #6
 80129b0:	d845      	bhi.n	8012a3e <OutputDbgTrace+0x9e>
 80129b2:	a201      	add	r2, pc, #4	@ (adr r2, 80129b8 <OutputDbgTrace+0x18>)
 80129b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129b8:	080129d5 	.word	0x080129d5
 80129bc:	080129f9 	.word	0x080129f9
 80129c0:	080129ff 	.word	0x080129ff
 80129c4:	08012a13 	.word	0x08012a13
 80129c8:	08012a1f 	.word	0x08012a1f
 80129cc:	08012a25 	.word	0x08012a25
 80129d0:	08012a33 	.word	0x08012a33
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 80129d8:	68fb      	ldr	r3, [r7, #12]
 80129da:	7a5b      	ldrb	r3, [r3, #9]
 80129dc:	2bff      	cmp	r3, #255	@ 0xff
 80129de:	d005      	beq.n	80129ec <OutputDbgTrace+0x4c>
 80129e0:	2bff      	cmp	r3, #255	@ 0xff
 80129e2:	dc05      	bgt.n	80129f0 <OutputDbgTrace+0x50>
 80129e4:	2b0e      	cmp	r3, #14
 80129e6:	d005      	beq.n	80129f4 <OutputDbgTrace+0x54>
 80129e8:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 80129ea:	e001      	b.n	80129f0 <OutputDbgTrace+0x50>
          break;
 80129ec:	bf00      	nop
 80129ee:	e027      	b.n	8012a40 <OutputDbgTrace+0xa0>
          break;
 80129f0:	bf00      	nop
 80129f2:	e025      	b.n	8012a40 <OutputDbgTrace+0xa0>
          break;
 80129f4:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 80129f6:	e023      	b.n	8012a40 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 80129f8:	683b      	ldr	r3, [r7, #0]
 80129fa:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 80129fc:	e020      	b.n	8012a40 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80129fe:	683b      	ldr	r3, [r7, #0]
 8012a00:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	7a5b      	ldrb	r3, [r3, #9]
 8012a06:	2b0e      	cmp	r3, #14
 8012a08:	d001      	beq.n	8012a0e <OutputDbgTrace+0x6e>
 8012a0a:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8012a0c:	e000      	b.n	8012a10 <OutputDbgTrace+0x70>
          break;
 8012a0e:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012a10:	e016      	b.n	8012a40 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012a12:	683b      	ldr	r3, [r7, #0]
 8012a14:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	7a5b      	ldrb	r3, [r3, #9]
 8012a1a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012a1c:	e010      	b.n	8012a40 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8012a22:	e00d      	b.n	8012a40 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	7a5b      	ldrb	r3, [r3, #9]
 8012a2c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8012a2e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012a30:	e006      	b.n	8012a40 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012a32:	683b      	ldr	r3, [r7, #0]
 8012a34:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	7a5b      	ldrb	r3, [r3, #9]
 8012a3a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012a3c:	e000      	b.n	8012a40 <OutputDbgTrace+0xa0>

    default:
      break;
 8012a3e:	bf00      	nop
  }

  return;
 8012a40:	bf00      	nop
}
 8012a42:	3714      	adds	r7, #20
 8012a44:	46bd      	mov	sp, r7
 8012a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a4a:	4770      	bx	lr

08012a4c <Post_ZigbeeCmdProcessing>:
/* Private function prototypes -----------------------------------------------*/


/* Private functions ----------------------------------------------------------*/
__weak void Pre_ZigbeeCmdProcessing(void){return;}
__weak void Post_ZigbeeCmdProcessing(void){return;}
 8012a4c:	b480      	push	{r7}
 8012a4e:	af00      	add	r7, sp, #0
 8012a50:	bf00      	nop
 8012a52:	46bd      	mov	sp, r7
 8012a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a58:	4770      	bx	lr

08012a5a <zb_ipc_m4_memcpy2>:
/* ST: Don't use built-in memcpy. "Unfortunately when full size optimization is enabled on
 * M4 side, IAR maps memcpy to aeaby_memcpy4 instead of aeabi_memcpy which allows
 * unaligned memcpy." */
static void
zb_ipc_m4_memcpy2(void *dst, void *src, unsigned int len)
{
 8012a5a:	b480      	push	{r7}
 8012a5c:	b087      	sub	sp, #28
 8012a5e:	af00      	add	r7, sp, #0
 8012a60:	60f8      	str	r0, [r7, #12]
 8012a62:	60b9      	str	r1, [r7, #8]
 8012a64:	607a      	str	r2, [r7, #4]
    unsigned int i;

    for (i = 0; i < len; i++) {
 8012a66:	2300      	movs	r3, #0
 8012a68:	617b      	str	r3, [r7, #20]
 8012a6a:	e00a      	b.n	8012a82 <zb_ipc_m4_memcpy2+0x28>
        ((uint8_t *)dst)[i] = ((uint8_t *)src)[i];
 8012a6c:	68ba      	ldr	r2, [r7, #8]
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	441a      	add	r2, r3
 8012a72:	68f9      	ldr	r1, [r7, #12]
 8012a74:	697b      	ldr	r3, [r7, #20]
 8012a76:	440b      	add	r3, r1
 8012a78:	7812      	ldrb	r2, [r2, #0]
 8012a7a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 8012a7c:	697b      	ldr	r3, [r7, #20]
 8012a7e:	3301      	adds	r3, #1
 8012a80:	617b      	str	r3, [r7, #20]
 8012a82:	697a      	ldr	r2, [r7, #20]
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	429a      	cmp	r2, r3
 8012a88:	d3f0      	bcc.n	8012a6c <zb_ipc_m4_memcpy2+0x12>
    }
}
 8012a8a:	bf00      	nop
 8012a8c:	bf00      	nop
 8012a8e:	371c      	adds	r7, #28
 8012a90:	46bd      	mov	sp, r7
 8012a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a96:	4770      	bx	lr

08012a98 <zb_ipc_m4_cb_info_alloc>:
    ZbSetLogging(zb_ipc_globals.zb, mask, func);
}

static struct zb_ipc_m4_cb_info_t *
zb_ipc_m4_cb_info_alloc(void *callback, void *arg)
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b084      	sub	sp, #16
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
 8012aa0:	6039      	str	r1, [r7, #0]
    struct zb_ipc_m4_cb_info_t *info;

    info = malloc(sizeof(struct zb_ipc_m4_cb_info_t));
 8012aa2:	200c      	movs	r0, #12
 8012aa4:	f004 f94e 	bl	8016d44 <malloc>
 8012aa8:	4603      	mov	r3, r0
 8012aaa:	60fb      	str	r3, [r7, #12]
    if (info != NULL) {
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d00a      	beq.n	8012ac8 <zb_ipc_m4_cb_info_alloc+0x30>
        memset(info, 0, sizeof(struct zb_ipc_m4_cb_info_t));
 8012ab2:	220c      	movs	r2, #12
 8012ab4:	2100      	movs	r1, #0
 8012ab6:	68f8      	ldr	r0, [r7, #12]
 8012ab8:	f004 fcf2 	bl	80174a0 <memset>
        info->callback = callback;
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	687a      	ldr	r2, [r7, #4]
 8012ac0:	601a      	str	r2, [r3, #0]
        info->arg = arg;
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	683a      	ldr	r2, [r7, #0]
 8012ac6:	605a      	str	r2, [r3, #4]
    }
    return info;
 8012ac8:	68fb      	ldr	r3, [r7, #12]
}
 8012aca:	4618      	mov	r0, r3
 8012acc:	3710      	adds	r7, #16
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	bd80      	pop	{r7, pc}

08012ad2 <zb_ipc_m4_cb_info_free>:

static void
zb_ipc_m4_cb_info_free(struct zb_ipc_m4_cb_info_t *info)
{
 8012ad2:	b580      	push	{r7, lr}
 8012ad4:	b082      	sub	sp, #8
 8012ad6:	af00      	add	r7, sp, #0
 8012ad8:	6078      	str	r0, [r7, #4]
    free(info);
 8012ada:	6878      	ldr	r0, [r7, #4]
 8012adc:	f004 f93a 	bl	8016d54 <free>
}
 8012ae0:	bf00      	nop
 8012ae2:	3708      	adds	r7, #8
 8012ae4:	46bd      	mov	sp, r7
 8012ae6:	bd80      	pop	{r7, pc}

08012ae8 <zb_ipc_m4_get_retval>:

static uint32_t
zb_ipc_m4_get_retval(void)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b082      	sub	sp, #8
 8012aec:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint32_t retval;

    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 8012aee:	f003 fab3 	bl	8016058 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 8012af2:	6078      	str	r0, [r7, #4]
    assert(ipcc_req->Size == 1);
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	685b      	ldr	r3, [r3, #4]
 8012af8:	2b01      	cmp	r3, #1
 8012afa:	d006      	beq.n	8012b0a <zb_ipc_m4_get_retval+0x22>
 8012afc:	4b09      	ldr	r3, [pc, #36]	@ (8012b24 <zb_ipc_m4_get_retval+0x3c>)
 8012afe:	4a0a      	ldr	r2, [pc, #40]	@ (8012b28 <zb_ipc_m4_get_retval+0x40>)
 8012b00:	f240 1151 	movw	r1, #337	@ 0x151
 8012b04:	4809      	ldr	r0, [pc, #36]	@ (8012b2c <zb_ipc_m4_get_retval+0x44>)
 8012b06:	f004 f8ff 	bl	8016d08 <__assert_func>
    zb_ipc_m4_memcpy2(&retval, (void *)&ipcc_req->Data[0], 4);
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	f103 0108 	add.w	r1, r3, #8
 8012b10:	463b      	mov	r3, r7
 8012b12:	2204      	movs	r2, #4
 8012b14:	4618      	mov	r0, r3
 8012b16:	f7ff ffa0 	bl	8012a5a <zb_ipc_m4_memcpy2>
    return retval;
 8012b1a:	683b      	ldr	r3, [r7, #0]
}
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	3708      	adds	r7, #8
 8012b20:	46bd      	mov	sp, r7
 8012b22:	bd80      	pop	{r7, pc}
 8012b24:	08019268 	.word	0x08019268
 8012b28:	0801a0dc 	.word	0x0801a0dc
 8012b2c:	0801927c 	.word	0x0801927c

08012b30 <ZbInit>:
    return ZB_HEAP_MAX_ALLOC;
}

struct ZigBeeT *
ZbInit(uint64_t extAddr, struct ZbInitTblSizesT *tblSizes, struct ZbInitSetLoggingT *setLogging)
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b086      	sub	sp, #24
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8012b3a:	607a      	str	r2, [r7, #4]
 8012b3c:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    if (zb_ipc_globals.zb != NULL) {
 8012b3e:	4b25      	ldr	r3, [pc, #148]	@ (8012bd4 <ZbInit+0xa4>)
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d001      	beq.n	8012b4a <ZbInit+0x1a>
        return NULL;
 8012b46:	2300      	movs	r3, #0
 8012b48:	e03f      	b.n	8012bca <ZbInit+0x9a>
    }
    Pre_ZigbeeCmdProcessing();
 8012b4a:	f003 fae7 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012b4e:	f003 fa77 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012b52:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZB_INIT;
 8012b54:	697b      	ldr	r3, [r7, #20]
 8012b56:	2200      	movs	r2, #0
 8012b58:	f042 020a 	orr.w	r2, r2, #10
 8012b5c:	701a      	strb	r2, [r3, #0]
 8012b5e:	2200      	movs	r2, #0
 8012b60:	705a      	strb	r2, [r3, #1]
 8012b62:	2200      	movs	r2, #0
 8012b64:	709a      	strb	r2, [r3, #2]
 8012b66:	2200      	movs	r2, #0
 8012b68:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 8012b6a:	697b      	ldr	r3, [r7, #20]
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	f042 0204 	orr.w	r2, r2, #4
 8012b72:	711a      	strb	r2, [r3, #4]
 8012b74:	2200      	movs	r2, #0
 8012b76:	715a      	strb	r2, [r3, #5]
 8012b78:	2200      	movs	r2, #0
 8012b7a:	719a      	strb	r2, [r3, #6]
 8012b7c:	2200      	movs	r2, #0
 8012b7e:	71da      	strb	r2, [r3, #7]
    zb_ipc_m4_memcpy2((void *)&ipcc_req->Data[0], &extAddr, 8);
 8012b80:	697b      	ldr	r3, [r7, #20]
 8012b82:	3308      	adds	r3, #8
 8012b84:	f107 0108 	add.w	r1, r7, #8
 8012b88:	2208      	movs	r2, #8
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f7ff ff65 	bl	8012a5a <zb_ipc_m4_memcpy2>
    ipcc_req->Data[2] = (uint32_t)tblSizes;
 8012b90:	687a      	ldr	r2, [r7, #4]
 8012b92:	697b      	ldr	r3, [r7, #20]
 8012b94:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)setLogging;
 8012b96:	683a      	ldr	r2, [r7, #0]
 8012b98:	697b      	ldr	r3, [r7, #20]
 8012b9a:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 8012b9c:	f003 fa80 	bl	80160a0 <ZIGBEE_CmdTransfer>
    zb_ipc_globals.zb = (struct ZigBeeT *)zb_ipc_m4_get_retval();
 8012ba0:	f7ff ffa2 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8012ba4:	4603      	mov	r3, r0
 8012ba6:	461a      	mov	r2, r3
 8012ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8012bd4 <ZbInit+0xa4>)
 8012baa:	601a      	str	r2, [r3, #0]
    Post_ZigbeeCmdProcessing();
 8012bac:	f7ff ff4e 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    if (setLogging != NULL) {
 8012bb0:	683b      	ldr	r3, [r7, #0]
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d007      	beq.n	8012bc6 <ZbInit+0x96>
        /* Save the log mask */
        zb_ipc_globals.log_cb = setLogging->func;
 8012bb6:	683b      	ldr	r3, [r7, #0]
 8012bb8:	685b      	ldr	r3, [r3, #4]
 8012bba:	4a06      	ldr	r2, [pc, #24]	@ (8012bd4 <ZbInit+0xa4>)
 8012bbc:	6053      	str	r3, [r2, #4]
        zb_ipc_globals.log_mask = setLogging->mask;
 8012bbe:	683b      	ldr	r3, [r7, #0]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	4a04      	ldr	r2, [pc, #16]	@ (8012bd4 <ZbInit+0xa4>)
 8012bc4:	6093      	str	r3, [r2, #8]
    }
    return zb_ipc_globals.zb;
 8012bc6:	4b03      	ldr	r3, [pc, #12]	@ (8012bd4 <ZbInit+0xa4>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
}
 8012bca:	4618      	mov	r0, r3
 8012bcc:	3718      	adds	r7, #24
 8012bce:	46bd      	mov	sp, r7
 8012bd0:	bd80      	pop	{r7, pc}
 8012bd2:	bf00      	nop
 8012bd4:	2000055c 	.word	0x2000055c

08012bd8 <ZbSetLogging>:
}

void
ZbSetLogging(struct ZigBeeT *zb, uint32_t mask,
    void (*func)(struct ZigBeeT *zb, uint32_t mask, const char *hdr, const char *fmt, va_list argptr))
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b086      	sub	sp, #24
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	60f8      	str	r0, [r7, #12]
 8012be0:	60b9      	str	r1, [r7, #8]
 8012be2:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8012be4:	f003 fa9a 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012be8:	f003 fa2a 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012bec:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_LOG_CONFIG;
 8012bee:	697b      	ldr	r3, [r7, #20]
 8012bf0:	2200      	movs	r2, #0
 8012bf2:	f042 0213 	orr.w	r2, r2, #19
 8012bf6:	701a      	strb	r2, [r3, #0]
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	705a      	strb	r2, [r3, #1]
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	709a      	strb	r2, [r3, #2]
 8012c00:	2200      	movs	r2, #0
 8012c02:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012c04:	697b      	ldr	r3, [r7, #20]
 8012c06:	2200      	movs	r2, #0
 8012c08:	f042 0202 	orr.w	r2, r2, #2
 8012c0c:	711a      	strb	r2, [r3, #4]
 8012c0e:	2200      	movs	r2, #0
 8012c10:	715a      	strb	r2, [r3, #5]
 8012c12:	2200      	movs	r2, #0
 8012c14:	719a      	strb	r2, [r3, #6]
 8012c16:	2200      	movs	r2, #0
 8012c18:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = mask;
 8012c1a:	697b      	ldr	r3, [r7, #20]
 8012c1c:	68ba      	ldr	r2, [r7, #8]
 8012c1e:	609a      	str	r2, [r3, #8]
    /* Ignore the 'func' argument. Only use zb_ipc_globals.log_enable to determine if we want
     * log messages from the M4. If zb_ipc_globals.log_func != NULL, M0 sends log messages
     * over IPCC. */
    ipcc_req->Data[1] = (zb_ipc_globals.log_enable || (func != NULL)) ? 1U : 0U;
 8012c20:	4b0c      	ldr	r3, [pc, #48]	@ (8012c54 <ZbSetLogging+0x7c>)
 8012c22:	7b1b      	ldrb	r3, [r3, #12]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d102      	bne.n	8012c2e <ZbSetLogging+0x56>
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d001      	beq.n	8012c32 <ZbSetLogging+0x5a>
 8012c2e:	2201      	movs	r2, #1
 8012c30:	e000      	b.n	8012c34 <ZbSetLogging+0x5c>
 8012c32:	2200      	movs	r2, #0
 8012c34:	697b      	ldr	r3, [r7, #20]
 8012c36:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012c38:	f003 fa32 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012c3c:	f7ff ff06 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    /* Save the log mask */
    zb_ipc_globals.log_cb = func;
 8012c40:	4a04      	ldr	r2, [pc, #16]	@ (8012c54 <ZbSetLogging+0x7c>)
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	6053      	str	r3, [r2, #4]
    zb_ipc_globals.log_mask = mask;
 8012c46:	4a03      	ldr	r2, [pc, #12]	@ (8012c54 <ZbSetLogging+0x7c>)
 8012c48:	68bb      	ldr	r3, [r7, #8]
 8012c4a:	6093      	str	r3, [r2, #8]
}
 8012c4c:	bf00      	nop
 8012c4e:	3718      	adds	r7, #24
 8012c50:	46bd      	mov	sp, r7
 8012c52:	bd80      	pop	{r7, pc}
 8012c54:	2000055c 	.word	0x2000055c

08012c58 <ZbExtendedAddress>:
    }
}

uint64_t
ZbExtendedAddress(struct ZigBeeT *zb)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b086      	sub	sp, #24
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint64_t ext_addr = 0U;
 8012c60:	f04f 0200 	mov.w	r2, #0
 8012c64:	f04f 0300 	mov.w	r3, #0
 8012c68:	e9c7 2302 	strd	r2, r3, [r7, #8]

    Pre_ZigbeeCmdProcessing();
 8012c6c:	f003 fa56 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012c70:	f003 f9e6 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012c74:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_EXTADDR_GET;
 8012c76:	697b      	ldr	r3, [r7, #20]
 8012c78:	2200      	movs	r2, #0
 8012c7a:	f042 020e 	orr.w	r2, r2, #14
 8012c7e:	701a      	strb	r2, [r3, #0]
 8012c80:	2200      	movs	r2, #0
 8012c82:	705a      	strb	r2, [r3, #1]
 8012c84:	2200      	movs	r2, #0
 8012c86:	709a      	strb	r2, [r3, #2]
 8012c88:	2200      	movs	r2, #0
 8012c8a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 8012c8c:	697b      	ldr	r3, [r7, #20]
 8012c8e:	2200      	movs	r2, #0
 8012c90:	711a      	strb	r2, [r3, #4]
 8012c92:	2200      	movs	r2, #0
 8012c94:	715a      	strb	r2, [r3, #5]
 8012c96:	2200      	movs	r2, #0
 8012c98:	719a      	strb	r2, [r3, #6]
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 8012c9e:	f003 f9ff 	bl	80160a0 <ZIGBEE_CmdTransfer>
    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 8012ca2:	f003 f9d9 	bl	8016058 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 8012ca6:	6178      	str	r0, [r7, #20]
    assert(ipcc_req->Size == 2);
 8012ca8:	697b      	ldr	r3, [r7, #20]
 8012caa:	685b      	ldr	r3, [r3, #4]
 8012cac:	2b02      	cmp	r3, #2
 8012cae:	d006      	beq.n	8012cbe <ZbExtendedAddress+0x66>
 8012cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8012ce4 <ZbExtendedAddress+0x8c>)
 8012cb2:	4a0d      	ldr	r2, [pc, #52]	@ (8012ce8 <ZbExtendedAddress+0x90>)
 8012cb4:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8012cb8:	480c      	ldr	r0, [pc, #48]	@ (8012cec <ZbExtendedAddress+0x94>)
 8012cba:	f004 f825 	bl	8016d08 <__assert_func>
    zb_ipc_m4_memcpy2(&ext_addr, &ipcc_req->Data, 8);
 8012cbe:	697b      	ldr	r3, [r7, #20]
 8012cc0:	f103 0108 	add.w	r1, r3, #8
 8012cc4:	f107 0308 	add.w	r3, r7, #8
 8012cc8:	2208      	movs	r2, #8
 8012cca:	4618      	mov	r0, r3
 8012ccc:	f7ff fec5 	bl	8012a5a <zb_ipc_m4_memcpy2>
    Post_ZigbeeCmdProcessing();
 8012cd0:	f7ff febc 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return ext_addr;
 8012cd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8012cd8:	4610      	mov	r0, r2
 8012cda:	4619      	mov	r1, r3
 8012cdc:	3718      	adds	r7, #24
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	bd80      	pop	{r7, pc}
 8012ce2:	bf00      	nop
 8012ce4:	080192f4 	.word	0x080192f4
 8012ce8:	0801a0f4 	.word	0x0801a0f4
 8012cec:	0801927c 	.word	0x0801927c

08012cf0 <ZbShortAddress>:

uint16_t
ZbShortAddress(struct ZigBeeT *zb)
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b084      	sub	sp, #16
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
    uint16_t nwkAddr = 0U;
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	81fb      	strh	r3, [r7, #14]

    (void)ZbNwkGet(zb, ZB_NWK_NIB_ID_NetworkAddress, &nwkAddr, sizeof(nwkAddr));
 8012cfc:	f107 020e 	add.w	r2, r7, #14
 8012d00:	2302      	movs	r3, #2
 8012d02:	2196      	movs	r1, #150	@ 0x96
 8012d04:	6878      	ldr	r0, [r7, #4]
 8012d06:	f000 fc1b 	bl	8013540 <ZbNwkGet>
    return nwkAddr;
 8012d0a:	89fb      	ldrh	r3, [r7, #14]
}
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	3710      	adds	r7, #16
 8012d10:	46bd      	mov	sp, r7
 8012d12:	bd80      	pop	{r7, pc}

08012d14 <ZbStartupConfigGetProDefaults>:
    Post_ZigbeeCmdProcessing();
}

void
ZbStartupConfigGetProDefaults(struct ZbStartupT *configPtr)
{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b084      	sub	sp, #16
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8012d1c:	f003 f9fe 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012d20:	f003 f98e 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012d24:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_STARTUP_GET_CFG;
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	2200      	movs	r2, #0
 8012d2a:	f042 021b 	orr.w	r2, r2, #27
 8012d2e:	701a      	strb	r2, [r3, #0]
 8012d30:	2200      	movs	r2, #0
 8012d32:	705a      	strb	r2, [r3, #1]
 8012d34:	2200      	movs	r2, #0
 8012d36:	709a      	strb	r2, [r3, #2]
 8012d38:	2200      	movs	r2, #0
 8012d3a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	2200      	movs	r2, #0
 8012d40:	f042 0201 	orr.w	r2, r2, #1
 8012d44:	711a      	strb	r2, [r3, #4]
 8012d46:	2200      	movs	r2, #0
 8012d48:	715a      	strb	r2, [r3, #5]
 8012d4a:	2200      	movs	r2, #0
 8012d4c:	719a      	strb	r2, [r3, #6]
 8012d4e:	2200      	movs	r2, #0
 8012d50:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)configPtr;
 8012d52:	687a      	ldr	r2, [r7, #4]
 8012d54:	68fb      	ldr	r3, [r7, #12]
 8012d56:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8012d58:	f003 f9a2 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012d5c:	f7ff fe76 	bl	8012a4c <Post_ZigbeeCmdProcessing>
}
 8012d60:	bf00      	nop
 8012d62:	3710      	adds	r7, #16
 8012d64:	46bd      	mov	sp, r7
 8012d66:	bd80      	pop	{r7, pc}

08012d68 <ZbStartup>:
}

enum ZbStatusCodeT
ZbStartup(struct ZigBeeT *zb, struct ZbStartupT *configPtr,
    void (*callback)(enum ZbStatusCodeT status, void *cb_arg), void *arg)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b088      	sub	sp, #32
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	60f8      	str	r0, [r7, #12]
 8012d70:	60b9      	str	r1, [r7, #8]
 8012d72:	607a      	str	r2, [r7, #4]
 8012d74:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info;
    enum ZbStatusCodeT status;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 8012d76:	6839      	ldr	r1, [r7, #0]
 8012d78:	6878      	ldr	r0, [r7, #4]
 8012d7a:	f7ff fe8d 	bl	8012a98 <zb_ipc_m4_cb_info_alloc>
 8012d7e:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 8012d80:	69fb      	ldr	r3, [r7, #28]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d101      	bne.n	8012d8a <ZbStartup+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 8012d86:	2370      	movs	r3, #112	@ 0x70
 8012d88:	e036      	b.n	8012df8 <ZbStartup+0x90>
    }

    /* Save the touchlink callbacks */
    /* I.e. MSG_M0TOM4_ZCL_TL_EP_INFO_CB */
    memcpy(&zigbee_m4_tl_callbacks, &configPtr->touchlink.callbacks, sizeof(struct ZbTouchlinkCallbacks));
 8012d8a:	68bb      	ldr	r3, [r7, #8]
 8012d8c:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 8012d90:	681b      	ldr	r3, [r3, #0]
 8012d92:	461a      	mov	r2, r3
 8012d94:	4b1a      	ldr	r3, [pc, #104]	@ (8012e00 <ZbStartup+0x98>)
 8012d96:	601a      	str	r2, [r3, #0]

    Pre_ZigbeeCmdProcessing();
 8012d98:	f003 f9c0 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012d9c:	f003 f950 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012da0:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_STARTUP_REQ;
 8012da2:	69bb      	ldr	r3, [r7, #24]
 8012da4:	2200      	movs	r2, #0
 8012da6:	f042 021c 	orr.w	r2, r2, #28
 8012daa:	701a      	strb	r2, [r3, #0]
 8012dac:	2200      	movs	r2, #0
 8012dae:	705a      	strb	r2, [r3, #1]
 8012db0:	2200      	movs	r2, #0
 8012db2:	709a      	strb	r2, [r3, #2]
 8012db4:	2200      	movs	r2, #0
 8012db6:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012db8:	69bb      	ldr	r3, [r7, #24]
 8012dba:	2200      	movs	r2, #0
 8012dbc:	f042 0202 	orr.w	r2, r2, #2
 8012dc0:	711a      	strb	r2, [r3, #4]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	715a      	strb	r2, [r3, #5]
 8012dc6:	2200      	movs	r2, #0
 8012dc8:	719a      	strb	r2, [r3, #6]
 8012dca:	2200      	movs	r2, #0
 8012dcc:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)configPtr;
 8012dce:	68ba      	ldr	r2, [r7, #8]
 8012dd0:	69bb      	ldr	r3, [r7, #24]
 8012dd2:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8012dd4:	69fa      	ldr	r2, [r7, #28]
 8012dd6:	69bb      	ldr	r3, [r7, #24]
 8012dd8:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012dda:	f003 f961 	bl	80160a0 <ZIGBEE_CmdTransfer>
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 8012dde:	f7ff fe83 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8012de2:	4603      	mov	r3, r0
 8012de4:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 8012de6:	f7ff fe31 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 8012dea:	7dfb      	ldrb	r3, [r7, #23]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d002      	beq.n	8012df6 <ZbStartup+0x8e>
        zb_ipc_m4_cb_info_free(info);
 8012df0:	69f8      	ldr	r0, [r7, #28]
 8012df2:	f7ff fe6e 	bl	8012ad2 <zb_ipc_m4_cb_info_free>
    }
    return status;
 8012df6:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_STARTUP_CB handler */
}
 8012df8:	4618      	mov	r0, r3
 8012dfa:	3720      	adds	r7, #32
 8012dfc:	46bd      	mov	sp, r7
 8012dfe:	bd80      	pop	{r7, pc}
 8012e00:	20000548 	.word	0x20000548

08012e04 <ZbBdbGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbBdbGetIndex(struct ZigBeeT *zb, enum ZbBdbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 8012e04:	b580      	push	{r7, lr}
 8012e06:	b08c      	sub	sp, #48	@ 0x30
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	60f8      	str	r0, [r7, #12]
 8012e0c:	607a      	str	r2, [r7, #4]
 8012e0e:	603b      	str	r3, [r7, #0]
 8012e10:	460b      	mov	r3, r1
 8012e12:	817b      	strh	r3, [r7, #10]
    struct ZbBdbGetReqT bdbGetReq;
    struct ZbBdbGetConfT bdbGetConf;
    enum ZbStatusCodeT status;

    /* Do the BDB-GET.request */
    bdbGetReq.attrId = attrId;
 8012e14:	897b      	ldrh	r3, [r7, #10]
 8012e16:	833b      	strh	r3, [r7, #24]
    bdbGetReq.attr = attrPtr;
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	61fb      	str	r3, [r7, #28]
    bdbGetReq.attrLength = attrSz;
 8012e1c:	683b      	ldr	r3, [r7, #0]
 8012e1e:	623b      	str	r3, [r7, #32]
    bdbGetReq.attrIndex = attrIndex;
 8012e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e22:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 8012e24:	f003 f97a 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012e28:	f003 f90a 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012e2c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_BDB_GET_REQ;
 8012e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e30:	2200      	movs	r2, #0
 8012e32:	701a      	strb	r2, [r3, #0]
 8012e34:	2200      	movs	r2, #0
 8012e36:	f042 0202 	orr.w	r2, r2, #2
 8012e3a:	705a      	strb	r2, [r3, #1]
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	709a      	strb	r2, [r3, #2]
 8012e40:	2200      	movs	r2, #0
 8012e42:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e46:	2200      	movs	r2, #0
 8012e48:	f042 0202 	orr.w	r2, r2, #2
 8012e4c:	711a      	strb	r2, [r3, #4]
 8012e4e:	2200      	movs	r2, #0
 8012e50:	715a      	strb	r2, [r3, #5]
 8012e52:	2200      	movs	r2, #0
 8012e54:	719a      	strb	r2, [r3, #6]
 8012e56:	2200      	movs	r2, #0
 8012e58:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&bdbGetReq;
 8012e5a:	f107 0218 	add.w	r2, r7, #24
 8012e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e60:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&bdbGetConf;
 8012e62:	f107 0214 	add.w	r2, r7, #20
 8012e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e68:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012e6a:	f003 f919 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012e6e:	f7ff fded 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    status = (enum ZbStatusCodeT)bdbGetConf.status;
 8012e72:	7d3b      	ldrb	r3, [r7, #20]
 8012e74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 8012e78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	3730      	adds	r7, #48	@ 0x30
 8012e80:	46bd      	mov	sp, r7
 8012e82:	bd80      	pop	{r7, pc}

08012e84 <ZbApsdeDataReqCallback>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbApsdeDataReqCallback(struct ZigBeeT *zb, struct ZbApsdeDataReqT *req,
    void (*callback)(struct ZbApsdeDataConfT *conf, void *arg), void *arg)
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b088      	sub	sp, #32
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	60f8      	str	r0, [r7, #12]
 8012e8c:	60b9      	str	r1, [r7, #8]
 8012e8e:	607a      	str	r2, [r7, #4]
 8012e90:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZbStatusCodeT status;
    struct zb_ipc_m4_cb_info_t *info;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 8012e92:	6839      	ldr	r1, [r7, #0]
 8012e94:	6878      	ldr	r0, [r7, #4]
 8012e96:	f7ff fdff 	bl	8012a98 <zb_ipc_m4_cb_info_alloc>
 8012e9a:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 8012e9c:	69fb      	ldr	r3, [r7, #28]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d101      	bne.n	8012ea6 <ZbApsdeDataReqCallback+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 8012ea2:	2370      	movs	r3, #112	@ 0x70
 8012ea4:	e031      	b.n	8012f0a <ZbApsdeDataReqCallback+0x86>
    }
    Pre_ZigbeeCmdProcessing();
 8012ea6:	f003 f939 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012eaa:	f003 f8c9 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012eae:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_APSDE_DATA_REQ;
 8012eb0:	69bb      	ldr	r3, [r7, #24]
 8012eb2:	2200      	movs	r2, #0
 8012eb4:	f042 0204 	orr.w	r2, r2, #4
 8012eb8:	701a      	strb	r2, [r3, #0]
 8012eba:	2200      	movs	r2, #0
 8012ebc:	f042 0202 	orr.w	r2, r2, #2
 8012ec0:	705a      	strb	r2, [r3, #1]
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	709a      	strb	r2, [r3, #2]
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012eca:	69bb      	ldr	r3, [r7, #24]
 8012ecc:	2200      	movs	r2, #0
 8012ece:	f042 0202 	orr.w	r2, r2, #2
 8012ed2:	711a      	strb	r2, [r3, #4]
 8012ed4:	2200      	movs	r2, #0
 8012ed6:	715a      	strb	r2, [r3, #5]
 8012ed8:	2200      	movs	r2, #0
 8012eda:	719a      	strb	r2, [r3, #6]
 8012edc:	2200      	movs	r2, #0
 8012ede:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 8012ee0:	68ba      	ldr	r2, [r7, #8]
 8012ee2:	69bb      	ldr	r3, [r7, #24]
 8012ee4:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8012ee6:	69fa      	ldr	r2, [r7, #28]
 8012ee8:	69bb      	ldr	r3, [r7, #24]
 8012eea:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012eec:	f003 f8d8 	bl	80160a0 <ZIGBEE_CmdTransfer>
    /* Get the status code */
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 8012ef0:	f7ff fdfa 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8012ef4:	4603      	mov	r3, r0
 8012ef6:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 8012ef8:	f7ff fda8 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 8012efc:	7dfb      	ldrb	r3, [r7, #23]
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d002      	beq.n	8012f08 <ZbApsdeDataReqCallback+0x84>
        zb_ipc_m4_cb_info_free(info);
 8012f02:	69f8      	ldr	r0, [r7, #28]
 8012f04:	f7ff fde5 	bl	8012ad2 <zb_ipc_m4_cb_info_free>
    }
    return status;
 8012f08:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_APSDE_DATA_REQ_CB handler */
}
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	3720      	adds	r7, #32
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	bd80      	pop	{r7, pc}

08012f12 <ZbApsEndpointProfile>:
    return rc;
}

uint16_t
ZbApsEndpointProfile(struct ZigBeeT *zb, uint8_t endpoint)
{
 8012f12:	b580      	push	{r7, lr}
 8012f14:	b084      	sub	sp, #16
 8012f16:	af00      	add	r7, sp, #0
 8012f18:	6078      	str	r0, [r7, #4]
 8012f1a:	460b      	mov	r3, r1
 8012f1c:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint16_t val_ret;

    Pre_ZigbeeCmdProcessing();
 8012f1e:	f003 f8fd 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012f22:	f003 f88d 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012f26:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_APS_EP_GET_PROFILE;
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	f042 020d 	orr.w	r2, r2, #13
 8012f30:	701a      	strb	r2, [r3, #0]
 8012f32:	2200      	movs	r2, #0
 8012f34:	f042 0202 	orr.w	r2, r2, #2
 8012f38:	705a      	strb	r2, [r3, #1]
 8012f3a:	2200      	movs	r2, #0
 8012f3c:	709a      	strb	r2, [r3, #2]
 8012f3e:	2200      	movs	r2, #0
 8012f40:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	2200      	movs	r2, #0
 8012f46:	f042 0201 	orr.w	r2, r2, #1
 8012f4a:	711a      	strb	r2, [r3, #4]
 8012f4c:	2200      	movs	r2, #0
 8012f4e:	715a      	strb	r2, [r3, #5]
 8012f50:	2200      	movs	r2, #0
 8012f52:	719a      	strb	r2, [r3, #6]
 8012f54:	2200      	movs	r2, #0
 8012f56:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)endpoint;
 8012f58:	78fa      	ldrb	r2, [r7, #3]
 8012f5a:	68fb      	ldr	r3, [r7, #12]
 8012f5c:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8012f5e:	f003 f89f 	bl	80160a0 <ZIGBEE_CmdTransfer>
    val_ret = (uint16_t)zb_ipc_m4_get_retval();
 8012f62:	f7ff fdc1 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8012f66:	4603      	mov	r3, r0
 8012f68:	817b      	strh	r3, [r7, #10]
    Post_ZigbeeCmdProcessing();
 8012f6a:	f7ff fd6f 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return val_ret;
 8012f6e:	897b      	ldrh	r3, [r7, #10]
}
 8012f70:	4618      	mov	r0, r3
 8012f72:	3710      	adds	r7, #16
 8012f74:	46bd      	mov	sp, r7
 8012f76:	bd80      	pop	{r7, pc}

08012f78 <ZbApsAddrIsBcast>:

bool
ZbApsAddrIsBcast(const struct ZbApsAddrT *addr)
{
 8012f78:	b480      	push	{r7}
 8012f7a:	b083      	sub	sp, #12
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	6078      	str	r0, [r7, #4]
    /* Check the destination of the original request */
    if (addr->mode == ZB_APSDE_ADDRMODE_GROUP) {
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	781b      	ldrb	r3, [r3, #0]
 8012f84:	2b01      	cmp	r3, #1
 8012f86:	d101      	bne.n	8012f8c <ZbApsAddrIsBcast+0x14>
        return true;
 8012f88:	2301      	movs	r3, #1
 8012f8a:	e012      	b.n	8012fb2 <ZbApsAddrIsBcast+0x3a>
    }
    if ((addr->mode == ZB_APSDE_ADDRMODE_SHORT) && (ZbNwkAddrIsBcast(addr->nwkAddr))) {
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	781b      	ldrb	r3, [r3, #0]
 8012f90:	2b02      	cmp	r3, #2
 8012f92:	d10d      	bne.n	8012fb0 <ZbApsAddrIsBcast+0x38>
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	88db      	ldrh	r3, [r3, #6]
 8012f98:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8012f9c:	4293      	cmp	r3, r2
 8012f9e:	d907      	bls.n	8012fb0 <ZbApsAddrIsBcast+0x38>
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	88db      	ldrh	r3, [r3, #6]
 8012fa4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8012fa8:	4293      	cmp	r3, r2
 8012faa:	d001      	beq.n	8012fb0 <ZbApsAddrIsBcast+0x38>
        return true;
 8012fac:	2301      	movs	r3, #1
 8012fae:	e000      	b.n	8012fb2 <ZbApsAddrIsBcast+0x3a>
    }
    return false;
 8012fb0:	2300      	movs	r3, #0
}
 8012fb2:	4618      	mov	r0, r3
 8012fb4:	370c      	adds	r7, #12
 8012fb6:	46bd      	mov	sp, r7
 8012fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fbc:	4770      	bx	lr

08012fbe <ZbApsAddrIsLocal>:

bool
ZbApsAddrIsLocal(struct ZigBeeT *zb, const struct ZbApsAddrT *addr)
{
 8012fbe:	b5b0      	push	{r4, r5, r7, lr}
 8012fc0:	b082      	sub	sp, #8
 8012fc2:	af00      	add	r7, sp, #0
 8012fc4:	6078      	str	r0, [r7, #4]
 8012fc6:	6039      	str	r1, [r7, #0]
    if (addr->mode == ZB_APSDE_ADDRMODE_EXT) {
 8012fc8:	683b      	ldr	r3, [r7, #0]
 8012fca:	781b      	ldrb	r3, [r3, #0]
 8012fcc:	2b03      	cmp	r3, #3
 8012fce:	d10d      	bne.n	8012fec <ZbApsAddrIsLocal+0x2e>
        if (addr->extAddr == ZbExtendedAddress(zb)) {
 8012fd0:	683b      	ldr	r3, [r7, #0]
 8012fd2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8012fd6:	6878      	ldr	r0, [r7, #4]
 8012fd8:	f7ff fe3e 	bl	8012c58 <ZbExtendedAddress>
 8012fdc:	4602      	mov	r2, r0
 8012fde:	460b      	mov	r3, r1
 8012fe0:	429d      	cmp	r5, r3
 8012fe2:	bf08      	it	eq
 8012fe4:	4294      	cmpeq	r4, r2
 8012fe6:	d101      	bne.n	8012fec <ZbApsAddrIsLocal+0x2e>
            return true;
 8012fe8:	2301      	movs	r3, #1
 8012fea:	e00e      	b.n	801300a <ZbApsAddrIsLocal+0x4c>
        }
    }
    if (addr->mode == ZB_APSDE_ADDRMODE_SHORT) {
 8012fec:	683b      	ldr	r3, [r7, #0]
 8012fee:	781b      	ldrb	r3, [r3, #0]
 8012ff0:	2b02      	cmp	r3, #2
 8012ff2:	d109      	bne.n	8013008 <ZbApsAddrIsLocal+0x4a>
        if (addr->nwkAddr == ZbShortAddress(zb)) {
 8012ff4:	683b      	ldr	r3, [r7, #0]
 8012ff6:	88dc      	ldrh	r4, [r3, #6]
 8012ff8:	6878      	ldr	r0, [r7, #4]
 8012ffa:	f7ff fe79 	bl	8012cf0 <ZbShortAddress>
 8012ffe:	4603      	mov	r3, r0
 8013000:	429c      	cmp	r4, r3
 8013002:	d101      	bne.n	8013008 <ZbApsAddrIsLocal+0x4a>
            /* Note, if our address is ZB_NWK_ADDR_UNDEFINED, then this message could only
             * have been generated locally. */
            return true;
 8013004:	2301      	movs	r3, #1
 8013006:	e000      	b.n	801300a <ZbApsAddrIsLocal+0x4c>
        }
    }
    return false;
 8013008:	2300      	movs	r3, #0
}
 801300a:	4618      	mov	r0, r3
 801300c:	3708      	adds	r7, #8
 801300e:	46bd      	mov	sp, r7
 8013010:	bdb0      	pop	{r4, r5, r7, pc}

08013012 <ZbApsGetIndex>:
};

enum ZbStatusCodeT
ZbApsGetIndex(struct ZigBeeT *zb, enum ZbApsmeIbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 8013012:	b580      	push	{r7, lr}
 8013014:	b08a      	sub	sp, #40	@ 0x28
 8013016:	af00      	add	r7, sp, #0
 8013018:	60f8      	str	r0, [r7, #12]
 801301a:	607a      	str	r2, [r7, #4]
 801301c:	603b      	str	r3, [r7, #0]
 801301e:	460b      	mov	r3, r1
 8013020:	817b      	strh	r3, [r7, #10]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbApsmeGetReqT apsmeGetReq;
    struct ZbApsmeGetConfT apsmeGetConf;

    /* Do the APSME-GET.request */
    apsmeGetReq.attrId = attrId;
 8013022:	897b      	ldrh	r3, [r7, #10]
 8013024:	82bb      	strh	r3, [r7, #20]
    apsmeGetReq.attr = attrPtr;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	61bb      	str	r3, [r7, #24]
    apsmeGetReq.attrLength = attrSz;
 801302a:	683b      	ldr	r3, [r7, #0]
 801302c:	61fb      	str	r3, [r7, #28]
    apsmeGetReq.attrIndex = attrIndex;
 801302e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013030:	623b      	str	r3, [r7, #32]

    Pre_ZigbeeCmdProcessing();
 8013032:	f003 f873 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013036:	f003 f803 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 801303a:	6278      	str	r0, [r7, #36]	@ 0x24
    ipcc_req->ID = MSG_M4TOM0_APS_GET_REQ;
 801303c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801303e:	2200      	movs	r2, #0
 8013040:	f042 0210 	orr.w	r2, r2, #16
 8013044:	701a      	strb	r2, [r3, #0]
 8013046:	2200      	movs	r2, #0
 8013048:	f042 0202 	orr.w	r2, r2, #2
 801304c:	705a      	strb	r2, [r3, #1]
 801304e:	2200      	movs	r2, #0
 8013050:	709a      	strb	r2, [r3, #2]
 8013052:	2200      	movs	r2, #0
 8013054:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8013056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013058:	2200      	movs	r2, #0
 801305a:	f042 0202 	orr.w	r2, r2, #2
 801305e:	711a      	strb	r2, [r3, #4]
 8013060:	2200      	movs	r2, #0
 8013062:	715a      	strb	r2, [r3, #5]
 8013064:	2200      	movs	r2, #0
 8013066:	719a      	strb	r2, [r3, #6]
 8013068:	2200      	movs	r2, #0
 801306a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&apsmeGetReq;
 801306c:	f107 0214 	add.w	r2, r7, #20
 8013070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013072:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&apsmeGetConf;
 8013074:	f107 0210 	add.w	r2, r7, #16
 8013078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801307a:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 801307c:	f003 f810 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013080:	f7ff fce4 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return apsmeGetConf.status;
 8013084:	7c3b      	ldrb	r3, [r7, #16]
}
 8013086:	4618      	mov	r0, r3
 8013088:	3728      	adds	r7, #40	@ 0x28
 801308a:	46bd      	mov	sp, r7
 801308c:	bd80      	pop	{r7, pc}

0801308e <ZbApsmeBindReq>:
    }
    ZbExitCritical(zb);
    return len;
}

IPC_REQ_CONF_FUNC(ZbApsmeBindReq, MSG_M4TOM0_APSME_BIND, struct ZbApsmeBindReqT, struct ZbApsmeBindConfT)
 801308e:	b580      	push	{r7, lr}
 8013090:	b086      	sub	sp, #24
 8013092:	af00      	add	r7, sp, #0
 8013094:	60f8      	str	r0, [r7, #12]
 8013096:	60b9      	str	r1, [r7, #8]
 8013098:	607a      	str	r2, [r7, #4]
 801309a:	f003 f83f 	bl	801611c <Pre_ZigbeeCmdProcessing>
 801309e:	f002 ffcf 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80130a2:	6178      	str	r0, [r7, #20]
 80130a4:	697b      	ldr	r3, [r7, #20]
 80130a6:	2200      	movs	r2, #0
 80130a8:	f042 0215 	orr.w	r2, r2, #21
 80130ac:	701a      	strb	r2, [r3, #0]
 80130ae:	2200      	movs	r2, #0
 80130b0:	f042 0202 	orr.w	r2, r2, #2
 80130b4:	705a      	strb	r2, [r3, #1]
 80130b6:	2200      	movs	r2, #0
 80130b8:	709a      	strb	r2, [r3, #2]
 80130ba:	2200      	movs	r2, #0
 80130bc:	70da      	strb	r2, [r3, #3]
 80130be:	697b      	ldr	r3, [r7, #20]
 80130c0:	2200      	movs	r2, #0
 80130c2:	f042 0202 	orr.w	r2, r2, #2
 80130c6:	711a      	strb	r2, [r3, #4]
 80130c8:	2200      	movs	r2, #0
 80130ca:	715a      	strb	r2, [r3, #5]
 80130cc:	2200      	movs	r2, #0
 80130ce:	719a      	strb	r2, [r3, #6]
 80130d0:	2200      	movs	r2, #0
 80130d2:	71da      	strb	r2, [r3, #7]
 80130d4:	68ba      	ldr	r2, [r7, #8]
 80130d6:	697b      	ldr	r3, [r7, #20]
 80130d8:	609a      	str	r2, [r3, #8]
 80130da:	687a      	ldr	r2, [r7, #4]
 80130dc:	697b      	ldr	r3, [r7, #20]
 80130de:	60da      	str	r2, [r3, #12]
 80130e0:	f002 ffde 	bl	80160a0 <ZIGBEE_CmdTransfer>
 80130e4:	f7ff fcb2 	bl	8012a4c <Post_ZigbeeCmdProcessing>
 80130e8:	3718      	adds	r7, #24
 80130ea:	46bd      	mov	sp, r7
 80130ec:	bd80      	pop	{r7, pc}

080130ee <ZbApsBindSrcExists>:
    Post_ZigbeeCmdProcessing();
}

bool
ZbApsBindSrcExists(struct ZigBeeT *zb, uint8_t endpoint, uint16_t clusterId)
{
 80130ee:	b580      	push	{r7, lr}
 80130f0:	b092      	sub	sp, #72	@ 0x48
 80130f2:	af02      	add	r7, sp, #8
 80130f4:	6078      	str	r0, [r7, #4]
 80130f6:	460b      	mov	r3, r1
 80130f8:	70fb      	strb	r3, [r7, #3]
 80130fa:	4613      	mov	r3, r2
 80130fc:	803b      	strh	r3, [r7, #0]
    struct ZbApsmeBindT entry;
    enum ZbStatusCodeT status;
    unsigned int i;
    uint64_t local_ext = ZbExtendedAddress(zb);
 80130fe:	6878      	ldr	r0, [r7, #4]
 8013100:	f7ff fdaa 	bl	8012c58 <ZbExtendedAddress>
 8013104:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30

    ZbEnterCritical(zb);
    for (i = 0;; i++) {
 8013108:	2300      	movs	r3, #0
 801310a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 801310c:	f107 0208 	add.w	r2, r7, #8
 8013110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013112:	9300      	str	r3, [sp, #0]
 8013114:	2320      	movs	r3, #32
 8013116:	21c1      	movs	r1, #193	@ 0xc1
 8013118:	6878      	ldr	r0, [r7, #4]
 801311a:	f7ff ff7a 	bl	8013012 <ZbApsGetIndex>
 801311e:	4603      	mov	r3, r0
 8013120:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (status != ZB_APS_STATUS_SUCCESS) {
 8013124:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013128:	2b00      	cmp	r3, #0
 801312a:	d120      	bne.n	801316e <ZbApsBindSrcExists+0x80>
            break;
        }
        if (entry.srcExtAddr == 0ULL) {
 801312c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8013130:	4313      	orrs	r3, r2
 8013132:	d011      	beq.n	8013158 <ZbApsBindSrcExists+0x6a>
            continue;
        }
        if (entry.srcExtAddr != local_ext) {
 8013134:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8013138:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 801313c:	4299      	cmp	r1, r3
 801313e:	bf08      	it	eq
 8013140:	4290      	cmpeq	r0, r2
 8013142:	d10b      	bne.n	801315c <ZbApsBindSrcExists+0x6e>
            continue;
        }
        if (entry.srcEndpt != endpoint) {
 8013144:	7c3b      	ldrb	r3, [r7, #16]
 8013146:	78fa      	ldrb	r2, [r7, #3]
 8013148:	429a      	cmp	r2, r3
 801314a:	d109      	bne.n	8013160 <ZbApsBindSrcExists+0x72>
            continue;
        }
        if (entry.clusterId != clusterId) {
 801314c:	8a7b      	ldrh	r3, [r7, #18]
 801314e:	883a      	ldrh	r2, [r7, #0]
 8013150:	429a      	cmp	r2, r3
 8013152:	d107      	bne.n	8013164 <ZbApsBindSrcExists+0x76>
            continue;
        }
        ZbExitCritical(zb);
        return true;
 8013154:	2301      	movs	r3, #1
 8013156:	e00c      	b.n	8013172 <ZbApsBindSrcExists+0x84>
            continue;
 8013158:	bf00      	nop
 801315a:	e004      	b.n	8013166 <ZbApsBindSrcExists+0x78>
            continue;
 801315c:	bf00      	nop
 801315e:	e002      	b.n	8013166 <ZbApsBindSrcExists+0x78>
            continue;
 8013160:	bf00      	nop
 8013162:	e000      	b.n	8013166 <ZbApsBindSrcExists+0x78>
            continue;
 8013164:	bf00      	nop
    for (i = 0;; i++) {
 8013166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013168:	3301      	adds	r3, #1
 801316a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 801316c:	e7ce      	b.n	801310c <ZbApsBindSrcExists+0x1e>
            break;
 801316e:	bf00      	nop
    }
    ZbExitCritical(zb);
    return false;
 8013170:	2300      	movs	r3, #0
}
 8013172:	4618      	mov	r0, r3
 8013174:	3740      	adds	r7, #64	@ 0x40
 8013176:	46bd      	mov	sp, r7
 8013178:	bd80      	pop	{r7, pc}
	...

0801317c <ZbMsgFilterRegister>:
static struct zb_msg_filter_cb_info_t zb_msg_filter_cb_list[ZB_IPC_MSG_FILTER_CB_LIST_MAX];

struct ZbMsgFilterT *
ZbMsgFilterRegister(struct ZigBeeT *zb, uint32_t mask, uint8_t prio,
    enum zb_msg_filter_rc (*callback)(struct ZigBeeT *zb, uint32_t id, void *msg, void *cbarg), void *arg)
{
 801317c:	b580      	push	{r7, lr}
 801317e:	b088      	sub	sp, #32
 8013180:	af00      	add	r7, sp, #0
 8013182:	60f8      	str	r0, [r7, #12]
 8013184:	60b9      	str	r1, [r7, #8]
 8013186:	603b      	str	r3, [r7, #0]
 8013188:	4613      	mov	r3, r2
 801318a:	71fb      	strb	r3, [r7, #7]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbMsgFilterT *filter;
    struct zb_msg_filter_cb_info_t *cb_info;
    unsigned int i;

    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 801318c:	2300      	movs	r3, #0
 801318e:	61bb      	str	r3, [r7, #24]
 8013190:	e00e      	b.n	80131b0 <ZbMsgFilterRegister+0x34>
        cb_info = &zb_msg_filter_cb_list[i];
 8013192:	69ba      	ldr	r2, [r7, #24]
 8013194:	4613      	mov	r3, r2
 8013196:	005b      	lsls	r3, r3, #1
 8013198:	4413      	add	r3, r2
 801319a:	009b      	lsls	r3, r3, #2
 801319c:	4a28      	ldr	r2, [pc, #160]	@ (8013240 <ZbMsgFilterRegister+0xc4>)
 801319e:	4413      	add	r3, r2
 80131a0:	61fb      	str	r3, [r7, #28]
        if (cb_info->filter == NULL) {
 80131a2:	69fb      	ldr	r3, [r7, #28]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d006      	beq.n	80131b8 <ZbMsgFilterRegister+0x3c>
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 80131aa:	69bb      	ldr	r3, [r7, #24]
 80131ac:	3301      	adds	r3, #1
 80131ae:	61bb      	str	r3, [r7, #24]
 80131b0:	69bb      	ldr	r3, [r7, #24]
 80131b2:	2b1f      	cmp	r3, #31
 80131b4:	d9ed      	bls.n	8013192 <ZbMsgFilterRegister+0x16>
 80131b6:	e000      	b.n	80131ba <ZbMsgFilterRegister+0x3e>
            break;
 80131b8:	bf00      	nop
        }
    }
    if (i == ZB_IPC_MSG_FILTER_CB_LIST_MAX) {
 80131ba:	69bb      	ldr	r3, [r7, #24]
 80131bc:	2b20      	cmp	r3, #32
 80131be:	d101      	bne.n	80131c4 <ZbMsgFilterRegister+0x48>
        return NULL;
 80131c0:	2300      	movs	r3, #0
 80131c2:	e038      	b.n	8013236 <ZbMsgFilterRegister+0xba>
    }

    Pre_ZigbeeCmdProcessing();
 80131c4:	f002 ffaa 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80131c8:	f002 ff3a 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80131cc:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_FILTER_ADD;
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	2200      	movs	r2, #0
 80131d2:	f042 0210 	orr.w	r2, r2, #16
 80131d6:	701a      	strb	r2, [r3, #0]
 80131d8:	2200      	movs	r2, #0
 80131da:	705a      	strb	r2, [r3, #1]
 80131dc:	2200      	movs	r2, #0
 80131de:	709a      	strb	r2, [r3, #2]
 80131e0:	2200      	movs	r2, #0
 80131e2:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 3;
 80131e4:	697b      	ldr	r3, [r7, #20]
 80131e6:	2200      	movs	r2, #0
 80131e8:	f042 0203 	orr.w	r2, r2, #3
 80131ec:	711a      	strb	r2, [r3, #4]
 80131ee:	2200      	movs	r2, #0
 80131f0:	715a      	strb	r2, [r3, #5]
 80131f2:	2200      	movs	r2, #0
 80131f4:	719a      	strb	r2, [r3, #6]
 80131f6:	2200      	movs	r2, #0
 80131f8:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)mask;
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	68ba      	ldr	r2, [r7, #8]
 80131fe:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)prio;
 8013200:	79fa      	ldrb	r2, [r7, #7]
 8013202:	697b      	ldr	r3, [r7, #20]
 8013204:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)cb_info;
 8013206:	69fa      	ldr	r2, [r7, #28]
 8013208:	697b      	ldr	r3, [r7, #20]
 801320a:	611a      	str	r2, [r3, #16]
    ZIGBEE_CmdTransfer();
 801320c:	f002 ff48 	bl	80160a0 <ZIGBEE_CmdTransfer>
    filter = (struct ZbMsgFilterT *)zb_ipc_m4_get_retval();
 8013210:	f7ff fc6a 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8013214:	4603      	mov	r3, r0
 8013216:	613b      	str	r3, [r7, #16]
    Post_ZigbeeCmdProcessing();
 8013218:	f7ff fc18 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    if (filter != NULL) {
 801321c:	693b      	ldr	r3, [r7, #16]
 801321e:	2b00      	cmp	r3, #0
 8013220:	d008      	beq.n	8013234 <ZbMsgFilterRegister+0xb8>
        cb_info->filter = filter;
 8013222:	69fb      	ldr	r3, [r7, #28]
 8013224:	693a      	ldr	r2, [r7, #16]
 8013226:	601a      	str	r2, [r3, #0]
        cb_info->callback = callback;
 8013228:	69fb      	ldr	r3, [r7, #28]
 801322a:	683a      	ldr	r2, [r7, #0]
 801322c:	605a      	str	r2, [r3, #4]
        cb_info->arg = arg;
 801322e:	69fb      	ldr	r3, [r7, #28]
 8013230:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013232:	609a      	str	r2, [r3, #8]
    }
    return filter;
 8013234:	693b      	ldr	r3, [r7, #16]
    /* Followed up by MSG_M0TOM4_FILTER_MSG_CB */
}
 8013236:	4618      	mov	r0, r3
 8013238:	3720      	adds	r7, #32
 801323a:	46bd      	mov	sp, r7
 801323c:	bd80      	pop	{r7, pc}
 801323e:	bf00      	nop
 8013240:	20000570 	.word	0x20000570

08013244 <ZbMsgFilterRemove>:

void
ZbMsgFilterRemove(struct ZigBeeT *zb, struct ZbMsgFilterT *filter)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b086      	sub	sp, #24
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
 801324c:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_msg_filter_cb_info_t *cb_info;
    unsigned int i;

    if (filter == NULL) {
 801324e:	683b      	ldr	r3, [r7, #0]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d046      	beq.n	80132e2 <ZbMsgFilterRemove+0x9e>
        return;
    }
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 8013254:	2300      	movs	r3, #0
 8013256:	613b      	str	r3, [r7, #16]
 8013258:	e00f      	b.n	801327a <ZbMsgFilterRemove+0x36>
        cb_info = &zb_msg_filter_cb_list[i];
 801325a:	693a      	ldr	r2, [r7, #16]
 801325c:	4613      	mov	r3, r2
 801325e:	005b      	lsls	r3, r3, #1
 8013260:	4413      	add	r3, r2
 8013262:	009b      	lsls	r3, r3, #2
 8013264:	4a22      	ldr	r2, [pc, #136]	@ (80132f0 <ZbMsgFilterRemove+0xac>)
 8013266:	4413      	add	r3, r2
 8013268:	617b      	str	r3, [r7, #20]
        if (cb_info->filter == filter) {
 801326a:	697b      	ldr	r3, [r7, #20]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	683a      	ldr	r2, [r7, #0]
 8013270:	429a      	cmp	r2, r3
 8013272:	d006      	beq.n	8013282 <ZbMsgFilterRemove+0x3e>
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 8013274:	693b      	ldr	r3, [r7, #16]
 8013276:	3301      	adds	r3, #1
 8013278:	613b      	str	r3, [r7, #16]
 801327a:	693b      	ldr	r3, [r7, #16]
 801327c:	2b1f      	cmp	r3, #31
 801327e:	d9ec      	bls.n	801325a <ZbMsgFilterRemove+0x16>
 8013280:	e000      	b.n	8013284 <ZbMsgFilterRemove+0x40>
            break;
 8013282:	bf00      	nop
        }
    }
    if (i == ZB_IPC_MSG_FILTER_CB_LIST_MAX) {
 8013284:	693b      	ldr	r3, [r7, #16]
 8013286:	2b20      	cmp	r3, #32
 8013288:	d02d      	beq.n	80132e6 <ZbMsgFilterRemove+0xa2>
        return;
    }

    Pre_ZigbeeCmdProcessing();
 801328a:	f002 ff47 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801328e:	f002 fed7 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013292:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_FILTER_DEL;
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	2200      	movs	r2, #0
 8013298:	f042 0211 	orr.w	r2, r2, #17
 801329c:	701a      	strb	r2, [r3, #0]
 801329e:	2200      	movs	r2, #0
 80132a0:	705a      	strb	r2, [r3, #1]
 80132a2:	2200      	movs	r2, #0
 80132a4:	709a      	strb	r2, [r3, #2]
 80132a6:	2200      	movs	r2, #0
 80132a8:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	2200      	movs	r2, #0
 80132ae:	f042 0201 	orr.w	r2, r2, #1
 80132b2:	711a      	strb	r2, [r3, #4]
 80132b4:	2200      	movs	r2, #0
 80132b6:	715a      	strb	r2, [r3, #5]
 80132b8:	2200      	movs	r2, #0
 80132ba:	719a      	strb	r2, [r3, #6]
 80132bc:	2200      	movs	r2, #0
 80132be:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)filter;
 80132c0:	683a      	ldr	r2, [r7, #0]
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80132c6:	f002 feeb 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80132ca:	f7ff fbbf 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    cb_info->filter = NULL;
 80132ce:	697b      	ldr	r3, [r7, #20]
 80132d0:	2200      	movs	r2, #0
 80132d2:	701a      	strb	r2, [r3, #0]
 80132d4:	2200      	movs	r2, #0
 80132d6:	705a      	strb	r2, [r3, #1]
 80132d8:	2200      	movs	r2, #0
 80132da:	709a      	strb	r2, [r3, #2]
 80132dc:	2200      	movs	r2, #0
 80132de:	70da      	strb	r2, [r3, #3]
 80132e0:	e002      	b.n	80132e8 <ZbMsgFilterRemove+0xa4>
        return;
 80132e2:	bf00      	nop
 80132e4:	e000      	b.n	80132e8 <ZbMsgFilterRemove+0xa4>
        return;
 80132e6:	bf00      	nop
}
 80132e8:	3718      	adds	r7, #24
 80132ea:	46bd      	mov	sp, r7
 80132ec:	bd80      	pop	{r7, pc}
 80132ee:	bf00      	nop
 80132f0:	20000570 	.word	0x20000570

080132f4 <ZbTimerAlloc>:
    void *m0_timer; /* Handle */
};

struct ZbTimerT *
ZbTimerAlloc(struct ZigBeeT *zb, void (*callback)(struct ZigBeeT *zb, void *cn_arg), void *arg)
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	b086      	sub	sp, #24
 80132f8:	af00      	add	r7, sp, #0
 80132fa:	60f8      	str	r0, [r7, #12]
 80132fc:	60b9      	str	r1, [r7, #8]
 80132fe:	607a      	str	r2, [r7, #4]
    struct ZbTimerT *timer;

    timer = ZbHeapAlloc(NULL, sizeof(struct ZbTimerT));
 8013300:	2300      	movs	r3, #0
 8013302:	4a24      	ldr	r2, [pc, #144]	@ (8013394 <ZbTimerAlloc+0xa0>)
 8013304:	210c      	movs	r1, #12
 8013306:	2000      	movs	r0, #0
 8013308:	f000 fbb7 	bl	8013a7a <zb_heap_alloc>
 801330c:	6178      	str	r0, [r7, #20]
    if (timer != NULL) {
 801330e:	697b      	ldr	r3, [r7, #20]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d039      	beq.n	8013388 <ZbTimerAlloc+0x94>
        Zigbee_Cmd_Request_t *ipcc_req;

        /* Configure the callback struct */
        timer->callback = callback;
 8013314:	697b      	ldr	r3, [r7, #20]
 8013316:	68ba      	ldr	r2, [r7, #8]
 8013318:	601a      	str	r2, [r3, #0]
        timer->arg = arg;
 801331a:	697b      	ldr	r3, [r7, #20]
 801331c:	687a      	ldr	r2, [r7, #4]
 801331e:	605a      	str	r2, [r3, #4]

        /* Pass this to the M0 (stack) */
        Pre_ZigbeeCmdProcessing();
 8013320:	f002 fefc 	bl	801611c <Pre_ZigbeeCmdProcessing>
        ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013324:	f002 fe8c 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013328:	6138      	str	r0, [r7, #16]
        ipcc_req->ID = MSG_M4TOM0_TIMER_ALLOC;
 801332a:	693b      	ldr	r3, [r7, #16]
 801332c:	2200      	movs	r2, #0
 801332e:	f042 0214 	orr.w	r2, r2, #20
 8013332:	701a      	strb	r2, [r3, #0]
 8013334:	2200      	movs	r2, #0
 8013336:	705a      	strb	r2, [r3, #1]
 8013338:	2200      	movs	r2, #0
 801333a:	709a      	strb	r2, [r3, #2]
 801333c:	2200      	movs	r2, #0
 801333e:	70da      	strb	r2, [r3, #3]
        ipcc_req->Size = 1;
 8013340:	693b      	ldr	r3, [r7, #16]
 8013342:	2200      	movs	r2, #0
 8013344:	f042 0201 	orr.w	r2, r2, #1
 8013348:	711a      	strb	r2, [r3, #4]
 801334a:	2200      	movs	r2, #0
 801334c:	715a      	strb	r2, [r3, #5]
 801334e:	2200      	movs	r2, #0
 8013350:	719a      	strb	r2, [r3, #6]
 8013352:	2200      	movs	r2, #0
 8013354:	71da      	strb	r2, [r3, #7]
        ipcc_req->Data[0] = (uint32_t)timer;
 8013356:	697a      	ldr	r2, [r7, #20]
 8013358:	693b      	ldr	r3, [r7, #16]
 801335a:	609a      	str	r2, [r3, #8]
        ZIGBEE_CmdTransfer();
 801335c:	f002 fea0 	bl	80160a0 <ZIGBEE_CmdTransfer>
        timer->m0_timer = (void *)zb_ipc_m4_get_retval();
 8013360:	f7ff fbc2 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8013364:	4603      	mov	r3, r0
 8013366:	461a      	mov	r2, r3
 8013368:	697b      	ldr	r3, [r7, #20]
 801336a:	609a      	str	r2, [r3, #8]
        Post_ZigbeeCmdProcessing();
 801336c:	f7ff fb6e 	bl	8012a4c <Post_ZigbeeCmdProcessing>
        if (timer->m0_timer == NULL) {
 8013370:	697b      	ldr	r3, [r7, #20]
 8013372:	689b      	ldr	r3, [r3, #8]
 8013374:	2b00      	cmp	r3, #0
 8013376:	d107      	bne.n	8013388 <ZbTimerAlloc+0x94>
            ZbHeapFree(NULL, timer);
 8013378:	2300      	movs	r3, #0
 801337a:	4a06      	ldr	r2, [pc, #24]	@ (8013394 <ZbTimerAlloc+0xa0>)
 801337c:	6979      	ldr	r1, [r7, #20]
 801337e:	2000      	movs	r0, #0
 8013380:	f000 fb8a 	bl	8013a98 <zb_heap_free>
            timer = NULL;
 8013384:	2300      	movs	r3, #0
 8013386:	617b      	str	r3, [r7, #20]
        }
    }
    return timer;
 8013388:	697b      	ldr	r3, [r7, #20]
}
 801338a:	4618      	mov	r0, r3
 801338c:	3718      	adds	r7, #24
 801338e:	46bd      	mov	sp, r7
 8013390:	bd80      	pop	{r7, pc}
 8013392:	bf00      	nop
 8013394:	08019308 	.word	0x08019308

08013398 <ZbTimerFree>:
    timer->arg = arg;
}

void
ZbTimerFree(struct ZbTimerT *timer)
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b084      	sub	sp, #16
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    /* Stop and free the timer on the M0 */
    Pre_ZigbeeCmdProcessing();
 80133a0:	f002 febc 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80133a4:	f002 fe4c 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80133a8:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_FREE;
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	2200      	movs	r2, #0
 80133ae:	f042 0215 	orr.w	r2, r2, #21
 80133b2:	701a      	strb	r2, [r3, #0]
 80133b4:	2200      	movs	r2, #0
 80133b6:	705a      	strb	r2, [r3, #1]
 80133b8:	2200      	movs	r2, #0
 80133ba:	709a      	strb	r2, [r3, #2]
 80133bc:	2200      	movs	r2, #0
 80133be:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	2200      	movs	r2, #0
 80133c4:	f042 0201 	orr.w	r2, r2, #1
 80133c8:	711a      	strb	r2, [r3, #4]
 80133ca:	2200      	movs	r2, #0
 80133cc:	715a      	strb	r2, [r3, #5]
 80133ce:	2200      	movs	r2, #0
 80133d0:	719a      	strb	r2, [r3, #6]
 80133d2:	2200      	movs	r2, #0
 80133d4:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	689b      	ldr	r3, [r3, #8]
 80133da:	461a      	mov	r2, r3
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80133e0:	f002 fe5e 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80133e4:	f7ff fb32 	bl	8012a4c <Post_ZigbeeCmdProcessing>

    /* Free the timer struct on the M4 */
    ZbHeapFree(NULL, timer);
 80133e8:	2300      	movs	r3, #0
 80133ea:	4a04      	ldr	r2, [pc, #16]	@ (80133fc <ZbTimerFree+0x64>)
 80133ec:	6879      	ldr	r1, [r7, #4]
 80133ee:	2000      	movs	r0, #0
 80133f0:	f000 fb52 	bl	8013a98 <zb_heap_free>
}
 80133f4:	bf00      	nop
 80133f6:	3710      	adds	r7, #16
 80133f8:	46bd      	mov	sp, r7
 80133fa:	bd80      	pop	{r7, pc}
 80133fc:	08019308 	.word	0x08019308

08013400 <ZbTimerReset>:
    Post_ZigbeeCmdProcessing();
}

void
ZbTimerReset(struct ZbTimerT *timer, unsigned int timeout)
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b084      	sub	sp, #16
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
 8013408:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 801340a:	f002 fe87 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801340e:	f002 fe17 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013412:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_RESET;
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	2200      	movs	r2, #0
 8013418:	f042 0217 	orr.w	r2, r2, #23
 801341c:	701a      	strb	r2, [r3, #0]
 801341e:	2200      	movs	r2, #0
 8013420:	705a      	strb	r2, [r3, #1]
 8013422:	2200      	movs	r2, #0
 8013424:	709a      	strb	r2, [r3, #2]
 8013426:	2200      	movs	r2, #0
 8013428:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	2200      	movs	r2, #0
 801342e:	f042 0202 	orr.w	r2, r2, #2
 8013432:	711a      	strb	r2, [r3, #4]
 8013434:	2200      	movs	r2, #0
 8013436:	715a      	strb	r2, [r3, #5]
 8013438:	2200      	movs	r2, #0
 801343a:	719a      	strb	r2, [r3, #6]
 801343c:	2200      	movs	r2, #0
 801343e:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	689b      	ldr	r3, [r3, #8]
 8013444:	461a      	mov	r2, r3
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)timeout;
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	683a      	ldr	r2, [r7, #0]
 801344e:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8013450:	f002 fe26 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013454:	f7ff fafa 	bl	8012a4c <Post_ZigbeeCmdProcessing>
}
 8013458:	bf00      	nop
 801345a:	3710      	adds	r7, #16
 801345c:	46bd      	mov	sp, r7
 801345e:	bd80      	pop	{r7, pc}

08013460 <ZbTimeoutRemaining>:

unsigned int
ZbTimeoutRemaining(ZbUptimeT now, ZbUptimeT expire_time)
{
 8013460:	b480      	push	{r7}
 8013462:	b085      	sub	sp, #20
 8013464:	af00      	add	r7, sp, #0
 8013466:	6078      	str	r0, [r7, #4]
 8013468:	6039      	str	r1, [r7, #0]
    ZbUptimeT u_delta;

    /* Check for 'timeout' rollover condition */
    if ((now >= TIMER_ROLL_OVER_HIGH) && (expire_time <= TIMER_ROLL_OVER_LOW)) {
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	4a13      	ldr	r2, [pc, #76]	@ (80134bc <ZbTimeoutRemaining+0x5c>)
 801346e:	4293      	cmp	r3, r2
 8013470:	d909      	bls.n	8013486 <ZbTimeoutRemaining+0x26>
 8013472:	683b      	ldr	r3, [r7, #0]
 8013474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013478:	d805      	bhi.n	8013486 <ZbTimeoutRemaining+0x26>
        /* Timeout has rolled over, we haven't expired.
         * Compute timeout remaining */
        u_delta = (ZB_UPTIME_MAX - now) + expire_time + 1U;
 801347a:	683a      	ldr	r2, [r7, #0]
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	1ad3      	subs	r3, r2, r3
 8013480:	60fb      	str	r3, [r7, #12]

        return (unsigned int)u_delta;
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	e014      	b.n	80134b0 <ZbTimeoutRemaining+0x50>
    }

    /* Check for 'now' rollover condition */
    if ((expire_time >= TIMER_ROLL_OVER_HIGH) && (now <= TIMER_ROLL_OVER_LOW)) {
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	4a0c      	ldr	r2, [pc, #48]	@ (80134bc <ZbTimeoutRemaining+0x5c>)
 801348a:	4293      	cmp	r3, r2
 801348c:	d905      	bls.n	801349a <ZbTimeoutRemaining+0x3a>
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013494:	d801      	bhi.n	801349a <ZbTimeoutRemaining+0x3a>
        /* 'now' has rolled over, so now is > timeout, meaning we expired. */
        return 0;
 8013496:	2300      	movs	r3, #0
 8013498:	e00a      	b.n	80134b0 <ZbTimeoutRemaining+0x50>
    }

    /* No rollover, check if timer has expired */
    if (now >= expire_time) {
 801349a:	687a      	ldr	r2, [r7, #4]
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	429a      	cmp	r2, r3
 80134a0:	d301      	bcc.n	80134a6 <ZbTimeoutRemaining+0x46>
        /* Timer has expired */
        return 0;
 80134a2:	2300      	movs	r3, #0
 80134a4:	e004      	b.n	80134b0 <ZbTimeoutRemaining+0x50>
    }

    /* Compute time remaining */
    u_delta = expire_time - now;
 80134a6:	683a      	ldr	r2, [r7, #0]
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	1ad3      	subs	r3, r2, r3
 80134ac:	60fb      	str	r3, [r7, #12]

    return (unsigned int)u_delta;
 80134ae:	68fb      	ldr	r3, [r7, #12]
}
 80134b0:	4618      	mov	r0, r3
 80134b2:	3714      	adds	r7, #20
 80134b4:	46bd      	mov	sp, r7
 80134b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ba:	4770      	bx	lr
 80134bc:	bffffffd 	.word	0xbffffffd

080134c0 <ZbNwkGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbNwkGetIndex(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 80134c0:	b580      	push	{r7, lr}
 80134c2:	b08c      	sub	sp, #48	@ 0x30
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	60f8      	str	r0, [r7, #12]
 80134c8:	607a      	str	r2, [r7, #4]
 80134ca:	603b      	str	r3, [r7, #0]
 80134cc:	460b      	mov	r3, r1
 80134ce:	817b      	strh	r3, [r7, #10]
    struct ZbNlmeGetReqT nlmeGetReq;
    struct ZbNlmeGetConfT nlmeGetConf;
    enum ZbStatusCodeT status;

    /* Form the NLME-GET.request */
    nlmeGetReq.attrId = attrId;
 80134d0:	897b      	ldrh	r3, [r7, #10]
 80134d2:	833b      	strh	r3, [r7, #24]
    nlmeGetReq.attr = attrPtr;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	61fb      	str	r3, [r7, #28]
    nlmeGetReq.attrLength = attrSz;
 80134d8:	683b      	ldr	r3, [r7, #0]
 80134da:	623b      	str	r3, [r7, #32]
    nlmeGetReq.attrIndex = attrIndex;
 80134dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134de:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 80134e0:	f002 fe1c 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80134e4:	f002 fdac 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80134e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_NWK_GET_INDEX;
 80134ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134ec:	2200      	movs	r2, #0
 80134ee:	701a      	strb	r2, [r3, #0]
 80134f0:	2200      	movs	r2, #0
 80134f2:	f042 0203 	orr.w	r2, r2, #3
 80134f6:	705a      	strb	r2, [r3, #1]
 80134f8:	2200      	movs	r2, #0
 80134fa:	709a      	strb	r2, [r3, #2]
 80134fc:	2200      	movs	r2, #0
 80134fe:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8013500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013502:	2200      	movs	r2, #0
 8013504:	f042 0202 	orr.w	r2, r2, #2
 8013508:	711a      	strb	r2, [r3, #4]
 801350a:	2200      	movs	r2, #0
 801350c:	715a      	strb	r2, [r3, #5]
 801350e:	2200      	movs	r2, #0
 8013510:	719a      	strb	r2, [r3, #6]
 8013512:	2200      	movs	r2, #0
 8013514:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&nlmeGetReq;
 8013516:	f107 0218 	add.w	r2, r7, #24
 801351a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801351c:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&nlmeGetConf;
 801351e:	f107 0214 	add.w	r2, r7, #20
 8013522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013524:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8013526:	f002 fdbb 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 801352a:	f7ff fa8f 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    status = nlmeGetConf.status;
 801352e:	7d3b      	ldrb	r3, [r7, #20]
 8013530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 8013534:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8013538:	4618      	mov	r0, r3
 801353a:	3730      	adds	r7, #48	@ 0x30
 801353c:	46bd      	mov	sp, r7
 801353e:	bd80      	pop	{r7, pc}

08013540 <ZbNwkGet>:
    return status;
}

enum ZbStatusCodeT
ZbNwkGet(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr, unsigned int attrSz)
{
 8013540:	b580      	push	{r7, lr}
 8013542:	b086      	sub	sp, #24
 8013544:	af02      	add	r7, sp, #8
 8013546:	60f8      	str	r0, [r7, #12]
 8013548:	607a      	str	r2, [r7, #4]
 801354a:	603b      	str	r3, [r7, #0]
 801354c:	460b      	mov	r3, r1
 801354e:	817b      	strh	r3, [r7, #10]
    return ZbNwkGetIndex(zb, attrId, attrPtr, attrSz, 0);
 8013550:	8979      	ldrh	r1, [r7, #10]
 8013552:	2300      	movs	r3, #0
 8013554:	9300      	str	r3, [sp, #0]
 8013556:	683b      	ldr	r3, [r7, #0]
 8013558:	687a      	ldr	r2, [r7, #4]
 801355a:	68f8      	ldr	r0, [r7, #12]
 801355c:	f7ff ffb0 	bl	80134c0 <ZbNwkGetIndex>
 8013560:	4603      	mov	r3, r0
}
 8013562:	4618      	mov	r0, r3
 8013564:	3710      	adds	r7, #16
 8013566:	46bd      	mov	sp, r7
 8013568:	bd80      	pop	{r7, pc}

0801356a <ZbZclUptime>:
 ******************************************************************************
 */

ZbUptimeT
ZbZclUptime(struct ZigBeeT *zb)
{
 801356a:	b580      	push	{r7, lr}
 801356c:	b086      	sub	sp, #24
 801356e:	af02      	add	r7, sp, #8
 8013570:	6078      	str	r0, [r7, #4]
    uint32_t uptime;

    ZbBdbGet(zb, ZB_BDB_Uptime, &uptime, sizeof(uptime));
 8013572:	f107 020c 	add.w	r2, r7, #12
 8013576:	2300      	movs	r3, #0
 8013578:	9300      	str	r3, [sp, #0]
 801357a:	2304      	movs	r3, #4
 801357c:	f241 111d 	movw	r1, #4381	@ 0x111d
 8013580:	6878      	ldr	r0, [r7, #4]
 8013582:	f7ff fc3f 	bl	8012e04 <ZbBdbGetIndex>
    return (ZbUptimeT)uptime;
 8013586:	68fb      	ldr	r3, [r7, #12]
}
 8013588:	4618      	mov	r0, r3
 801358a:	3710      	adds	r7, #16
 801358c:	46bd      	mov	sp, r7
 801358e:	bd80      	pop	{r7, pc}

08013590 <ZbZclDeviceLogCheckAllow>:

bool
ZbZclDeviceLogCheckAllow(struct ZigBeeT *zb, struct ZbApsdeDataIndT *dataIndPtr, struct ZbZclHeaderT *zclHdrPtr)
{
 8013590:	b580      	push	{r7, lr}
 8013592:	b086      	sub	sp, #24
 8013594:	af00      	add	r7, sp, #0
 8013596:	60f8      	str	r0, [r7, #12]
 8013598:	60b9      	str	r1, [r7, #8]
 801359a:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 801359c:	f002 fdbe 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80135a0:	f002 fd4e 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80135a4:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_DEVICE_LOG_CHECK;
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	2200      	movs	r2, #0
 80135aa:	f042 021d 	orr.w	r2, r2, #29
 80135ae:	701a      	strb	r2, [r3, #0]
 80135b0:	2200      	movs	r2, #0
 80135b2:	f042 0204 	orr.w	r2, r2, #4
 80135b6:	705a      	strb	r2, [r3, #1]
 80135b8:	2200      	movs	r2, #0
 80135ba:	709a      	strb	r2, [r3, #2]
 80135bc:	2200      	movs	r2, #0
 80135be:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 80135c0:	697b      	ldr	r3, [r7, #20]
 80135c2:	2200      	movs	r2, #0
 80135c4:	f042 0202 	orr.w	r2, r2, #2
 80135c8:	711a      	strb	r2, [r3, #4]
 80135ca:	2200      	movs	r2, #0
 80135cc:	715a      	strb	r2, [r3, #5]
 80135ce:	2200      	movs	r2, #0
 80135d0:	719a      	strb	r2, [r3, #6]
 80135d2:	2200      	movs	r2, #0
 80135d4:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)dataIndPtr;
 80135d6:	68ba      	ldr	r2, [r7, #8]
 80135d8:	697b      	ldr	r3, [r7, #20]
 80135da:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)zclHdrPtr;
 80135dc:	687a      	ldr	r2, [r7, #4]
 80135de:	697b      	ldr	r3, [r7, #20]
 80135e0:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 80135e2:	f002 fd5d 	bl	80160a0 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 80135e6:	f7ff fa7f 	bl	8012ae8 <zb_ipc_m4_get_retval>
 80135ea:	4603      	mov	r3, r0
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	bf14      	ite	ne
 80135f0:	2301      	movne	r3, #1
 80135f2:	2300      	moveq	r3, #0
 80135f4:	74fb      	strb	r3, [r7, #19]
    Post_ZigbeeCmdProcessing();
 80135f6:	f7ff fa29 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return rc;
 80135fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80135fc:	4618      	mov	r0, r3
 80135fe:	3718      	adds	r7, #24
 8013600:	46bd      	mov	sp, r7
 8013602:	bd80      	pop	{r7, pc}

08013604 <ZbZclAddEndpoint>:
    return rc;
}

void
ZbZclAddEndpoint(struct ZigBeeT *zb, struct ZbApsmeAddEndpointReqT *req, struct ZbApsmeAddEndpointConfT *conf)
{
 8013604:	b580      	push	{r7, lr}
 8013606:	b086      	sub	sp, #24
 8013608:	af00      	add	r7, sp, #0
 801360a:	60f8      	str	r0, [r7, #12]
 801360c:	60b9      	str	r1, [r7, #8]
 801360e:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8013610:	f002 fd84 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013614:	f002 fd14 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013618:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_ENDPOINT_ADD;
 801361a:	697b      	ldr	r3, [r7, #20]
 801361c:	2200      	movs	r2, #0
 801361e:	701a      	strb	r2, [r3, #0]
 8013620:	2200      	movs	r2, #0
 8013622:	f042 0204 	orr.w	r2, r2, #4
 8013626:	705a      	strb	r2, [r3, #1]
 8013628:	2200      	movs	r2, #0
 801362a:	709a      	strb	r2, [r3, #2]
 801362c:	2200      	movs	r2, #0
 801362e:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8013630:	697b      	ldr	r3, [r7, #20]
 8013632:	2200      	movs	r2, #0
 8013634:	f042 0202 	orr.w	r2, r2, #2
 8013638:	711a      	strb	r2, [r3, #4]
 801363a:	2200      	movs	r2, #0
 801363c:	715a      	strb	r2, [r3, #5]
 801363e:	2200      	movs	r2, #0
 8013640:	719a      	strb	r2, [r3, #6]
 8013642:	2200      	movs	r2, #0
 8013644:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 8013646:	68ba      	ldr	r2, [r7, #8]
 8013648:	697b      	ldr	r3, [r7, #20]
 801364a:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)conf;
 801364c:	687a      	ldr	r2, [r7, #4]
 801364e:	697b      	ldr	r3, [r7, #20]
 8013650:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8013652:	f002 fd25 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013656:	f7ff f9f9 	bl	8012a4c <Post_ZigbeeCmdProcessing>
}
 801365a:	bf00      	nop
 801365c:	3718      	adds	r7, #24
 801365e:	46bd      	mov	sp, r7
 8013660:	bd80      	pop	{r7, pc}

08013662 <ZbZclGetNextSeqnum>:
    ZbZclDiscoverAttrReqT, ZbZclDiscoverAttrRspT);
/* Followed up in MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB handler */

uint8_t
ZbZclGetNextSeqnum(void)
{
 8013662:	b580      	push	{r7, lr}
 8013664:	b082      	sub	sp, #8
 8013666:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint8_t rc;

    Pre_ZigbeeCmdProcessing();
 8013668:	f002 fd58 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801366c:	f002 fce8 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013670:	6078      	str	r0, [r7, #4]
    ipcc_req->ID = MSG_M4TOM0_ZCL_GET_SEQNUM;
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	2200      	movs	r2, #0
 8013676:	f042 0211 	orr.w	r2, r2, #17
 801367a:	701a      	strb	r2, [r3, #0]
 801367c:	2200      	movs	r2, #0
 801367e:	f042 0204 	orr.w	r2, r2, #4
 8013682:	705a      	strb	r2, [r3, #1]
 8013684:	2200      	movs	r2, #0
 8013686:	709a      	strb	r2, [r3, #2]
 8013688:	2200      	movs	r2, #0
 801368a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	2200      	movs	r2, #0
 8013690:	711a      	strb	r2, [r3, #4]
 8013692:	2200      	movs	r2, #0
 8013694:	715a      	strb	r2, [r3, #5]
 8013696:	2200      	movs	r2, #0
 8013698:	719a      	strb	r2, [r3, #6]
 801369a:	2200      	movs	r2, #0
 801369c:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 801369e:	f002 fcff 	bl	80160a0 <ZIGBEE_CmdTransfer>
    rc = (uint8_t)zb_ipc_m4_get_retval();
 80136a2:	f7ff fa21 	bl	8012ae8 <zb_ipc_m4_get_retval>
 80136a6:	4603      	mov	r3, r0
 80136a8:	70fb      	strb	r3, [r7, #3]
    Post_ZigbeeCmdProcessing();
 80136aa:	f7ff f9cf 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return rc;
 80136ae:	78fb      	ldrb	r3, [r7, #3]
}
 80136b0:	4618      	mov	r0, r3
 80136b2:	3708      	adds	r7, #8
 80136b4:	46bd      	mov	sp, r7
 80136b6:	bd80      	pop	{r7, pc}

080136b8 <ZbZclCommandReq>:

enum ZclStatusCodeT
ZbZclCommandReq(struct ZigBeeT *zb, struct ZbZclCommandReqT *zclReq,
    void (*callback)(struct ZbZclCommandRspT *rsp, void *arg), void *arg)
{
 80136b8:	b580      	push	{r7, lr}
 80136ba:	b088      	sub	sp, #32
 80136bc:	af00      	add	r7, sp, #0
 80136be:	60f8      	str	r0, [r7, #12]
 80136c0:	60b9      	str	r1, [r7, #8]
 80136c2:	607a      	str	r2, [r7, #4]
 80136c4:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info = NULL;
 80136c6:	2300      	movs	r3, #0
 80136c8:	61fb      	str	r3, [r7, #28]
    enum ZclStatusCodeT status;

    if (callback != NULL) {
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d013      	beq.n	80136f8 <ZbZclCommandReq+0x40>
        info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 80136d0:	6839      	ldr	r1, [r7, #0]
 80136d2:	6878      	ldr	r0, [r7, #4]
 80136d4:	f7ff f9e0 	bl	8012a98 <zb_ipc_m4_cb_info_alloc>
 80136d8:	61f8      	str	r0, [r7, #28]
        if (info == NULL) {
 80136da:	69fb      	ldr	r3, [r7, #28]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d101      	bne.n	80136e4 <ZbZclCommandReq+0x2c>
            return ZCL_STATUS_INSUFFICIENT_SPACE;
 80136e0:	2389      	movs	r3, #137	@ 0x89
 80136e2:	e03e      	b.n	8013762 <ZbZclCommandReq+0xaa>
        }
        if (ZbApsAddrIsBcast(&zclReq->dst)) {
 80136e4:	68bb      	ldr	r3, [r7, #8]
 80136e6:	4618      	mov	r0, r3
 80136e8:	f7ff fc46 	bl	8012f78 <ZbApsAddrIsBcast>
 80136ec:	4603      	mov	r3, r0
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d002      	beq.n	80136f8 <ZbZclCommandReq+0x40>
            info->zcl_recv_multi_rsp = true; /* callback only freed on ZCL_STATUS_TIMEOUT */
 80136f2:	69fb      	ldr	r3, [r7, #28]
 80136f4:	2201      	movs	r2, #1
 80136f6:	721a      	strb	r2, [r3, #8]
        }
    }
    Pre_ZigbeeCmdProcessing();
 80136f8:	f002 fd10 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80136fc:	f002 fca0 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013700:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_ZCL_COMMAND_REQ;
 8013702:	69bb      	ldr	r3, [r7, #24]
 8013704:	2200      	movs	r2, #0
 8013706:	f042 0212 	orr.w	r2, r2, #18
 801370a:	701a      	strb	r2, [r3, #0]
 801370c:	2200      	movs	r2, #0
 801370e:	f042 0204 	orr.w	r2, r2, #4
 8013712:	705a      	strb	r2, [r3, #1]
 8013714:	2200      	movs	r2, #0
 8013716:	709a      	strb	r2, [r3, #2]
 8013718:	2200      	movs	r2, #0
 801371a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 801371c:	69bb      	ldr	r3, [r7, #24]
 801371e:	2200      	movs	r2, #0
 8013720:	f042 0202 	orr.w	r2, r2, #2
 8013724:	711a      	strb	r2, [r3, #4]
 8013726:	2200      	movs	r2, #0
 8013728:	715a      	strb	r2, [r3, #5]
 801372a:	2200      	movs	r2, #0
 801372c:	719a      	strb	r2, [r3, #6]
 801372e:	2200      	movs	r2, #0
 8013730:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)zclReq;
 8013732:	68ba      	ldr	r2, [r7, #8]
 8013734:	69bb      	ldr	r3, [r7, #24]
 8013736:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8013738:	69fa      	ldr	r2, [r7, #28]
 801373a:	69bb      	ldr	r3, [r7, #24]
 801373c:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 801373e:	f002 fcaf 	bl	80160a0 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 8013742:	f7ff f9d1 	bl	8012ae8 <zb_ipc_m4_get_retval>
 8013746:	4603      	mov	r3, r0
 8013748:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 801374a:	f7ff f97f 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    if (status != ZCL_STATUS_SUCCESS) {
 801374e:	7dfb      	ldrb	r3, [r7, #23]
 8013750:	2b00      	cmp	r3, #0
 8013752:	d005      	beq.n	8013760 <ZbZclCommandReq+0xa8>
        if (info != NULL) {
 8013754:	69fb      	ldr	r3, [r7, #28]
 8013756:	2b00      	cmp	r3, #0
 8013758:	d002      	beq.n	8013760 <ZbZclCommandReq+0xa8>
            zb_ipc_m4_cb_info_free(info);
 801375a:	69f8      	ldr	r0, [r7, #28]
 801375c:	f7ff f9b9 	bl	8012ad2 <zb_ipc_m4_cb_info_free>
        }
    }
    return status;
 8013760:	7dfb      	ldrb	r3, [r7, #23]
    /* Followed up in MSG_M0TOM4_ZCL_COMMAND_REQ_CB handler if callback != NULL */
}
 8013762:	4618      	mov	r0, r3
 8013764:	3720      	adds	r7, #32
 8013766:	46bd      	mov	sp, r7
 8013768:	bd80      	pop	{r7, pc}

0801376a <ZbZclSendDefaultResponse>:

void
ZbZclSendDefaultResponse(struct ZbZclClusterT *clusterPtr, struct ZbApsdeDataIndT *dataIndPtr,
    struct ZbZclHeaderT *zclHdrPtr, enum ZclStatusCodeT status)
{
 801376a:	b580      	push	{r7, lr}
 801376c:	b086      	sub	sp, #24
 801376e:	af00      	add	r7, sp, #0
 8013770:	60f8      	str	r0, [r7, #12]
 8013772:	60b9      	str	r1, [r7, #8]
 8013774:	607a      	str	r2, [r7, #4]
 8013776:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8013778:	f002 fcd0 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801377c:	f002 fc60 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013780:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_SEND_DEFAULT_RSP;
 8013782:	697b      	ldr	r3, [r7, #20]
 8013784:	2200      	movs	r2, #0
 8013786:	f042 0214 	orr.w	r2, r2, #20
 801378a:	701a      	strb	r2, [r3, #0]
 801378c:	2200      	movs	r2, #0
 801378e:	f042 0204 	orr.w	r2, r2, #4
 8013792:	705a      	strb	r2, [r3, #1]
 8013794:	2200      	movs	r2, #0
 8013796:	709a      	strb	r2, [r3, #2]
 8013798:	2200      	movs	r2, #0
 801379a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 801379c:	697b      	ldr	r3, [r7, #20]
 801379e:	2200      	movs	r2, #0
 80137a0:	f042 0204 	orr.w	r2, r2, #4
 80137a4:	711a      	strb	r2, [r3, #4]
 80137a6:	2200      	movs	r2, #0
 80137a8:	715a      	strb	r2, [r3, #5]
 80137aa:	2200      	movs	r2, #0
 80137ac:	719a      	strb	r2, [r3, #6]
 80137ae:	2200      	movs	r2, #0
 80137b0:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80137b2:	68fa      	ldr	r2, [r7, #12]
 80137b4:	697b      	ldr	r3, [r7, #20]
 80137b6:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)dataIndPtr;
 80137b8:	68ba      	ldr	r2, [r7, #8]
 80137ba:	697b      	ldr	r3, [r7, #20]
 80137bc:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)zclHdrPtr;
 80137be:	687a      	ldr	r2, [r7, #4]
 80137c0:	697b      	ldr	r3, [r7, #20]
 80137c2:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)status;
 80137c4:	78fa      	ldrb	r2, [r7, #3]
 80137c6:	697b      	ldr	r3, [r7, #20]
 80137c8:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 80137ca:	f002 fc69 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80137ce:	f7ff f93d 	bl	8012a4c <Post_ZigbeeCmdProcessing>
}
 80137d2:	bf00      	nop
 80137d4:	3718      	adds	r7, #24
 80137d6:	46bd      	mov	sp, r7
 80137d8:	bd80      	pop	{r7, pc}

080137da <ZbZclClusterCommandReq>:

enum ZclStatusCodeT
ZbZclClusterCommandReq(struct ZbZclClusterT *clusterPtr, struct ZbZclClusterCommandReqT *req,
    void (*callback)(struct ZbZclCommandRspT *zcl_rsp, void *arg), void *arg)
{
 80137da:	b590      	push	{r4, r7, lr}
 80137dc:	b091      	sub	sp, #68	@ 0x44
 80137de:	af00      	add	r7, sp, #0
 80137e0:	60f8      	str	r0, [r7, #12]
 80137e2:	60b9      	str	r1, [r7, #8]
 80137e4:	607a      	str	r2, [r7, #4]
 80137e6:	603b      	str	r3, [r7, #0]
    struct ZbZclCommandReqT zcl_req;

    /* Configure the request */
    ZbZclClusterInitCommandReq(clusterPtr, &zcl_req);
 80137e8:	f107 0310 	add.w	r3, r7, #16
 80137ec:	4619      	mov	r1, r3
 80137ee:	68f8      	ldr	r0, [r7, #12]
 80137f0:	f7f0 fa89 	bl	8003d06 <ZbZclClusterInitCommandReq>
    zcl_req.dst = req->dst;
 80137f4:	68bb      	ldr	r3, [r7, #8]
 80137f6:	f107 0410 	add.w	r4, r7, #16
 80137fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80137fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    /* ZCL Header */
    zcl_req.hdr.cmdId = req->cmdId;
 8013800:	68bb      	ldr	r3, [r7, #8]
 8013802:	7c1b      	ldrb	r3, [r3, #16]
 8013804:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    zcl_req.hdr.frameCtrl.frameType = ZCL_FRAMETYPE_CLUSTER;
 8013808:	2301      	movs	r3, #1
 801380a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    zcl_req.hdr.frameCtrl.manufacturer = (clusterPtr->mfrCode != 0U) ? 1U : 0U;
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	8a1b      	ldrh	r3, [r3, #16]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d001      	beq.n	801381a <ZbZclClusterCommandReq+0x40>
 8013816:	2301      	movs	r3, #1
 8013818:	e000      	b.n	801381c <ZbZclClusterCommandReq+0x42>
 801381a:	2300      	movs	r3, #0
 801381c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    zcl_req.hdr.frameCtrl.direction = (clusterPtr->direction == ZCL_DIRECTION_TO_SERVER) ? \
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	7f1b      	ldrb	r3, [r3, #28]
        ZCL_DIRECTION_TO_CLIENT : ZCL_DIRECTION_TO_SERVER;
 8013824:	2b00      	cmp	r3, #0
 8013826:	bf0c      	ite	eq
 8013828:	2301      	moveq	r3, #1
 801382a:	2300      	movne	r3, #0
 801382c:	b2db      	uxtb	r3, r3
    zcl_req.hdr.frameCtrl.direction = (clusterPtr->direction == ZCL_DIRECTION_TO_SERVER) ? \
 801382e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    zcl_req.hdr.frameCtrl.noDefaultResp = req->noDefaultResp;
 8013832:	68bb      	ldr	r3, [r7, #8]
 8013834:	7c5b      	ldrb	r3, [r3, #17]
 8013836:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    zcl_req.hdr.manufacturerCode = clusterPtr->mfrCode;
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	8a1b      	ldrh	r3, [r3, #16]
 801383e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    zcl_req.hdr.seqNum = ZbZclGetNextSeqnum();
 8013840:	f7ff ff0f 	bl	8013662 <ZbZclGetNextSeqnum>
 8013844:	4603      	mov	r3, r0
 8013846:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30

    /* Payload */
    zcl_req.payload = req->payload;
 801384a:	68bb      	ldr	r3, [r7, #8]
 801384c:	695b      	ldr	r3, [r3, #20]
 801384e:	637b      	str	r3, [r7, #52]	@ 0x34
    zcl_req.length = req->length;
 8013850:	68bb      	ldr	r3, [r7, #8]
 8013852:	699b      	ldr	r3, [r3, #24]
 8013854:	63bb      	str	r3, [r7, #56]	@ 0x38

    return ZbZclCommandReq(clusterPtr->zb, &zcl_req, callback, arg);
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	6898      	ldr	r0, [r3, #8]
 801385a:	f107 0110 	add.w	r1, r7, #16
 801385e:	683b      	ldr	r3, [r7, #0]
 8013860:	687a      	ldr	r2, [r7, #4]
 8013862:	f7ff ff29 	bl	80136b8 <ZbZclCommandReq>
 8013866:	4603      	mov	r3, r0
}
 8013868:	4618      	mov	r0, r3
 801386a:	3744      	adds	r7, #68	@ 0x44
 801386c:	46bd      	mov	sp, r7
 801386e:	bd90      	pop	{r4, r7, pc}

08013870 <ZbZclClusterEndpointRegister>:
    return status;
}

bool
ZbZclClusterEndpointRegister(struct ZbZclClusterT *clusterPtr)
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b084      	sub	sp, #16
 8013874:	af00      	add	r7, sp, #0
 8013876:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 8013878:	f002 fc50 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801387c:	f002 fbe0 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013880:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_EP_REGISTER;
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	2200      	movs	r2, #0
 8013886:	f042 0202 	orr.w	r2, r2, #2
 801388a:	701a      	strb	r2, [r3, #0]
 801388c:	2200      	movs	r2, #0
 801388e:	f042 0204 	orr.w	r2, r2, #4
 8013892:	705a      	strb	r2, [r3, #1]
 8013894:	2200      	movs	r2, #0
 8013896:	709a      	strb	r2, [r3, #2]
 8013898:	2200      	movs	r2, #0
 801389a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 801389c:	68fb      	ldr	r3, [r7, #12]
 801389e:	2200      	movs	r2, #0
 80138a0:	f042 0201 	orr.w	r2, r2, #1
 80138a4:	711a      	strb	r2, [r3, #4]
 80138a6:	2200      	movs	r2, #0
 80138a8:	715a      	strb	r2, [r3, #5]
 80138aa:	2200      	movs	r2, #0
 80138ac:	719a      	strb	r2, [r3, #6]
 80138ae:	2200      	movs	r2, #0
 80138b0:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80138b2:	687a      	ldr	r2, [r7, #4]
 80138b4:	68fb      	ldr	r3, [r7, #12]
 80138b6:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80138b8:	f002 fbf2 	bl	80160a0 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 80138bc:	f7ff f914 	bl	8012ae8 <zb_ipc_m4_get_retval>
 80138c0:	4603      	mov	r3, r0
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	bf14      	ite	ne
 80138c6:	2301      	movne	r3, #1
 80138c8:	2300      	moveq	r3, #0
 80138ca:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 80138cc:	f7ff f8be 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return rc;
 80138d0:	7afb      	ldrb	r3, [r7, #11]
}
 80138d2:	4618      	mov	r0, r3
 80138d4:	3710      	adds	r7, #16
 80138d6:	46bd      	mov	sp, r7
 80138d8:	bd80      	pop	{r7, pc}

080138da <ZbZclClusterEndpointRemove>:

bool
ZbZclClusterEndpointRemove(struct ZbZclClusterT *clusterPtr)
{
 80138da:	b580      	push	{r7, lr}
 80138dc:	b084      	sub	sp, #16
 80138de:	af00      	add	r7, sp, #0
 80138e0:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 80138e2:	f002 fc1b 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80138e6:	f002 fbab 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80138ea:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_EP_REMOVE;
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	2200      	movs	r2, #0
 80138f0:	f042 0203 	orr.w	r2, r2, #3
 80138f4:	701a      	strb	r2, [r3, #0]
 80138f6:	2200      	movs	r2, #0
 80138f8:	f042 0204 	orr.w	r2, r2, #4
 80138fc:	705a      	strb	r2, [r3, #1]
 80138fe:	2200      	movs	r2, #0
 8013900:	709a      	strb	r2, [r3, #2]
 8013902:	2200      	movs	r2, #0
 8013904:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	2200      	movs	r2, #0
 801390a:	f042 0201 	orr.w	r2, r2, #1
 801390e:	711a      	strb	r2, [r3, #4]
 8013910:	2200      	movs	r2, #0
 8013912:	715a      	strb	r2, [r3, #5]
 8013914:	2200      	movs	r2, #0
 8013916:	719a      	strb	r2, [r3, #6]
 8013918:	2200      	movs	r2, #0
 801391a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 801391c:	687a      	ldr	r2, [r7, #4]
 801391e:	68fb      	ldr	r3, [r7, #12]
 8013920:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8013922:	f002 fbbd 	bl	80160a0 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 8013926:	f7ff f8df 	bl	8012ae8 <zb_ipc_m4_get_retval>
 801392a:	4603      	mov	r3, r0
 801392c:	2b00      	cmp	r3, #0
 801392e:	bf14      	ite	ne
 8013930:	2301      	movne	r3, #1
 8013932:	2300      	moveq	r3, #0
 8013934:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 8013936:	f7ff f889 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return rc;
 801393a:	7afb      	ldrb	r3, [r7, #11]
}
 801393c:	4618      	mov	r0, r3
 801393e:	3710      	adds	r7, #16
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <ZbZclClusterBind>:

enum ZclStatusCodeT
ZbZclClusterBind(struct ZbZclClusterT *clusterPtr, uint8_t endpoint, uint16_t profileId, enum ZbZclDirectionT direction)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b084      	sub	sp, #16
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
 801394c:	4608      	mov	r0, r1
 801394e:	4611      	mov	r1, r2
 8013950:	461a      	mov	r2, r3
 8013952:	4603      	mov	r3, r0
 8013954:	70fb      	strb	r3, [r7, #3]
 8013956:	460b      	mov	r3, r1
 8013958:	803b      	strh	r3, [r7, #0]
 801395a:	4613      	mov	r3, r2
 801395c:	70bb      	strb	r3, [r7, #2]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZclStatusCodeT status;

    Pre_ZigbeeCmdProcessing();
 801395e:	f002 fbdd 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013962:	f002 fb6d 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013966:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_BIND;
 8013968:	68fb      	ldr	r3, [r7, #12]
 801396a:	2200      	movs	r2, #0
 801396c:	f042 0204 	orr.w	r2, r2, #4
 8013970:	701a      	strb	r2, [r3, #0]
 8013972:	2200      	movs	r2, #0
 8013974:	f042 0204 	orr.w	r2, r2, #4
 8013978:	705a      	strb	r2, [r3, #1]
 801397a:	2200      	movs	r2, #0
 801397c:	709a      	strb	r2, [r3, #2]
 801397e:	2200      	movs	r2, #0
 8013980:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	2200      	movs	r2, #0
 8013986:	f042 0204 	orr.w	r2, r2, #4
 801398a:	711a      	strb	r2, [r3, #4]
 801398c:	2200      	movs	r2, #0
 801398e:	715a      	strb	r2, [r3, #5]
 8013990:	2200      	movs	r2, #0
 8013992:	719a      	strb	r2, [r3, #6]
 8013994:	2200      	movs	r2, #0
 8013996:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 8013998:	687a      	ldr	r2, [r7, #4]
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)endpoint;
 801399e:	78fa      	ldrb	r2, [r7, #3]
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)profileId;
 80139a4:	883a      	ldrh	r2, [r7, #0]
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)direction;
 80139aa:	78ba      	ldrb	r2, [r7, #2]
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 80139b0:	f002 fb76 	bl	80160a0 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 80139b4:	f7ff f898 	bl	8012ae8 <zb_ipc_m4_get_retval>
 80139b8:	4603      	mov	r3, r0
 80139ba:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 80139bc:	f7ff f846 	bl	8012a4c <Post_ZigbeeCmdProcessing>
    return status;
 80139c0:	7afb      	ldrb	r3, [r7, #11]

    /* Data indication callbacks go to MSG_M0TOM4_ZCL_CLUSTER_DATA_IND */
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3710      	adds	r7, #16
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}

080139ca <ZbZclClusterUnbind>:

void
ZbZclClusterUnbind(struct ZbZclClusterT *clusterPtr)
{
 80139ca:	b580      	push	{r7, lr}
 80139cc:	b084      	sub	sp, #16
 80139ce:	af00      	add	r7, sp, #0
 80139d0:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 80139d2:	f002 fba3 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80139d6:	f002 fb33 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80139da:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_UNBIND;
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	2200      	movs	r2, #0
 80139e0:	f042 0206 	orr.w	r2, r2, #6
 80139e4:	701a      	strb	r2, [r3, #0]
 80139e6:	2200      	movs	r2, #0
 80139e8:	f042 0204 	orr.w	r2, r2, #4
 80139ec:	705a      	strb	r2, [r3, #1]
 80139ee:	2200      	movs	r2, #0
 80139f0:	709a      	strb	r2, [r3, #2]
 80139f2:	2200      	movs	r2, #0
 80139f4:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	2200      	movs	r2, #0
 80139fa:	f042 0201 	orr.w	r2, r2, #1
 80139fe:	711a      	strb	r2, [r3, #4]
 8013a00:	2200      	movs	r2, #0
 8013a02:	715a      	strb	r2, [r3, #5]
 8013a04:	2200      	movs	r2, #0
 8013a06:	719a      	strb	r2, [r3, #6]
 8013a08:	2200      	movs	r2, #0
 8013a0a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 8013a0c:	687a      	ldr	r2, [r7, #4]
 8013a0e:	68fb      	ldr	r3, [r7, #12]
 8013a10:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8013a12:	f002 fb45 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013a16:	f7ff f819 	bl	8012a4c <Post_ZigbeeCmdProcessing>
}
 8013a1a:	bf00      	nop
 8013a1c:	3710      	adds	r7, #16
 8013a1e:	46bd      	mov	sp, r7
 8013a20:	bd80      	pop	{r7, pc}

08013a22 <ZbZclClusterRemoveAlarmResetHandler>:
    /* Callbacks followed up in MSG_M0TOM4_ZCL_CLUSTER_ALARM_CB handler. */
}

void
ZbZclClusterRemoveAlarmResetHandler(struct ZbZclClusterT *clusterPtr)
{
 8013a22:	b580      	push	{r7, lr}
 8013a24:	b084      	sub	sp, #16
 8013a26:	af00      	add	r7, sp, #0
 8013a28:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8013a2a:	f002 fb77 	bl	801611c <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013a2e:	f002 fb07 	bl	8016040 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013a32:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_ALARM_REMOVE_FILTER;
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	2200      	movs	r2, #0
 8013a38:	f042 020b 	orr.w	r2, r2, #11
 8013a3c:	701a      	strb	r2, [r3, #0]
 8013a3e:	2200      	movs	r2, #0
 8013a40:	f042 0204 	orr.w	r2, r2, #4
 8013a44:	705a      	strb	r2, [r3, #1]
 8013a46:	2200      	movs	r2, #0
 8013a48:	709a      	strb	r2, [r3, #2]
 8013a4a:	2200      	movs	r2, #0
 8013a4c:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	2200      	movs	r2, #0
 8013a52:	f042 0201 	orr.w	r2, r2, #1
 8013a56:	711a      	strb	r2, [r3, #4]
 8013a58:	2200      	movs	r2, #0
 8013a5a:	715a      	strb	r2, [r3, #5]
 8013a5c:	2200      	movs	r2, #0
 8013a5e:	719a      	strb	r2, [r3, #6]
 8013a60:	2200      	movs	r2, #0
 8013a62:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 8013a64:	687a      	ldr	r2, [r7, #4]
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8013a6a:	f002 fb19 	bl	80160a0 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013a6e:	f7fe ffed 	bl	8012a4c <Post_ZigbeeCmdProcessing>
}
 8013a72:	bf00      	nop
 8013a74:	3710      	adds	r7, #16
 8013a76:	46bd      	mov	sp, r7
 8013a78:	bd80      	pop	{r7, pc}

08013a7a <zb_heap_alloc>:
 * Memory Helpers
 ******************************************************************************
 */
void *
zb_heap_alloc(struct ZigBeeT *zb, size_t sz, const char *filename, unsigned int line)
{
 8013a7a:	b580      	push	{r7, lr}
 8013a7c:	b084      	sub	sp, #16
 8013a7e:	af00      	add	r7, sp, #0
 8013a80:	60f8      	str	r0, [r7, #12]
 8013a82:	60b9      	str	r1, [r7, #8]
 8013a84:	607a      	str	r2, [r7, #4]
 8013a86:	603b      	str	r3, [r7, #0]
    /* The M4 has access to malloc */
    return malloc(sz);
 8013a88:	68b8      	ldr	r0, [r7, #8]
 8013a8a:	f003 f95b 	bl	8016d44 <malloc>
 8013a8e:	4603      	mov	r3, r0
}
 8013a90:	4618      	mov	r0, r3
 8013a92:	3710      	adds	r7, #16
 8013a94:	46bd      	mov	sp, r7
 8013a96:	bd80      	pop	{r7, pc}

08013a98 <zb_heap_free>:

void
zb_heap_free(struct ZigBeeT *zb, void *ptr, const char *filename, unsigned int line)
{
 8013a98:	b580      	push	{r7, lr}
 8013a9a:	b084      	sub	sp, #16
 8013a9c:	af00      	add	r7, sp, #0
 8013a9e:	60f8      	str	r0, [r7, #12]
 8013aa0:	60b9      	str	r1, [r7, #8]
 8013aa2:	607a      	str	r2, [r7, #4]
 8013aa4:	603b      	str	r3, [r7, #0]
    free(ptr);
 8013aa6:	68b8      	ldr	r0, [r7, #8]
 8013aa8:	f003 f954 	bl	8016d54 <free>
}
 8013aac:	bf00      	nop
 8013aae:	3710      	adds	r7, #16
 8013ab0:	46bd      	mov	sp, r7
 8013ab2:	bd80      	pop	{r7, pc}

08013ab4 <WpanCrc>:
    0x7BC7, 0x6A4E, 0x58D5, 0x495C, 0x3DE3, 0x2C6A, 0x1EF1, 0x0F78
};

uint16_t
WpanCrc(uint16_t crc, const void *dataPtr, unsigned int dataLen)
{
 8013ab4:	b480      	push	{r7}
 8013ab6:	b087      	sub	sp, #28
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	4603      	mov	r3, r0
 8013abc:	60b9      	str	r1, [r7, #8]
 8013abe:	607a      	str	r2, [r7, #4]
 8013ac0:	81fb      	strh	r3, [r7, #14]
    const uint8_t *p = dataPtr;
 8013ac2:	68bb      	ldr	r3, [r7, #8]
 8013ac4:	617b      	str	r3, [r7, #20]
     * Step 4: Repeat until out of data.
     *
     * Non-Reflected CRCs use the same algorithm, except that the crc register
     * is shifted left, and the table needs to be regenerated.
     */
    while (dataLen--) {
 8013ac6:	e00e      	b.n	8013ae6 <WpanCrc+0x32>
        crc = (crc >> 8) ^ wpanCrcTable[(crc & 0xff) ^ *p++];
 8013ac8:	89fb      	ldrh	r3, [r7, #14]
 8013aca:	0a1b      	lsrs	r3, r3, #8
 8013acc:	b29a      	uxth	r2, r3
 8013ace:	89fb      	ldrh	r3, [r7, #14]
 8013ad0:	b2d9      	uxtb	r1, r3
 8013ad2:	697b      	ldr	r3, [r7, #20]
 8013ad4:	1c58      	adds	r0, r3, #1
 8013ad6:	6178      	str	r0, [r7, #20]
 8013ad8:	781b      	ldrb	r3, [r3, #0]
 8013ada:	404b      	eors	r3, r1
 8013adc:	4908      	ldr	r1, [pc, #32]	@ (8013b00 <WpanCrc+0x4c>)
 8013ade:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8013ae2:	4053      	eors	r3, r2
 8013ae4:	81fb      	strh	r3, [r7, #14]
    while (dataLen--) {
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	1e5a      	subs	r2, r3, #1
 8013aea:	607a      	str	r2, [r7, #4]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d1eb      	bne.n	8013ac8 <WpanCrc+0x14>
    }
    return crc;
 8013af0:	89fb      	ldrh	r3, [r7, #14]
}
 8013af2:	4618      	mov	r0, r3
 8013af4:	371c      	adds	r7, #28
 8013af6:	46bd      	mov	sp, r7
 8013af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013afc:	4770      	bx	lr
 8013afe:	bf00      	nop
 8013b00:	08019edc 	.word	0x08019edc

08013b04 <Zigbee_CallBackProcessing>:
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef
Zigbee_CallBackProcessing(void)
{
 8013b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013b06:	b0cf      	sub	sp, #316	@ 0x13c
 8013b08:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 8013b0a:	2300      	movs	r3, #0
 8013b0c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    struct zb_ipc_m4_cb_info_t *info = NULL;
 8013b10:	2300      	movs	r3, #0
 8013b12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Zigbee_Cmd_Request_t *p_notification;
    uint32_t retval = 0;
 8013b16:	2300      	movs	r3, #0
 8013b18:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    /* Get pointer on received event buffer from M0 */
    p_notification = ZIGBEE_Get_NotificationPayloadBuffer();
 8013b1c:	f002 faa8 	bl	8016070 <ZIGBEE_Get_NotificationPayloadBuffer>
 8013b20:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

    switch (p_notification->ID) {
 8013b24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	f240 421c 	movw	r2, #1052	@ 0x41c
 8013b2e:	4293      	cmp	r3, r2
 8013b30:	f201 82f0 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013b34:	f240 4205 	movw	r2, #1029	@ 0x405
 8013b38:	4293      	cmp	r3, r2
 8013b3a:	d22d      	bcs.n	8013b98 <Zigbee_CallBackProcessing+0x94>
 8013b3c:	f240 321d 	movw	r2, #797	@ 0x31d
 8013b40:	4293      	cmp	r3, r2
 8013b42:	f201 82e7 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013b46:	f240 3206 	movw	r2, #774	@ 0x306
 8013b4a:	4293      	cmp	r3, r2
 8013b4c:	d25c      	bcs.n	8013c08 <Zigbee_CallBackProcessing+0x104>
 8013b4e:	f240 2209 	movw	r2, #521	@ 0x209
 8013b52:	4293      	cmp	r3, r2
 8013b54:	f000 847e 	beq.w	8014454 <Zigbee_CallBackProcessing+0x950>
 8013b58:	f240 2209 	movw	r2, #521	@ 0x209
 8013b5c:	4293      	cmp	r3, r2
 8013b5e:	f201 82d9 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013b62:	f240 2207 	movw	r2, #519	@ 0x207
 8013b66:	4293      	cmp	r3, r2
 8013b68:	f000 8443 	beq.w	80143f2 <Zigbee_CallBackProcessing+0x8ee>
 8013b6c:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8013b70:	f081 82d0 	bcs.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013b74:	f240 2205 	movw	r2, #517	@ 0x205
 8013b78:	4293      	cmp	r3, r2
 8013b7a:	f000 840c 	beq.w	8014396 <Zigbee_CallBackProcessing+0x892>
 8013b7e:	f240 2205 	movw	r2, #517	@ 0x205
 8013b82:	4293      	cmp	r3, r2
 8013b84:	f201 82c6 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013b88:	2b3e      	cmp	r3, #62	@ 0x3e
 8013b8a:	f200 8133 	bhi.w	8013df4 <Zigbee_CallBackProcessing+0x2f0>
 8013b8e:	2b0d      	cmp	r3, #13
 8013b90:	f080 80c4 	bcs.w	8013d1c <Zigbee_CallBackProcessing+0x218>
 8013b94:	f001 babe 	b.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013b98:	f2a3 4305 	subw	r3, r3, #1029	@ 0x405
 8013b9c:	2b17      	cmp	r3, #23
 8013b9e:	f201 82b9 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8013ba8 <Zigbee_CallBackProcessing+0xa4>)
 8013ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ba8:	08014dab 	.word	0x08014dab
 8013bac:	08015115 	.word	0x08015115
 8013bb0:	08015115 	.word	0x08015115
 8013bb4:	08015115 	.word	0x08015115
 8013bb8:	08015115 	.word	0x08015115
 8013bbc:	08014df3 	.word	0x08014df3
 8013bc0:	08015115 	.word	0x08015115
 8013bc4:	08015115 	.word	0x08015115
 8013bc8:	08015115 	.word	0x08015115
 8013bcc:	08015115 	.word	0x08015115
 8013bd0:	08014e3b 	.word	0x08014e3b
 8013bd4:	08015115 	.word	0x08015115
 8013bd8:	08015115 	.word	0x08015115
 8013bdc:	08015115 	.word	0x08015115
 8013be0:	08014eaf 	.word	0x08014eaf
 8013be4:	08015115 	.word	0x08015115
 8013be8:	08015115 	.word	0x08015115
 8013bec:	08014f39 	.word	0x08014f39
 8013bf0:	08015115 	.word	0x08015115
 8013bf4:	08014f93 	.word	0x08014f93
 8013bf8:	08015115 	.word	0x08015115
 8013bfc:	08014fed 	.word	0x08014fed
 8013c00:	08015115 	.word	0x08015115
 8013c04:	08015047 	.word	0x08015047
 8013c08:	f2a3 3306 	subw	r3, r3, #774	@ 0x306
 8013c0c:	2b17      	cmp	r3, #23
 8013c0e:	f201 8281 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013c12:	a201      	add	r2, pc, #4	@ (adr r2, 8013c18 <Zigbee_CallBackProcessing+0x114>)
 8013c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c18:	080144d5 	.word	0x080144d5
 8013c1c:	08015115 	.word	0x08015115
 8013c20:	0801458d 	.word	0x0801458d
 8013c24:	08015115 	.word	0x08015115
 8013c28:	08015115 	.word	0x08015115
 8013c2c:	08015115 	.word	0x08015115
 8013c30:	080145e9 	.word	0x080145e9
 8013c34:	08015115 	.word	0x08015115
 8013c38:	08014645 	.word	0x08014645
 8013c3c:	08015115 	.word	0x08015115
 8013c40:	08015115 	.word	0x08015115
 8013c44:	08015115 	.word	0x08015115
 8013c48:	08015115 	.word	0x08015115
 8013c4c:	08015115 	.word	0x08015115
 8013c50:	08015115 	.word	0x08015115
 8013c54:	08015115 	.word	0x08015115
 8013c58:	08015115 	.word	0x08015115
 8013c5c:	08015115 	.word	0x08015115
 8013c60:	08015115 	.word	0x08015115
 8013c64:	08015115 	.word	0x08015115
 8013c68:	08015115 	.word	0x08015115
 8013c6c:	08015115 	.word	0x08015115
 8013c70:	08015115 	.word	0x08015115
 8013c74:	08014531 	.word	0x08014531
 8013c78:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8013c7c:	2b24      	cmp	r3, #36	@ 0x24
 8013c7e:	f201 8249 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013c82:	a201      	add	r2, pc, #4	@ (adr r2, 8013c88 <Zigbee_CallBackProcessing+0x184>)
 8013c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c88:	08014743 	.word	0x08014743
 8013c8c:	08015115 	.word	0x08015115
 8013c90:	0801479b 	.word	0x0801479b
 8013c94:	08015115 	.word	0x08015115
 8013c98:	0801480d 	.word	0x0801480d
 8013c9c:	08015115 	.word	0x08015115
 8013ca0:	08014865 	.word	0x08014865
 8013ca4:	08015115 	.word	0x08015115
 8013ca8:	080148bd 	.word	0x080148bd
 8013cac:	08015115 	.word	0x08015115
 8013cb0:	08014915 	.word	0x08014915
 8013cb4:	08015115 	.word	0x08015115
 8013cb8:	0801496d 	.word	0x0801496d
 8013cbc:	08015115 	.word	0x08015115
 8013cc0:	080149c3 	.word	0x080149c3
 8013cc4:	08015115 	.word	0x08015115
 8013cc8:	08015115 	.word	0x08015115
 8013ccc:	08015115 	.word	0x08015115
 8013cd0:	080146a1 	.word	0x080146a1
 8013cd4:	08015115 	.word	0x08015115
 8013cd8:	08014a0d 	.word	0x08014a0d
 8013cdc:	08015115 	.word	0x08015115
 8013ce0:	08014a67 	.word	0x08014a67
 8013ce4:	08015115 	.word	0x08015115
 8013ce8:	08014ac1 	.word	0x08014ac1
 8013cec:	08015115 	.word	0x08015115
 8013cf0:	08014b35 	.word	0x08014b35
 8013cf4:	08015115 	.word	0x08015115
 8013cf8:	08014b8f 	.word	0x08014b8f
 8013cfc:	08015115 	.word	0x08015115
 8013d00:	08014be9 	.word	0x08014be9
 8013d04:	08015115 	.word	0x08015115
 8013d08:	08014c43 	.word	0x08014c43
 8013d0c:	08015115 	.word	0x08015115
 8013d10:	08014c9d 	.word	0x08014c9d
 8013d14:	08015115 	.word	0x08015115
 8013d18:	08014cf7 	.word	0x08014cf7
 8013d1c:	3b0d      	subs	r3, #13
 8013d1e:	2b31      	cmp	r3, #49	@ 0x31
 8013d20:	f201 81f8 	bhi.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013d24:	a201      	add	r2, pc, #4	@ (adr r2, 8013d2c <Zigbee_CallBackProcessing+0x228>)
 8013d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d2a:	bf00      	nop
 8013d2c:	08013e09 	.word	0x08013e09
 8013d30:	08015115 	.word	0x08015115
 8013d34:	08015115 	.word	0x08015115
 8013d38:	08015115 	.word	0x08015115
 8013d3c:	08015115 	.word	0x08015115
 8013d40:	08013e6f 	.word	0x08013e6f
 8013d44:	08015115 	.word	0x08015115
 8013d48:	08015115 	.word	0x08015115
 8013d4c:	08015115 	.word	0x08015115
 8013d50:	08015115 	.word	0x08015115
 8013d54:	08015115 	.word	0x08015115
 8013d58:	08015115 	.word	0x08015115
 8013d5c:	08015115 	.word	0x08015115
 8013d60:	08013ee3 	.word	0x08013ee3
 8013d64:	08015115 	.word	0x08015115
 8013d68:	08015115 	.word	0x08015115
 8013d6c:	08013f3f 	.word	0x08013f3f
 8013d70:	08015115 	.word	0x08015115
 8013d74:	08013fa7 	.word	0x08013fa7
 8013d78:	08015115 	.word	0x08015115
 8013d7c:	0801400f 	.word	0x0801400f
 8013d80:	08015115 	.word	0x08015115
 8013d84:	08014077 	.word	0x08014077
 8013d88:	08015115 	.word	0x08015115
 8013d8c:	08015115 	.word	0x08015115
 8013d90:	080140df 	.word	0x080140df
 8013d94:	08015115 	.word	0x08015115
 8013d98:	08015115 	.word	0x08015115
 8013d9c:	08014161 	.word	0x08014161
 8013da0:	08015115 	.word	0x08015115
 8013da4:	080141c9 	.word	0x080141c9
 8013da8:	08015115 	.word	0x08015115
 8013dac:	08015115 	.word	0x08015115
 8013db0:	08015115 	.word	0x08015115
 8013db4:	080141e7 	.word	0x080141e7
 8013db8:	08015115 	.word	0x08015115
 8013dbc:	08015115 	.word	0x08015115
 8013dc0:	08015115 	.word	0x08015115
 8013dc4:	0801423f 	.word	0x0801423f
 8013dc8:	08015115 	.word	0x08015115
 8013dcc:	08015115 	.word	0x08015115
 8013dd0:	08015115 	.word	0x08015115
 8013dd4:	08015115 	.word	0x08015115
 8013dd8:	08015115 	.word	0x08015115
 8013ddc:	0801428f 	.word	0x0801428f
 8013de0:	08015115 	.word	0x08015115
 8013de4:	080142e7 	.word	0x080142e7
 8013de8:	08015115 	.word	0x08015115
 8013dec:	0801433f 	.word	0x0801433f
 8013df0:	080150c1 	.word	0x080150c1
 8013df4:	f5b3 7f93 	cmp.w	r3, #294	@ 0x126
 8013df8:	f081 818c 	bcs.w	8015114 <Zigbee_CallBackProcessing+0x1610>
 8013dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013e00:	f63f af3a 	bhi.w	8013c78 <Zigbee_CallBackProcessing+0x174>
 8013e04:	f001 b986 	b.w	8015114 <Zigbee_CallBackProcessing+0x1610>
        case MSG_M0TOM4_ZB_DESTROY_CB:
            zb_ipc_globals.zb = NULL;
 8013e08:	4bbb      	ldr	r3, [pc, #748]	@ (80140f8 <Zigbee_CallBackProcessing+0x5f4>)
 8013e0a:	2200      	movs	r2, #0
 8013e0c:	601a      	str	r2, [r3, #0]
            assert(p_notification->Size == 1);
 8013e0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e12:	685b      	ldr	r3, [r3, #4]
 8013e14:	2b01      	cmp	r3, #1
 8013e16:	d006      	beq.n	8013e26 <Zigbee_CallBackProcessing+0x322>
 8013e18:	4bb8      	ldr	r3, [pc, #736]	@ (80140fc <Zigbee_CallBackProcessing+0x5f8>)
 8013e1a:	4ab9      	ldr	r2, [pc, #740]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 8013e1c:	f640 51ed 	movw	r1, #3565	@ 0xded
 8013e20:	48b8      	ldr	r0, [pc, #736]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 8013e22:	f002 ff71 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[0];
 8013e26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e2a:	689b      	ldr	r3, [r3, #8]
 8013e2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013e30:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	f001 8171 	beq.w	801511c <Zigbee_CallBackProcessing+0x1618>
 8013e3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	f001 816b 	beq.w	801511c <Zigbee_CallBackProcessing+0x1618>
                void (*callback)(void *arg);

                callback = (void (*)(void *arg))info->callback;
 8013e46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013e4a:	681a      	ldr	r2, [r3, #0]
 8013e4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e50:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8013e54:	601a      	str	r2, [r3, #0]
                callback(info->arg);
 8013e56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013e5a:	685a      	ldr	r2, [r3, #4]
 8013e5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e60:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	4610      	mov	r0, r2
 8013e68:	4798      	blx	r3
            }
            break;
 8013e6a:	f001 b957 	b.w	801511c <Zigbee_CallBackProcessing+0x1618>
        case MSG_M0TOM4_FILTER_MSG_CB:
        {
            struct zb_msg_filter_cb_info_t *cb_info;
            enum zb_msg_filter_rc filter_rc;

            assert(p_notification->Size == 3);
 8013e6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e72:	685b      	ldr	r3, [r3, #4]
 8013e74:	2b03      	cmp	r3, #3
 8013e76:	d006      	beq.n	8013e86 <Zigbee_CallBackProcessing+0x382>
 8013e78:	4ba3      	ldr	r3, [pc, #652]	@ (8014108 <Zigbee_CallBackProcessing+0x604>)
 8013e7a:	4aa1      	ldr	r2, [pc, #644]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 8013e7c:	f640 51fc 	movw	r1, #3580	@ 0xdfc
 8013e80:	48a0      	ldr	r0, [pc, #640]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 8013e82:	f002 ff41 	bl	8016d08 <__assert_func>
            cb_info = (struct zb_msg_filter_cb_info_t *)p_notification->Data[2];
 8013e86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e8a:	691a      	ldr	r2, [r3, #16]
 8013e8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e90:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013e94:	601a      	str	r2, [r3, #0]
            filter_rc = cb_info->callback(zb_ipc_globals.zb, (uint32_t)p_notification->Data[0],
 8013e96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e9a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	685d      	ldr	r5, [r3, #4]
 8013ea2:	4b95      	ldr	r3, [pc, #596]	@ (80140f8 <Zigbee_CallBackProcessing+0x5f4>)
 8013ea4:	6818      	ldr	r0, [r3, #0]
 8013ea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013eaa:	6899      	ldr	r1, [r3, #8]
                    (void *)p_notification->Data[1], cb_info->arg);
 8013eac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013eb0:	68db      	ldr	r3, [r3, #12]
            filter_rc = cb_info->callback(zb_ipc_globals.zb, (uint32_t)p_notification->Data[0],
 8013eb2:	461e      	mov	r6, r3
 8013eb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013eb8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	689b      	ldr	r3, [r3, #8]
 8013ec0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8013ec4:	f2a2 141d 	subw	r4, r2, #285	@ 0x11d
 8013ec8:	4632      	mov	r2, r6
 8013eca:	47a8      	blx	r5
 8013ecc:	4603      	mov	r3, r0
 8013ece:	7023      	strb	r3, [r4, #0]
            retval = (uint32_t)filter_rc;
 8013ed0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013ed4:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8013ed8:	781b      	ldrb	r3, [r3, #0]
 8013eda:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 8013ede:	f001 b980 	b.w	80151e2 <Zigbee_CallBackProcessing+0x16de>

        case MSG_M0TOM4_TIMER_CB:
        {
            struct ZbTimerT *timer;

            assert(p_notification->Size == 1);
 8013ee2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013ee6:	685b      	ldr	r3, [r3, #4]
 8013ee8:	2b01      	cmp	r3, #1
 8013eea:	d006      	beq.n	8013efa <Zigbee_CallBackProcessing+0x3f6>
 8013eec:	4b83      	ldr	r3, [pc, #524]	@ (80140fc <Zigbee_CallBackProcessing+0x5f8>)
 8013eee:	4a84      	ldr	r2, [pc, #528]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 8013ef0:	f640 6108 	movw	r1, #3592	@ 0xe08
 8013ef4:	4883      	ldr	r0, [pc, #524]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 8013ef6:	f002 ff07 	bl	8016d08 <__assert_func>
            timer = (struct ZbTimerT *)p_notification->Data[0];
 8013efa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013efe:	689a      	ldr	r2, [r3, #8]
 8013f00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f04:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8013f08:	601a      	str	r2, [r3, #0]
            if (timer->callback != NULL) {
 8013f0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f0e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	f001 8102 	beq.w	8015120 <Zigbee_CallBackProcessing+0x161c>
                timer->callback(NULL, timer->arg);
 8013f1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f20:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	681b      	ldr	r3, [r3, #0]
 8013f28:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8013f2c:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8013f30:	6812      	ldr	r2, [r2, #0]
 8013f32:	6852      	ldr	r2, [r2, #4]
 8013f34:	4611      	mov	r1, r2
 8013f36:	2000      	movs	r0, #0
 8013f38:	4798      	blx	r3
            }
            break;
 8013f3a:	f001 b8f1 	b.w	8015120 <Zigbee_CallBackProcessing+0x161c>
        }

        case MSG_M0TOM4_STARTUP_CB:
            assert(p_notification->Size == 2);
 8013f3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f42:	685b      	ldr	r3, [r3, #4]
 8013f44:	2b02      	cmp	r3, #2
 8013f46:	d006      	beq.n	8013f56 <Zigbee_CallBackProcessing+0x452>
 8013f48:	4b70      	ldr	r3, [pc, #448]	@ (801410c <Zigbee_CallBackProcessing+0x608>)
 8013f4a:	4a6d      	ldr	r2, [pc, #436]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 8013f4c:	f640 6111 	movw	r1, #3601	@ 0xe11
 8013f50:	486c      	ldr	r0, [pc, #432]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 8013f52:	f002 fed9 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8013f56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f5a:	68db      	ldr	r3, [r3, #12]
 8013f5c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013f60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	f001 80dd 	beq.w	8015124 <Zigbee_CallBackProcessing+0x1620>
 8013f6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f6e:	681b      	ldr	r3, [r3, #0]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	f001 80d7 	beq.w	8015124 <Zigbee_CallBackProcessing+0x1620>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8013f76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f7a:	681a      	ldr	r2, [r3, #0]
 8013f7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f80:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013f84:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8013f86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f8a:	689b      	ldr	r3, [r3, #8]
 8013f8c:	b2da      	uxtb	r2, r3
 8013f8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f92:	6859      	ldr	r1, [r3, #4]
 8013f94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f98:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	4610      	mov	r0, r2
 8013fa0:	4798      	blx	r3
            }
            break;
 8013fa2:	f001 b8bf 	b.w	8015124 <Zigbee_CallBackProcessing+0x1620>

        case MSG_M0TOM4_STARTUP_REJOIN_CB:
            assert(p_notification->Size == 2);
 8013fa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013faa:	685b      	ldr	r3, [r3, #4]
 8013fac:	2b02      	cmp	r3, #2
 8013fae:	d006      	beq.n	8013fbe <Zigbee_CallBackProcessing+0x4ba>
 8013fb0:	4b56      	ldr	r3, [pc, #344]	@ (801410c <Zigbee_CallBackProcessing+0x608>)
 8013fb2:	4a53      	ldr	r2, [pc, #332]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 8013fb4:	f640 611c 	movw	r1, #3612	@ 0xe1c
 8013fb8:	4852      	ldr	r0, [pc, #328]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 8013fba:	f002 fea5 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8013fbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013fc2:	68db      	ldr	r3, [r3, #12]
 8013fc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013fc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	f001 80ab 	beq.w	8015128 <Zigbee_CallBackProcessing+0x1624>
 8013fd2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	f001 80a5 	beq.w	8015128 <Zigbee_CallBackProcessing+0x1624>
                void (*callback)(struct ZbNlmeJoinConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeJoinConfT *conf, void *arg))info->callback;
 8013fde:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013fe2:	681a      	ldr	r2, [r3, #0]
 8013fe4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013fe8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8013fec:	601a      	str	r2, [r3, #0]
                callback((struct ZbNlmeJoinConfT *)p_notification->Data[0], info->arg);
 8013fee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013ff2:	689b      	ldr	r3, [r3, #8]
 8013ff4:	4618      	mov	r0, r3
 8013ff6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013ffa:	685a      	ldr	r2, [r3, #4]
 8013ffc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014000:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	4611      	mov	r1, r2
 8014008:	4798      	blx	r3
            }
            break;
 801400a:	f001 b88d 	b.w	8015128 <Zigbee_CallBackProcessing+0x1624>

        case MSG_M0TOM4_STARTUP_PERSIST_CB:
            assert(p_notification->Size == 2);
 801400e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014012:	685b      	ldr	r3, [r3, #4]
 8014014:	2b02      	cmp	r3, #2
 8014016:	d006      	beq.n	8014026 <Zigbee_CallBackProcessing+0x522>
 8014018:	4b3c      	ldr	r3, [pc, #240]	@ (801410c <Zigbee_CallBackProcessing+0x608>)
 801401a:	4a39      	ldr	r2, [pc, #228]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 801401c:	f640 6127 	movw	r1, #3623	@ 0xe27
 8014020:	4838      	ldr	r0, [pc, #224]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 8014022:	f002 fe71 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014026:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801402a:	68db      	ldr	r3, [r3, #12]
 801402c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014030:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014034:	2b00      	cmp	r3, #0
 8014036:	f001 8079 	beq.w	801512c <Zigbee_CallBackProcessing+0x1628>
 801403a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801403e:	681b      	ldr	r3, [r3, #0]
 8014040:	2b00      	cmp	r3, #0
 8014042:	f001 8073 	beq.w	801512c <Zigbee_CallBackProcessing+0x1628>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8014046:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801404a:	681a      	ldr	r2, [r3, #0]
 801404c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014050:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8014054:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8014056:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801405a:	689b      	ldr	r3, [r3, #8]
 801405c:	b2da      	uxtb	r2, r3
 801405e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014062:	6859      	ldr	r1, [r3, #4]
 8014064:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014068:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	4610      	mov	r0, r2
 8014070:	4798      	blx	r3
            }
            break;
 8014072:	f001 b85b 	b.w	801512c <Zigbee_CallBackProcessing+0x1628>

        case MSG_M0TOM4_STARTUP_FINDBIND_CB:
            assert(p_notification->Size == 2);
 8014076:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801407a:	685b      	ldr	r3, [r3, #4]
 801407c:	2b02      	cmp	r3, #2
 801407e:	d006      	beq.n	801408e <Zigbee_CallBackProcessing+0x58a>
 8014080:	4b22      	ldr	r3, [pc, #136]	@ (801410c <Zigbee_CallBackProcessing+0x608>)
 8014082:	4a1f      	ldr	r2, [pc, #124]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 8014084:	f640 6132 	movw	r1, #3634	@ 0xe32
 8014088:	481e      	ldr	r0, [pc, #120]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 801408a:	f002 fe3d 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801408e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014092:	68db      	ldr	r3, [r3, #12]
 8014094:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014098:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801409c:	2b00      	cmp	r3, #0
 801409e:	f001 8047 	beq.w	8015130 <Zigbee_CallBackProcessing+0x162c>
 80140a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	f001 8041 	beq.w	8015130 <Zigbee_CallBackProcessing+0x162c>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 80140ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80140b2:	681a      	ldr	r2, [r3, #0]
 80140b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80140b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80140bc:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 80140be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80140c2:	689b      	ldr	r3, [r3, #8]
 80140c4:	b2da      	uxtb	r2, r3
 80140c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80140ca:	6859      	ldr	r1, [r3, #4]
 80140cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80140d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	4610      	mov	r0, r2
 80140d8:	4798      	blx	r3
            }
            break;
 80140da:	f001 b829 	b.w	8015130 <Zigbee_CallBackProcessing+0x162c>

        case MSG_M0TOM4_STARTUP_TCSO_CB:
            assert(p_notification->Size == 2);
 80140de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80140e2:	685b      	ldr	r3, [r3, #4]
 80140e4:	2b02      	cmp	r3, #2
 80140e6:	d013      	beq.n	8014110 <Zigbee_CallBackProcessing+0x60c>
 80140e8:	4b08      	ldr	r3, [pc, #32]	@ (801410c <Zigbee_CallBackProcessing+0x608>)
 80140ea:	4a05      	ldr	r2, [pc, #20]	@ (8014100 <Zigbee_CallBackProcessing+0x5fc>)
 80140ec:	f640 613d 	movw	r1, #3645	@ 0xe3d
 80140f0:	4804      	ldr	r0, [pc, #16]	@ (8014104 <Zigbee_CallBackProcessing+0x600>)
 80140f2:	f002 fe09 	bl	8016d08 <__assert_func>
 80140f6:	bf00      	nop
 80140f8:	2000055c 	.word	0x2000055c
 80140fc:	0801930c 	.word	0x0801930c
 8014100:	0801a108 	.word	0x0801a108
 8014104:	0801927c 	.word	0x0801927c
 8014108:	08019328 	.word	0x08019328
 801410c:	08019344 	.word	0x08019344
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014110:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014114:	68db      	ldr	r3, [r3, #12]
 8014116:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801411a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801411e:	2b00      	cmp	r3, #0
 8014120:	f001 8008 	beq.w	8015134 <Zigbee_CallBackProcessing+0x1630>
 8014124:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	2b00      	cmp	r3, #0
 801412c:	f001 8002 	beq.w	8015134 <Zigbee_CallBackProcessing+0x1630>
                void (*callback)(enum ZbTcsoStatusT status, void *arg);

                callback = (void (*)(enum ZbTcsoStatusT status, void *arg))info->callback;
 8014130:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014134:	681a      	ldr	r2, [r3, #0]
 8014136:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801413a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801413e:	601a      	str	r2, [r3, #0]
                callback((enum ZbTcsoStatusT)p_notification->Data[0], info->arg);
 8014140:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014144:	689b      	ldr	r3, [r3, #8]
 8014146:	b2da      	uxtb	r2, r3
 8014148:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801414c:	6859      	ldr	r1, [r3, #4]
 801414e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014152:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	4610      	mov	r0, r2
 801415a:	4798      	blx	r3
            }
            break;
 801415c:	f000 bfea 	b.w	8015134 <Zigbee_CallBackProcessing+0x1630>

        case MSG_M0TOM4_STARTUP_TC_REJOIN_CB:
            assert(p_notification->Size == 2);
 8014160:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014164:	685b      	ldr	r3, [r3, #4]
 8014166:	2b02      	cmp	r3, #2
 8014168:	d006      	beq.n	8014178 <Zigbee_CallBackProcessing+0x674>
 801416a:	4bc2      	ldr	r3, [pc, #776]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 801416c:	4ac2      	ldr	r2, [pc, #776]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 801416e:	f640 6148 	movw	r1, #3656	@ 0xe48
 8014172:	48c2      	ldr	r0, [pc, #776]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 8014174:	f002 fdc8 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014178:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801417c:	68db      	ldr	r3, [r3, #12]
 801417e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014182:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014186:	2b00      	cmp	r3, #0
 8014188:	f000 87d6 	beq.w	8015138 <Zigbee_CallBackProcessing+0x1634>
 801418c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	2b00      	cmp	r3, #0
 8014194:	f000 87d0 	beq.w	8015138 <Zigbee_CallBackProcessing+0x1634>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8014198:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801419c:	681a      	ldr	r2, [r3, #0]
 801419e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80141a2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80141a6:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 80141a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80141ac:	689b      	ldr	r3, [r3, #8]
 80141ae:	b2da      	uxtb	r2, r3
 80141b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80141b4:	6859      	ldr	r1, [r3, #4]
 80141b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80141ba:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	4610      	mov	r0, r2
 80141c2:	4798      	blx	r3
            }
            break;
 80141c4:	f000 bfb8 	b.w	8015138 <Zigbee_CallBackProcessing+0x1634>

        case MSG_M0TOM4_PERSIST_CB:
            if (zb_persist_cb != NULL) {
 80141c8:	4bad      	ldr	r3, [pc, #692]	@ (8014480 <Zigbee_CallBackProcessing+0x97c>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	f000 87b5 	beq.w	801513c <Zigbee_CallBackProcessing+0x1638>
                zb_persist_cb(zb_ipc_globals.zb, zb_persist_arg);
 80141d2:	4bab      	ldr	r3, [pc, #684]	@ (8014480 <Zigbee_CallBackProcessing+0x97c>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	4aab      	ldr	r2, [pc, #684]	@ (8014484 <Zigbee_CallBackProcessing+0x980>)
 80141d8:	6812      	ldr	r2, [r2, #0]
 80141da:	49ab      	ldr	r1, [pc, #684]	@ (8014488 <Zigbee_CallBackProcessing+0x984>)
 80141dc:	6809      	ldr	r1, [r1, #0]
 80141de:	4610      	mov	r0, r2
 80141e0:	4798      	blx	r3
            }
            break;
 80141e2:	f000 bfab 	b.w	801513c <Zigbee_CallBackProcessing+0x1638>

        case MSG_M0TOM4_ZB_LEAVE_CB:
            assert(p_notification->Size == 2);
 80141e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80141ea:	685b      	ldr	r3, [r3, #4]
 80141ec:	2b02      	cmp	r3, #2
 80141ee:	d006      	beq.n	80141fe <Zigbee_CallBackProcessing+0x6fa>
 80141f0:	4ba0      	ldr	r3, [pc, #640]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 80141f2:	4aa1      	ldr	r2, [pc, #644]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 80141f4:	f640 6159 	movw	r1, #3673	@ 0xe59
 80141f8:	48a0      	ldr	r0, [pc, #640]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 80141fa:	f002 fd85 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80141fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014202:	68db      	ldr	r3, [r3, #12]
 8014204:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014208:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801420c:	2b00      	cmp	r3, #0
 801420e:	f000 8797 	beq.w	8015140 <Zigbee_CallBackProcessing+0x163c>
 8014212:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	2b00      	cmp	r3, #0
 801421a:	f000 8791 	beq.w	8015140 <Zigbee_CallBackProcessing+0x163c>
                void (*callback)(struct ZbNlmeLeaveConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeLeaveConfT *conf, void *arg))info->callback;
 801421e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	637b      	str	r3, [r7, #52]	@ 0x34
                callback((struct ZbNlmeLeaveConfT *)p_notification->Data[0], info->arg);
 8014226:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801422a:	689b      	ldr	r3, [r3, #8]
 801422c:	4618      	mov	r0, r3
 801422e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014232:	685a      	ldr	r2, [r3, #4]
 8014234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014236:	4611      	mov	r1, r2
 8014238:	4798      	blx	r3
            }
            break;
 801423a:	f000 bf81 	b.w	8015140 <Zigbee_CallBackProcessing+0x163c>

        case MSG_M0TOM4_ZB_STATE_PAUSE_CB:
            assert(p_notification->Size == 1);
 801423e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014242:	685b      	ldr	r3, [r3, #4]
 8014244:	2b01      	cmp	r3, #1
 8014246:	d006      	beq.n	8014256 <Zigbee_CallBackProcessing+0x752>
 8014248:	4b90      	ldr	r3, [pc, #576]	@ (801448c <Zigbee_CallBackProcessing+0x988>)
 801424a:	4a8b      	ldr	r2, [pc, #556]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 801424c:	f640 6164 	movw	r1, #3684	@ 0xe64
 8014250:	488a      	ldr	r0, [pc, #552]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 8014252:	f002 fd59 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[0];
 8014256:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801425a:	689b      	ldr	r3, [r3, #8]
 801425c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014260:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014264:	2b00      	cmp	r3, #0
 8014266:	f000 876d 	beq.w	8015144 <Zigbee_CallBackProcessing+0x1640>
 801426a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	2b00      	cmp	r3, #0
 8014272:	f000 8767 	beq.w	8015144 <Zigbee_CallBackProcessing+0x1640>
                void (*callback)(void *arg);

                callback = (void (*)(void *arg))info->callback;
 8014276:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	63bb      	str	r3, [r7, #56]	@ 0x38
                callback(info->arg);
 801427e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014282:	685a      	ldr	r2, [r3, #4]
 8014284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014286:	4610      	mov	r0, r2
 8014288:	4798      	blx	r3
            }
            break;
 801428a:	f000 bf5b 	b.w	8015144 <Zigbee_CallBackProcessing+0x1640>

        /* void (*callback)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_GET_GRP_CB:
            assert(p_notification->Size == 2);
 801428e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014292:	685b      	ldr	r3, [r3, #4]
 8014294:	2b02      	cmp	r3, #2
 8014296:	d006      	beq.n	80142a6 <Zigbee_CallBackProcessing+0x7a2>
 8014298:	4b76      	ldr	r3, [pc, #472]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 801429a:	4a77      	ldr	r2, [pc, #476]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 801429c:	f44f 6167 	mov.w	r1, #3696	@ 0xe70
 80142a0:	4876      	ldr	r0, [pc, #472]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 80142a2:	f002 fd31 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80142a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142aa:	68db      	ldr	r3, [r3, #12]
 80142ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80142b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	f000 8747 	beq.w	8015148 <Zigbee_CallBackProcessing+0x1644>
 80142ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	f000 8741 	beq.w	8015148 <Zigbee_CallBackProcessing+0x1644>
                void (*callback)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg);

                callback = (void (*)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg))info->callback;
 80142c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                callback((struct ZbTlGetGroupIdsRspCmd *)p_notification->Data[0], info->arg);
 80142ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142d2:	689b      	ldr	r3, [r3, #8]
 80142d4:	4618      	mov	r0, r3
 80142d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142da:	685a      	ldr	r2, [r3, #4]
 80142dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142de:	4611      	mov	r1, r2
 80142e0:	4798      	blx	r3
            }
            break;
 80142e2:	f000 bf31 	b.w	8015148 <Zigbee_CallBackProcessing+0x1644>

        /* void (*callback)(struct ZbTlGetEpListRspCmd *rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_GET_EPLIST_CB:
            assert(p_notification->Size == 2);
 80142e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142ea:	685b      	ldr	r3, [r3, #4]
 80142ec:	2b02      	cmp	r3, #2
 80142ee:	d006      	beq.n	80142fe <Zigbee_CallBackProcessing+0x7fa>
 80142f0:	4b60      	ldr	r3, [pc, #384]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 80142f2:	4a61      	ldr	r2, [pc, #388]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 80142f4:	f640 617c 	movw	r1, #3708	@ 0xe7c
 80142f8:	4860      	ldr	r0, [pc, #384]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 80142fa:	f002 fd05 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80142fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014302:	68db      	ldr	r3, [r3, #12]
 8014304:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014308:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801430c:	2b00      	cmp	r3, #0
 801430e:	f000 871d 	beq.w	801514c <Zigbee_CallBackProcessing+0x1648>
 8014312:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014316:	681b      	ldr	r3, [r3, #0]
 8014318:	2b00      	cmp	r3, #0
 801431a:	f000 8717 	beq.w	801514c <Zigbee_CallBackProcessing+0x1648>
                void (*callback)(struct ZbTlGetEpListRspCmd *rsp, void *arg);

                callback = (void (*)(struct ZbTlGetEpListRspCmd *rsp, void *arg))info->callback;
 801431e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	643b      	str	r3, [r7, #64]	@ 0x40
                callback((struct ZbTlGetEpListRspCmd *)p_notification->Data[0], info->arg);
 8014326:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801432a:	689b      	ldr	r3, [r3, #8]
 801432c:	4618      	mov	r0, r3
 801432e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014332:	685a      	ldr	r2, [r3, #4]
 8014334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014336:	4611      	mov	r1, r2
 8014338:	4798      	blx	r3
            }
            break;
 801433a:	f000 bf07 	b.w	801514c <Zigbee_CallBackProcessing+0x1648>

        /* void (*callback)(struct ZbZclCommandRspT *zcl_rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_SEND_EPINFO_CB:
            assert(p_notification->Size == 2);
 801433e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014342:	685b      	ldr	r3, [r3, #4]
 8014344:	2b02      	cmp	r3, #2
 8014346:	d006      	beq.n	8014356 <Zigbee_CallBackProcessing+0x852>
 8014348:	4b4a      	ldr	r3, [pc, #296]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 801434a:	4a4b      	ldr	r2, [pc, #300]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 801434c:	f640 6188 	movw	r1, #3720	@ 0xe88
 8014350:	484a      	ldr	r0, [pc, #296]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 8014352:	f002 fcd9 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014356:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801435a:	68db      	ldr	r3, [r3, #12]
 801435c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014360:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014364:	2b00      	cmp	r3, #0
 8014366:	f000 86f3 	beq.w	8015150 <Zigbee_CallBackProcessing+0x164c>
 801436a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	2b00      	cmp	r3, #0
 8014372:	f000 86ed 	beq.w	8015150 <Zigbee_CallBackProcessing+0x164c>
                void (*callback)(struct ZbZclCommandRspT *rsp, void *arg);

                callback = (void (*)(struct ZbZclCommandRspT *rsp, void *arg))info->callback;
 8014376:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	647b      	str	r3, [r7, #68]	@ 0x44
                callback((struct ZbZclCommandRspT *)p_notification->Data[0], info->arg);
 801437e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014382:	689b      	ldr	r3, [r3, #8]
 8014384:	4618      	mov	r0, r3
 8014386:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801438a:	685a      	ldr	r2, [r3, #4]
 801438c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801438e:	4611      	mov	r1, r2
 8014390:	4798      	blx	r3
            }
            break;
 8014392:	f000 bedd 	b.w	8015150 <Zigbee_CallBackProcessing+0x164c>

        case MSG_M0TOM4_APSDE_DATA_REQ_CB:
            assert(p_notification->Size == 2);
 8014396:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801439a:	685b      	ldr	r3, [r3, #4]
 801439c:	2b02      	cmp	r3, #2
 801439e:	d006      	beq.n	80143ae <Zigbee_CallBackProcessing+0x8aa>
 80143a0:	4b34      	ldr	r3, [pc, #208]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 80143a2:	4a35      	ldr	r2, [pc, #212]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 80143a4:	f640 6193 	movw	r1, #3731	@ 0xe93
 80143a8:	4834      	ldr	r0, [pc, #208]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 80143aa:	f002 fcad 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80143ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80143b2:	68db      	ldr	r3, [r3, #12]
 80143b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80143b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80143bc:	2b00      	cmp	r3, #0
 80143be:	f000 86c9 	beq.w	8015154 <Zigbee_CallBackProcessing+0x1650>
 80143c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80143c6:	681b      	ldr	r3, [r3, #0]
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	f000 86c3 	beq.w	8015154 <Zigbee_CallBackProcessing+0x1650>
                void (*callback)(struct ZbApsdeDataConfT *conf, void *arg);

                callback = (void (*)(struct ZbApsdeDataConfT *conf, void *arg))info->callback;
 80143ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80143d2:	681b      	ldr	r3, [r3, #0]
 80143d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                callback((struct ZbApsdeDataConfT *)p_notification->Data[0], info->arg);
 80143d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80143dc:	689b      	ldr	r3, [r3, #8]
 80143de:	4618      	mov	r0, r3
 80143e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80143e4:	685a      	ldr	r2, [r3, #4]
 80143e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80143ea:	4611      	mov	r1, r2
 80143ec:	4798      	blx	r3
            }
            break;
 80143ee:	f000 beb1 	b.w	8015154 <Zigbee_CallBackProcessing+0x1650>

        case MSG_M0TOM4_APS_FILTER_ENDPOINT_CB:
        {
            struct ZbApsdeDataIndT *data_ind;
            struct aps_filter_cb_t *aps_filter_cb;
            int err = ZB_APS_FILTER_CONTINUE;
 80143f2:	2300      	movs	r3, #0
 80143f4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

            assert(p_notification->Size == 2);
 80143f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80143fc:	685b      	ldr	r3, [r3, #4]
 80143fe:	2b02      	cmp	r3, #2
 8014400:	d006      	beq.n	8014410 <Zigbee_CallBackProcessing+0x90c>
 8014402:	4b1c      	ldr	r3, [pc, #112]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 8014404:	4a1c      	ldr	r2, [pc, #112]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 8014406:	f640 61a3 	movw	r1, #3747	@ 0xea3
 801440a:	481c      	ldr	r0, [pc, #112]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 801440c:	f002 fc7c 	bl	8016d08 <__assert_func>
            data_ind = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8014410:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014414:	689b      	ldr	r3, [r3, #8]
 8014416:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
            aps_filter_cb = (struct aps_filter_cb_t *)p_notification->Data[1];
 801441a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801441e:	68db      	ldr	r3, [r3, #12]
 8014420:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            if (aps_filter_cb->callback != NULL) {
 8014424:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014428:	685b      	ldr	r3, [r3, #4]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d00b      	beq.n	8014446 <Zigbee_CallBackProcessing+0x942>
                err = aps_filter_cb->callback(data_ind, aps_filter_cb->cb_arg);
 801442e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014432:	685b      	ldr	r3, [r3, #4]
 8014434:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8014438:	6892      	ldr	r2, [r2, #8]
 801443a:	4611      	mov	r1, r2
 801443c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8014440:	4798      	blx	r3
 8014442:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014446:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 801444a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801444e:	60da      	str	r2, [r3, #12]
            break;
 8014450:	f000 bec7 	b.w	80151e2 <Zigbee_CallBackProcessing+0x16de>

        case MSG_M0TOM4_APS_FILTER_CLUSTER_CB:
        {
            struct ZbApsdeDataIndT *data_ind;
            struct aps_filter_cb_t *aps_filter_cb;
            int err = ZB_APS_FILTER_CONTINUE;
 8014454:	2300      	movs	r3, #0
 8014456:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

            assert(p_notification->Size == 2);
 801445a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801445e:	685b      	ldr	r3, [r3, #4]
 8014460:	2b02      	cmp	r3, #2
 8014462:	d015      	beq.n	8014490 <Zigbee_CallBackProcessing+0x98c>
 8014464:	4b03      	ldr	r3, [pc, #12]	@ (8014474 <Zigbee_CallBackProcessing+0x970>)
 8014466:	4a04      	ldr	r2, [pc, #16]	@ (8014478 <Zigbee_CallBackProcessing+0x974>)
 8014468:	f640 61b4 	movw	r1, #3764	@ 0xeb4
 801446c:	4803      	ldr	r0, [pc, #12]	@ (801447c <Zigbee_CallBackProcessing+0x978>)
 801446e:	f002 fc4b 	bl	8016d08 <__assert_func>
 8014472:	bf00      	nop
 8014474:	08019344 	.word	0x08019344
 8014478:	0801a108 	.word	0x0801a108
 801447c:	0801927c 	.word	0x0801927c
 8014480:	2000054c 	.word	0x2000054c
 8014484:	2000055c 	.word	0x2000055c
 8014488:	20000550 	.word	0x20000550
 801448c:	0801930c 	.word	0x0801930c
            data_ind = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8014490:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014494:	689b      	ldr	r3, [r3, #8]
 8014496:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            aps_filter_cb = (struct aps_filter_cb_t *)p_notification->Data[1];
 801449a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801449e:	68db      	ldr	r3, [r3, #12]
 80144a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            if (aps_filter_cb->callback != NULL) {
 80144a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80144a8:	685b      	ldr	r3, [r3, #4]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d00b      	beq.n	80144c6 <Zigbee_CallBackProcessing+0x9c2>
                err = aps_filter_cb->callback(data_ind, aps_filter_cb->cb_arg);
 80144ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80144b2:	685b      	ldr	r3, [r3, #4]
 80144b4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80144b8:	6892      	ldr	r2, [r2, #8]
 80144ba:	4611      	mov	r1, r2
 80144bc:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80144c0:	4798      	blx	r3
 80144c2:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 80144c6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80144ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80144ce:	60da      	str	r2, [r3, #12]
            break;
 80144d0:	f000 be87 	b.w	80151e2 <Zigbee_CallBackProcessing+0x16de>
        }

        case MSG_M0TOM4_NLME_NET_DISC_CB:
            assert(p_notification->Size == 2);
 80144d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80144d8:	685b      	ldr	r3, [r3, #4]
 80144da:	2b02      	cmp	r3, #2
 80144dc:	d006      	beq.n	80144ec <Zigbee_CallBackProcessing+0x9e8>
 80144de:	4bc5      	ldr	r3, [pc, #788]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 80144e0:	4ac5      	ldr	r2, [pc, #788]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 80144e2:	f44f 616c 	mov.w	r1, #3776	@ 0xec0
 80144e6:	48c5      	ldr	r0, [pc, #788]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 80144e8:	f002 fc0e 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80144ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80144f0:	68db      	ldr	r3, [r3, #12]
 80144f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80144f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	f000 862c 	beq.w	8015158 <Zigbee_CallBackProcessing+0x1654>
 8014500:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014504:	681b      	ldr	r3, [r3, #0]
 8014506:	2b00      	cmp	r3, #0
 8014508:	f000 8626 	beq.w	8015158 <Zigbee_CallBackProcessing+0x1654>
                void (*callback)(struct ZbNlmeNetDiscConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeNetDiscConfT *conf, void *arg))info->callback;
 801450c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                callback((struct ZbNlmeNetDiscConfT *)p_notification->Data[0], info->arg);
 8014516:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801451a:	689b      	ldr	r3, [r3, #8]
 801451c:	4618      	mov	r0, r3
 801451e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014522:	685a      	ldr	r2, [r3, #4]
 8014524:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8014528:	4611      	mov	r1, r2
 801452a:	4798      	blx	r3
            }
            break;
 801452c:	f000 be14 	b.w	8015158 <Zigbee_CallBackProcessing+0x1654>

#ifndef CONFIG_ZB_ENDNODE
        case MSG_M0TOM4_NLME_ED_SCAN_CB:
            assert(p_notification->Size == 2);
 8014530:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014534:	685b      	ldr	r3, [r3, #4]
 8014536:	2b02      	cmp	r3, #2
 8014538:	d006      	beq.n	8014548 <Zigbee_CallBackProcessing+0xa44>
 801453a:	4bae      	ldr	r3, [pc, #696]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 801453c:	4aae      	ldr	r2, [pc, #696]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 801453e:	f640 61cc 	movw	r1, #3788	@ 0xecc
 8014542:	48ae      	ldr	r0, [pc, #696]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 8014544:	f002 fbe0 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014548:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801454c:	68db      	ldr	r3, [r3, #12]
 801454e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014552:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014556:	2b00      	cmp	r3, #0
 8014558:	f000 8600 	beq.w	801515c <Zigbee_CallBackProcessing+0x1658>
 801455c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	2b00      	cmp	r3, #0
 8014564:	f000 85fa 	beq.w	801515c <Zigbee_CallBackProcessing+0x1658>
                void (*callback)(struct ZbNlmeEdScanConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeEdScanConfT *conf, void *arg))info->callback;
 8014568:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                callback((struct ZbNlmeEdScanConfT *)p_notification->Data[0], info->arg);
 8014572:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014576:	689b      	ldr	r3, [r3, #8]
 8014578:	4618      	mov	r0, r3
 801457a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801457e:	685a      	ldr	r2, [r3, #4]
 8014580:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8014584:	4611      	mov	r1, r2
 8014586:	4798      	blx	r3
            }
            break;
 8014588:	f000 bde8 	b.w	801515c <Zigbee_CallBackProcessing+0x1658>
#endif

        case MSG_M0TOM4_NLME_LEAVE_CB:
            assert(p_notification->Size == 2);
 801458c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014590:	685b      	ldr	r3, [r3, #4]
 8014592:	2b02      	cmp	r3, #2
 8014594:	d006      	beq.n	80145a4 <Zigbee_CallBackProcessing+0xaa0>
 8014596:	4b97      	ldr	r3, [pc, #604]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 8014598:	4a97      	ldr	r2, [pc, #604]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 801459a:	f640 61d8 	movw	r1, #3800	@ 0xed8
 801459e:	4897      	ldr	r0, [pc, #604]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 80145a0:	f002 fbb2 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80145a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80145a8:	68db      	ldr	r3, [r3, #12]
 80145aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80145ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	f000 85d4 	beq.w	8015160 <Zigbee_CallBackProcessing+0x165c>
 80145b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	f000 85ce 	beq.w	8015160 <Zigbee_CallBackProcessing+0x165c>
                void (*callback)(struct ZbNlmeLeaveConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeLeaveConfT *conf, void *arg))info->callback;
 80145c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145c8:	681b      	ldr	r3, [r3, #0]
 80145ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
                callback((struct ZbNlmeLeaveConfT *)p_notification->Data[0], info->arg);
 80145ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80145d2:	689b      	ldr	r3, [r3, #8]
 80145d4:	4618      	mov	r0, r3
 80145d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145da:	685a      	ldr	r2, [r3, #4]
 80145dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80145e0:	4611      	mov	r1, r2
 80145e2:	4798      	blx	r3
            }
            break;
 80145e4:	f000 bdbc 	b.w	8015160 <Zigbee_CallBackProcessing+0x165c>

        case MSG_M0TOM4_NLME_SYNC_CB:
            assert(p_notification->Size == 2);
 80145e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80145ec:	685b      	ldr	r3, [r3, #4]
 80145ee:	2b02      	cmp	r3, #2
 80145f0:	d006      	beq.n	8014600 <Zigbee_CallBackProcessing+0xafc>
 80145f2:	4b80      	ldr	r3, [pc, #512]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 80145f4:	4a80      	ldr	r2, [pc, #512]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 80145f6:	f640 61e3 	movw	r1, #3811	@ 0xee3
 80145fa:	4880      	ldr	r0, [pc, #512]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 80145fc:	f002 fb84 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014600:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014604:	68db      	ldr	r3, [r3, #12]
 8014606:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801460a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801460e:	2b00      	cmp	r3, #0
 8014610:	f000 85a8 	beq.w	8015164 <Zigbee_CallBackProcessing+0x1660>
 8014614:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	2b00      	cmp	r3, #0
 801461c:	f000 85a2 	beq.w	8015164 <Zigbee_CallBackProcessing+0x1660>
                void (*callback)(struct ZbNlmeSyncConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeSyncConfT *discConf, void *arg))info->callback;
 8014620:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                callback((struct ZbNlmeSyncConfT *)p_notification->Data[0], info->arg);
 801462a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801462e:	689b      	ldr	r3, [r3, #8]
 8014630:	4618      	mov	r0, r3
 8014632:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014636:	685a      	ldr	r2, [r3, #4]
 8014638:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 801463c:	4611      	mov	r1, r2
 801463e:	4798      	blx	r3
            }
            break;
 8014640:	f000 bd90 	b.w	8015164 <Zigbee_CallBackProcessing+0x1660>

        case MSG_M0TOM4_NLME_ROUTE_DISC_CB:
            assert(p_notification->Size == 2);
 8014644:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014648:	685b      	ldr	r3, [r3, #4]
 801464a:	2b02      	cmp	r3, #2
 801464c:	d006      	beq.n	801465c <Zigbee_CallBackProcessing+0xb58>
 801464e:	4b69      	ldr	r3, [pc, #420]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 8014650:	4a69      	ldr	r2, [pc, #420]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 8014652:	f640 61ee 	movw	r1, #3822	@ 0xeee
 8014656:	4869      	ldr	r0, [pc, #420]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 8014658:	f002 fb56 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801465c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014660:	68db      	ldr	r3, [r3, #12]
 8014662:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014666:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801466a:	2b00      	cmp	r3, #0
 801466c:	f000 857c 	beq.w	8015168 <Zigbee_CallBackProcessing+0x1664>
 8014670:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	2b00      	cmp	r3, #0
 8014678:	f000 8576 	beq.w	8015168 <Zigbee_CallBackProcessing+0x1664>
                void (*callback)(struct ZbNlmeRouteDiscConfT *discConf, void *cbarg);

                callback = (void (*)(struct ZbNlmeRouteDiscConfT *discConf, void *cbarg))info->callback;
 801467c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                callback((struct ZbNlmeRouteDiscConfT *)p_notification->Data[0], info->arg);
 8014686:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801468a:	689b      	ldr	r3, [r3, #8]
 801468c:	4618      	mov	r0, r3
 801468e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014692:	685a      	ldr	r2, [r3, #4]
 8014694:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8014698:	4611      	mov	r1, r2
 801469a:	4798      	blx	r3
            }
            break;
 801469c:	f000 bd64 	b.w	8015168 <Zigbee_CallBackProcessing+0x1664>

        case MSG_M0TOM4_ZDO_DEVICE_ANNCE_FILTER_CB:
        {
            struct zdo_filter_cb_info_t *cb_info;

            assert(p_notification->Size == 3);
 80146a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80146a4:	685b      	ldr	r3, [r3, #4]
 80146a6:	2b03      	cmp	r3, #3
 80146a8:	d006      	beq.n	80146b8 <Zigbee_CallBackProcessing+0xbb4>
 80146aa:	4b55      	ldr	r3, [pc, #340]	@ (8014800 <Zigbee_CallBackProcessing+0xcfc>)
 80146ac:	4a52      	ldr	r2, [pc, #328]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 80146ae:	f640 61fc 	movw	r1, #3836	@ 0xefc
 80146b2:	4852      	ldr	r0, [pc, #328]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 80146b4:	f002 fb28 	bl	8016d08 <__assert_func>
            cb_info = (void *)p_notification->Data[2];
 80146b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80146bc:	691b      	ldr	r3, [r3, #16]
 80146be:	67fb      	str	r3, [r7, #124]	@ 0x7c
            if ((cb_info != NULL) && (cb_info->callback != NULL)) {
 80146c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	f000 8552 	beq.w	801516c <Zigbee_CallBackProcessing+0x1668>
 80146c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80146ca:	685b      	ldr	r3, [r3, #4]
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	f000 854d 	beq.w	801516c <Zigbee_CallBackProcessing+0x1668>
                struct ZbZdoDeviceAnnceT *msg;
                uint8_t seqno;
                unsigned int i;
                int (*callback)(struct ZigBeeT *zb, struct ZbZdoDeviceAnnceT *annce, uint8_t seqno, void *arg);

                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 80146d2:	2300      	movs	r3, #0
 80146d4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80146d8:	e02a      	b.n	8014730 <Zigbee_CallBackProcessing+0xc2c>
                    /* Find the matching filter callback */
                    if (cb_info != &zdo_filter_cb_list[i]) {
 80146da:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80146de:	4613      	mov	r3, r2
 80146e0:	005b      	lsls	r3, r3, #1
 80146e2:	4413      	add	r3, r2
 80146e4:	009b      	lsls	r3, r3, #2
 80146e6:	4a47      	ldr	r2, [pc, #284]	@ (8014804 <Zigbee_CallBackProcessing+0xd00>)
 80146e8:	4413      	add	r3, r2
 80146ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80146ec:	429a      	cmp	r2, r3
 80146ee:	d119      	bne.n	8014724 <Zigbee_CallBackProcessing+0xc20>
                        continue;
                    }
                    if (cb_info->filter == NULL) {
 80146f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80146f2:	681b      	ldr	r3, [r3, #0]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d021      	beq.n	801473c <Zigbee_CallBackProcessing+0xc38>
                        /* Shouldn't get here */
                        break;
                    }
                    /* Call the Device Annce callback */
                    msg = (struct ZbZdoDeviceAnnceT *)p_notification->Data[0];
 80146f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80146fc:	689b      	ldr	r3, [r3, #8]
 80146fe:	67bb      	str	r3, [r7, #120]	@ 0x78
                    seqno = (uint8_t)p_notification->Data[1];
 8014700:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014704:	68db      	ldr	r3, [r3, #12]
 8014706:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
                    callback = (int (*)(struct ZigBeeT *zb, struct ZbZdoDeviceAnnceT *annce, uint8_t seqno, void *arg))cb_info->callback;
 801470a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801470c:	685b      	ldr	r3, [r3, #4]
 801470e:	673b      	str	r3, [r7, #112]	@ 0x70
                    callback(zb_ipc_globals.zb, msg, seqno, cb_info->arg);
 8014710:	4b3d      	ldr	r3, [pc, #244]	@ (8014808 <Zigbee_CallBackProcessing+0xd04>)
 8014712:	6818      	ldr	r0, [r3, #0]
 8014714:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014716:	689b      	ldr	r3, [r3, #8]
 8014718:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 801471c:	6f3c      	ldr	r4, [r7, #112]	@ 0x70
 801471e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8014720:	47a0      	blx	r4
                    break;
 8014722:	e00c      	b.n	801473e <Zigbee_CallBackProcessing+0xc3a>
                        continue;
 8014724:	bf00      	nop
                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8014726:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 801472a:	3301      	adds	r3, #1
 801472c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8014730:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8014734:	2b07      	cmp	r3, #7
 8014736:	d9d0      	bls.n	80146da <Zigbee_CallBackProcessing+0xbd6>
                }
            }
            break;
 8014738:	f000 bd18 	b.w	801516c <Zigbee_CallBackProcessing+0x1668>
                        break;
 801473c:	bf00      	nop
            break;
 801473e:	f000 bd15 	b.w	801516c <Zigbee_CallBackProcessing+0x1668>
        }

        case MSG_M0TOM4_ZDO_NWK_ADDR_CB:
            assert(p_notification->Size == 2);
 8014742:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014746:	685b      	ldr	r3, [r3, #4]
 8014748:	2b02      	cmp	r3, #2
 801474a:	d006      	beq.n	801475a <Zigbee_CallBackProcessing+0xc56>
 801474c:	4b29      	ldr	r3, [pc, #164]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 801474e:	4a2a      	ldr	r2, [pc, #168]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 8014750:	f640 7119 	movw	r1, #3865	@ 0xf19
 8014754:	4829      	ldr	r0, [pc, #164]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 8014756:	f002 fad7 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801475a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801475e:	68db      	ldr	r3, [r3, #12]
 8014760:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014764:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014768:	2b00      	cmp	r3, #0
 801476a:	f000 8501 	beq.w	8015170 <Zigbee_CallBackProcessing+0x166c>
 801476e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014772:	681b      	ldr	r3, [r3, #0]
 8014774:	2b00      	cmp	r3, #0
 8014776:	f000 84fb 	beq.w	8015170 <Zigbee_CallBackProcessing+0x166c>
                void (*callback)(struct ZbZdoNwkAddrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNwkAddrRspT *rsp, void *cbarg))info->callback;
 801477a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	653b      	str	r3, [r7, #80]	@ 0x50
                callback((struct ZbZdoNwkAddrRspT *)p_notification->Data[0], info->arg);
 8014782:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014786:	689b      	ldr	r3, [r3, #8]
 8014788:	4618      	mov	r0, r3
 801478a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801478e:	685a      	ldr	r2, [r3, #4]
 8014790:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014792:	4611      	mov	r1, r2
 8014794:	4798      	blx	r3
            }
            break;
 8014796:	f000 bceb 	b.w	8015170 <Zigbee_CallBackProcessing+0x166c>

        case MSG_M0TOM4_ZDO_IEEE_ADDR_CB:
            assert(p_notification->Size == 2);
 801479a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801479e:	685b      	ldr	r3, [r3, #4]
 80147a0:	2b02      	cmp	r3, #2
 80147a2:	d006      	beq.n	80147b2 <Zigbee_CallBackProcessing+0xcae>
 80147a4:	4b13      	ldr	r3, [pc, #76]	@ (80147f4 <Zigbee_CallBackProcessing+0xcf0>)
 80147a6:	4a14      	ldr	r2, [pc, #80]	@ (80147f8 <Zigbee_CallBackProcessing+0xcf4>)
 80147a8:	f640 7124 	movw	r1, #3876	@ 0xf24
 80147ac:	4813      	ldr	r0, [pc, #76]	@ (80147fc <Zigbee_CallBackProcessing+0xcf8>)
 80147ae:	f002 faab 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80147b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80147b6:	68db      	ldr	r3, [r3, #12]
 80147b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80147bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	f000 84d7 	beq.w	8015174 <Zigbee_CallBackProcessing+0x1670>
 80147c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	f000 84d1 	beq.w	8015174 <Zigbee_CallBackProcessing+0x1670>
                void (*callback)(struct ZbZdoIeeeAddrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoIeeeAddrRspT *rsp, void *cbarg))info->callback;
 80147d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147d6:	681b      	ldr	r3, [r3, #0]
 80147d8:	657b      	str	r3, [r7, #84]	@ 0x54
                callback((struct ZbZdoIeeeAddrRspT *)p_notification->Data[0], info->arg);
 80147da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80147de:	689b      	ldr	r3, [r3, #8]
 80147e0:	4618      	mov	r0, r3
 80147e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147e6:	685a      	ldr	r2, [r3, #4]
 80147e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80147ea:	4611      	mov	r1, r2
 80147ec:	4798      	blx	r3
            }
            break;
 80147ee:	f000 bcc1 	b.w	8015174 <Zigbee_CallBackProcessing+0x1670>
 80147f2:	bf00      	nop
 80147f4:	08019344 	.word	0x08019344
 80147f8:	0801a108 	.word	0x0801a108
 80147fc:	0801927c 	.word	0x0801927c
 8014800:	08019328 	.word	0x08019328
 8014804:	200006f0 	.word	0x200006f0
 8014808:	2000055c 	.word	0x2000055c

        case MSG_M0TOM4_ZDO_NODE_DESC_CB:
            assert(p_notification->Size == 2);
 801480c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014810:	685b      	ldr	r3, [r3, #4]
 8014812:	2b02      	cmp	r3, #2
 8014814:	d006      	beq.n	8014824 <Zigbee_CallBackProcessing+0xd20>
 8014816:	4bc1      	ldr	r3, [pc, #772]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014818:	4ac1      	ldr	r2, [pc, #772]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 801481a:	f640 712f 	movw	r1, #3887	@ 0xf2f
 801481e:	48c1      	ldr	r0, [pc, #772]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014820:	f002 fa72 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014824:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014828:	68db      	ldr	r3, [r3, #12]
 801482a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801482e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014832:	2b00      	cmp	r3, #0
 8014834:	f000 84a0 	beq.w	8015178 <Zigbee_CallBackProcessing+0x1674>
 8014838:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	2b00      	cmp	r3, #0
 8014840:	f000 849a 	beq.w	8015178 <Zigbee_CallBackProcessing+0x1674>
                void (*callback)(struct ZbZdoNodeDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNodeDescRspT *rsp, void *cbarg))info->callback;
 8014844:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	65bb      	str	r3, [r7, #88]	@ 0x58
                callback((struct ZbZdoNodeDescRspT *)p_notification->Data[0], info->arg);
 801484c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014850:	689b      	ldr	r3, [r3, #8]
 8014852:	4618      	mov	r0, r3
 8014854:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014858:	685a      	ldr	r2, [r3, #4]
 801485a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801485c:	4611      	mov	r1, r2
 801485e:	4798      	blx	r3
            }
            break;
 8014860:	f000 bc8a 	b.w	8015178 <Zigbee_CallBackProcessing+0x1674>

        case MSG_M0TOM4_ZDO_POWER_DESC_CB:
            assert(p_notification->Size == 2);
 8014864:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014868:	685b      	ldr	r3, [r3, #4]
 801486a:	2b02      	cmp	r3, #2
 801486c:	d006      	beq.n	801487c <Zigbee_CallBackProcessing+0xd78>
 801486e:	4bab      	ldr	r3, [pc, #684]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014870:	4aab      	ldr	r2, [pc, #684]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 8014872:	f640 713a 	movw	r1, #3898	@ 0xf3a
 8014876:	48ab      	ldr	r0, [pc, #684]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014878:	f002 fa46 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801487c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014880:	68db      	ldr	r3, [r3, #12]
 8014882:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014886:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801488a:	2b00      	cmp	r3, #0
 801488c:	f000 8476 	beq.w	801517c <Zigbee_CallBackProcessing+0x1678>
 8014890:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014894:	681b      	ldr	r3, [r3, #0]
 8014896:	2b00      	cmp	r3, #0
 8014898:	f000 8470 	beq.w	801517c <Zigbee_CallBackProcessing+0x1678>
                void (*callback)(struct ZbZdoPowerDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoPowerDescRspT *rsp, void *cbarg))info->callback;
 801489c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
                callback((struct ZbZdoPowerDescRspT *)p_notification->Data[0], info->arg);
 80148a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148a8:	689b      	ldr	r3, [r3, #8]
 80148aa:	4618      	mov	r0, r3
 80148ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148b0:	685a      	ldr	r2, [r3, #4]
 80148b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80148b4:	4611      	mov	r1, r2
 80148b6:	4798      	blx	r3
            }
            break;
 80148b8:	f000 bc60 	b.w	801517c <Zigbee_CallBackProcessing+0x1678>

        case MSG_M0TOM4_ZDO_SIMPLE_DESC_CB:
            assert(p_notification->Size == 2);
 80148bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148c0:	685b      	ldr	r3, [r3, #4]
 80148c2:	2b02      	cmp	r3, #2
 80148c4:	d006      	beq.n	80148d4 <Zigbee_CallBackProcessing+0xdd0>
 80148c6:	4b95      	ldr	r3, [pc, #596]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 80148c8:	4a95      	ldr	r2, [pc, #596]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 80148ca:	f640 7145 	movw	r1, #3909	@ 0xf45
 80148ce:	4895      	ldr	r0, [pc, #596]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 80148d0:	f002 fa1a 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80148d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148d8:	68db      	ldr	r3, [r3, #12]
 80148da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80148de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	f000 844c 	beq.w	8015180 <Zigbee_CallBackProcessing+0x167c>
 80148e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148ec:	681b      	ldr	r3, [r3, #0]
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	f000 8446 	beq.w	8015180 <Zigbee_CallBackProcessing+0x167c>
                void (*callback)(struct ZbZdoSimpleDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoSimpleDescRspT *rsp, void *cbarg))info->callback;
 80148f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	663b      	str	r3, [r7, #96]	@ 0x60
                callback((struct ZbZdoSimpleDescRspT *)p_notification->Data[0], info->arg);
 80148fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014900:	689b      	ldr	r3, [r3, #8]
 8014902:	4618      	mov	r0, r3
 8014904:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014908:	685a      	ldr	r2, [r3, #4]
 801490a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801490c:	4611      	mov	r1, r2
 801490e:	4798      	blx	r3
            }
            break;
 8014910:	f000 bc36 	b.w	8015180 <Zigbee_CallBackProcessing+0x167c>

        case MSG_M0TOM4_ZDO_ACTIVE_EP_CB:
            assert(p_notification->Size == 2);
 8014914:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014918:	685b      	ldr	r3, [r3, #4]
 801491a:	2b02      	cmp	r3, #2
 801491c:	d006      	beq.n	801492c <Zigbee_CallBackProcessing+0xe28>
 801491e:	4b7f      	ldr	r3, [pc, #508]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014920:	4a7f      	ldr	r2, [pc, #508]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 8014922:	f44f 6175 	mov.w	r1, #3920	@ 0xf50
 8014926:	487f      	ldr	r0, [pc, #508]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014928:	f002 f9ee 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801492c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014930:	68db      	ldr	r3, [r3, #12]
 8014932:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014936:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801493a:	2b00      	cmp	r3, #0
 801493c:	f000 8422 	beq.w	8015184 <Zigbee_CallBackProcessing+0x1680>
 8014940:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	2b00      	cmp	r3, #0
 8014948:	f000 841c 	beq.w	8015184 <Zigbee_CallBackProcessing+0x1680>
                void (*callback)(struct ZbZdoActiveEpRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoActiveEpRspT *rsp, void *cbarg))info->callback;
 801494c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	667b      	str	r3, [r7, #100]	@ 0x64
                callback((struct ZbZdoActiveEpRspT *)p_notification->Data[0], info->arg);
 8014954:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014958:	689b      	ldr	r3, [r3, #8]
 801495a:	4618      	mov	r0, r3
 801495c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014960:	685a      	ldr	r2, [r3, #4]
 8014962:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014964:	4611      	mov	r1, r2
 8014966:	4798      	blx	r3
            }
            break;
 8014968:	f000 bc0c 	b.w	8015184 <Zigbee_CallBackProcessing+0x1680>

        case MSG_M0TOM4_ZDO_MATCH_DESC_CB:
            assert(p_notification->Size == 2);
 801496c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014970:	685b      	ldr	r3, [r3, #4]
 8014972:	2b02      	cmp	r3, #2
 8014974:	d006      	beq.n	8014984 <Zigbee_CallBackProcessing+0xe80>
 8014976:	4b69      	ldr	r3, [pc, #420]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014978:	4a69      	ldr	r2, [pc, #420]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 801497a:	f640 715b 	movw	r1, #3931	@ 0xf5b
 801497e:	4869      	ldr	r0, [pc, #420]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014980:	f002 f9c2 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014984:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014988:	68db      	ldr	r3, [r3, #12]
 801498a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801498e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014992:	2b00      	cmp	r3, #0
 8014994:	f000 83f8 	beq.w	8015188 <Zigbee_CallBackProcessing+0x1684>
 8014998:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801499c:	681b      	ldr	r3, [r3, #0]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	f000 83f2 	beq.w	8015188 <Zigbee_CallBackProcessing+0x1684>
                void (*callback)(struct ZbZdoMatchDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoMatchDescRspT *rsp, void *cbarg))info->callback;
 80149a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80149a8:	681b      	ldr	r3, [r3, #0]
 80149aa:	66bb      	str	r3, [r7, #104]	@ 0x68
                callback((struct ZbZdoMatchDescRspT *)p_notification->Data[0], info->arg);
 80149ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80149b0:	689b      	ldr	r3, [r3, #8]
 80149b2:	4618      	mov	r0, r3
 80149b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80149b8:	685a      	ldr	r2, [r3, #4]
 80149ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80149bc:	4611      	mov	r1, r2
 80149be:	4798      	blx	r3
            }
            break;
 80149c0:	e3e2      	b.n	8015188 <Zigbee_CallBackProcessing+0x1684>

        case MSG_M0TOM4_ZDO_MATCH_DESC_MULTI_CB:
            /* Note, we're not using zb_ipc_m4_cb_info for this API, so we don't need
             * the callback argument. */
            assert(p_notification->Size == 1);
 80149c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80149c6:	685b      	ldr	r3, [r3, #4]
 80149c8:	2b01      	cmp	r3, #1
 80149ca:	d006      	beq.n	80149da <Zigbee_CallBackProcessing+0xed6>
 80149cc:	4b56      	ldr	r3, [pc, #344]	@ (8014b28 <Zigbee_CallBackProcessing+0x1024>)
 80149ce:	4a54      	ldr	r2, [pc, #336]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 80149d0:	f640 7168 	movw	r1, #3944	@ 0xf68
 80149d4:	4853      	ldr	r0, [pc, #332]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 80149d6:	f002 f997 	bl	8016d08 <__assert_func>
            if (zdo_match_multi_cb != NULL) {
 80149da:	4b54      	ldr	r3, [pc, #336]	@ (8014b2c <Zigbee_CallBackProcessing+0x1028>)
 80149dc:	681b      	ldr	r3, [r3, #0]
 80149de:	2b00      	cmp	r3, #0
 80149e0:	f000 83d4 	beq.w	801518c <Zigbee_CallBackProcessing+0x1688>
                struct ZbZdoMatchDescRspT *rsp;

                rsp = (struct ZbZdoMatchDescRspT *)p_notification->Data[0];
 80149e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80149e8:	689b      	ldr	r3, [r3, #8]
 80149ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
                zdo_match_multi_cb(rsp, zdo_match_multi_arg);
 80149ec:	4b4f      	ldr	r3, [pc, #316]	@ (8014b2c <Zigbee_CallBackProcessing+0x1028>)
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	4a4f      	ldr	r2, [pc, #316]	@ (8014b30 <Zigbee_CallBackProcessing+0x102c>)
 80149f2:	6812      	ldr	r2, [r2, #0]
 80149f4:	4611      	mov	r1, r2
 80149f6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80149f8:	4798      	blx	r3
                if (rsp->status == ZB_ZDP_STATUS_TIMEOUT) {
 80149fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80149fc:	781b      	ldrb	r3, [r3, #0]
 80149fe:	2b85      	cmp	r3, #133	@ 0x85
 8014a00:	f040 83c4 	bne.w	801518c <Zigbee_CallBackProcessing+0x1688>
                    /* Release the callback */
                    zdo_match_multi_cb = NULL;
 8014a04:	4b49      	ldr	r3, [pc, #292]	@ (8014b2c <Zigbee_CallBackProcessing+0x1028>)
 8014a06:	2200      	movs	r2, #0
 8014a08:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8014a0a:	e3bf      	b.n	801518c <Zigbee_CallBackProcessing+0x1688>

        case MSG_M0TOM4_ZDO_BIND_CB:
            assert(p_notification->Size == 2);
 8014a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a10:	685b      	ldr	r3, [r3, #4]
 8014a12:	2b02      	cmp	r3, #2
 8014a14:	d006      	beq.n	8014a24 <Zigbee_CallBackProcessing+0xf20>
 8014a16:	4b41      	ldr	r3, [pc, #260]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014a18:	4a41      	ldr	r2, [pc, #260]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 8014a1a:	f640 7176 	movw	r1, #3958	@ 0xf76
 8014a1e:	4841      	ldr	r0, [pc, #260]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014a20:	f002 f972 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a28:	68db      	ldr	r3, [r3, #12]
 8014a2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014a2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	f000 83ac 	beq.w	8015190 <Zigbee_CallBackProcessing+0x168c>
 8014a38:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	f000 83a6 	beq.w	8015190 <Zigbee_CallBackProcessing+0x168c>
                void (*callback)(struct ZbZdoBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoBindRspT *rsp, void *cbarg))info->callback;
 8014a44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                callback((struct ZbZdoBindRspT *)p_notification->Data[0], info->arg);
 8014a4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a52:	689b      	ldr	r3, [r3, #8]
 8014a54:	4618      	mov	r0, r3
 8014a56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a5a:	685a      	ldr	r2, [r3, #4]
 8014a5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014a60:	4611      	mov	r1, r2
 8014a62:	4798      	blx	r3
            }
            break;
 8014a64:	e394      	b.n	8015190 <Zigbee_CallBackProcessing+0x168c>

        case MSG_M0TOM4_ZDO_UNBIND_CB:
            assert(p_notification->Size == 2);
 8014a66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a6a:	685b      	ldr	r3, [r3, #4]
 8014a6c:	2b02      	cmp	r3, #2
 8014a6e:	d006      	beq.n	8014a7e <Zigbee_CallBackProcessing+0xf7a>
 8014a70:	4b2a      	ldr	r3, [pc, #168]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014a72:	4a2b      	ldr	r2, [pc, #172]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 8014a74:	f640 7181 	movw	r1, #3969	@ 0xf81
 8014a78:	482a      	ldr	r0, [pc, #168]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014a7a:	f002 f945 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014a7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a82:	68db      	ldr	r3, [r3, #12]
 8014a84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014a88:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	f000 8381 	beq.w	8015194 <Zigbee_CallBackProcessing+0x1690>
 8014a92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	f000 837b 	beq.w	8015194 <Zigbee_CallBackProcessing+0x1690>
                void (*callback)(struct ZbZdoBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoBindRspT *rsp, void *cbarg))info->callback;
 8014a9e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                callback((struct ZbZdoBindRspT *)p_notification->Data[0], info->arg);
 8014aa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014aac:	689b      	ldr	r3, [r3, #8]
 8014aae:	4618      	mov	r0, r3
 8014ab0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ab4:	685a      	ldr	r2, [r3, #4]
 8014ab6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014aba:	4611      	mov	r1, r2
 8014abc:	4798      	blx	r3
            }
            break;
 8014abe:	e369      	b.n	8015194 <Zigbee_CallBackProcessing+0x1690>

        case MSG_M0TOM4_ZDO_MGMT_LQI_CB:
            assert(p_notification->Size == 2);
 8014ac0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ac4:	685b      	ldr	r3, [r3, #4]
 8014ac6:	2b02      	cmp	r3, #2
 8014ac8:	d006      	beq.n	8014ad8 <Zigbee_CallBackProcessing+0xfd4>
 8014aca:	4b14      	ldr	r3, [pc, #80]	@ (8014b1c <Zigbee_CallBackProcessing+0x1018>)
 8014acc:	4a14      	ldr	r2, [pc, #80]	@ (8014b20 <Zigbee_CallBackProcessing+0x101c>)
 8014ace:	f640 718c 	movw	r1, #3980	@ 0xf8c
 8014ad2:	4814      	ldr	r0, [pc, #80]	@ (8014b24 <Zigbee_CallBackProcessing+0x1020>)
 8014ad4:	f002 f918 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014ad8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014adc:	68db      	ldr	r3, [r3, #12]
 8014ade:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014ae2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	f000 8356 	beq.w	8015198 <Zigbee_CallBackProcessing+0x1694>
 8014aec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014af0:	681b      	ldr	r3, [r3, #0]
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	f000 8350 	beq.w	8015198 <Zigbee_CallBackProcessing+0x1694>
                void (*callback)(struct ZbZdoLqiRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoLqiRspT *rsp, void *cbarg))info->callback;
 8014af8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014afc:	681b      	ldr	r3, [r3, #0]
 8014afe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                callback((struct ZbZdoLqiRspT *)p_notification->Data[0], info->arg);
 8014b02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b06:	689b      	ldr	r3, [r3, #8]
 8014b08:	4618      	mov	r0, r3
 8014b0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b0e:	685a      	ldr	r2, [r3, #4]
 8014b10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8014b14:	4611      	mov	r1, r2
 8014b16:	4798      	blx	r3
            }
            break;
 8014b18:	e33e      	b.n	8015198 <Zigbee_CallBackProcessing+0x1694>
 8014b1a:	bf00      	nop
 8014b1c:	08019344 	.word	0x08019344
 8014b20:	0801a108 	.word	0x0801a108
 8014b24:	0801927c 	.word	0x0801927c
 8014b28:	0801930c 	.word	0x0801930c
 8014b2c:	20000554 	.word	0x20000554
 8014b30:	20000558 	.word	0x20000558

        case MSG_M0TOM4_ZDO_MGMT_RTG_CB:
            assert(p_notification->Size == 2);
 8014b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b38:	685b      	ldr	r3, [r3, #4]
 8014b3a:	2b02      	cmp	r3, #2
 8014b3c:	d006      	beq.n	8014b4c <Zigbee_CallBackProcessing+0x1048>
 8014b3e:	4bc5      	ldr	r3, [pc, #788]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014b40:	4ac5      	ldr	r2, [pc, #788]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014b42:	f640 7197 	movw	r1, #3991	@ 0xf97
 8014b46:	48c5      	ldr	r0, [pc, #788]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014b48:	f002 f8de 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b50:	68db      	ldr	r3, [r3, #12]
 8014b52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014b56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	f000 831e 	beq.w	801519c <Zigbee_CallBackProcessing+0x1698>
 8014b60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	f000 8318 	beq.w	801519c <Zigbee_CallBackProcessing+0x1698>
                void (*callback)(struct ZbZdoRtgRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoRtgRspT *rsp, void *cbarg))info->callback;
 8014b6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                callback((struct ZbZdoRtgRspT *)p_notification->Data[0], info->arg);
 8014b76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b7a:	689b      	ldr	r3, [r3, #8]
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b82:	685a      	ldr	r2, [r3, #4]
 8014b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014b88:	4611      	mov	r1, r2
 8014b8a:	4798      	blx	r3
            }
            break;
 8014b8c:	e306      	b.n	801519c <Zigbee_CallBackProcessing+0x1698>

        case MSG_M0TOM4_ZDO_MGMT_BIND_CB:
            assert(p_notification->Size == 2);
 8014b8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b92:	685b      	ldr	r3, [r3, #4]
 8014b94:	2b02      	cmp	r3, #2
 8014b96:	d006      	beq.n	8014ba6 <Zigbee_CallBackProcessing+0x10a2>
 8014b98:	4bae      	ldr	r3, [pc, #696]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014b9a:	4aaf      	ldr	r2, [pc, #700]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014b9c:	f640 71a2 	movw	r1, #4002	@ 0xfa2
 8014ba0:	48ae      	ldr	r0, [pc, #696]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014ba2:	f002 f8b1 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014ba6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014baa:	68db      	ldr	r3, [r3, #12]
 8014bac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014bb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	f000 82f3 	beq.w	80151a0 <Zigbee_CallBackProcessing+0x169c>
 8014bba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	f000 82ed 	beq.w	80151a0 <Zigbee_CallBackProcessing+0x169c>
                void (*callback)(struct ZbZdoMgmtBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoMgmtBindRspT *rsp, void *cbarg))info->callback;
 8014bc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                callback((struct ZbZdoMgmtBindRspT *)p_notification->Data[0], info->arg);
 8014bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014bd4:	689b      	ldr	r3, [r3, #8]
 8014bd6:	4618      	mov	r0, r3
 8014bd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bdc:	685a      	ldr	r2, [r3, #4]
 8014bde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014be2:	4611      	mov	r1, r2
 8014be4:	4798      	blx	r3
            }
            break;
 8014be6:	e2db      	b.n	80151a0 <Zigbee_CallBackProcessing+0x169c>

        case MSG_M0TOM4_ZDO_MGMT_LEAVE_CB:
            assert(p_notification->Size == 2);
 8014be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014bec:	685b      	ldr	r3, [r3, #4]
 8014bee:	2b02      	cmp	r3, #2
 8014bf0:	d006      	beq.n	8014c00 <Zigbee_CallBackProcessing+0x10fc>
 8014bf2:	4b98      	ldr	r3, [pc, #608]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014bf4:	4a98      	ldr	r2, [pc, #608]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014bf6:	f640 71ad 	movw	r1, #4013	@ 0xfad
 8014bfa:	4898      	ldr	r0, [pc, #608]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014bfc:	f002 f884 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c04:	68db      	ldr	r3, [r3, #12]
 8014c06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014c0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	f000 82c8 	beq.w	80151a4 <Zigbee_CallBackProcessing+0x16a0>
 8014c14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	f000 82c2 	beq.w	80151a4 <Zigbee_CallBackProcessing+0x16a0>
                void (*callback)(struct ZbZdoLeaveRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoLeaveRspT *rsp, void *cbarg))info->callback;
 8014c20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                callback((struct ZbZdoLeaveRspT *)p_notification->Data[0], info->arg);
 8014c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c2e:	689b      	ldr	r3, [r3, #8]
 8014c30:	4618      	mov	r0, r3
 8014c32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c36:	685a      	ldr	r2, [r3, #4]
 8014c38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014c3c:	4611      	mov	r1, r2
 8014c3e:	4798      	blx	r3
            }
            break;
 8014c40:	e2b0      	b.n	80151a4 <Zigbee_CallBackProcessing+0x16a0>

        case MSG_M0TOM4_ZDO_MGMT_PERMIT_JOIN_CB:
            assert(p_notification->Size == 2);
 8014c42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c46:	685b      	ldr	r3, [r3, #4]
 8014c48:	2b02      	cmp	r3, #2
 8014c4a:	d006      	beq.n	8014c5a <Zigbee_CallBackProcessing+0x1156>
 8014c4c:	4b81      	ldr	r3, [pc, #516]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014c4e:	4a82      	ldr	r2, [pc, #520]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014c50:	f640 71b8 	movw	r1, #4024	@ 0xfb8
 8014c54:	4881      	ldr	r0, [pc, #516]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014c56:	f002 f857 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014c5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c5e:	68db      	ldr	r3, [r3, #12]
 8014c60:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014c64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	f000 829d 	beq.w	80151a8 <Zigbee_CallBackProcessing+0x16a4>
 8014c6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	f000 8297 	beq.w	80151a8 <Zigbee_CallBackProcessing+0x16a4>
                void (*callback)(struct ZbZdoPermitJoinRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoPermitJoinRspT *rsp, void *cbarg))info->callback;
 8014c7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c7e:	681b      	ldr	r3, [r3, #0]
 8014c80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                callback((struct ZbZdoPermitJoinRspT *)p_notification->Data[0], info->arg);
 8014c84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c88:	689b      	ldr	r3, [r3, #8]
 8014c8a:	4618      	mov	r0, r3
 8014c8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c90:	685a      	ldr	r2, [r3, #4]
 8014c92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014c96:	4611      	mov	r1, r2
 8014c98:	4798      	blx	r3
            }
            break;
 8014c9a:	e285      	b.n	80151a8 <Zigbee_CallBackProcessing+0x16a4>

        case MSG_M0TOM4_ZDO_MGMT_NWK_UPDATE_CB:
            assert(p_notification->Size == 2);
 8014c9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ca0:	685b      	ldr	r3, [r3, #4]
 8014ca2:	2b02      	cmp	r3, #2
 8014ca4:	d006      	beq.n	8014cb4 <Zigbee_CallBackProcessing+0x11b0>
 8014ca6:	4b6b      	ldr	r3, [pc, #428]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014ca8:	4a6b      	ldr	r2, [pc, #428]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014caa:	f640 71c3 	movw	r1, #4035	@ 0xfc3
 8014cae:	486b      	ldr	r0, [pc, #428]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014cb0:	f002 f82a 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014cb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014cb8:	68db      	ldr	r3, [r3, #12]
 8014cba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014cbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	f000 8272 	beq.w	80151ac <Zigbee_CallBackProcessing+0x16a8>
 8014cc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	f000 826c 	beq.w	80151ac <Zigbee_CallBackProcessing+0x16a8>
                void (*callback)(struct ZbZdoNwkUpdateNotifyT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNwkUpdateNotifyT *rsp, void *cbarg))info->callback;
 8014cd4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014cd8:	681b      	ldr	r3, [r3, #0]
 8014cda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                callback((struct ZbZdoNwkUpdateNotifyT *)p_notification->Data[0], info->arg);
 8014cde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ce2:	689b      	ldr	r3, [r3, #8]
 8014ce4:	4618      	mov	r0, r3
 8014ce6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014cea:	685a      	ldr	r2, [r3, #4]
 8014cec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014cf0:	4611      	mov	r1, r2
 8014cf2:	4798      	blx	r3
            }
            break;
 8014cf4:	e25a      	b.n	80151ac <Zigbee_CallBackProcessing+0x16a8>

        case MSG_M0TOM4_ZDO_MGMT_NWK_UPDATE_FILTER_CB:
        {
            struct zdo_filter_cb_info_t *cb_info;

            assert(p_notification->Size == 3);
 8014cf6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014cfa:	685b      	ldr	r3, [r3, #4]
 8014cfc:	2b03      	cmp	r3, #3
 8014cfe:	d006      	beq.n	8014d0e <Zigbee_CallBackProcessing+0x120a>
 8014d00:	4b57      	ldr	r3, [pc, #348]	@ (8014e60 <Zigbee_CallBackProcessing+0x135c>)
 8014d02:	4a55      	ldr	r2, [pc, #340]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014d04:	f640 71d1 	movw	r1, #4049	@ 0xfd1
 8014d08:	4854      	ldr	r0, [pc, #336]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014d0a:	f001 fffd 	bl	8016d08 <__assert_func>
            cb_info = (void *)p_notification->Data[2];
 8014d0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d12:	691b      	ldr	r3, [r3, #16]
 8014d14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            if ((cb_info != NULL) && (cb_info->callback != NULL)) {
 8014d18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	f000 8247 	beq.w	80151b0 <Zigbee_CallBackProcessing+0x16ac>
 8014d22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014d26:	685b      	ldr	r3, [r3, #4]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	f000 8241 	beq.w	80151b0 <Zigbee_CallBackProcessing+0x16ac>
                struct ZbZdoNwkUpdateNotifyT *msg;
                uint8_t seqno;
                unsigned int i;
                int (*callback)(struct ZigBeeT *zb, struct ZbZdoNwkUpdateNotifyT *msg, uint8_t seqno, void *arg);

                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8014d2e:	2300      	movs	r3, #0
 8014d30:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8014d34:	e032      	b.n	8014d9c <Zigbee_CallBackProcessing+0x1298>
                    /* Find the matching filter callback */
                    if (cb_info != &zdo_filter_cb_list[i]) {
 8014d36:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8014d3a:	4613      	mov	r3, r2
 8014d3c:	005b      	lsls	r3, r3, #1
 8014d3e:	4413      	add	r3, r2
 8014d40:	009b      	lsls	r3, r3, #2
 8014d42:	4a48      	ldr	r2, [pc, #288]	@ (8014e64 <Zigbee_CallBackProcessing+0x1360>)
 8014d44:	4413      	add	r3, r2
 8014d46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8014d4a:	429a      	cmp	r2, r3
 8014d4c:	d120      	bne.n	8014d90 <Zigbee_CallBackProcessing+0x128c>
                        continue;
                    }
                    if (cb_info->filter == NULL) {
 8014d4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d026      	beq.n	8014da6 <Zigbee_CallBackProcessing+0x12a2>
                        /* Shouldn't get here */
                        break;
                    }
                    msg = (struct ZbZdoNwkUpdateNotifyT *)p_notification->Data[0];
 8014d58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d5c:	689b      	ldr	r3, [r3, #8]
 8014d5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                    seqno = (uint8_t)p_notification->Data[1];
 8014d62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d66:	68db      	ldr	r3, [r3, #12]
 8014d68:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
                    callback = (int (*)(struct ZigBeeT *zb, struct ZbZdoNwkUpdateNotifyT *msg, uint8_t seqno, void *arg))cb_info->callback;
 8014d6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014d70:	685b      	ldr	r3, [r3, #4]
 8014d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                    callback(zb_ipc_globals.zb, msg, seqno, cb_info->arg);
 8014d76:	4b3c      	ldr	r3, [pc, #240]	@ (8014e68 <Zigbee_CallBackProcessing+0x1364>)
 8014d78:	6818      	ldr	r0, [r3, #0]
 8014d7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014d7e:	689b      	ldr	r3, [r3, #8]
 8014d80:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8014d84:	f8d7 40a0 	ldr.w	r4, [r7, #160]	@ 0xa0
 8014d88:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8014d8c:	47a0      	blx	r4
                    break;
 8014d8e:	e00b      	b.n	8014da8 <Zigbee_CallBackProcessing+0x12a4>
                        continue;
 8014d90:	bf00      	nop
                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8014d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014d96:	3301      	adds	r3, #1
 8014d98:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8014d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014da0:	2b07      	cmp	r3, #7
 8014da2:	d9c8      	bls.n	8014d36 <Zigbee_CallBackProcessing+0x1232>
                }
            }
            break;
 8014da4:	e204      	b.n	80151b0 <Zigbee_CallBackProcessing+0x16ac>
                        break;
 8014da6:	bf00      	nop
            break;
 8014da8:	e202      	b.n	80151b0 <Zigbee_CallBackProcessing+0x16ac>
        {
            struct ZbApsdeDataIndT *dataIndPtr;
            void *cb_arg;
            int err;

            assert(p_notification->Size == 2);
 8014daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014dae:	685b      	ldr	r3, [r3, #4]
 8014db0:	2b02      	cmp	r3, #2
 8014db2:	d006      	beq.n	8014dc2 <Zigbee_CallBackProcessing+0x12be>
 8014db4:	4b27      	ldr	r3, [pc, #156]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014db6:	4a28      	ldr	r2, [pc, #160]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014db8:	f640 71f2 	movw	r1, #4082	@ 0xff2
 8014dbc:	4827      	ldr	r0, [pc, #156]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014dbe:	f001 ffa3 	bl	8016d08 <__assert_func>
            dataIndPtr = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8014dc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014dc6:	689b      	ldr	r3, [r3, #8]
 8014dc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
            cb_arg = (void *)p_notification->Data[1];
 8014dcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014dd0:	68db      	ldr	r3, [r3, #12]
 8014dd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            err = zcl_cluster_data_ind(dataIndPtr, cb_arg);
 8014dd6:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8014dda:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8014dde:	f7f1 fa4b 	bl	8006278 <zcl_cluster_data_ind>
 8014de2:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014de6:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8014dea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014dee:	60da      	str	r2, [r3, #12]
            break;
 8014df0:	e1f7      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
        {
            struct ZbApsdeDataIndT *dataIndPtr;
            void *cb_arg;
            int err;

            assert(p_notification->Size == 2);
 8014df2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014df6:	685b      	ldr	r3, [r3, #4]
 8014df8:	2b02      	cmp	r3, #2
 8014dfa:	d006      	beq.n	8014e0a <Zigbee_CallBackProcessing+0x1306>
 8014dfc:	4b15      	ldr	r3, [pc, #84]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014dfe:	4a16      	ldr	r2, [pc, #88]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014e00:	f241 0101 	movw	r1, #4097	@ 0x1001
 8014e04:	4815      	ldr	r0, [pc, #84]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014e06:	f001 ff7f 	bl	8016d08 <__assert_func>
            dataIndPtr = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8014e0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e0e:	689b      	ldr	r3, [r3, #8]
 8014e10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
            cb_arg = (void *)p_notification->Data[1];
 8014e14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e18:	68db      	ldr	r3, [r3, #12]
 8014e1a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
            err = zcl_cluster_alarm_data_ind(dataIndPtr, cb_arg);
 8014e1e:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8014e22:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8014e26:	f7f1 fa41 	bl	80062ac <zcl_cluster_alarm_data_ind>
 8014e2a:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014e2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8014e32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e36:	60da      	str	r2, [r3, #12]
            break;
 8014e38:	e1d3      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
        }

        case MSG_M0TOM4_ZCL_CLUSTER_CMD_RSP_CONF_CB:
            assert(p_notification->Size == 2);
 8014e3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e3e:	685b      	ldr	r3, [r3, #4]
 8014e40:	2b02      	cmp	r3, #2
 8014e42:	d013      	beq.n	8014e6c <Zigbee_CallBackProcessing+0x1368>
 8014e44:	4b03      	ldr	r3, [pc, #12]	@ (8014e54 <Zigbee_CallBackProcessing+0x1350>)
 8014e46:	4a04      	ldr	r2, [pc, #16]	@ (8014e58 <Zigbee_CallBackProcessing+0x1354>)
 8014e48:	f241 010b 	movw	r1, #4107	@ 0x100b
 8014e4c:	4803      	ldr	r0, [pc, #12]	@ (8014e5c <Zigbee_CallBackProcessing+0x1358>)
 8014e4e:	f001 ff5b 	bl	8016d08 <__assert_func>
 8014e52:	bf00      	nop
 8014e54:	08019344 	.word	0x08019344
 8014e58:	0801a108 	.word	0x0801a108
 8014e5c:	0801927c 	.word	0x0801927c
 8014e60:	08019328 	.word	0x08019328
 8014e64:	200006f0 	.word	0x200006f0
 8014e68:	2000055c 	.word	0x2000055c
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014e6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e70:	68db      	ldr	r3, [r3, #12]
 8014e72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014e76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	f000 81a8 	beq.w	80151d0 <Zigbee_CallBackProcessing+0x16cc>
 8014e80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	f000 81a2 	beq.w	80151d0 <Zigbee_CallBackProcessing+0x16cc>
                void (*callback)(struct ZbApsdeDataConfT *conf, void *arg);

                callback = (void (*)(struct ZbApsdeDataConfT *conf, void *arg))info->callback;
 8014e8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
                callback((struct ZbApsdeDataConfT *)p_notification->Data[0], info->arg);
 8014e96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e9a:	689b      	ldr	r3, [r3, #8]
 8014e9c:	4618      	mov	r0, r3
 8014e9e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ea2:	685a      	ldr	r2, [r3, #4]
 8014ea4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8014ea8:	4611      	mov	r1, r2
 8014eaa:	4798      	blx	r3
            }
            break;
 8014eac:	e190      	b.n	80151d0 <Zigbee_CallBackProcessing+0x16cc>

        case MSG_M0TOM4_ZCL_COMMAND_REQ_CB:
        {
            int err = ZB_APS_FILTER_CONTINUE;
 8014eae:	2300      	movs	r3, #0
 8014eb0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

            assert(p_notification->Size == 2);
 8014eb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014eb8:	685b      	ldr	r3, [r3, #4]
 8014eba:	2b02      	cmp	r3, #2
 8014ebc:	d006      	beq.n	8014ecc <Zigbee_CallBackProcessing+0x13c8>
 8014ebe:	4bbd      	ldr	r3, [pc, #756]	@ (80151b4 <Zigbee_CallBackProcessing+0x16b0>)
 8014ec0:	4abd      	ldr	r2, [pc, #756]	@ (80151b8 <Zigbee_CallBackProcessing+0x16b4>)
 8014ec2:	f241 0119 	movw	r1, #4121	@ 0x1019
 8014ec6:	48bd      	ldr	r0, [pc, #756]	@ (80151bc <Zigbee_CallBackProcessing+0x16b8>)
 8014ec8:	f001 ff1e 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014ecc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ed0:	68db      	ldr	r3, [r3, #12]
 8014ed2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            /* Note: shouldn't get here if callback was NULL in request, so info should
             * always be non-NULL. */
            if (info != NULL) {
 8014ed6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d026      	beq.n	8014f2c <Zigbee_CallBackProcessing+0x1428>
                struct ZbZclCommandRspT *zcl_rsp = (struct ZbZclCommandRspT *)p_notification->Data[0];
 8014ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ee2:	689b      	ldr	r3, [r3, #8]
 8014ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

                if (info->callback != NULL) {
 8014ee8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014eec:	681b      	ldr	r3, [r3, #0]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d00f      	beq.n	8014f12 <Zigbee_CallBackProcessing+0x140e>
                    int (*callback)(struct ZbZclCommandRspT *conf, void *arg);

                    callback = (int (*)(struct ZbZclCommandRspT *rsp, void *arg))info->callback;
 8014ef2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                    err = callback(zcl_rsp, info->arg);
 8014efc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f00:	685a      	ldr	r2, [r3, #4]
 8014f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014f06:	4611      	mov	r1, r2
 8014f08:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8014f0c:	4798      	blx	r3
 8014f0e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
                }
                if (info->zcl_recv_multi_rsp && (zcl_rsp->status != ZCL_STATUS_TIMEOUT)) {
 8014f12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f16:	7a1b      	ldrb	r3, [r3, #8]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d007      	beq.n	8014f2c <Zigbee_CallBackProcessing+0x1428>
 8014f1c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8014f20:	785b      	ldrb	r3, [r3, #1]
 8014f22:	2b94      	cmp	r3, #148	@ 0x94
 8014f24:	d002      	beq.n	8014f2c <Zigbee_CallBackProcessing+0x1428>
                    /* Don't free the callback yet */
                    info = NULL;
 8014f26:	2300      	movs	r3, #0
 8014f28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                }
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014f2c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8014f30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f34:	60da      	str	r2, [r3, #12]
            break;
 8014f36:	e154      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
        }

        case MSG_M0TOM4_ZCL_READ_CB:
            assert(p_notification->Size == 2);
 8014f38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f3c:	685b      	ldr	r3, [r3, #4]
 8014f3e:	2b02      	cmp	r3, #2
 8014f40:	d006      	beq.n	8014f50 <Zigbee_CallBackProcessing+0x144c>
 8014f42:	4b9c      	ldr	r3, [pc, #624]	@ (80151b4 <Zigbee_CallBackProcessing+0x16b0>)
 8014f44:	4a9c      	ldr	r2, [pc, #624]	@ (80151b8 <Zigbee_CallBackProcessing+0x16b4>)
 8014f46:	f241 0131 	movw	r1, #4145	@ 0x1031
 8014f4a:	489c      	ldr	r0, [pc, #624]	@ (80151bc <Zigbee_CallBackProcessing+0x16b8>)
 8014f4c:	f001 fedc 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f54:	68db      	ldr	r3, [r3, #12]
 8014f56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014f5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	f000 8138 	beq.w	80151d4 <Zigbee_CallBackProcessing+0x16d0>
 8014f64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f68:	681b      	ldr	r3, [r3, #0]
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	f000 8132 	beq.w	80151d4 <Zigbee_CallBackProcessing+0x16d0>
                void (*callback)(struct ZbZclReadRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclReadRspT *rsp, void *cbarg))info->callback;
 8014f70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                callback((struct ZbZclReadRspT *)p_notification->Data[0], info->arg);
 8014f7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f7e:	689b      	ldr	r3, [r3, #8]
 8014f80:	4618      	mov	r0, r3
 8014f82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f86:	685a      	ldr	r2, [r3, #4]
 8014f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014f8c:	4611      	mov	r1, r2
 8014f8e:	4798      	blx	r3
            }
            break;
 8014f90:	e120      	b.n	80151d4 <Zigbee_CallBackProcessing+0x16d0>

        case MSG_M0TOM4_ZCL_WRITE_CB:
            assert(p_notification->Size == 2);
 8014f92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f96:	685b      	ldr	r3, [r3, #4]
 8014f98:	2b02      	cmp	r3, #2
 8014f9a:	d006      	beq.n	8014faa <Zigbee_CallBackProcessing+0x14a6>
 8014f9c:	4b85      	ldr	r3, [pc, #532]	@ (80151b4 <Zigbee_CallBackProcessing+0x16b0>)
 8014f9e:	4a86      	ldr	r2, [pc, #536]	@ (80151b8 <Zigbee_CallBackProcessing+0x16b4>)
 8014fa0:	f241 013c 	movw	r1, #4156	@ 0x103c
 8014fa4:	4885      	ldr	r0, [pc, #532]	@ (80151bc <Zigbee_CallBackProcessing+0x16b8>)
 8014fa6:	f001 feaf 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014fae:	68db      	ldr	r3, [r3, #12]
 8014fb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014fb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	f000 810d 	beq.w	80151d8 <Zigbee_CallBackProcessing+0x16d4>
 8014fbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	f000 8107 	beq.w	80151d8 <Zigbee_CallBackProcessing+0x16d4>
                void (*callback)(struct ZbZclWriteRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclWriteRspT *rsp, void *cbarg))info->callback;
 8014fca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fce:	681b      	ldr	r3, [r3, #0]
 8014fd0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                callback((struct ZbZclWriteRspT *)p_notification->Data[0], info->arg);
 8014fd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014fd8:	689b      	ldr	r3, [r3, #8]
 8014fda:	4618      	mov	r0, r3
 8014fdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fe0:	685a      	ldr	r2, [r3, #4]
 8014fe2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8014fe6:	4611      	mov	r1, r2
 8014fe8:	4798      	blx	r3
            }
            break;
 8014fea:	e0f5      	b.n	80151d8 <Zigbee_CallBackProcessing+0x16d4>

        case MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB:
            assert(p_notification->Size == 2);
 8014fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ff0:	685b      	ldr	r3, [r3, #4]
 8014ff2:	2b02      	cmp	r3, #2
 8014ff4:	d006      	beq.n	8015004 <Zigbee_CallBackProcessing+0x1500>
 8014ff6:	4b6f      	ldr	r3, [pc, #444]	@ (80151b4 <Zigbee_CallBackProcessing+0x16b0>)
 8014ff8:	4a6f      	ldr	r2, [pc, #444]	@ (80151b8 <Zigbee_CallBackProcessing+0x16b4>)
 8014ffa:	f241 0147 	movw	r1, #4167	@ 0x1047
 8014ffe:	486f      	ldr	r0, [pc, #444]	@ (80151bc <Zigbee_CallBackProcessing+0x16b8>)
 8015000:	f001 fe82 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8015004:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015008:	68db      	ldr	r3, [r3, #12]
 801500a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801500e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015012:	2b00      	cmp	r3, #0
 8015014:	f000 80e2 	beq.w	80151dc <Zigbee_CallBackProcessing+0x16d8>
 8015018:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801501c:	681b      	ldr	r3, [r3, #0]
 801501e:	2b00      	cmp	r3, #0
 8015020:	f000 80dc 	beq.w	80151dc <Zigbee_CallBackProcessing+0x16d8>
                void (*callback)(struct ZbZclDiscoverAttrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclDiscoverAttrRspT *rsp, void *cbarg))info->callback;
 8015024:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                callback((struct ZbZclDiscoverAttrRspT *)p_notification->Data[0], info->arg);
 801502e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015032:	689b      	ldr	r3, [r3, #8]
 8015034:	4618      	mov	r0, r3
 8015036:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801503a:	685a      	ldr	r2, [r3, #4]
 801503c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8015040:	4611      	mov	r1, r2
 8015042:	4798      	blx	r3
            }
            break;
 8015044:	e0ca      	b.n	80151dc <Zigbee_CallBackProcessing+0x16d8>

        case MSG_M0TOM4_ZCL_KE_WITH_DEVICE_CB:
            assert(p_notification->Size == 5);
 8015046:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801504a:	685b      	ldr	r3, [r3, #4]
 801504c:	2b05      	cmp	r3, #5
 801504e:	d006      	beq.n	801505e <Zigbee_CallBackProcessing+0x155a>
 8015050:	4b5b      	ldr	r3, [pc, #364]	@ (80151c0 <Zigbee_CallBackProcessing+0x16bc>)
 8015052:	4a59      	ldr	r2, [pc, #356]	@ (80151b8 <Zigbee_CallBackProcessing+0x16b4>)
 8015054:	f241 0152 	movw	r1, #4178	@ 0x1052
 8015058:	4858      	ldr	r0, [pc, #352]	@ (80151bc <Zigbee_CallBackProcessing+0x16b8>)
 801505a:	f001 fe55 	bl	8016d08 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[4];
 801505e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015062:	699b      	ldr	r3, [r3, #24]
 8015064:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8015068:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801506c:	2b00      	cmp	r3, #0
 801506e:	f000 80b7 	beq.w	80151e0 <Zigbee_CallBackProcessing+0x16dc>
 8015072:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015076:	681b      	ldr	r3, [r3, #0]
 8015078:	2b00      	cmp	r3, #0
 801507a:	f000 80b1 	beq.w	80151e0 <Zigbee_CallBackProcessing+0x16dc>
                void (*callback)(uint64_t partnerAddr, uint16_t keSuite, enum ZbZclKeyStatusT key_status, void *arg);
                uint64_t partnerAddr;

                zb_ipc_m4_memcpy2(&partnerAddr, (void *)&p_notification->Data[0], 8);
 801507e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015082:	f103 0108 	add.w	r1, r3, #8
 8015086:	463b      	mov	r3, r7
 8015088:	2208      	movs	r2, #8
 801508a:	4618      	mov	r0, r3
 801508c:	f7fd fce5 	bl	8012a5a <zb_ipc_m4_memcpy2>
                callback = (void (*)(uint64_t partnerAddr, uint16_t keSuite, enum ZbZclKeyStatusT key_status, void *arg))info->callback;
 8015090:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015094:	681b      	ldr	r3, [r3, #0]
 8015096:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                callback(partnerAddr, (uint16_t)p_notification->Data[2], (enum ZbZclKeyStatusT)p_notification->Data[3], info->arg);
 801509a:	e9d7 0100 	ldrd	r0, r1, [r7]
 801509e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80150a2:	691b      	ldr	r3, [r3, #16]
 80150a4:	b29a      	uxth	r2, r3
 80150a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80150aa:	695b      	ldr	r3, [r3, #20]
 80150ac:	b2dd      	uxtb	r5, r3
 80150ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80150b2:	685b      	ldr	r3, [r3, #4]
 80150b4:	9300      	str	r3, [sp, #0]
 80150b6:	f8d7 4108 	ldr.w	r4, [r7, #264]	@ 0x108
 80150ba:	462b      	mov	r3, r5
 80150bc:	47a0      	blx	r4
            }
            break;
 80150be:	e08f      	b.n	80151e0 <Zigbee_CallBackProcessing+0x16dc>
        case MSG_M0TOM4_ZCL_TL_EP_INFO_CB:
        {
            struct ZbTlEpInfoCmd *cmd;
            struct ZbZclAddrInfoT *srcInfo;

            assert(p_notification->Size == 3);
 80150c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80150c4:	685b      	ldr	r3, [r3, #4]
 80150c6:	2b03      	cmp	r3, #3
 80150c8:	d006      	beq.n	80150d8 <Zigbee_CallBackProcessing+0x15d4>
 80150ca:	4b3e      	ldr	r3, [pc, #248]	@ (80151c4 <Zigbee_CallBackProcessing+0x16c0>)
 80150cc:	4a3a      	ldr	r2, [pc, #232]	@ (80151b8 <Zigbee_CallBackProcessing+0x16b4>)
 80150ce:	f241 0163 	movw	r1, #4195	@ 0x1063
 80150d2:	483a      	ldr	r0, [pc, #232]	@ (80151bc <Zigbee_CallBackProcessing+0x16b8>)
 80150d4:	f001 fe18 	bl	8016d08 <__assert_func>
            if (zigbee_m4_tl_callbacks.ep_info_cb == NULL) {
 80150d8:	4b3b      	ldr	r3, [pc, #236]	@ (80151c8 <Zigbee_CallBackProcessing+0x16c4>)
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d103      	bne.n	80150e8 <Zigbee_CallBackProcessing+0x15e4>
                retval = (uint32_t)ZCL_STATUS_UNSUPP_COMMAND;
 80150e0:	2381      	movs	r3, #129	@ 0x81
 80150e2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                break;
 80150e6:	e07c      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            }
            cmd = (struct ZbTlEpInfoCmd *)p_notification->Data[0];
 80150e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80150ec:	689b      	ldr	r3, [r3, #8]
 80150ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
            srcInfo = (struct ZbZclAddrInfoT *)p_notification->Data[1];
 80150f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80150f4:	68db      	ldr	r3, [r3, #12]
 80150f6:	64bb      	str	r3, [r7, #72]	@ 0x48
            retval = (uint32_t)zigbee_m4_tl_callbacks.ep_info_cb(zb_ipc_globals.zb, cmd,
 80150f8:	4b33      	ldr	r3, [pc, #204]	@ (80151c8 <Zigbee_CallBackProcessing+0x16c4>)
 80150fa:	681c      	ldr	r4, [r3, #0]
 80150fc:	4b33      	ldr	r3, [pc, #204]	@ (80151cc <Zigbee_CallBackProcessing+0x16c8>)
 80150fe:	6818      	ldr	r0, [r3, #0]
                    srcInfo, (void *)p_notification->Data[2]);
 8015100:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015104:	691b      	ldr	r3, [r3, #16]
            retval = (uint32_t)zigbee_m4_tl_callbacks.ep_info_cb(zb_ipc_globals.zb, cmd,
 8015106:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015108:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801510a:	47a0      	blx	r4
 801510c:	4603      	mov	r3, r0
 801510e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 8015112:	e066      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
        }

        default:
            status = HAL_ERROR;
 8015114:	2301      	movs	r3, #1
 8015116:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 801511a:	e062      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801511c:	bf00      	nop
 801511e:	e060      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015120:	bf00      	nop
 8015122:	e05e      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015124:	bf00      	nop
 8015126:	e05c      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015128:	bf00      	nop
 801512a:	e05a      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801512c:	bf00      	nop
 801512e:	e058      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015130:	bf00      	nop
 8015132:	e056      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015134:	bf00      	nop
 8015136:	e054      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015138:	bf00      	nop
 801513a:	e052      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801513c:	bf00      	nop
 801513e:	e050      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015140:	bf00      	nop
 8015142:	e04e      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015144:	bf00      	nop
 8015146:	e04c      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015148:	bf00      	nop
 801514a:	e04a      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801514c:	bf00      	nop
 801514e:	e048      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015150:	bf00      	nop
 8015152:	e046      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015154:	bf00      	nop
 8015156:	e044      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015158:	bf00      	nop
 801515a:	e042      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801515c:	bf00      	nop
 801515e:	e040      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015160:	bf00      	nop
 8015162:	e03e      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015164:	bf00      	nop
 8015166:	e03c      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015168:	bf00      	nop
 801516a:	e03a      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801516c:	bf00      	nop
 801516e:	e038      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015170:	bf00      	nop
 8015172:	e036      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015174:	bf00      	nop
 8015176:	e034      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015178:	bf00      	nop
 801517a:	e032      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801517c:	bf00      	nop
 801517e:	e030      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015180:	bf00      	nop
 8015182:	e02e      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015184:	bf00      	nop
 8015186:	e02c      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015188:	bf00      	nop
 801518a:	e02a      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801518c:	bf00      	nop
 801518e:	e028      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015190:	bf00      	nop
 8015192:	e026      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015194:	bf00      	nop
 8015196:	e024      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 8015198:	bf00      	nop
 801519a:	e022      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 801519c:	bf00      	nop
 801519e:	e020      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151a0:	bf00      	nop
 80151a2:	e01e      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151a4:	bf00      	nop
 80151a6:	e01c      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151a8:	bf00      	nop
 80151aa:	e01a      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151ac:	bf00      	nop
 80151ae:	e018      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151b0:	bf00      	nop
 80151b2:	e016      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
 80151b4:	08019344 	.word	0x08019344
 80151b8:	0801a108 	.word	0x0801a108
 80151bc:	0801927c 	.word	0x0801927c
 80151c0:	08019360 	.word	0x08019360
 80151c4:	08019328 	.word	0x08019328
 80151c8:	20000548 	.word	0x20000548
 80151cc:	2000055c 	.word	0x2000055c
            break;
 80151d0:	bf00      	nop
 80151d2:	e006      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151d4:	bf00      	nop
 80151d6:	e004      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151d8:	bf00      	nop
 80151da:	e002      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151dc:	bf00      	nop
 80151de:	e000      	b.n	80151e2 <Zigbee_CallBackProcessing+0x16de>
            break;
 80151e0:	bf00      	nop
    }

    if (info != NULL) {
 80151e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d003      	beq.n	80151f2 <Zigbee_CallBackProcessing+0x16ee>
        zb_ipc_m4_cb_info_free(info);
 80151ea:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80151ee:	f7fd fc70 	bl	8012ad2 <zb_ipc_m4_cb_info_free>
    }

    /* Return the retval, if any. */
    p_notification->Data[0] = retval;
 80151f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80151f6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80151fa:	609a      	str	r2, [r3, #8]

    TL_ZIGBEE_SendM4AckToM0Notify();
 80151fc:	f7fd fb08 	bl	8012810 <TL_ZIGBEE_SendM4AckToM0Notify>
    return status;
 8015200:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
}
 8015204:	4618      	mov	r0, r3
 8015206:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 801520a:	46bd      	mov	sp, r7
 801520c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801520e:	bf00      	nop

08015210 <Zigbee_M0RequestProcessing>:

HAL_StatusTypeDef
Zigbee_M0RequestProcessing(void)
{
 8015210:	b590      	push	{r4, r7, lr}
 8015212:	b089      	sub	sp, #36	@ 0x24
 8015214:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 8015216:	2300      	movs	r3, #0
 8015218:	75fb      	strb	r3, [r7, #23]
    Zigbee_Cmd_Request_t *p_logging = ZIGBEE_Get_M0RequestPayloadBuffer();
 801521a:	f000 ff35 	bl	8016088 <ZIGBEE_Get_M0RequestPayloadBuffer>
 801521e:	60f8      	str	r0, [r7, #12]

    switch (p_logging->ID) {
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	2b09      	cmp	r3, #9
 8015226:	d046      	beq.n	80152b6 <Zigbee_M0RequestProcessing+0xa6>
 8015228:	2b09      	cmp	r3, #9
 801522a:	d864      	bhi.n	80152f6 <Zigbee_M0RequestProcessing+0xe6>
 801522c:	2b07      	cmp	r3, #7
 801522e:	d002      	beq.n	8015236 <Zigbee_M0RequestProcessing+0x26>
 8015230:	2b08      	cmp	r3, #8
 8015232:	d01e      	beq.n	8015272 <Zigbee_M0RequestProcessing+0x62>
 8015234:	e05f      	b.n	80152f6 <Zigbee_M0RequestProcessing+0xe6>
        case MSG_M0TOM4_ZB_LOGGING:
        {
            const char *log_str;

            assert(p_logging->Size == 1);
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	685b      	ldr	r3, [r3, #4]
 801523a:	2b01      	cmp	r3, #1
 801523c:	d006      	beq.n	801524c <Zigbee_M0RequestProcessing+0x3c>
 801523e:	4b33      	ldr	r3, [pc, #204]	@ (801530c <Zigbee_M0RequestProcessing+0xfc>)
 8015240:	4a33      	ldr	r2, [pc, #204]	@ (8015310 <Zigbee_M0RequestProcessing+0x100>)
 8015242:	f241 018a 	movw	r1, #4234	@ 0x108a
 8015246:	4833      	ldr	r0, [pc, #204]	@ (8015314 <Zigbee_M0RequestProcessing+0x104>)
 8015248:	f001 fd5e 	bl	8016d08 <__assert_func>
            log_str = (const char *)p_logging->Data[0];
 801524c:	68fb      	ldr	r3, [r7, #12]
 801524e:	689b      	ldr	r3, [r3, #8]
 8015250:	603b      	str	r3, [r7, #0]
            if (zb_ipc_globals.log_cb != NULL) {
 8015252:	4b31      	ldr	r3, [pc, #196]	@ (8015318 <Zigbee_M0RequestProcessing+0x108>)
 8015254:	685b      	ldr	r3, [r3, #4]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d050      	beq.n	80152fc <Zigbee_M0RequestProcessing+0xec>
                /* We just need to print the raw string. The formatting has already been done. */
                zb_ipc_globals.log_cb(zb_ipc_globals.zb, 0 /* mask is unknown */, NULL,
 801525a:	4b2f      	ldr	r3, [pc, #188]	@ (8015318 <Zigbee_M0RequestProcessing+0x108>)
 801525c:	685c      	ldr	r4, [r3, #4]
 801525e:	4b2e      	ldr	r3, [pc, #184]	@ (8015318 <Zigbee_M0RequestProcessing+0x108>)
 8015260:	6818      	ldr	r0, [r3, #0]
 8015262:	4b2e      	ldr	r3, [pc, #184]	@ (801531c <Zigbee_M0RequestProcessing+0x10c>)
 8015264:	681b      	ldr	r3, [r3, #0]
 8015266:	9300      	str	r3, [sp, #0]
 8015268:	683b      	ldr	r3, [r7, #0]
 801526a:	2200      	movs	r2, #0
 801526c:	2100      	movs	r1, #0
 801526e:	47a0      	blx	r4
                    log_str /* fmt */, va_null);
            }
            break;
 8015270:	e044      	b.n	80152fc <Zigbee_M0RequestProcessing+0xec>
        case MSG_M0TOM4_ZB_MALLOC:
        {
            void *ptr;
            uint32_t alloc_sz;

            assert(p_logging->Size == 1);
 8015272:	68fb      	ldr	r3, [r7, #12]
 8015274:	685b      	ldr	r3, [r3, #4]
 8015276:	2b01      	cmp	r3, #1
 8015278:	d006      	beq.n	8015288 <Zigbee_M0RequestProcessing+0x78>
 801527a:	4b24      	ldr	r3, [pc, #144]	@ (801530c <Zigbee_M0RequestProcessing+0xfc>)
 801527c:	4a24      	ldr	r2, [pc, #144]	@ (8015310 <Zigbee_M0RequestProcessing+0x100>)
 801527e:	f241 019a 	movw	r1, #4250	@ 0x109a
 8015282:	4824      	ldr	r0, [pc, #144]	@ (8015314 <Zigbee_M0RequestProcessing+0x104>)
 8015284:	f001 fd40 	bl	8016d08 <__assert_func>
            alloc_sz = (uint32_t)p_logging->Data[0];
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	689b      	ldr	r3, [r3, #8]
 801528c:	607b      	str	r3, [r7, #4]
#ifndef CONFIG_ZB_M4_MALLOC_DEBUG_SZ
            /* Make room for tracking size at start of memory block */
            alloc_sz += 4U;
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	3304      	adds	r3, #4
 8015292:	607b      	str	r3, [r7, #4]
#endif
            ptr = malloc(alloc_sz);
 8015294:	6878      	ldr	r0, [r7, #4]
 8015296:	f001 fd55 	bl	8016d44 <malloc>
 801529a:	4603      	mov	r3, r0
 801529c:	613b      	str	r3, [r7, #16]
            if (ptr != NULL) {
 801529e:	693b      	ldr	r3, [r7, #16]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d004      	beq.n	80152ae <Zigbee_M0RequestProcessing+0x9e>
                ptr = zb_malloc_track(ptr, alloc_sz);
 80152a4:	6879      	ldr	r1, [r7, #4]
 80152a6:	6938      	ldr	r0, [r7, #16]
 80152a8:	f000 f83c 	bl	8015324 <zb_malloc_track>
 80152ac:	6138      	str	r0, [r7, #16]
            }
            /* Return ptr in second argument */
            p_logging->Data[1] = (uint32_t)ptr;
 80152ae:	693a      	ldr	r2, [r7, #16]
 80152b0:	68fb      	ldr	r3, [r7, #12]
 80152b2:	60da      	str	r2, [r3, #12]
            break;
 80152b4:	e023      	b.n	80152fe <Zigbee_M0RequestProcessing+0xee>
        /* ZbFree */
        case MSG_M0TOM4_ZB_FREE:
        {
            void *ptr;

            assert(p_logging->Size == 1);
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	685b      	ldr	r3, [r3, #4]
 80152ba:	2b01      	cmp	r3, #1
 80152bc:	d006      	beq.n	80152cc <Zigbee_M0RequestProcessing+0xbc>
 80152be:	4b13      	ldr	r3, [pc, #76]	@ (801530c <Zigbee_M0RequestProcessing+0xfc>)
 80152c0:	4a13      	ldr	r2, [pc, #76]	@ (8015310 <Zigbee_M0RequestProcessing+0x100>)
 80152c2:	f241 01ae 	movw	r1, #4270	@ 0x10ae
 80152c6:	4813      	ldr	r0, [pc, #76]	@ (8015314 <Zigbee_M0RequestProcessing+0x104>)
 80152c8:	f001 fd1e 	bl	8016d08 <__assert_func>
            ptr = (void *)p_logging->Data[0];
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	689b      	ldr	r3, [r3, #8]
 80152d0:	60bb      	str	r3, [r7, #8]
            assert(ptr != NULL);
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d106      	bne.n	80152e6 <Zigbee_M0RequestProcessing+0xd6>
 80152d8:	4b11      	ldr	r3, [pc, #68]	@ (8015320 <Zigbee_M0RequestProcessing+0x110>)
 80152da:	4a0d      	ldr	r2, [pc, #52]	@ (8015310 <Zigbee_M0RequestProcessing+0x100>)
 80152dc:	f241 01b0 	movw	r1, #4272	@ 0x10b0
 80152e0:	480c      	ldr	r0, [pc, #48]	@ (8015314 <Zigbee_M0RequestProcessing+0x104>)
 80152e2:	f001 fd11 	bl	8016d08 <__assert_func>
            ptr = zb_malloc_untrack(ptr);
 80152e6:	68b8      	ldr	r0, [r7, #8]
 80152e8:	f000 f838 	bl	801535c <zb_malloc_untrack>
 80152ec:	60b8      	str	r0, [r7, #8]
            free(ptr);
 80152ee:	68b8      	ldr	r0, [r7, #8]
 80152f0:	f001 fd30 	bl	8016d54 <free>
            break;
 80152f4:	e003      	b.n	80152fe <Zigbee_M0RequestProcessing+0xee>
        }

        default:
            status = HAL_ERROR;
 80152f6:	2301      	movs	r3, #1
 80152f8:	75fb      	strb	r3, [r7, #23]
            break;
 80152fa:	e000      	b.n	80152fe <Zigbee_M0RequestProcessing+0xee>
            break;
 80152fc:	bf00      	nop
    }

    TL_ZIGBEE_SendM4AckToM0Request();
 80152fe:	f7fd faa1 	bl	8012844 <TL_ZIGBEE_SendM4AckToM0Request>
    return status;
 8015302:	7dfb      	ldrb	r3, [r7, #23]
}
 8015304:	4618      	mov	r0, r3
 8015306:	371c      	adds	r7, #28
 8015308:	46bd      	mov	sp, r7
 801530a:	bd90      	pop	{r4, r7, pc}
 801530c:	0801937c 	.word	0x0801937c
 8015310:	0801a124 	.word	0x0801a124
 8015314:	0801927c 	.word	0x0801927c
 8015318:	2000055c 	.word	0x2000055c
 801531c:	08019ed8 	.word	0x08019ed8
 8015320:	08019394 	.word	0x08019394

08015324 <zb_malloc_track>:

/* ZbMalloc (MSG_M0TOM4_ZB_MALLOC) Debugging */
static void *
zb_malloc_track(void *ptr, unsigned int sz)
{
 8015324:	b480      	push	{r7}
 8015326:	b085      	sub	sp, #20
 8015328:	af00      	add	r7, sp, #0
 801532a:	6078      	str	r0, [r7, #4]
 801532c:	6039      	str	r1, [r7, #0]
    return ptr;

#else
    void *ret;

    *(uint32_t *)ptr = sz;
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	683a      	ldr	r2, [r7, #0]
 8015332:	601a      	str	r2, [r3, #0]
    ret = ((uint8_t *)ptr) + 4U;
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	3304      	adds	r3, #4
 8015338:	60fb      	str	r3, [r7, #12]
    zb_ipc_globals.zb_alloc_sz += sz;
 801533a:	4b07      	ldr	r3, [pc, #28]	@ (8015358 <zb_malloc_track+0x34>)
 801533c:	f8d3 200d 	ldr.w	r2, [r3, #13]
 8015340:	683b      	ldr	r3, [r7, #0]
 8015342:	4413      	add	r3, r2
 8015344:	4a04      	ldr	r2, [pc, #16]	@ (8015358 <zb_malloc_track+0x34>)
 8015346:	f8c2 300d 	str.w	r3, [r2, #13]
    return ret;
 801534a:	68fb      	ldr	r3, [r7, #12]
#endif
}
 801534c:	4618      	mov	r0, r3
 801534e:	3714      	adds	r7, #20
 8015350:	46bd      	mov	sp, r7
 8015352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015356:	4770      	bx	lr
 8015358:	2000055c 	.word	0x2000055c

0801535c <zb_malloc_untrack>:

static void *
zb_malloc_untrack(void *ptr)
{
 801535c:	b480      	push	{r7}
 801535e:	b085      	sub	sp, #20
 8015360:	af00      	add	r7, sp, #0
 8015362:	6078      	str	r0, [r7, #4]

#else
    uint32_t sz;
    void *ret;

    ret = ((uint8_t *)ptr) - 4U;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	3b04      	subs	r3, #4
 8015368:	60fb      	str	r3, [r7, #12]
    sz = *(uint32_t *)ret;
 801536a:	68fb      	ldr	r3, [r7, #12]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	60bb      	str	r3, [r7, #8]
    zb_ipc_globals.zb_alloc_sz -= sz;
 8015370:	4b07      	ldr	r3, [pc, #28]	@ (8015390 <zb_malloc_untrack+0x34>)
 8015372:	f8d3 200d 	ldr.w	r2, [r3, #13]
 8015376:	68bb      	ldr	r3, [r7, #8]
 8015378:	1ad3      	subs	r3, r2, r3
 801537a:	4a05      	ldr	r2, [pc, #20]	@ (8015390 <zb_malloc_untrack+0x34>)
 801537c:	f8c2 300d 	str.w	r3, [r2, #13]
    return ret;
 8015380:	68fb      	ldr	r3, [r7, #12]
#endif
}
 8015382:	4618      	mov	r0, r3
 8015384:	3714      	adds	r7, #20
 8015386:	46bd      	mov	sp, r7
 8015388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801538c:	4770      	bx	lr
 801538e:	bf00      	nop
 8015390:	2000055c 	.word	0x2000055c

08015394 <onOff_server_1_off>:
/* USER CODE END PV */
/* Functions Definition ------------------------------------------------------*/

/* OnOff server off 1 command callback */
static enum ZclStatusCodeT onOff_server_1_off(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8015394:	b580      	push	{r7, lr}
 8015396:	b086      	sub	sp, #24
 8015398:	af00      	add	r7, sp, #0
 801539a:	60f8      	str	r0, [r7, #12]
 801539c:	60b9      	str	r1, [r7, #8]
 801539e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 OnOff server 1 off 1 */
	uint8_t endpoint;
	  //ZbZclAttrIntegerWrite(zigbee_app_info.water_content_client_2, ZCL_WC_MEAS_ATTR_MEAS_VAL, test1--);


	  endpoint = ZbZclClusterGetEndpoint(cluster);
 80153a0:	68f8      	ldr	r0, [r7, #12]
 80153a2:	f7ee fb6b 	bl	8003a7c <ZbZclClusterGetEndpoint>
 80153a6:	4603      	mov	r3, r0
 80153a8:	75fb      	strb	r3, [r7, #23]
	  if (endpoint == SW1_ENDPOINT)
 80153aa:	7dfb      	ldrb	r3, [r7, #23]
 80153ac:	2b14      	cmp	r3, #20
 80153ae:	d11a      	bne.n	80153e6 <onOff_server_1_off+0x52>
	  {
	    APP_DBG("LED_RED OFF");
 80153b0:	480f      	ldr	r0, [pc, #60]	@ (80153f0 <onOff_server_1_off+0x5c>)
 80153b2:	f7fc fdeb 	bl	8011f8c <DbgTraceGetFileName>
 80153b6:	4601      	mov	r1, r0
 80153b8:	23c5      	movs	r3, #197	@ 0xc5
 80153ba:	4a0e      	ldr	r2, [pc, #56]	@ (80153f4 <onOff_server_1_off+0x60>)
 80153bc:	480e      	ldr	r0, [pc, #56]	@ (80153f8 <onOff_server_1_off+0x64>)
 80153be:	f001 fe53 	bl	8017068 <iprintf>
 80153c2:	4a0e      	ldr	r2, [pc, #56]	@ (80153fc <onOff_server_1_off+0x68>)
 80153c4:	2101      	movs	r1, #1
 80153c6:	2000      	movs	r0, #0
 80153c8:	f7f4 fdd4 	bl	8009f74 <logApplication>
	    RGB_turn_off(&OBJ_RGB_LED);
 80153cc:	480c      	ldr	r0, [pc, #48]	@ (8015400 <onOff_server_1_off+0x6c>)
 80153ce:	f7f5 f90a 	bl	800a5e6 <RGB_turn_off>
		(void)ZbZclAttrIntegerWrite(cluster, ZCL_ONOFF_ATTR_ONOFF, 0);
 80153d2:	f04f 0200 	mov.w	r2, #0
 80153d6:	f04f 0300 	mov.w	r3, #0
 80153da:	2100      	movs	r1, #0
 80153dc:	68f8      	ldr	r0, [r7, #12]
 80153de:	f7ec fb40 	bl	8001a62 <ZbZclAttrIntegerWrite>
	  else
	  {
	    /* Unknown endpoint */
	    return ZCL_STATUS_FAILURE;
	  }
	  return ZCL_STATUS_SUCCESS;
 80153e2:	2300      	movs	r3, #0
 80153e4:	e000      	b.n	80153e8 <onOff_server_1_off+0x54>
	    return ZCL_STATUS_FAILURE;
 80153e6:	2301      	movs	r3, #1
  /* USER CODE END 0 OnOff server 1 off 1 */
}
 80153e8:	4618      	mov	r0, r3
 80153ea:	3718      	adds	r7, #24
 80153ec:	46bd      	mov	sp, r7
 80153ee:	bd80      	pop	{r7, pc}
 80153f0:	080193a0 	.word	0x080193a0
 80153f4:	0801a140 	.word	0x0801a140
 80153f8:	080193c0 	.word	0x080193c0
 80153fc:	080193d0 	.word	0x080193d0
 8015400:	200004c0 	.word	0x200004c0

08015404 <onOff_server_1_on>:

/* OnOff server on 1 command callback */
static enum ZclStatusCodeT onOff_server_1_on(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8015404:	b580      	push	{r7, lr}
 8015406:	b086      	sub	sp, #24
 8015408:	af00      	add	r7, sp, #0
 801540a:	60f8      	str	r0, [r7, #12]
 801540c:	60b9      	str	r1, [r7, #8]
 801540e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 1 OnOff server 1 on 1 */
	uint8_t endpoint;

	  endpoint = ZbZclClusterGetEndpoint(cluster);
 8015410:	68f8      	ldr	r0, [r7, #12]
 8015412:	f7ee fb33 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8015416:	4603      	mov	r3, r0
 8015418:	75fb      	strb	r3, [r7, #23]
	  if (endpoint == SW1_ENDPOINT)
 801541a:	7dfb      	ldrb	r3, [r7, #23]
 801541c:	2b14      	cmp	r3, #20
 801541e:	d11a      	bne.n	8015456 <onOff_server_1_on+0x52>
	  {
	    APP_DBG("LED_RED ON");
 8015420:	480f      	ldr	r0, [pc, #60]	@ (8015460 <onOff_server_1_on+0x5c>)
 8015422:	f7fc fdb3 	bl	8011f8c <DbgTraceGetFileName>
 8015426:	4601      	mov	r1, r0
 8015428:	23db      	movs	r3, #219	@ 0xdb
 801542a:	4a0e      	ldr	r2, [pc, #56]	@ (8015464 <onOff_server_1_on+0x60>)
 801542c:	480e      	ldr	r0, [pc, #56]	@ (8015468 <onOff_server_1_on+0x64>)
 801542e:	f001 fe1b 	bl	8017068 <iprintf>
 8015432:	4a0e      	ldr	r2, [pc, #56]	@ (801546c <onOff_server_1_on+0x68>)
 8015434:	2101      	movs	r1, #1
 8015436:	2000      	movs	r0, #0
 8015438:	f7f4 fd9c 	bl	8009f74 <logApplication>
	    RGB_turn_on(&OBJ_RGB_LED);
 801543c:	480c      	ldr	r0, [pc, #48]	@ (8015470 <onOff_server_1_on+0x6c>)
 801543e:	f7f5 f8e9 	bl	800a614 <RGB_turn_on>
	    (void)ZbZclAttrIntegerWrite(cluster, ZCL_ONOFF_ATTR_ONOFF, 1);
 8015442:	f04f 0201 	mov.w	r2, #1
 8015446:	f04f 0300 	mov.w	r3, #0
 801544a:	2100      	movs	r1, #0
 801544c:	68f8      	ldr	r0, [r7, #12]
 801544e:	f7ec fb08 	bl	8001a62 <ZbZclAttrIntegerWrite>
	  else
	  {
	    /* Unknown endpoint */
	    return ZCL_STATUS_FAILURE;
	  }
	  return ZCL_STATUS_SUCCESS;
 8015452:	2300      	movs	r3, #0
 8015454:	e000      	b.n	8015458 <onOff_server_1_on+0x54>
	    return ZCL_STATUS_FAILURE;
 8015456:	2301      	movs	r3, #1
  /* USER CODE END 1 OnOff server 1 on 1 */
}
 8015458:	4618      	mov	r0, r3
 801545a:	3718      	adds	r7, #24
 801545c:	46bd      	mov	sp, r7
 801545e:	bd80      	pop	{r7, pc}
 8015460:	080193a0 	.word	0x080193a0
 8015464:	0801a154 	.word	0x0801a154
 8015468:	080193c0 	.word	0x080193c0
 801546c:	080193dc 	.word	0x080193dc
 8015470:	200004c0 	.word	0x200004c0

08015474 <onOff_server_1_toggle>:

/* OnOff server toggle 1 command callback */
static enum ZclStatusCodeT onOff_server_1_toggle(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8015474:	b580      	push	{r7, lr}
 8015476:	b088      	sub	sp, #32
 8015478:	af02      	add	r7, sp, #8
 801547a:	60f8      	str	r0, [r7, #12]
 801547c:	60b9      	str	r1, [r7, #8]
 801547e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 2 OnOff server 1 toggle 1 */
	uint8_t attrVal;

	  if (ZbZclAttrRead(cluster, ZCL_ONOFF_ATTR_ONOFF, NULL,
 8015480:	f107 0317 	add.w	r3, r7, #23
 8015484:	2200      	movs	r2, #0
 8015486:	9201      	str	r2, [sp, #4]
 8015488:	2201      	movs	r2, #1
 801548a:	9200      	str	r2, [sp, #0]
 801548c:	2200      	movs	r2, #0
 801548e:	2100      	movs	r1, #0
 8015490:	68f8      	ldr	r0, [r7, #12]
 8015492:	f7ea ffa8 	bl	80003e6 <ZbZclAttrRead>
 8015496:	4603      	mov	r3, r0
 8015498:	2b00      	cmp	r3, #0
 801549a:	d001      	beq.n	80154a0 <onOff_server_1_toggle+0x2c>
	            &attrVal, sizeof(attrVal), false) != ZCL_STATUS_SUCCESS)
	  {
	    return ZCL_STATUS_FAILURE;
 801549c:	2301      	movs	r3, #1
 801549e:	e00f      	b.n	80154c0 <onOff_server_1_toggle+0x4c>
	  }

	  if (attrVal != 0)
 80154a0:	7dfb      	ldrb	r3, [r7, #23]
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d006      	beq.n	80154b4 <onOff_server_1_toggle+0x40>
	  {
	    return onOff_server_1_off(cluster, srcInfo, arg);
 80154a6:	687a      	ldr	r2, [r7, #4]
 80154a8:	68b9      	ldr	r1, [r7, #8]
 80154aa:	68f8      	ldr	r0, [r7, #12]
 80154ac:	f7ff ff72 	bl	8015394 <onOff_server_1_off>
 80154b0:	4603      	mov	r3, r0
 80154b2:	e005      	b.n	80154c0 <onOff_server_1_toggle+0x4c>
	  }
	  else
	  {
	    return onOff_server_1_on(cluster, srcInfo, arg);
 80154b4:	687a      	ldr	r2, [r7, #4]
 80154b6:	68b9      	ldr	r1, [r7, #8]
 80154b8:	68f8      	ldr	r0, [r7, #12]
 80154ba:	f7ff ffa3 	bl	8015404 <onOff_server_1_on>
 80154be:	4603      	mov	r3, r0
	  }
  /* USER CODE END 2 OnOff server 1 toggle 1 */
}
 80154c0:	4618      	mov	r0, r3
 80154c2:	3718      	adds	r7, #24
 80154c4:	46bd      	mov	sp, r7
 80154c6:	bd80      	pop	{r7, pc}

080154c8 <colorControl_server_1_move_to_color_xy>:

/* ColorControl server move_to_color_xy 1 command callback */
static enum ZclStatusCodeT colorControl_server_1_move_to_color_xy(struct ZbZclClusterT *cluster, struct ZbZclColorClientMoveToColorXYReqT *req, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 80154c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80154cc:	b086      	sub	sp, #24
 80154ce:	af00      	add	r7, sp, #0
 80154d0:	60f8      	str	r0, [r7, #12]
 80154d2:	60b9      	str	r1, [r7, #8]
 80154d4:	607a      	str	r2, [r7, #4]
 80154d6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN 3 ColorControl server 1 move_to_color_xy 1 */
	uint8_t endpoint;

	      endpoint = ZbZclClusterGetEndpoint(cluster);
 80154d8:	68f8      	ldr	r0, [r7, #12]
 80154da:	f7ee facf 	bl	8003a7c <ZbZclClusterGetEndpoint>
 80154de:	4603      	mov	r3, r0
 80154e0:	75fb      	strb	r3, [r7, #23]
	      if (endpoint == SW1_ENDPOINT)
 80154e2:	7dfb      	ldrb	r3, [r7, #23]
 80154e4:	2b14      	cmp	r3, #20
 80154e6:	d121      	bne.n	801552c <colorControl_server_1_move_to_color_xy+0x64>
	      {
	    	RGB_set_xy(&OBJ_RGB_LED, req->color_x, req->color_y);
 80154e8:	68bb      	ldr	r3, [r7, #8]
 80154ea:	8819      	ldrh	r1, [r3, #0]
 80154ec:	68bb      	ldr	r3, [r7, #8]
 80154ee:	885b      	ldrh	r3, [r3, #2]
 80154f0:	461a      	mov	r2, r3
 80154f2:	4811      	ldr	r0, [pc, #68]	@ (8015538 <colorControl_server_1_move_to_color_xy+0x70>)
 80154f4:	f7f4 ffff 	bl	800a4f6 <RGB_set_xy>
	        (void)ZbZclAttrIntegerWrite(cluster, ZCL_COLOR_ATTR_CURRENT_X, req->color_x);
 80154f8:	68bb      	ldr	r3, [r7, #8]
 80154fa:	881b      	ldrh	r3, [r3, #0]
 80154fc:	b29b      	uxth	r3, r3
 80154fe:	2200      	movs	r2, #0
 8015500:	4698      	mov	r8, r3
 8015502:	4691      	mov	r9, r2
 8015504:	4642      	mov	r2, r8
 8015506:	464b      	mov	r3, r9
 8015508:	2103      	movs	r1, #3
 801550a:	68f8      	ldr	r0, [r7, #12]
 801550c:	f7ec faa9 	bl	8001a62 <ZbZclAttrIntegerWrite>
	        (void)ZbZclAttrIntegerWrite(cluster, ZCL_COLOR_ATTR_CURRENT_Y, req->color_y);
 8015510:	68bb      	ldr	r3, [r7, #8]
 8015512:	885b      	ldrh	r3, [r3, #2]
 8015514:	b29b      	uxth	r3, r3
 8015516:	2200      	movs	r2, #0
 8015518:	461c      	mov	r4, r3
 801551a:	4615      	mov	r5, r2
 801551c:	4622      	mov	r2, r4
 801551e:	462b      	mov	r3, r5
 8015520:	2104      	movs	r1, #4
 8015522:	68f8      	ldr	r0, [r7, #12]
 8015524:	f7ec fa9d 	bl	8001a62 <ZbZclAttrIntegerWrite>
	      else
	      {
	        /* Unknown endpoint */
	        return ZCL_STATUS_FAILURE;
	      }
	      return ZCL_STATUS_SUCCESS;
 8015528:	2300      	movs	r3, #0
 801552a:	e000      	b.n	801552e <colorControl_server_1_move_to_color_xy+0x66>
	        return ZCL_STATUS_FAILURE;
 801552c:	2301      	movs	r3, #1
  /* USER CODE END 3 ColorControl server 1 move_to_color_xy 1 */
}
 801552e:	4618      	mov	r0, r3
 8015530:	3718      	adds	r7, #24
 8015532:	46bd      	mov	sp, r7
 8015534:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8015538:	200004c0 	.word	0x200004c0

0801553c <levelControl_server_1_move_to_level>:

/* LevelControl server move_to_level 1 command callback */
static enum ZclStatusCodeT levelControl_server_1_move_to_level(struct ZbZclClusterT *cluster, struct ZbZclLevelClientMoveToLevelReqT *req, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 801553c:	b5b0      	push	{r4, r5, r7, lr}
 801553e:	b086      	sub	sp, #24
 8015540:	af00      	add	r7, sp, #0
 8015542:	60f8      	str	r0, [r7, #12]
 8015544:	60b9      	str	r1, [r7, #8]
 8015546:	607a      	str	r2, [r7, #4]
 8015548:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN 4 LevelControl server 1 move_to_level 1 */
	uint8_t endpoint;

	  endpoint = ZbZclClusterGetEndpoint(cluster);
 801554a:	68f8      	ldr	r0, [r7, #12]
 801554c:	f7ee fa96 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8015550:	4603      	mov	r3, r0
 8015552:	75fb      	strb	r3, [r7, #23]
	  if (endpoint == SW1_ENDPOINT)
 8015554:	7dfb      	ldrb	r3, [r7, #23]
 8015556:	2b14      	cmp	r3, #20
 8015558:	d113      	bne.n	8015582 <levelControl_server_1_move_to_level+0x46>
	  {
		RGB_set_brightness(&OBJ_RGB_LED, req->level);
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	785b      	ldrb	r3, [r3, #1]
 801555e:	4619      	mov	r1, r3
 8015560:	480a      	ldr	r0, [pc, #40]	@ (801558c <levelControl_server_1_move_to_level+0x50>)
 8015562:	f7f4 ffdd 	bl	800a520 <RGB_set_brightness>
		(void)ZbZclAttrIntegerWrite(cluster, ZCL_LEVEL_ATTR_CURRLEVEL, req->level);
 8015566:	68bb      	ldr	r3, [r7, #8]
 8015568:	785b      	ldrb	r3, [r3, #1]
 801556a:	b2db      	uxtb	r3, r3
 801556c:	2200      	movs	r2, #0
 801556e:	461c      	mov	r4, r3
 8015570:	4615      	mov	r5, r2
 8015572:	4622      	mov	r2, r4
 8015574:	462b      	mov	r3, r5
 8015576:	2100      	movs	r1, #0
 8015578:	68f8      	ldr	r0, [r7, #12]
 801557a:	f7ec fa72 	bl	8001a62 <ZbZclAttrIntegerWrite>
	  else
	  {
		/* Unknown endpoint */
		return ZCL_STATUS_FAILURE;
	  }
	  return ZCL_STATUS_SUCCESS;
 801557e:	2300      	movs	r3, #0
 8015580:	e000      	b.n	8015584 <levelControl_server_1_move_to_level+0x48>
		return ZCL_STATUS_FAILURE;
 8015582:	2301      	movs	r3, #1
  /* USER CODE END 4 LevelControl server 1 move_to_level 1 */
}
 8015584:	4618      	mov	r0, r3
 8015586:	3718      	adds	r7, #24
 8015588:	46bd      	mov	sp, r7
 801558a:	bdb0      	pop	{r4, r5, r7, pc}
 801558c:	200004c0 	.word	0x200004c0

08015590 <APP_ZIGBEE_Init>:
 * @brief  Zigbee application initialization
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_Init(void)
{
 8015590:	b580      	push	{r7, lr}
 8015592:	b082      	sub	sp, #8
 8015594:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t ZigbeeInitStatus;

  APP_DBG("APP_ZIGBEE_Init");
 8015596:	4817      	ldr	r0, [pc, #92]	@ (80155f4 <APP_ZIGBEE_Init+0x64>)
 8015598:	f7fc fcf8 	bl	8011f8c <DbgTraceGetFileName>
 801559c:	4601      	mov	r1, r0
 801559e:	f240 1335 	movw	r3, #309	@ 0x135
 80155a2:	4a15      	ldr	r2, [pc, #84]	@ (80155f8 <APP_ZIGBEE_Init+0x68>)
 80155a4:	4815      	ldr	r0, [pc, #84]	@ (80155fc <APP_ZIGBEE_Init+0x6c>)
 80155a6:	f001 fd5f 	bl	8017068 <iprintf>
 80155aa:	4a15      	ldr	r2, [pc, #84]	@ (8015600 <APP_ZIGBEE_Init+0x70>)
 80155ac:	2101      	movs	r1, #1
 80155ae:	2000      	movs	r0, #0
 80155b0:	f7f4 fce0 	bl	8009f74 <logApplication>

  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
  APP_ZIGBEE_CheckWirelessFirmwareInfo();
 80155b4:	f000 fb78 	bl	8015ca8 <APP_ZIGBEE_CheckWirelessFirmwareInfo>

  /* Register cmdbuffer */
  APP_ZIGBEE_RegisterCmdBuffer(&ZigbeeOtCmdBuffer);
 80155b8:	4812      	ldr	r0, [pc, #72]	@ (8015604 <APP_ZIGBEE_Init+0x74>)
 80155ba:	f000 fd31 	bl	8016020 <APP_ZIGBEE_RegisterCmdBuffer>

  /* Init config buffer and call TL_ZIGBEE_Init */
  APP_ZIGBEE_TL_INIT();
 80155be:	f000 fdeb 	bl	8016198 <APP_ZIGBEE_TL_INIT>

  /* Register task */
  /* Create the different tasks */
  UTIL_SEQ_RegTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_ZIGBEE_ProcessNotifyM0ToM4);
 80155c2:	4a11      	ldr	r2, [pc, #68]	@ (8015608 <APP_ZIGBEE_Init+0x78>)
 80155c4:	2100      	movs	r1, #0
 80155c6:	2001      	movs	r0, #1
 80155c8:	f001 faa0 	bl	8016b0c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_ZIGBEE_ProcessRequestM0ToM4);
 80155cc:	4a0f      	ldr	r2, [pc, #60]	@ (801560c <APP_ZIGBEE_Init+0x7c>)
 80155ce:	2100      	movs	r1, #0
 80155d0:	2002      	movs	r0, #2
 80155d2:	f001 fa9b 	bl	8016b0c <UTIL_SEQ_RegTask>

  /* Task associated with network creation process */
  UTIL_SEQ_RegTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, UTIL_SEQ_RFU, APP_ZIGBEE_NwkForm);
 80155d6:	4a0e      	ldr	r2, [pc, #56]	@ (8015610 <APP_ZIGBEE_Init+0x80>)
 80155d8:	2100      	movs	r1, #0
 80155da:	2004      	movs	r0, #4
 80155dc:	f001 fa96 	bl	8016b0c <UTIL_SEQ_RegTask>

  /* USER CODE BEGIN APP_ZIGBEE_INIT */
  /* USER CODE END APP_ZIGBEE_INIT */

  /* Start the Zigbee on the CPU2 side */
  ZigbeeInitStatus = SHCI_C2_ZIGBEE_Init();
 80155e0:	f7fc fd24 	bl	801202c <SHCI_C2_ZIGBEE_Init>
 80155e4:	4603      	mov	r3, r0
 80155e6:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ZigbeeInitStatus);

  /* Initialize Zigbee stack layers */
  APP_ZIGBEE_StackLayersInit();
 80155e8:	f000 f814 	bl	8015614 <APP_ZIGBEE_StackLayersInit>

}
 80155ec:	bf00      	nop
 80155ee:	3708      	adds	r7, #8
 80155f0:	46bd      	mov	sp, r7
 80155f2:	bd80      	pop	{r7, pc}
 80155f4:	080193a0 	.word	0x080193a0
 80155f8:	0801a168 	.word	0x0801a168
 80155fc:	080193c0 	.word	0x080193c0
 8015600:	080193e8 	.word	0x080193e8
 8015604:	20030838 	.word	0x20030838
 8015608:	080161c9 	.word	0x080161c9
 801560c:	080161e9 	.word	0x080161e9
 8015610:	08015a21 	.word	0x08015a21

08015614 <APP_ZIGBEE_StackLayersInit>:
 * @brief  Initialize Zigbee stack layers
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_StackLayersInit(void)
{
 8015614:	b580      	push	{r7, lr}
 8015616:	af00      	add	r7, sp, #0
  APP_DBG("APP_ZIGBEE_StackLayersInit");
 8015618:	481d      	ldr	r0, [pc, #116]	@ (8015690 <APP_ZIGBEE_StackLayersInit+0x7c>)
 801561a:	f7fc fcb7 	bl	8011f8c <DbgTraceGetFileName>
 801561e:	4601      	mov	r1, r0
 8015620:	f44f 73ae 	mov.w	r3, #348	@ 0x15c
 8015624:	4a1b      	ldr	r2, [pc, #108]	@ (8015694 <APP_ZIGBEE_StackLayersInit+0x80>)
 8015626:	481c      	ldr	r0, [pc, #112]	@ (8015698 <APP_ZIGBEE_StackLayersInit+0x84>)
 8015628:	f001 fd1e 	bl	8017068 <iprintf>
 801562c:	4a1b      	ldr	r2, [pc, #108]	@ (801569c <APP_ZIGBEE_StackLayersInit+0x88>)
 801562e:	2101      	movs	r1, #1
 8015630:	2000      	movs	r0, #0
 8015632:	f7f4 fc9f 	bl	8009f74 <logApplication>

  zigbee_app_info.zb = ZbInit(0U, NULL, NULL);
 8015636:	2300      	movs	r3, #0
 8015638:	2200      	movs	r2, #0
 801563a:	f04f 0000 	mov.w	r0, #0
 801563e:	f04f 0100 	mov.w	r1, #0
 8015642:	f7fd fa75 	bl	8012b30 <ZbInit>
 8015646:	4603      	mov	r3, r0
 8015648:	4a15      	ldr	r2, [pc, #84]	@ (80156a0 <APP_ZIGBEE_StackLayersInit+0x8c>)
 801564a:	6053      	str	r3, [r2, #4]
  assert(zigbee_app_info.zb != NULL);
 801564c:	4b14      	ldr	r3, [pc, #80]	@ (80156a0 <APP_ZIGBEE_StackLayersInit+0x8c>)
 801564e:	685b      	ldr	r3, [r3, #4]
 8015650:	2b00      	cmp	r3, #0
 8015652:	d106      	bne.n	8015662 <APP_ZIGBEE_StackLayersInit+0x4e>
 8015654:	4b13      	ldr	r3, [pc, #76]	@ (80156a4 <APP_ZIGBEE_StackLayersInit+0x90>)
 8015656:	4a14      	ldr	r2, [pc, #80]	@ (80156a8 <APP_ZIGBEE_StackLayersInit+0x94>)
 8015658:	f240 115f 	movw	r1, #351	@ 0x15f
 801565c:	480c      	ldr	r0, [pc, #48]	@ (8015690 <APP_ZIGBEE_StackLayersInit+0x7c>)
 801565e:	f001 fb53 	bl	8016d08 <__assert_func>

  /* Create the endpoint and cluster(s) */
  APP_ZIGBEE_ConfigEndpoints();
 8015662:	f000 f823 	bl	80156ac <APP_ZIGBEE_ConfigEndpoints>
//  APP_ZIGBEE_ConfigBasicServer();

  /* USER CODE END APP_ZIGBEE_StackLayersInit */

  /* Configure the joining parameters */
  zigbee_app_info.join_status = (enum ZbStatusCodeT) 0x01; /* init to error status */
 8015666:	4b0e      	ldr	r3, [pc, #56]	@ (80156a0 <APP_ZIGBEE_StackLayersInit+0x8c>)
 8015668:	2201      	movs	r2, #1
 801566a:	725a      	strb	r2, [r3, #9]
  zigbee_app_info.join_delay = HAL_GetTick(); /* now */
 801566c:	f7f5 fb4a 	bl	800ad04 <HAL_GetTick>
 8015670:	4603      	mov	r3, r0
 8015672:	4a0b      	ldr	r2, [pc, #44]	@ (80156a0 <APP_ZIGBEE_StackLayersInit+0x8c>)
 8015674:	60d3      	str	r3, [r2, #12]
  zigbee_app_info.startupControl = ZbStartTypeJoin;
 8015676:	4b0a      	ldr	r3, [pc, #40]	@ (80156a0 <APP_ZIGBEE_StackLayersInit+0x8c>)
 8015678:	2203      	movs	r2, #3
 801567a:	721a      	strb	r2, [r3, #8]

  /* Initialization Complete */
  zigbee_app_info.has_init = true;
 801567c:	4b08      	ldr	r3, [pc, #32]	@ (80156a0 <APP_ZIGBEE_StackLayersInit+0x8c>)
 801567e:	2201      	movs	r2, #1
 8015680:	701a      	strb	r2, [r3, #0]

  /* run the task */
  UTIL_SEQ_SetTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, CFG_SCH_PRIO_0);
 8015682:	2100      	movs	r1, #0
 8015684:	2004      	movs	r0, #4
 8015686:	f001 fa63 	bl	8016b50 <UTIL_SEQ_SetTask>
}
 801568a:	bf00      	nop
 801568c:	bd80      	pop	{r7, pc}
 801568e:	bf00      	nop
 8015690:	080193a0 	.word	0x080193a0
 8015694:	0801a178 	.word	0x0801a178
 8015698:	080193c0 	.word	0x080193c0
 801569c:	080193f8 	.word	0x080193f8
 80156a0:	20000764 	.word	0x20000764
 80156a4:	08019414 	.word	0x08019414
 80156a8:	0801a194 	.word	0x0801a194

080156ac <APP_ZIGBEE_ConfigEndpoints>:
 * @brief  Configure Zigbee application endpoints
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ConfigEndpoints(void)
{
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b0a0      	sub	sp, #128	@ 0x80
 80156b0:	af04      	add	r7, sp, #16
  struct ZbApsmeAddEndpointReqT req;
  struct ZbApsmeAddEndpointConfT conf;

  memset(&req, 0, sizeof(req));
 80156b2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80156b6:	2218      	movs	r2, #24
 80156b8:	2100      	movs	r1, #0
 80156ba:	4618      	mov	r0, r3
 80156bc:	f001 fef0 	bl	80174a0 <memset>

  /* Endpoint: SW1_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 80156c0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80156c4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_ONOFF_SWITCH;
 80156c8:	2300      	movs	r3, #0
 80156ca:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW1_ENDPOINT;
 80156ce:	2314      	movs	r3, #20
 80156d0:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 80156d4:	4bad      	ldr	r3, [pc, #692]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80156d6:	685b      	ldr	r3, [r3, #4]
 80156d8:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80156dc:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80156e0:	4618      	mov	r0, r3
 80156e2:	f7fd ff8f 	bl	8013604 <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 80156e6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d006      	beq.n	80156fc <APP_ZIGBEE_ConfigEndpoints+0x50>
 80156ee:	4ba8      	ldr	r3, [pc, #672]	@ (8015990 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 80156f0:	4aa8      	ldr	r2, [pc, #672]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80156f2:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 80156f6:	48a8      	ldr	r0, [pc, #672]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 80156f8:	f001 fb06 	bl	8016d08 <__assert_func>

  /* Basic client/server */
  zigbee_app_info.basic_client_1 = ZbZclBasicClientAlloc(zigbee_app_info.zb, SW1_ENDPOINT);
 80156fc:	4ba3      	ldr	r3, [pc, #652]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80156fe:	685b      	ldr	r3, [r3, #4]
 8015700:	2114      	movs	r1, #20
 8015702:	4618      	mov	r0, r3
 8015704:	f7ee f96e 	bl	80039e4 <ZbZclBasicClientAlloc>
 8015708:	4603      	mov	r3, r0
 801570a:	4aa0      	ldr	r2, [pc, #640]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801570c:	6153      	str	r3, [r2, #20]
  assert(zigbee_app_info.basic_client_1 != NULL);
 801570e:	4b9f      	ldr	r3, [pc, #636]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015710:	695b      	ldr	r3, [r3, #20]
 8015712:	2b00      	cmp	r3, #0
 8015714:	d106      	bne.n	8015724 <APP_ZIGBEE_ConfigEndpoints+0x78>
 8015716:	4ba1      	ldr	r3, [pc, #644]	@ (801599c <APP_ZIGBEE_ConfigEndpoints+0x2f0>)
 8015718:	4a9e      	ldr	r2, [pc, #632]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801571a:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 801571e:	489e      	ldr	r0, [pc, #632]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 8015720:	f001 faf2 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.basic_client_1);
 8015724:	4b99      	ldr	r3, [pc, #612]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015726:	695b      	ldr	r3, [r3, #20]
 8015728:	4618      	mov	r0, r3
 801572a:	f7fe f8a1 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* OnOff server */
  zigbee_app_info.onOff_server_1 = ZbZclOnOffServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, &OnOffServerCallbacks_1, NULL);
 801572e:	4b97      	ldr	r3, [pc, #604]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015730:	6858      	ldr	r0, [r3, #4]
 8015732:	2300      	movs	r3, #0
 8015734:	4a9a      	ldr	r2, [pc, #616]	@ (80159a0 <APP_ZIGBEE_ConfigEndpoints+0x2f4>)
 8015736:	2114      	movs	r1, #20
 8015738:	f7f1 f9e8 	bl	8006b0c <ZbZclOnOffServerAlloc>
 801573c:	4603      	mov	r3, r0
 801573e:	4a93      	ldr	r2, [pc, #588]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015740:	6193      	str	r3, [r2, #24]
  assert(zigbee_app_info.onOff_server_1 != NULL);
 8015742:	4b92      	ldr	r3, [pc, #584]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015744:	699b      	ldr	r3, [r3, #24]
 8015746:	2b00      	cmp	r3, #0
 8015748:	d106      	bne.n	8015758 <APP_ZIGBEE_ConfigEndpoints+0xac>
 801574a:	4b96      	ldr	r3, [pc, #600]	@ (80159a4 <APP_ZIGBEE_ConfigEndpoints+0x2f8>)
 801574c:	4a91      	ldr	r2, [pc, #580]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801574e:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8015752:	4891      	ldr	r0, [pc, #580]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 8015754:	f001 fad8 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.onOff_server_1);
 8015758:	4b8c      	ldr	r3, [pc, #560]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801575a:	699b      	ldr	r3, [r3, #24]
 801575c:	4618      	mov	r0, r3
 801575e:	f7fe f887 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* ColorControl server */
  struct ZbColorClusterConfig colorServerConfig_1 = {
 8015762:	4a91      	ldr	r2, [pc, #580]	@ (80159a8 <APP_ZIGBEE_ConfigEndpoints+0x2fc>)
 8015764:	1d3b      	adds	r3, r7, #4
 8015766:	4611      	mov	r1, r2
 8015768:	224c      	movs	r2, #76	@ 0x4c
 801576a:	4618      	mov	r0, r3
 801576c:	f001 ff49 	bl	8017602 <memcpy>
 8015770:	2308      	movs	r3, #8
 8015772:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    /* USER CODE BEGIN Color Server Config (endpoint1) */
	.capabilities = ZCL_COLOR_CAP_XY,

    /* USER CODE END Color Server Config (endpoint1) */
  };
  zigbee_app_info.colorControl_server_1 = ZbZclColorServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, zigbee_app_info.onOff_server_1, NULL, 0, &colorServerConfig_1, NULL);
 8015776:	4b85      	ldr	r3, [pc, #532]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015778:	6858      	ldr	r0, [r3, #4]
 801577a:	4b84      	ldr	r3, [pc, #528]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801577c:	699a      	ldr	r2, [r3, #24]
 801577e:	2300      	movs	r3, #0
 8015780:	9302      	str	r3, [sp, #8]
 8015782:	1d3b      	adds	r3, r7, #4
 8015784:	9301      	str	r3, [sp, #4]
 8015786:	2300      	movs	r3, #0
 8015788:	9300      	str	r3, [sp, #0]
 801578a:	2300      	movs	r3, #0
 801578c:	2114      	movs	r1, #20
 801578e:	f7ee fe09 	bl	80043a4 <ZbZclColorServerAlloc>
 8015792:	4603      	mov	r3, r0
 8015794:	4a7d      	ldr	r2, [pc, #500]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015796:	61d3      	str	r3, [r2, #28]
  assert(zigbee_app_info.colorControl_server_1 != NULL);
 8015798:	4b7c      	ldr	r3, [pc, #496]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801579a:	69db      	ldr	r3, [r3, #28]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d106      	bne.n	80157ae <APP_ZIGBEE_ConfigEndpoints+0x102>
 80157a0:	4b82      	ldr	r3, [pc, #520]	@ (80159ac <APP_ZIGBEE_ConfigEndpoints+0x300>)
 80157a2:	4a7c      	ldr	r2, [pc, #496]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80157a4:	f240 119d 	movw	r1, #413	@ 0x19d
 80157a8:	487b      	ldr	r0, [pc, #492]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 80157aa:	f001 faad 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.colorControl_server_1);
 80157ae:	4b77      	ldr	r3, [pc, #476]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80157b0:	69db      	ldr	r3, [r3, #28]
 80157b2:	4618      	mov	r0, r3
 80157b4:	f7fe f85c 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* LevelControl server */
  zigbee_app_info.levelControl_server_1 = ZbZclLevelServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, zigbee_app_info.onOff_server_1, &LevelServerCallbacks_1, NULL);
 80157b8:	4b74      	ldr	r3, [pc, #464]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80157ba:	6858      	ldr	r0, [r3, #4]
 80157bc:	4b73      	ldr	r3, [pc, #460]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80157be:	699a      	ldr	r2, [r3, #24]
 80157c0:	2300      	movs	r3, #0
 80157c2:	9300      	str	r3, [sp, #0]
 80157c4:	4b7a      	ldr	r3, [pc, #488]	@ (80159b0 <APP_ZIGBEE_ConfigEndpoints+0x304>)
 80157c6:	2114      	movs	r1, #20
 80157c8:	f7f0 ff1a 	bl	8006600 <ZbZclLevelServerAlloc>
 80157cc:	4603      	mov	r3, r0
 80157ce:	4a6f      	ldr	r2, [pc, #444]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80157d0:	6213      	str	r3, [r2, #32]
  assert(zigbee_app_info.levelControl_server_1 != NULL);
 80157d2:	4b6e      	ldr	r3, [pc, #440]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80157d4:	6a1b      	ldr	r3, [r3, #32]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d106      	bne.n	80157e8 <APP_ZIGBEE_ConfigEndpoints+0x13c>
 80157da:	4b76      	ldr	r3, [pc, #472]	@ (80159b4 <APP_ZIGBEE_ConfigEndpoints+0x308>)
 80157dc:	4a6d      	ldr	r2, [pc, #436]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80157de:	f240 11a1 	movw	r1, #417	@ 0x1a1
 80157e2:	486d      	ldr	r0, [pc, #436]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 80157e4:	f001 fa90 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.levelControl_server_1);
 80157e8:	4b68      	ldr	r3, [pc, #416]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80157ea:	6a1b      	ldr	r3, [r3, #32]
 80157ec:	4618      	mov	r0, r3
 80157ee:	f7fe f83f 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* Endpoint: SW2_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 80157f2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80157f6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_SIMPLE_SENSOR;
 80157fa:	230c      	movs	r3, #12
 80157fc:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW2_ENDPOINT;
 8015800:	2315      	movs	r3, #21
 8015802:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 8015806:	4b61      	ldr	r3, [pc, #388]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015808:	685b      	ldr	r3, [r3, #4]
 801580a:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 801580e:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8015812:	4618      	mov	r0, r3
 8015814:	f7fd fef6 	bl	8013604 <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 8015818:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801581c:	2b00      	cmp	r3, #0
 801581e:	d006      	beq.n	801582e <APP_ZIGBEE_ConfigEndpoints+0x182>
 8015820:	4b5b      	ldr	r3, [pc, #364]	@ (8015990 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015822:	4a5c      	ldr	r2, [pc, #368]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015824:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8015828:	485b      	ldr	r0, [pc, #364]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 801582a:	f001 fa6d 	bl	8016d08 <__assert_func>

  /* Basic client/server */
  zigbee_app_info.basic_client_2 = ZbZclBasicClientAlloc(zigbee_app_info.zb, SW2_ENDPOINT);
 801582e:	4b57      	ldr	r3, [pc, #348]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015830:	685b      	ldr	r3, [r3, #4]
 8015832:	2115      	movs	r1, #21
 8015834:	4618      	mov	r0, r3
 8015836:	f7ee f8d5 	bl	80039e4 <ZbZclBasicClientAlloc>
 801583a:	4603      	mov	r3, r0
 801583c:	4a53      	ldr	r2, [pc, #332]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801583e:	6253      	str	r3, [r2, #36]	@ 0x24
  assert(zigbee_app_info.basic_client_2 != NULL);
 8015840:	4b52      	ldr	r3, [pc, #328]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015844:	2b00      	cmp	r3, #0
 8015846:	d106      	bne.n	8015856 <APP_ZIGBEE_ConfigEndpoints+0x1aa>
 8015848:	4b5b      	ldr	r3, [pc, #364]	@ (80159b8 <APP_ZIGBEE_ConfigEndpoints+0x30c>)
 801584a:	4a52      	ldr	r2, [pc, #328]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801584c:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8015850:	4851      	ldr	r0, [pc, #324]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 8015852:	f001 fa59 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.basic_client_2);
 8015856:	4b4d      	ldr	r3, [pc, #308]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801585a:	4618      	mov	r0, r3
 801585c:	f7fe f808 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* Temperature meas server */
  zigbee_app_info.temperature_meas_server_2 = ZbZclTempMeasServerAlloc(zigbee_app_info.zb, SW2_ENDPOINT, TEMP_MIN_2, TEMP_MAX_2, TEMP_TOLERANCE_2);
 8015860:	4b4a      	ldr	r3, [pc, #296]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015862:	6858      	ldr	r0, [r3, #4]
 8015864:	2301      	movs	r3, #1
 8015866:	9300      	str	r3, [sp, #0]
 8015868:	f242 7310 	movw	r3, #10000	@ 0x2710
 801586c:	4a53      	ldr	r2, [pc, #332]	@ (80159bc <APP_ZIGBEE_ConfigEndpoints+0x310>)
 801586e:	2115      	movs	r1, #21
 8015870:	f7f1 fa90 	bl	8006d94 <ZbZclTempMeasServerAlloc>
 8015874:	4603      	mov	r3, r0
 8015876:	4a45      	ldr	r2, [pc, #276]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015878:	6293      	str	r3, [r2, #40]	@ 0x28
  assert(zigbee_app_info.temperature_meas_server_2 != NULL);
 801587a:	4b44      	ldr	r3, [pc, #272]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801587c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801587e:	2b00      	cmp	r3, #0
 8015880:	d106      	bne.n	8015890 <APP_ZIGBEE_ConfigEndpoints+0x1e4>
 8015882:	4b4f      	ldr	r3, [pc, #316]	@ (80159c0 <APP_ZIGBEE_ConfigEndpoints+0x314>)
 8015884:	4a43      	ldr	r2, [pc, #268]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015886:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 801588a:	4843      	ldr	r0, [pc, #268]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 801588c:	f001 fa3c 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.temperature_meas_server_2);
 8015890:	4b3e      	ldr	r3, [pc, #248]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015894:	4618      	mov	r0, r3
 8015896:	f7fd ffeb 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* Water content server */
  zigbee_app_info.water_content_server_2 = ZbZclWaterContentMeasServerAlloc(zigbee_app_info.zb, SW2_ENDPOINT, ZCL_CLUSTER_MEAS_HUMIDITY, HUMIDITY_MIN_2, HUMIDITY_MAX_2);
 801589a:	4b3c      	ldr	r3, [pc, #240]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801589c:	6858      	ldr	r0, [r3, #4]
 801589e:	f242 7310 	movw	r3, #10000	@ 0x2710
 80158a2:	9300      	str	r3, [sp, #0]
 80158a4:	2300      	movs	r3, #0
 80158a6:	f240 4205 	movw	r2, #1029	@ 0x405
 80158aa:	2115      	movs	r1, #21
 80158ac:	f7f1 fb4c 	bl	8006f48 <ZbZclWaterContentMeasServerAlloc>
 80158b0:	4603      	mov	r3, r0
 80158b2:	4a36      	ldr	r2, [pc, #216]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80158b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  assert(zigbee_app_info.water_content_server_2 != NULL);
 80158b6:	4b35      	ldr	r3, [pc, #212]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80158b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d106      	bne.n	80158cc <APP_ZIGBEE_ConfigEndpoints+0x220>
 80158be:	4b41      	ldr	r3, [pc, #260]	@ (80159c4 <APP_ZIGBEE_ConfigEndpoints+0x318>)
 80158c0:	4a34      	ldr	r2, [pc, #208]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80158c2:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 80158c6:	4834      	ldr	r0, [pc, #208]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 80158c8:	f001 fa1e 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.water_content_server_2);
 80158cc:	4b2f      	ldr	r3, [pc, #188]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80158ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80158d0:	4618      	mov	r0, r3
 80158d2:	f7fd ffcd 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* Endpoint: SW3_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 80158d6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80158da:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_SIMPLE_SENSOR;
 80158de:	230c      	movs	r3, #12
 80158e0:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW3_ENDPOINT;
 80158e4:	2316      	movs	r3, #22
 80158e6:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 80158ea:	4b28      	ldr	r3, [pc, #160]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80158ec:	685b      	ldr	r3, [r3, #4]
 80158ee:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80158f2:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80158f6:	4618      	mov	r0, r3
 80158f8:	f7fd fe84 	bl	8013604 <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 80158fc:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8015900:	2b00      	cmp	r3, #0
 8015902:	d006      	beq.n	8015912 <APP_ZIGBEE_ConfigEndpoints+0x266>
 8015904:	4b22      	ldr	r3, [pc, #136]	@ (8015990 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015906:	4a23      	ldr	r2, [pc, #140]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015908:	f240 11bb 	movw	r1, #443	@ 0x1bb
 801590c:	4822      	ldr	r0, [pc, #136]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 801590e:	f001 f9fb 	bl	8016d08 <__assert_func>

  /* Water content server */
  zigbee_app_info.water_content_server_3 = ZbZclWaterContentMeasServerAlloc(zigbee_app_info.zb, SW3_ENDPOINT, ZCL_CLUSTER_MEAS_HUMIDITY, HUMIDITY_MIN_3, HUMIDITY_MAX_3);
 8015912:	4b1e      	ldr	r3, [pc, #120]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015914:	6858      	ldr	r0, [r3, #4]
 8015916:	f242 7310 	movw	r3, #10000	@ 0x2710
 801591a:	9300      	str	r3, [sp, #0]
 801591c:	2300      	movs	r3, #0
 801591e:	f240 4205 	movw	r2, #1029	@ 0x405
 8015922:	2116      	movs	r1, #22
 8015924:	f7f1 fb10 	bl	8006f48 <ZbZclWaterContentMeasServerAlloc>
 8015928:	4603      	mov	r3, r0
 801592a:	4a18      	ldr	r2, [pc, #96]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 801592c:	6313      	str	r3, [r2, #48]	@ 0x30
  assert(zigbee_app_info.water_content_server_3 != NULL);
 801592e:	4b17      	ldr	r3, [pc, #92]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015932:	2b00      	cmp	r3, #0
 8015934:	d106      	bne.n	8015944 <APP_ZIGBEE_ConfigEndpoints+0x298>
 8015936:	4b24      	ldr	r3, [pc, #144]	@ (80159c8 <APP_ZIGBEE_ConfigEndpoints+0x31c>)
 8015938:	4a16      	ldr	r2, [pc, #88]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801593a:	f240 11bf 	movw	r1, #447	@ 0x1bf
 801593e:	4816      	ldr	r0, [pc, #88]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 8015940:	f001 f9e2 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.water_content_server_3);
 8015944:	4b11      	ldr	r3, [pc, #68]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015948:	4618      	mov	r0, r3
 801594a:	f7fd ff91 	bl	8013870 <ZbZclClusterEndpointRegister>
  /* Endpoint: SW4_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 801594e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8015952:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_SIMPLE_SENSOR;
 8015956:	230c      	movs	r3, #12
 8015958:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW4_ENDPOINT;
 801595c:	2317      	movs	r3, #23
 801595e:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 8015962:	4b0a      	ldr	r3, [pc, #40]	@ (801598c <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015964:	685b      	ldr	r3, [r3, #4]
 8015966:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 801596a:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 801596e:	4618      	mov	r0, r3
 8015970:	f7fd fe48 	bl	8013604 <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 8015974:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8015978:	2b00      	cmp	r3, #0
 801597a:	d027      	beq.n	80159cc <APP_ZIGBEE_ConfigEndpoints+0x320>
 801597c:	4b04      	ldr	r3, [pc, #16]	@ (8015990 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 801597e:	4a05      	ldr	r2, [pc, #20]	@ (8015994 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015980:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8015984:	4804      	ldr	r0, [pc, #16]	@ (8015998 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 8015986:	f001 f9bf 	bl	8016d08 <__assert_func>
 801598a:	bf00      	nop
 801598c:	20000764 	.word	0x20000764
 8015990:	08019430 	.word	0x08019430
 8015994:	0801a1b0 	.word	0x0801a1b0
 8015998:	080193a0 	.word	0x080193a0
 801599c:	08019454 	.word	0x08019454
 80159a0:	20000018 	.word	0x20000018
 80159a4:	0801947c 	.word	0x0801947c
 80159a8:	20000024 	.word	0x20000024
 80159ac:	080194a4 	.word	0x080194a4
 80159b0:	20000070 	.word	0x20000070
 80159b4:	080194d4 	.word	0x080194d4
 80159b8:	08019504 	.word	0x08019504
 80159bc:	fffff830 	.word	0xfffff830
 80159c0:	0801952c 	.word	0x0801952c
 80159c4:	08019560 	.word	0x08019560
 80159c8:	08019590 	.word	0x08019590

  /* Water content server */
  zigbee_app_info.water_content_server_4 = ZbZclWaterContentMeasServerAlloc(zigbee_app_info.zb, SW4_ENDPOINT, ZCL_CLUSTER_MEAS_HUMIDITY, HUMIDITY_MIN_4, HUMIDITY_MAX_4);
 80159cc:	4b10      	ldr	r3, [pc, #64]	@ (8015a10 <APP_ZIGBEE_ConfigEndpoints+0x364>)
 80159ce:	6858      	ldr	r0, [r3, #4]
 80159d0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80159d4:	9300      	str	r3, [sp, #0]
 80159d6:	2300      	movs	r3, #0
 80159d8:	f240 4205 	movw	r2, #1029	@ 0x405
 80159dc:	2117      	movs	r1, #23
 80159de:	f7f1 fab3 	bl	8006f48 <ZbZclWaterContentMeasServerAlloc>
 80159e2:	4603      	mov	r3, r0
 80159e4:	4a0a      	ldr	r2, [pc, #40]	@ (8015a10 <APP_ZIGBEE_ConfigEndpoints+0x364>)
 80159e6:	6353      	str	r3, [r2, #52]	@ 0x34
  assert(zigbee_app_info.water_content_server_4 != NULL);
 80159e8:	4b09      	ldr	r3, [pc, #36]	@ (8015a10 <APP_ZIGBEE_ConfigEndpoints+0x364>)
 80159ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d106      	bne.n	80159fe <APP_ZIGBEE_ConfigEndpoints+0x352>
 80159f0:	4b08      	ldr	r3, [pc, #32]	@ (8015a14 <APP_ZIGBEE_ConfigEndpoints+0x368>)
 80159f2:	4a09      	ldr	r2, [pc, #36]	@ (8015a18 <APP_ZIGBEE_ConfigEndpoints+0x36c>)
 80159f4:	f44f 71e5 	mov.w	r1, #458	@ 0x1ca
 80159f8:	4808      	ldr	r0, [pc, #32]	@ (8015a1c <APP_ZIGBEE_ConfigEndpoints+0x370>)
 80159fa:	f001 f985 	bl	8016d08 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.water_content_server_4);
 80159fe:	4b04      	ldr	r3, [pc, #16]	@ (8015a10 <APP_ZIGBEE_ConfigEndpoints+0x364>)
 8015a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a02:	4618      	mov	r0, r3
 8015a04:	f7fd ff34 	bl	8013870 <ZbZclClusterEndpointRegister>

  /* USER CODE BEGIN CONFIG_ENDPOINT */

  /* USER CODE END CONFIG_ENDPOINT */
}
 8015a08:	bf00      	nop
 8015a0a:	3770      	adds	r7, #112	@ 0x70
 8015a0c:	46bd      	mov	sp, r7
 8015a0e:	bd80      	pop	{r7, pc}
 8015a10:	20000764 	.word	0x20000764
 8015a14:	080195c0 	.word	0x080195c0
 8015a18:	0801a1b0 	.word	0x0801a1b0
 8015a1c:	080193a0 	.word	0x080193a0

08015a20 <APP_ZIGBEE_NwkForm>:
 * @brief  Handle Zigbee network forming and joining
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_NwkForm(void)
{
 8015a20:	b590      	push	{r4, r7, lr}
 8015a22:	b0f9      	sub	sp, #484	@ 0x1e4
 8015a24:	af00      	add	r7, sp, #0
  if ((zigbee_app_info.join_status != ZB_STATUS_SUCCESS) && (HAL_GetTick() >= zigbee_app_info.join_delay))
 8015a26:	4b56      	ldr	r3, [pc, #344]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015a28:	7a5b      	ldrb	r3, [r3, #9]
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	f000 809b 	beq.w	8015b66 <APP_ZIGBEE_NwkForm+0x146>
 8015a30:	f7f5 f968 	bl	800ad04 <HAL_GetTick>
 8015a34:	4602      	mov	r2, r0
 8015a36:	4b52      	ldr	r3, [pc, #328]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015a38:	68db      	ldr	r3, [r3, #12]
 8015a3a:	429a      	cmp	r2, r3
 8015a3c:	f0c0 8093 	bcc.w	8015b66 <APP_ZIGBEE_NwkForm+0x146>
  {
    struct ZbStartupT config;
    enum ZbStatusCodeT status;

    /* Configure Zigbee Logging */
    ZbSetLogging(zigbee_app_info.zb, ZB_LOG_MASK_LEVEL_5, NULL);
 8015a40:	4b4f      	ldr	r3, [pc, #316]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015a42:	685b      	ldr	r3, [r3, #4]
 8015a44:	2200      	movs	r2, #0
 8015a46:	211f      	movs	r1, #31
 8015a48:	4618      	mov	r0, r3
 8015a4a:	f7fd f8c5 	bl	8012bd8 <ZbSetLogging>

    /* Attempt to join a zigbee network */
    ZbStartupConfigGetProDefaults(&config);
 8015a4e:	463b      	mov	r3, r7
 8015a50:	4618      	mov	r0, r3
 8015a52:	f7fd f95f 	bl	8012d14 <ZbStartupConfigGetProDefaults>

    /* Set the centralized network */
    APP_DBG("Network config : APP_STARTUP_CENTRALIZED_ROUTER");
 8015a56:	484b      	ldr	r0, [pc, #300]	@ (8015b84 <APP_ZIGBEE_NwkForm+0x164>)
 8015a58:	f7fc fa98 	bl	8011f8c <DbgTraceGetFileName>
 8015a5c:	4601      	mov	r1, r0
 8015a5e:	f240 13e5 	movw	r3, #485	@ 0x1e5
 8015a62:	4a49      	ldr	r2, [pc, #292]	@ (8015b88 <APP_ZIGBEE_NwkForm+0x168>)
 8015a64:	4849      	ldr	r0, [pc, #292]	@ (8015b8c <APP_ZIGBEE_NwkForm+0x16c>)
 8015a66:	f001 faff 	bl	8017068 <iprintf>
 8015a6a:	4a49      	ldr	r2, [pc, #292]	@ (8015b90 <APP_ZIGBEE_NwkForm+0x170>)
 8015a6c:	2101      	movs	r1, #1
 8015a6e:	2000      	movs	r0, #0
 8015a70:	f7f4 fa80 	bl	8009f74 <logApplication>
    config.startupControl = zigbee_app_info.startupControl;
 8015a74:	4b42      	ldr	r3, [pc, #264]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015a76:	7a1a      	ldrb	r2, [r3, #8]
 8015a78:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015a7c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015a80:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e

    /* Using the default HA preconfigured Link Key */
    memcpy(config.security.preconfiguredLinkKey, sec_key_ha, ZB_SEC_KEYSIZE);
 8015a84:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015a88:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015a8c:	4a41      	ldr	r2, [pc, #260]	@ (8015b94 <APP_ZIGBEE_NwkForm+0x174>)
 8015a8e:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8015a92:	4613      	mov	r3, r2
 8015a94:	6818      	ldr	r0, [r3, #0]
 8015a96:	6859      	ldr	r1, [r3, #4]
 8015a98:	689a      	ldr	r2, [r3, #8]
 8015a9a:	68db      	ldr	r3, [r3, #12]
 8015a9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    config.channelList.count = 1;
 8015a9e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015aa2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015aa6:	2201      	movs	r2, #1
 8015aa8:	741a      	strb	r2, [r3, #16]
    config.channelList.list[0].page = 0;
 8015aaa:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015aae:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015ab2:	2200      	movs	r2, #0
 8015ab4:	751a      	strb	r2, [r3, #20]
    config.channelList.list[0].channelMask = 1 << CHANNEL; /*Channel in use */
 8015ab6:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015aba:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015abe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015ac2:	619a      	str	r2, [r3, #24]

    /* Using ZbStartupWait (blocking) */
    status = ZbStartupWait(zigbee_app_info.zb, &config);
 8015ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015ac6:	685b      	ldr	r3, [r3, #4]
 8015ac8:	463a      	mov	r2, r7
 8015aca:	4611      	mov	r1, r2
 8015acc:	4618      	mov	r0, r3
 8015ace:	f000 f87f 	bl	8015bd0 <ZbStartupWait>
 8015ad2:	4603      	mov	r3, r0
 8015ad4:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df

    APP_DBG("ZbStartup Callback (status = 0x%02x)", status);
 8015ad8:	482a      	ldr	r0, [pc, #168]	@ (8015b84 <APP_ZIGBEE_NwkForm+0x164>)
 8015ada:	f7fc fa57 	bl	8011f8c <DbgTraceGetFileName>
 8015ade:	4601      	mov	r1, r0
 8015ae0:	f44f 73f9 	mov.w	r3, #498	@ 0x1f2
 8015ae4:	4a28      	ldr	r2, [pc, #160]	@ (8015b88 <APP_ZIGBEE_NwkForm+0x168>)
 8015ae6:	4829      	ldr	r0, [pc, #164]	@ (8015b8c <APP_ZIGBEE_NwkForm+0x16c>)
 8015ae8:	f001 fabe 	bl	8017068 <iprintf>
 8015aec:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8015af0:	4a29      	ldr	r2, [pc, #164]	@ (8015b98 <APP_ZIGBEE_NwkForm+0x178>)
 8015af2:	2101      	movs	r1, #1
 8015af4:	2000      	movs	r0, #0
 8015af6:	f7f4 fa3d 	bl	8009f74 <logApplication>
    zigbee_app_info.join_status = status;
 8015afa:	4a21      	ldr	r2, [pc, #132]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015afc:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8015b00:	7253      	strb	r3, [r2, #9]

    if (status == ZB_STATUS_SUCCESS)
 8015b02:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d115      	bne.n	8015b36 <APP_ZIGBEE_NwkForm+0x116>
    {
      zigbee_app_info.join_delay = 0U;
 8015b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015b0c:	2200      	movs	r2, #0
 8015b0e:	60da      	str	r2, [r3, #12]
      zigbee_app_info.init_after_join = true;
 8015b10:	4b1b      	ldr	r3, [pc, #108]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015b12:	2201      	movs	r2, #1
 8015b14:	741a      	strb	r2, [r3, #16]
      APP_DBG("Startup done !\n");
 8015b16:	481b      	ldr	r0, [pc, #108]	@ (8015b84 <APP_ZIGBEE_NwkForm+0x164>)
 8015b18:	f7fc fa38 	bl	8011f8c <DbgTraceGetFileName>
 8015b1c:	4601      	mov	r1, r0
 8015b1e:	f240 13f9 	movw	r3, #505	@ 0x1f9
 8015b22:	4a19      	ldr	r2, [pc, #100]	@ (8015b88 <APP_ZIGBEE_NwkForm+0x168>)
 8015b24:	4819      	ldr	r0, [pc, #100]	@ (8015b8c <APP_ZIGBEE_NwkForm+0x16c>)
 8015b26:	f001 fa9f 	bl	8017068 <iprintf>
 8015b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8015b9c <APP_ZIGBEE_NwkForm+0x17c>)
 8015b2c:	2101      	movs	r1, #1
 8015b2e:	2000      	movs	r0, #0
 8015b30:	f7f4 fa20 	bl	8009f74 <logApplication>
 8015b34:	e017      	b.n	8015b66 <APP_ZIGBEE_NwkForm+0x146>

      /* USER CODE END 5 */
    }
    else
    {
      APP_DBG("Startup failed, attempting again after a short delay (%d ms)", APP_ZIGBEE_STARTUP_FAIL_DELAY);
 8015b36:	4813      	ldr	r0, [pc, #76]	@ (8015b84 <APP_ZIGBEE_NwkForm+0x164>)
 8015b38:	f7fc fa28 	bl	8011f8c <DbgTraceGetFileName>
 8015b3c:	4601      	mov	r1, r0
 8015b3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015b42:	4a11      	ldr	r2, [pc, #68]	@ (8015b88 <APP_ZIGBEE_NwkForm+0x168>)
 8015b44:	4811      	ldr	r0, [pc, #68]	@ (8015b8c <APP_ZIGBEE_NwkForm+0x16c>)
 8015b46:	f001 fa8f 	bl	8017068 <iprintf>
 8015b4a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8015b4e:	4a14      	ldr	r2, [pc, #80]	@ (8015ba0 <APP_ZIGBEE_NwkForm+0x180>)
 8015b50:	2101      	movs	r1, #1
 8015b52:	2000      	movs	r0, #0
 8015b54:	f7f4 fa0e 	bl	8009f74 <logApplication>
      zigbee_app_info.join_delay = HAL_GetTick() + APP_ZIGBEE_STARTUP_FAIL_DELAY;
 8015b58:	f7f5 f8d4 	bl	800ad04 <HAL_GetTick>
 8015b5c:	4603      	mov	r3, r0
 8015b5e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8015b62:	4a07      	ldr	r2, [pc, #28]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015b64:	60d3      	str	r3, [r2, #12]
      /* USER CODE END 6 */
    }
  }

  /* If Network forming/joining was not successful reschedule the current task to retry the process */
  if (zigbee_app_info.join_status != ZB_STATUS_SUCCESS)
 8015b66:	4b06      	ldr	r3, [pc, #24]	@ (8015b80 <APP_ZIGBEE_NwkForm+0x160>)
 8015b68:	7a5b      	ldrb	r3, [r3, #9]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d003      	beq.n	8015b76 <APP_ZIGBEE_NwkForm+0x156>
  {
    UTIL_SEQ_SetTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, CFG_SCH_PRIO_0);
 8015b6e:	2100      	movs	r1, #0
 8015b70:	2004      	movs	r0, #4
 8015b72:	f000 ffed 	bl	8016b50 <UTIL_SEQ_SetTask>
  }
  /* USER CODE BEGIN NW_FORM */
  /* USER CODE END NW_FORM */
}
 8015b76:	bf00      	nop
 8015b78:	f507 77f2 	add.w	r7, r7, #484	@ 0x1e4
 8015b7c:	46bd      	mov	sp, r7
 8015b7e:	bd90      	pop	{r4, r7, pc}
 8015b80:	20000764 	.word	0x20000764
 8015b84:	080193a0 	.word	0x080193a0
 8015b88:	0801a1cc 	.word	0x0801a1cc
 8015b8c:	080193c0 	.word	0x080193c0
 8015b90:	080195f0 	.word	0x080195f0
 8015b94:	08019eb4 	.word	0x08019eb4
 8015b98:	08019620 	.word	0x08019620
 8015b9c:	08019648 	.word	0x08019648
 8015ba0:	08019658 	.word	0x08019658

08015ba4 <ZbStartupWaitCb>:
  bool active;
  enum ZbStatusCodeT status;
};

static void ZbStartupWaitCb(enum ZbStatusCodeT status, void *cb_arg)
{
 8015ba4:	b580      	push	{r7, lr}
 8015ba6:	b084      	sub	sp, #16
 8015ba8:	af00      	add	r7, sp, #0
 8015baa:	4603      	mov	r3, r0
 8015bac:	6039      	str	r1, [r7, #0]
 8015bae:	71fb      	strb	r3, [r7, #7]
  struct ZbStartupWaitInfo *info = cb_arg;
 8015bb0:	683b      	ldr	r3, [r7, #0]
 8015bb2:	60fb      	str	r3, [r7, #12]

  info->status = status;
 8015bb4:	68fb      	ldr	r3, [r7, #12]
 8015bb6:	79fa      	ldrb	r2, [r7, #7]
 8015bb8:	705a      	strb	r2, [r3, #1]
  info->active = false;
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	2200      	movs	r2, #0
 8015bbe:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetEvt(EVENT_ZIGBEE_STARTUP_ENDED);
 8015bc0:	2008      	movs	r0, #8
 8015bc2:	f000 fff1 	bl	8016ba8 <UTIL_SEQ_SetEvt>
}
 8015bc6:	bf00      	nop
 8015bc8:	3710      	adds	r7, #16
 8015bca:	46bd      	mov	sp, r7
 8015bcc:	bd80      	pop	{r7, pc}
	...

08015bd0 <ZbStartupWait>:

enum ZbStatusCodeT ZbStartupWait(struct ZigBeeT *zb, struct ZbStartupT *config)
{
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	b084      	sub	sp, #16
 8015bd4:	af00      	add	r7, sp, #0
 8015bd6:	6078      	str	r0, [r7, #4]
 8015bd8:	6039      	str	r1, [r7, #0]
  struct ZbStartupWaitInfo *info;
  enum ZbStatusCodeT status;

  info = malloc(sizeof(struct ZbStartupWaitInfo));
 8015bda:	2002      	movs	r0, #2
 8015bdc:	f001 f8b2 	bl	8016d44 <malloc>
 8015be0:	4603      	mov	r3, r0
 8015be2:	60fb      	str	r3, [r7, #12]
  if (info == NULL)
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d101      	bne.n	8015bee <ZbStartupWait+0x1e>
  {
    return ZB_STATUS_ALLOC_FAIL;
 8015bea:	2370      	movs	r3, #112	@ 0x70
 8015bec:	e021      	b.n	8015c32 <ZbStartupWait+0x62>
  }
  memset(info, 0, sizeof(struct ZbStartupWaitInfo));
 8015bee:	2202      	movs	r2, #2
 8015bf0:	2100      	movs	r1, #0
 8015bf2:	68f8      	ldr	r0, [r7, #12]
 8015bf4:	f001 fc54 	bl	80174a0 <memset>

  info->active = true;
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	2201      	movs	r2, #1
 8015bfc:	701a      	strb	r2, [r3, #0]
  status = ZbStartup(zb, config, ZbStartupWaitCb, info);
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	4a0e      	ldr	r2, [pc, #56]	@ (8015c3c <ZbStartupWait+0x6c>)
 8015c02:	6839      	ldr	r1, [r7, #0]
 8015c04:	6878      	ldr	r0, [r7, #4]
 8015c06:	f7fd f8af 	bl	8012d68 <ZbStartup>
 8015c0a:	4603      	mov	r3, r0
 8015c0c:	72fb      	strb	r3, [r7, #11]
  if (status != ZB_STATUS_SUCCESS)
 8015c0e:	7afb      	ldrb	r3, [r7, #11]
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d004      	beq.n	8015c1e <ZbStartupWait+0x4e>
  {
    free(info);
 8015c14:	68f8      	ldr	r0, [r7, #12]
 8015c16:	f001 f89d 	bl	8016d54 <free>
    return status;
 8015c1a:	7afb      	ldrb	r3, [r7, #11]
 8015c1c:	e009      	b.n	8015c32 <ZbStartupWait+0x62>
  }

  UTIL_SEQ_WaitEvt(EVENT_ZIGBEE_STARTUP_ENDED);
 8015c1e:	2008      	movs	r0, #8
 8015c20:	f000 ffe2 	bl	8016be8 <UTIL_SEQ_WaitEvt>
  status = info->status;
 8015c24:	68fb      	ldr	r3, [r7, #12]
 8015c26:	785b      	ldrb	r3, [r3, #1]
 8015c28:	72fb      	strb	r3, [r7, #11]
  free(info);
 8015c2a:	68f8      	ldr	r0, [r7, #12]
 8015c2c:	f001 f892 	bl	8016d54 <free>
  return status;
 8015c30:	7afb      	ldrb	r3, [r7, #11]
}
 8015c32:	4618      	mov	r0, r3
 8015c34:	3710      	adds	r7, #16
 8015c36:	46bd      	mov	sp, r7
 8015c38:	bd80      	pop	{r7, pc}
 8015c3a:	bf00      	nop
 8015c3c:	08015ba5 	.word	0x08015ba5

08015c40 <APP_ZIGBEE_Error>:
 * @param  ErrId :
 * @param  ErrCode
 * @retval None
 */
void APP_ZIGBEE_Error(uint32_t ErrId, uint32_t ErrCode)
{
 8015c40:	b580      	push	{r7, lr}
 8015c42:	b082      	sub	sp, #8
 8015c44:	af00      	add	r7, sp, #0
 8015c46:	6078      	str	r0, [r7, #4]
 8015c48:	6039      	str	r1, [r7, #0]
  switch (ErrId)
  {
    default:
      APP_ZIGBEE_TraceError("ERROR Unknown ", 0);
 8015c4a:	2100      	movs	r1, #0
 8015c4c:	4803      	ldr	r0, [pc, #12]	@ (8015c5c <APP_ZIGBEE_Error+0x1c>)
 8015c4e:	f000 f807 	bl	8015c60 <APP_ZIGBEE_TraceError>
      break;
 8015c52:	bf00      	nop
  }
}
 8015c54:	bf00      	nop
 8015c56:	3708      	adds	r7, #8
 8015c58:	46bd      	mov	sp, r7
 8015c5a:	bd80      	pop	{r7, pc}
 8015c5c:	08019698 	.word	0x08019698

08015c60 <APP_ZIGBEE_TraceError>:
 * @param  pMess  : Message associated to the error.
 * @param  ErrCode: Error code associated to the module (Zigbee or other module if any)
 * @retval None
 */
static void APP_ZIGBEE_TraceError(const char *pMess, uint32_t ErrCode)
{
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b084      	sub	sp, #16
 8015c64:	af02      	add	r7, sp, #8
 8015c66:	6078      	str	r0, [r7, #4]
 8015c68:	6039      	str	r1, [r7, #0]
  APP_DBG("**** Fatal error = %s (Err = %d)", pMess, ErrCode);
 8015c6a:	480b      	ldr	r0, [pc, #44]	@ (8015c98 <APP_ZIGBEE_TraceError+0x38>)
 8015c6c:	f7fc f98e 	bl	8011f8c <DbgTraceGetFileName>
 8015c70:	4601      	mov	r1, r0
 8015c72:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 8015c76:	4a09      	ldr	r2, [pc, #36]	@ (8015c9c <APP_ZIGBEE_TraceError+0x3c>)
 8015c78:	4809      	ldr	r0, [pc, #36]	@ (8015ca0 <APP_ZIGBEE_TraceError+0x40>)
 8015c7a:	f001 f9f5 	bl	8017068 <iprintf>
 8015c7e:	683b      	ldr	r3, [r7, #0]
 8015c80:	9300      	str	r3, [sp, #0]
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	4a07      	ldr	r2, [pc, #28]	@ (8015ca4 <APP_ZIGBEE_TraceError+0x44>)
 8015c86:	2101      	movs	r1, #1
 8015c88:	2000      	movs	r0, #0
 8015c8a:	f7f4 f973 	bl	8009f74 <logApplication>
  /* USER CODE BEGIN TRACE_ERROR */
  /* USER CODE END TRACE_ERROR */

}
 8015c8e:	bf00      	nop
 8015c90:	3708      	adds	r7, #8
 8015c92:	46bd      	mov	sp, r7
 8015c94:	bd80      	pop	{r7, pc}
 8015c96:	bf00      	nop
 8015c98:	080193a0 	.word	0x080193a0
 8015c9c:	0801a1e0 	.word	0x0801a1e0
 8015ca0:	080193c0 	.word	0x080193c0
 8015ca4:	080196a8 	.word	0x080196a8

08015ca8 <APP_ZIGBEE_CheckWirelessFirmwareInfo>:
 *        and display associated information
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_CheckWirelessFirmwareInfo(void)
{
 8015ca8:	b580      	push	{r7, lr}
 8015caa:	b098      	sub	sp, #96	@ 0x60
 8015cac:	af02      	add	r7, sp, #8
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;
 8015cae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8015cb2:	653b      	str	r3, [r7, #80]	@ 0x50

  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8015cb4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8015cb6:	f7fc f9cd 	bl	8012054 <SHCI_GetWirelessFwInfo>
 8015cba:	4603      	mov	r3, r0
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	d004      	beq.n	8015cca <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x22>
  {
    APP_ZIGBEE_Error((uint32_t)ERR_ZIGBEE_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8015cc0:	2101      	movs	r1, #1
 8015cc2:	2001      	movs	r0, #1
 8015cc4:	f7ff ffbc 	bl	8015c40 <APP_ZIGBEE_Error>
    APP_DBG("water_content Server on Endpoint %d", SW2_ENDPOINT);
    APP_DBG("water_content Server on Endpoint %d", SW3_ENDPOINT);
    APP_DBG("water_content Server on Endpoint %d", SW4_ENDPOINT);
    APP_DBG("**********************************************************");
  }
}
 8015cc8:	e17b      	b.n	8015fc2 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x31a>
    APP_DBG("**********************************************************");
 8015cca:	48c0      	ldr	r0, [pc, #768]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015ccc:	f7fc f95e 	bl	8011f8c <DbgTraceGetFileName>
 8015cd0:	4601      	mov	r1, r0
 8015cd2:	f240 2373 	movw	r3, #627	@ 0x273
 8015cd6:	4abe      	ldr	r2, [pc, #760]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015cd8:	48be      	ldr	r0, [pc, #760]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015cda:	f001 f9c5 	bl	8017068 <iprintf>
 8015cde:	4abe      	ldr	r2, [pc, #760]	@ (8015fd8 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x330>)
 8015ce0:	2101      	movs	r1, #1
 8015ce2:	2000      	movs	r0, #0
 8015ce4:	f7f4 f946 	bl	8009f74 <logApplication>
    APP_DBG("WIRELESS COPROCESSOR FW:");
 8015ce8:	48b8      	ldr	r0, [pc, #736]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015cea:	f7fc f94f 	bl	8011f8c <DbgTraceGetFileName>
 8015cee:	4601      	mov	r1, r0
 8015cf0:	f44f 731d 	mov.w	r3, #628	@ 0x274
 8015cf4:	4ab6      	ldr	r2, [pc, #728]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015cf6:	48b7      	ldr	r0, [pc, #732]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015cf8:	f001 f9b6 	bl	8017068 <iprintf>
 8015cfc:	4ab7      	ldr	r2, [pc, #732]	@ (8015fdc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x334>)
 8015cfe:	2101      	movs	r1, #1
 8015d00:	2000      	movs	r0, #0
 8015d02:	f7f4 f937 	bl	8009f74 <logApplication>
    APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8015d06:	48b1      	ldr	r0, [pc, #708]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d08:	f7fc f940 	bl	8011f8c <DbgTraceGetFileName>
 8015d0c:	4601      	mov	r1, r0
 8015d0e:	f240 2376 	movw	r3, #630	@ 0x276
 8015d12:	4aaf      	ldr	r2, [pc, #700]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015d14:	48af      	ldr	r0, [pc, #700]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015d16:	f001 f9a7 	bl	8017068 <iprintf>
 8015d1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015d1c:	781b      	ldrb	r3, [r3, #0]
 8015d1e:	4619      	mov	r1, r3
 8015d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015d22:	785b      	ldrb	r3, [r3, #1]
 8015d24:	461a      	mov	r2, r3
 8015d26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015d28:	789b      	ldrb	r3, [r3, #2]
 8015d2a:	9301      	str	r3, [sp, #4]
 8015d2c:	9200      	str	r2, [sp, #0]
 8015d2e:	460b      	mov	r3, r1
 8015d30:	4aab      	ldr	r2, [pc, #684]	@ (8015fe0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x338>)
 8015d32:	2101      	movs	r1, #1
 8015d34:	2000      	movs	r0, #0
 8015d36:	f7f4 f91d 	bl	8009f74 <logApplication>
    switch (p_wireless_info->StackType)
 8015d3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015d3c:	7a5b      	ldrb	r3, [r3, #9]
 8015d3e:	2b30      	cmp	r3, #48	@ 0x30
 8015d40:	d002      	beq.n	8015d48 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xa0>
 8015d42:	2b31      	cmp	r3, #49	@ 0x31
 8015d44:	d010      	beq.n	8015d68 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xc0>
 8015d46:	e01f      	b.n	8015d88 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xe0>
        APP_DBG("FW Type : FFD Zigbee stack");
 8015d48:	48a0      	ldr	r0, [pc, #640]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d4a:	f7fc f91f 	bl	8011f8c <DbgTraceGetFileName>
 8015d4e:	4601      	mov	r1, r0
 8015d50:	f240 237b 	movw	r3, #635	@ 0x27b
 8015d54:	4a9e      	ldr	r2, [pc, #632]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015d56:	489f      	ldr	r0, [pc, #636]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015d58:	f001 f986 	bl	8017068 <iprintf>
 8015d5c:	4aa1      	ldr	r2, [pc, #644]	@ (8015fe4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x33c>)
 8015d5e:	2101      	movs	r1, #1
 8015d60:	2000      	movs	r0, #0
 8015d62:	f7f4 f907 	bl	8009f74 <logApplication>
        break;
 8015d66:	e014      	b.n	8015d92 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xea>
        APP_DBG("FW Type : RFD Zigbee stack");
 8015d68:	4898      	ldr	r0, [pc, #608]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d6a:	f7fc f90f 	bl	8011f8c <DbgTraceGetFileName>
 8015d6e:	4601      	mov	r1, r0
 8015d70:	f240 237f 	movw	r3, #639	@ 0x27f
 8015d74:	4a96      	ldr	r2, [pc, #600]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015d76:	4897      	ldr	r0, [pc, #604]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015d78:	f001 f976 	bl	8017068 <iprintf>
 8015d7c:	4a9a      	ldr	r2, [pc, #616]	@ (8015fe8 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x340>)
 8015d7e:	2101      	movs	r1, #1
 8015d80:	2000      	movs	r0, #0
 8015d82:	f7f4 f8f7 	bl	8009f74 <logApplication>
        break;
 8015d86:	e004      	b.n	8015d92 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xea>
        APP_ZIGBEE_Error((uint32_t)ERR_ZIGBEE_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8015d88:	2101      	movs	r1, #1
 8015d8a:	2001      	movs	r0, #1
 8015d8c:	f7ff ff58 	bl	8015c40 <APP_ZIGBEE_Error>
        break;
 8015d90:	bf00      	nop
    char *__PathProject__ = (strstr(__FILE__, "Zigbee") ? strstr(__FILE__, "Zigbee") + 7 : __FILE__);
 8015d92:	4b8e      	ldr	r3, [pc, #568]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
    char *pdel = NULL;
 8015d96:	2300      	movs	r3, #0
 8015d98:	64bb      	str	r3, [r7, #72]	@ 0x48
      pdel = strchr(__PathProject__, '/');
 8015d9a:	212f      	movs	r1, #47	@ 0x2f
 8015d9c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8015d9e:	f001 fb87 	bl	80174b0 <strchr>
 8015da2:	64b8      	str	r0, [r7, #72]	@ 0x48
    int index = (int)(pdel - __PathProject__);
 8015da4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015da8:	1ad3      	subs	r3, r2, r3
 8015daa:	647b      	str	r3, [r7, #68]	@ 0x44
    APP_DBG("Application flashed: %*.*s", index, index, __PathProject__);
 8015dac:	4887      	ldr	r0, [pc, #540]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015dae:	f7fc f8ed 	bl	8011f8c <DbgTraceGetFileName>
 8015db2:	4601      	mov	r1, r0
 8015db4:	f240 2395 	movw	r3, #661	@ 0x295
 8015db8:	4a85      	ldr	r2, [pc, #532]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015dba:	4886      	ldr	r0, [pc, #536]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015dbc:	f001 f954 	bl	8017068 <iprintf>
 8015dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015dc2:	9301      	str	r3, [sp, #4]
 8015dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015dc6:	9300      	str	r3, [sp, #0]
 8015dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015dca:	4a88      	ldr	r2, [pc, #544]	@ (8015fec <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x344>)
 8015dcc:	2101      	movs	r1, #1
 8015dce:	2000      	movs	r0, #0
 8015dd0:	f7f4 f8d0 	bl	8009f74 <logApplication>
    APP_DBG("Channel used: %d", CHANNEL);
 8015dd4:	487d      	ldr	r0, [pc, #500]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015dd6:	f7fc f8d9 	bl	8011f8c <DbgTraceGetFileName>
 8015dda:	4601      	mov	r1, r0
 8015ddc:	f44f 7326 	mov.w	r3, #664	@ 0x298
 8015de0:	4a7b      	ldr	r2, [pc, #492]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015de2:	487c      	ldr	r0, [pc, #496]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015de4:	f001 f940 	bl	8017068 <iprintf>
 8015de8:	230b      	movs	r3, #11
 8015dea:	4a81      	ldr	r2, [pc, #516]	@ (8015ff0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x348>)
 8015dec:	2101      	movs	r1, #1
 8015dee:	2000      	movs	r0, #0
 8015df0:	f7f4 f8c0 	bl	8009f74 <logApplication>
    APP_DBG("Link Key: %.16s", sec_key_ha);
 8015df4:	4875      	ldr	r0, [pc, #468]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015df6:	f7fc f8c9 	bl	8011f8c <DbgTraceGetFileName>
 8015dfa:	4601      	mov	r1, r0
 8015dfc:	f240 239a 	movw	r3, #666	@ 0x29a
 8015e00:	4a73      	ldr	r2, [pc, #460]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e02:	4874      	ldr	r0, [pc, #464]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e04:	f001 f930 	bl	8017068 <iprintf>
 8015e08:	4b7a      	ldr	r3, [pc, #488]	@ (8015ff4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x34c>)
 8015e0a:	4a7b      	ldr	r2, [pc, #492]	@ (8015ff8 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x350>)
 8015e0c:	2101      	movs	r1, #1
 8015e0e:	2000      	movs	r0, #0
 8015e10:	f7f4 f8b0 	bl	8009f74 <logApplication>
    Z09_LL_string[0] = 0;
 8015e14:	2300      	movs	r3, #0
 8015e16:	703b      	strb	r3, [r7, #0]
    for (int str_index = 0; str_index < ZB_SEC_KEYSIZE; str_index++)
 8015e18:	2300      	movs	r3, #0
 8015e1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8015e1c:	e010      	b.n	8015e40 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x198>
      sprintf(&Z09_LL_string[str_index*3], "%02x ", sec_key_ha[str_index]);
 8015e1e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015e20:	4613      	mov	r3, r2
 8015e22:	005b      	lsls	r3, r3, #1
 8015e24:	4413      	add	r3, r2
 8015e26:	463a      	mov	r2, r7
 8015e28:	18d0      	adds	r0, r2, r3
 8015e2a:	4a72      	ldr	r2, [pc, #456]	@ (8015ff4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x34c>)
 8015e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015e2e:	4413      	add	r3, r2
 8015e30:	781b      	ldrb	r3, [r3, #0]
 8015e32:	461a      	mov	r2, r3
 8015e34:	4971      	ldr	r1, [pc, #452]	@ (8015ffc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x354>)
 8015e36:	f001 fa3b 	bl	80172b0 <siprintf>
    for (int str_index = 0; str_index < ZB_SEC_KEYSIZE; str_index++)
 8015e3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015e3c:	3301      	adds	r3, #1
 8015e3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8015e40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015e42:	2b0f      	cmp	r3, #15
 8015e44:	d9eb      	bls.n	8015e1e <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x176>
    APP_DBG("Link Key value: %s", Z09_LL_string);
 8015e46:	4861      	ldr	r0, [pc, #388]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e48:	f7fc f8a0 	bl	8011f8c <DbgTraceGetFileName>
 8015e4c:	4601      	mov	r1, r0
 8015e4e:	f240 23a3 	movw	r3, #675	@ 0x2a3
 8015e52:	4a5f      	ldr	r2, [pc, #380]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e54:	485f      	ldr	r0, [pc, #380]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e56:	f001 f907 	bl	8017068 <iprintf>
 8015e5a:	463b      	mov	r3, r7
 8015e5c:	4a68      	ldr	r2, [pc, #416]	@ (8016000 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x358>)
 8015e5e:	2101      	movs	r1, #1
 8015e60:	2000      	movs	r0, #0
 8015e62:	f7f4 f887 	bl	8009f74 <logApplication>
    APP_DBG("Clusters allocated are:");
 8015e66:	4859      	ldr	r0, [pc, #356]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e68:	f7fc f890 	bl	8011f8c <DbgTraceGetFileName>
 8015e6c:	4601      	mov	r1, r0
 8015e6e:	f240 23a5 	movw	r3, #677	@ 0x2a5
 8015e72:	4a57      	ldr	r2, [pc, #348]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e74:	4857      	ldr	r0, [pc, #348]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e76:	f001 f8f7 	bl	8017068 <iprintf>
 8015e7a:	4a62      	ldr	r2, [pc, #392]	@ (8016004 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x35c>)
 8015e7c:	2101      	movs	r1, #1
 8015e7e:	2000      	movs	r0, #0
 8015e80:	f7f4 f878 	bl	8009f74 <logApplication>
    APP_DBG("basic Client on Endpoint %d", SW1_ENDPOINT);
 8015e84:	4851      	ldr	r0, [pc, #324]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e86:	f7fc f881 	bl	8011f8c <DbgTraceGetFileName>
 8015e8a:	4601      	mov	r1, r0
 8015e8c:	f240 23a6 	movw	r3, #678	@ 0x2a6
 8015e90:	4a4f      	ldr	r2, [pc, #316]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e92:	4850      	ldr	r0, [pc, #320]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e94:	f001 f8e8 	bl	8017068 <iprintf>
 8015e98:	2314      	movs	r3, #20
 8015e9a:	4a5b      	ldr	r2, [pc, #364]	@ (8016008 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x360>)
 8015e9c:	2101      	movs	r1, #1
 8015e9e:	2000      	movs	r0, #0
 8015ea0:	f7f4 f868 	bl	8009f74 <logApplication>
    APP_DBG("onOff Server on Endpoint %d", SW1_ENDPOINT);
 8015ea4:	4849      	ldr	r0, [pc, #292]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015ea6:	f7fc f871 	bl	8011f8c <DbgTraceGetFileName>
 8015eaa:	4601      	mov	r1, r0
 8015eac:	f240 23a7 	movw	r3, #679	@ 0x2a7
 8015eb0:	4a47      	ldr	r2, [pc, #284]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015eb2:	4848      	ldr	r0, [pc, #288]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015eb4:	f001 f8d8 	bl	8017068 <iprintf>
 8015eb8:	2314      	movs	r3, #20
 8015eba:	4a54      	ldr	r2, [pc, #336]	@ (801600c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x364>)
 8015ebc:	2101      	movs	r1, #1
 8015ebe:	2000      	movs	r0, #0
 8015ec0:	f7f4 f858 	bl	8009f74 <logApplication>
    APP_DBG("colorControl Server on Endpoint %d", SW1_ENDPOINT);
 8015ec4:	4841      	ldr	r0, [pc, #260]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015ec6:	f7fc f861 	bl	8011f8c <DbgTraceGetFileName>
 8015eca:	4601      	mov	r1, r0
 8015ecc:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8015ed0:	4a3f      	ldr	r2, [pc, #252]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015ed2:	4840      	ldr	r0, [pc, #256]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015ed4:	f001 f8c8 	bl	8017068 <iprintf>
 8015ed8:	2314      	movs	r3, #20
 8015eda:	4a4d      	ldr	r2, [pc, #308]	@ (8016010 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x368>)
 8015edc:	2101      	movs	r1, #1
 8015ede:	2000      	movs	r0, #0
 8015ee0:	f7f4 f848 	bl	8009f74 <logApplication>
    APP_DBG("levelControl Server on Endpoint %d", SW1_ENDPOINT);
 8015ee4:	4839      	ldr	r0, [pc, #228]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015ee6:	f7fc f851 	bl	8011f8c <DbgTraceGetFileName>
 8015eea:	4601      	mov	r1, r0
 8015eec:	f240 23a9 	movw	r3, #681	@ 0x2a9
 8015ef0:	4a37      	ldr	r2, [pc, #220]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015ef2:	4838      	ldr	r0, [pc, #224]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015ef4:	f001 f8b8 	bl	8017068 <iprintf>
 8015ef8:	2314      	movs	r3, #20
 8015efa:	4a46      	ldr	r2, [pc, #280]	@ (8016014 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x36c>)
 8015efc:	2101      	movs	r1, #1
 8015efe:	2000      	movs	r0, #0
 8015f00:	f7f4 f838 	bl	8009f74 <logApplication>
    APP_DBG("basic Client on Endpoint %d", SW2_ENDPOINT);
 8015f04:	4831      	ldr	r0, [pc, #196]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015f06:	f7fc f841 	bl	8011f8c <DbgTraceGetFileName>
 8015f0a:	4601      	mov	r1, r0
 8015f0c:	f240 23aa 	movw	r3, #682	@ 0x2aa
 8015f10:	4a2f      	ldr	r2, [pc, #188]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015f12:	4830      	ldr	r0, [pc, #192]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015f14:	f001 f8a8 	bl	8017068 <iprintf>
 8015f18:	2315      	movs	r3, #21
 8015f1a:	4a3b      	ldr	r2, [pc, #236]	@ (8016008 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x360>)
 8015f1c:	2101      	movs	r1, #1
 8015f1e:	2000      	movs	r0, #0
 8015f20:	f7f4 f828 	bl	8009f74 <logApplication>
    APP_DBG("temperature_meas Server on Endpoint %d", SW2_ENDPOINT);
 8015f24:	4829      	ldr	r0, [pc, #164]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015f26:	f7fc f831 	bl	8011f8c <DbgTraceGetFileName>
 8015f2a:	4601      	mov	r1, r0
 8015f2c:	f240 23ab 	movw	r3, #683	@ 0x2ab
 8015f30:	4a27      	ldr	r2, [pc, #156]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015f32:	4828      	ldr	r0, [pc, #160]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015f34:	f001 f898 	bl	8017068 <iprintf>
 8015f38:	2315      	movs	r3, #21
 8015f3a:	4a37      	ldr	r2, [pc, #220]	@ (8016018 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x370>)
 8015f3c:	2101      	movs	r1, #1
 8015f3e:	2000      	movs	r0, #0
 8015f40:	f7f4 f818 	bl	8009f74 <logApplication>
    APP_DBG("water_content Server on Endpoint %d", SW2_ENDPOINT);
 8015f44:	4821      	ldr	r0, [pc, #132]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015f46:	f7fc f821 	bl	8011f8c <DbgTraceGetFileName>
 8015f4a:	4601      	mov	r1, r0
 8015f4c:	f44f 732b 	mov.w	r3, #684	@ 0x2ac
 8015f50:	4a1f      	ldr	r2, [pc, #124]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015f52:	4820      	ldr	r0, [pc, #128]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015f54:	f001 f888 	bl	8017068 <iprintf>
 8015f58:	2315      	movs	r3, #21
 8015f5a:	4a30      	ldr	r2, [pc, #192]	@ (801601c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x374>)
 8015f5c:	2101      	movs	r1, #1
 8015f5e:	2000      	movs	r0, #0
 8015f60:	f7f4 f808 	bl	8009f74 <logApplication>
    APP_DBG("water_content Server on Endpoint %d", SW3_ENDPOINT);
 8015f64:	4819      	ldr	r0, [pc, #100]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015f66:	f7fc f811 	bl	8011f8c <DbgTraceGetFileName>
 8015f6a:	4601      	mov	r1, r0
 8015f6c:	f240 23ad 	movw	r3, #685	@ 0x2ad
 8015f70:	4a17      	ldr	r2, [pc, #92]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015f72:	4818      	ldr	r0, [pc, #96]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015f74:	f001 f878 	bl	8017068 <iprintf>
 8015f78:	2316      	movs	r3, #22
 8015f7a:	4a28      	ldr	r2, [pc, #160]	@ (801601c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x374>)
 8015f7c:	2101      	movs	r1, #1
 8015f7e:	2000      	movs	r0, #0
 8015f80:	f7f3 fff8 	bl	8009f74 <logApplication>
    APP_DBG("water_content Server on Endpoint %d", SW4_ENDPOINT);
 8015f84:	4811      	ldr	r0, [pc, #68]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015f86:	f7fc f801 	bl	8011f8c <DbgTraceGetFileName>
 8015f8a:	4601      	mov	r1, r0
 8015f8c:	f240 23ae 	movw	r3, #686	@ 0x2ae
 8015f90:	4a0f      	ldr	r2, [pc, #60]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015f92:	4810      	ldr	r0, [pc, #64]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015f94:	f001 f868 	bl	8017068 <iprintf>
 8015f98:	2317      	movs	r3, #23
 8015f9a:	4a20      	ldr	r2, [pc, #128]	@ (801601c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x374>)
 8015f9c:	2101      	movs	r1, #1
 8015f9e:	2000      	movs	r0, #0
 8015fa0:	f7f3 ffe8 	bl	8009f74 <logApplication>
    APP_DBG("**********************************************************");
 8015fa4:	4809      	ldr	r0, [pc, #36]	@ (8015fcc <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015fa6:	f7fb fff1 	bl	8011f8c <DbgTraceGetFileName>
 8015faa:	4601      	mov	r1, r0
 8015fac:	f240 23af 	movw	r3, #687	@ 0x2af
 8015fb0:	4a07      	ldr	r2, [pc, #28]	@ (8015fd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015fb2:	4808      	ldr	r0, [pc, #32]	@ (8015fd4 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015fb4:	f001 f858 	bl	8017068 <iprintf>
 8015fb8:	4a07      	ldr	r2, [pc, #28]	@ (8015fd8 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x330>)
 8015fba:	2101      	movs	r1, #1
 8015fbc:	2000      	movs	r0, #0
 8015fbe:	f7f3 ffd9 	bl	8009f74 <logApplication>
}
 8015fc2:	bf00      	nop
 8015fc4:	3758      	adds	r7, #88	@ 0x58
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	bd80      	pop	{r7, pc}
 8015fca:	bf00      	nop
 8015fcc:	080193a0 	.word	0x080193a0
 8015fd0:	0801a1f8 	.word	0x0801a1f8
 8015fd4:	080193c0 	.word	0x080193c0
 8015fd8:	080196cc 	.word	0x080196cc
 8015fdc:	08019708 	.word	0x08019708
 8015fe0:	08019724 	.word	0x08019724
 8015fe4:	0801973c 	.word	0x0801973c
 8015fe8:	08019758 	.word	0x08019758
 8015fec:	08019774 	.word	0x08019774
 8015ff0:	08019790 	.word	0x08019790
 8015ff4:	08019eb4 	.word	0x08019eb4
 8015ff8:	080197a4 	.word	0x080197a4
 8015ffc:	080197b4 	.word	0x080197b4
 8016000:	080197bc 	.word	0x080197bc
 8016004:	080197d0 	.word	0x080197d0
 8016008:	080197e8 	.word	0x080197e8
 801600c:	08019804 	.word	0x08019804
 8016010:	08019820 	.word	0x08019820
 8016014:	08019844 	.word	0x08019844
 8016018:	08019868 	.word	0x08019868
 801601c:	08019890 	.word	0x08019890

08016020 <APP_ZIGBEE_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_ZIGBEE_RegisterCmdBuffer(TL_CmdPacket_t *p_buffer)
{
 8016020:	b480      	push	{r7}
 8016022:	b083      	sub	sp, #12
 8016024:	af00      	add	r7, sp, #0
 8016026:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_otcmdbuffer = p_buffer;
 8016028:	4a04      	ldr	r2, [pc, #16]	@ (801603c <APP_ZIGBEE_RegisterCmdBuffer+0x1c>)
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	6013      	str	r3, [r2, #0]
}
 801602e:	bf00      	nop
 8016030:	370c      	adds	r7, #12
 8016032:	46bd      	mov	sp, r7
 8016034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016038:	4770      	bx	lr
 801603a:	bf00      	nop
 801603c:	20000750 	.word	0x20000750

08016040 <ZIGBEE_Get_OTCmdPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdPayloadBuffer(void)
{
 8016040:	b480      	push	{r7}
 8016042:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 8016044:	4b03      	ldr	r3, [pc, #12]	@ (8016054 <ZIGBEE_Get_OTCmdPayloadBuffer+0x14>)
 8016046:	681b      	ldr	r3, [r3, #0]
 8016048:	330c      	adds	r3, #12
}
 801604a:	4618      	mov	r0, r3
 801604c:	46bd      	mov	sp, r7
 801604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016052:	4770      	bx	lr
 8016054:	20000750 	.word	0x20000750

08016058 <ZIGBEE_Get_OTCmdRspPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdRspPayloadBuffer(void)
{
 8016058:	b480      	push	{r7}
 801605a:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)((TL_EvtPacket_t *)p_ZIGBEE_otcmdbuffer)->evtserial.evt.payload;
 801605c:	4b03      	ldr	r3, [pc, #12]	@ (801606c <ZIGBEE_Get_OTCmdRspPayloadBuffer+0x14>)
 801605e:	681b      	ldr	r3, [r3, #0]
 8016060:	330b      	adds	r3, #11
}
 8016062:	4618      	mov	r0, r3
 8016064:	46bd      	mov	sp, r7
 8016066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801606a:	4770      	bx	lr
 801606c:	20000750 	.word	0x20000750

08016070 <ZIGBEE_Get_NotificationPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_NotificationPayloadBuffer(void)
{
 8016070:	b480      	push	{r7}
 8016072:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)(p_ZIGBEE_notif_M0_to_M4)->evtserial.evt.payload;
 8016074:	4b03      	ldr	r3, [pc, #12]	@ (8016084 <ZIGBEE_Get_NotificationPayloadBuffer+0x14>)
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	330b      	adds	r3, #11
}
 801607a:	4618      	mov	r0, r3
 801607c:	46bd      	mov	sp, r7
 801607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016082:	4770      	bx	lr
 8016084:	20000754 	.word	0x20000754

08016088 <ZIGBEE_Get_M0RequestPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_M0RequestPayloadBuffer(void)
{
 8016088:	b480      	push	{r7}
 801608a:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)(p_ZIGBEE_request_M0_to_M4)->evtserial.evt.payload;
 801608c:	4b03      	ldr	r3, [pc, #12]	@ (801609c <ZIGBEE_Get_M0RequestPayloadBuffer+0x14>)
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	330b      	adds	r3, #11
}
 8016092:	4618      	mov	r0, r3
 8016094:	46bd      	mov	sp, r7
 8016096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801609a:	4770      	bx	lr
 801609c:	20000758 	.word	0x20000758

080160a0 <ZIGBEE_CmdTransfer>:
 *
 * @param   None
 * @return  None
 */
void ZIGBEE_CmdTransfer(void)
{
 80160a0:	b580      	push	{r7, lr}
 80160a2:	b082      	sub	sp, #8
 80160a4:	af00      	add	r7, sp, #0
  Zigbee_Cmd_Request_t *cmd_req = (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 80160a6:	4b0f      	ldr	r3, [pc, #60]	@ (80160e4 <ZIGBEE_CmdTransfer+0x44>)
 80160a8:	681b      	ldr	r3, [r3, #0]
 80160aa:	330c      	adds	r3, #12
 80160ac:	607b      	str	r3, [r7, #4]

  /* Zigbee OT command cmdcode range 0x280 .. 0x3DF = 352 */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 80160ae:	4b0d      	ldr	r3, [pc, #52]	@ (80160e4 <ZIGBEE_CmdTransfer+0x44>)
 80160b0:	681b      	ldr	r3, [r3, #0]
 80160b2:	2200      	movs	r2, #0
 80160b4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80160b8:	725a      	strb	r2, [r3, #9]
 80160ba:	2200      	movs	r2, #0
 80160bc:	f042 0202 	orr.w	r2, r2, #2
 80160c0:	729a      	strb	r2, [r3, #10]
  /* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
   * + ID (4 bytes) + Size (4 bytes) */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.plen = 8U + (cmd_req->Size * 4U);
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	685b      	ldr	r3, [r3, #4]
 80160c6:	3302      	adds	r3, #2
 80160c8:	b2da      	uxtb	r2, r3
 80160ca:	4b06      	ldr	r3, [pc, #24]	@ (80160e4 <ZIGBEE_CmdTransfer+0x44>)
 80160cc:	681b      	ldr	r3, [r3, #0]
 80160ce:	0092      	lsls	r2, r2, #2
 80160d0:	b2d2      	uxtb	r2, r2
 80160d2:	72da      	strb	r2, [r3, #11]

  TL_ZIGBEE_SendM4RequestToM0();
 80160d4:	f7fc fb76 	bl	80127c4 <TL_ZIGBEE_SendM4RequestToM0>

  /* Wait completion of cmd */
  Wait_Getting_Ack_From_M0();
 80160d8:	f000 f827 	bl	801612a <Wait_Getting_Ack_From_M0>
}
 80160dc:	bf00      	nop
 80160de:	3708      	adds	r7, #8
 80160e0:	46bd      	mov	sp, r7
 80160e2:	bd80      	pop	{r7, pc}
 80160e4:	20000750 	.word	0x20000750

080160e8 <TL_ZIGBEE_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_CmdEvtReceived(TL_EvtPacket_t *Otbuffer)
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b082      	sub	sp, #8
 80160ec:	af00      	add	r7, sp, #0
 80160ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Otbuffer);

  Receive_Ack_From_M0();
 80160f0:	f000 f822 	bl	8016138 <Receive_Ack_From_M0>
}
 80160f4:	bf00      	nop
 80160f6:	3708      	adds	r7, #8
 80160f8:	46bd      	mov	sp, r7
 80160fa:	bd80      	pop	{r7, pc}

080160fc <TL_ZIGBEE_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_NotReceived(TL_EvtPacket_t *Notbuffer)
{
 80160fc:	b580      	push	{r7, lr}
 80160fe:	b082      	sub	sp, #8
 8016100:	af00      	add	r7, sp, #0
 8016102:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_notif_M0_to_M4 = Notbuffer;
 8016104:	4a04      	ldr	r2, [pc, #16]	@ (8016118 <TL_ZIGBEE_NotReceived+0x1c>)
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	6013      	str	r3, [r2, #0]

  Receive_Notification_From_M0();
 801610a:	f000 f81d 	bl	8016148 <Receive_Notification_From_M0>
}
 801610e:	bf00      	nop
 8016110:	3708      	adds	r7, #8
 8016112:	46bd      	mov	sp, r7
 8016114:	bd80      	pop	{r7, pc}
 8016116:	bf00      	nop
 8016118:	20000754 	.word	0x20000754

0801611c <Pre_ZigbeeCmdProcessing>:
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_ZigbeeCmdProcessing(void)
{
 801611c:	b580      	push	{r7, lr}
 801611e:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8016120:	2004      	movs	r0, #4
 8016122:	f000 fd61 	bl	8016be8 <UTIL_SEQ_WaitEvt>
}
 8016126:	bf00      	nop
 8016128:	bd80      	pop	{r7, pc}

0801612a <Wait_Getting_Ack_From_M0>:
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void)
{
 801612a:	b580      	push	{r7, lr}
 801612c:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 801612e:	2002      	movs	r0, #2
 8016130:	f000 fd5a 	bl	8016be8 <UTIL_SEQ_WaitEvt>
}
 8016134:	bf00      	nop
 8016136:	bd80      	pop	{r7, pc}

08016138 <Receive_Ack_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void)
{
 8016138:	b580      	push	{r7, lr}
 801613a:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 801613c:	2002      	movs	r0, #2
 801613e:	f000 fd33 	bl	8016ba8 <UTIL_SEQ_SetEvt>
}
 8016142:	bf00      	nop
 8016144:	bd80      	pop	{r7, pc}
	...

08016148 <Receive_Notification_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void)
{
 8016148:	b580      	push	{r7, lr}
 801614a:	af00      	add	r7, sp, #0
  CptReceiveNotifyFromM0++;
 801614c:	4b05      	ldr	r3, [pc, #20]	@ (8016164 <Receive_Notification_From_M0+0x1c>)
 801614e:	681b      	ldr	r3, [r3, #0]
 8016150:	3301      	adds	r3, #1
 8016152:	4a04      	ldr	r2, [pc, #16]	@ (8016164 <Receive_Notification_From_M0+0x1c>)
 8016154:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 8016156:	2100      	movs	r1, #0
 8016158:	2001      	movs	r0, #1
 801615a:	f000 fcf9 	bl	8016b50 <UTIL_SEQ_SetTask>
}
 801615e:	bf00      	nop
 8016160:	bd80      	pop	{r7, pc}
 8016162:	bf00      	nop
 8016164:	2000075c 	.word	0x2000075c

08016168 <TL_ZIGBEE_M0RequestReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_M0RequestReceived(TL_EvtPacket_t *Reqbuffer)
{
 8016168:	b580      	push	{r7, lr}
 801616a:	b082      	sub	sp, #8
 801616c:	af00      	add	r7, sp, #0
 801616e:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_request_M0_to_M4 = Reqbuffer;
 8016170:	4a07      	ldr	r2, [pc, #28]	@ (8016190 <TL_ZIGBEE_M0RequestReceived+0x28>)
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	6013      	str	r3, [r2, #0]

  CptReceiveRequestFromM0++;
 8016176:	4b07      	ldr	r3, [pc, #28]	@ (8016194 <TL_ZIGBEE_M0RequestReceived+0x2c>)
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	3301      	adds	r3, #1
 801617c:	4a05      	ldr	r2, [pc, #20]	@ (8016194 <TL_ZIGBEE_M0RequestReceived+0x2c>)
 801617e:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 8016180:	2100      	movs	r1, #0
 8016182:	2002      	movs	r0, #2
 8016184:	f000 fce4 	bl	8016b50 <UTIL_SEQ_SetTask>
}
 8016188:	bf00      	nop
 801618a:	3708      	adds	r7, #8
 801618c:	46bd      	mov	sp, r7
 801618e:	bd80      	pop	{r7, pc}
 8016190:	20000758 	.word	0x20000758
 8016194:	20000760 	.word	0x20000760

08016198 <APP_ZIGBEE_TL_INIT>:
 * @brief Perform initialization of TL for Zigbee.
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_TL_INIT(void)
{
 8016198:	b580      	push	{r7, lr}
 801619a:	af00      	add	r7, sp, #0
  ZigbeeConfigBuffer.p_ZigbeeOtCmdRspBuffer = (uint8_t *)&ZigbeeOtCmdBuffer;
 801619c:	4b06      	ldr	r3, [pc, #24]	@ (80161b8 <APP_ZIGBEE_TL_INIT+0x20>)
 801619e:	4a07      	ldr	r2, [pc, #28]	@ (80161bc <APP_ZIGBEE_TL_INIT+0x24>)
 80161a0:	601a      	str	r2, [r3, #0]
  ZigbeeConfigBuffer.p_ZigbeeNotAckBuffer = (uint8_t *)ZigbeeNotifRspEvtBuffer;
 80161a2:	4b05      	ldr	r3, [pc, #20]	@ (80161b8 <APP_ZIGBEE_TL_INIT+0x20>)
 80161a4:	4a06      	ldr	r2, [pc, #24]	@ (80161c0 <APP_ZIGBEE_TL_INIT+0x28>)
 80161a6:	605a      	str	r2, [r3, #4]
  ZigbeeConfigBuffer.p_ZigbeeNotifRequestBuffer = (uint8_t *)ZigbeeNotifRequestBuffer;
 80161a8:	4b03      	ldr	r3, [pc, #12]	@ (80161b8 <APP_ZIGBEE_TL_INIT+0x20>)
 80161aa:	4a06      	ldr	r2, [pc, #24]	@ (80161c4 <APP_ZIGBEE_TL_INIT+0x2c>)
 80161ac:	609a      	str	r2, [r3, #8]
  TL_ZIGBEE_Init(&ZigbeeConfigBuffer);
 80161ae:	4802      	ldr	r0, [pc, #8]	@ (80161b8 <APP_ZIGBEE_TL_INIT+0x20>)
 80161b0:	f7fc faec 	bl	801278c <TL_ZIGBEE_Init>
}
 80161b4:	bf00      	nop
 80161b6:	bd80      	pop	{r7, pc}
 80161b8:	200300d8 	.word	0x200300d8
 80161bc:	20030838 	.word	0x20030838
 80161c0:	20030944 	.word	0x20030944
 80161c4:	20030a50 	.word	0x20030a50

080161c8 <APP_ZIGBEE_ProcessNotifyM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ProcessNotifyM0ToM4(void)
{
 80161c8:	b580      	push	{r7, lr}
 80161ca:	af00      	add	r7, sp, #0
  if (CptReceiveNotifyFromM0 != 0)
 80161cc:	4b05      	ldr	r3, [pc, #20]	@ (80161e4 <APP_ZIGBEE_ProcessNotifyM0ToM4+0x1c>)
 80161ce:	681b      	ldr	r3, [r3, #0]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d004      	beq.n	80161de <APP_ZIGBEE_ProcessNotifyM0ToM4+0x16>
  {
    /* Reset counter */
    CptReceiveNotifyFromM0 = 0;
 80161d4:	4b03      	ldr	r3, [pc, #12]	@ (80161e4 <APP_ZIGBEE_ProcessNotifyM0ToM4+0x1c>)
 80161d6:	2200      	movs	r2, #0
 80161d8:	601a      	str	r2, [r3, #0]
    Zigbee_CallBackProcessing();
 80161da:	f7fd fc93 	bl	8013b04 <Zigbee_CallBackProcessing>
  }
}
 80161de:	bf00      	nop
 80161e0:	bd80      	pop	{r7, pc}
 80161e2:	bf00      	nop
 80161e4:	2000075c 	.word	0x2000075c

080161e8 <APP_ZIGBEE_ProcessRequestM0ToM4>:
 * @brief Process the requests coming from the M0.
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ProcessRequestM0ToM4(void)
{
 80161e8:	b580      	push	{r7, lr}
 80161ea:	af00      	add	r7, sp, #0
  if (CptReceiveRequestFromM0 != 0)
 80161ec:	4b05      	ldr	r3, [pc, #20]	@ (8016204 <APP_ZIGBEE_ProcessRequestM0ToM4+0x1c>)
 80161ee:	681b      	ldr	r3, [r3, #0]
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d004      	beq.n	80161fe <APP_ZIGBEE_ProcessRequestM0ToM4+0x16>
  {
    CptReceiveRequestFromM0 = 0;
 80161f4:	4b03      	ldr	r3, [pc, #12]	@ (8016204 <APP_ZIGBEE_ProcessRequestM0ToM4+0x1c>)
 80161f6:	2200      	movs	r2, #0
 80161f8:	601a      	str	r2, [r3, #0]
    Zigbee_M0RequestProcessing();
 80161fa:	f7ff f809 	bl	8015210 <Zigbee_M0RequestProcessing>
  }
}
 80161fe:	bf00      	nop
 8016200:	bd80      	pop	{r7, pc}
 8016202:	bf00      	nop
 8016204:	20000760 	.word	0x20000760

08016208 <APP_ZIGBEE_cyclic_reporting>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */

void APP_ZIGBEE_cyclic_reporting(struct APP_ZIGBEE_cyclic_data *data){
 8016208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801620c:	b083      	sub	sp, #12
 801620e:	af00      	add	r7, sp, #0
 8016210:	6078      	str	r0, [r7, #4]
  ZbZclAttrIntegerWrite(zigbee_app_info.temperature_meas_server_2, ZCL_TEMP_MEAS_ATTR_MEAS_VAL, data->temperature);
 8016212:	4b1e      	ldr	r3, [pc, #120]	@ (801628c <APP_ZIGBEE_cyclic_reporting+0x84>)
 8016214:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	f9b3 3000 	ldrsh.w	r3, [r3]
 801621c:	b21b      	sxth	r3, r3
 801621e:	17de      	asrs	r6, r3, #31
 8016220:	4619      	mov	r1, r3
 8016222:	4632      	mov	r2, r6
 8016224:	4613      	mov	r3, r2
 8016226:	460a      	mov	r2, r1
 8016228:	2100      	movs	r1, #0
 801622a:	f7eb fc1a 	bl	8001a62 <ZbZclAttrIntegerWrite>
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_2, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->humidity);
 801622e:	4b17      	ldr	r3, [pc, #92]	@ (801628c <APP_ZIGBEE_cyclic_reporting+0x84>)
 8016230:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8016238:	b21b      	sxth	r3, r3
 801623a:	17da      	asrs	r2, r3, #31
 801623c:	469a      	mov	sl, r3
 801623e:	4693      	mov	fp, r2
 8016240:	4652      	mov	r2, sl
 8016242:	465b      	mov	r3, fp
 8016244:	2100      	movs	r1, #0
 8016246:	f7eb fc0c 	bl	8001a62 <ZbZclAttrIntegerWrite>
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_3, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->soil_moisture_1);
 801624a:	4b10      	ldr	r3, [pc, #64]	@ (801628c <APP_ZIGBEE_cyclic_reporting+0x84>)
 801624c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8016254:	b21b      	sxth	r3, r3
 8016256:	17da      	asrs	r2, r3, #31
 8016258:	4698      	mov	r8, r3
 801625a:	4691      	mov	r9, r2
 801625c:	4642      	mov	r2, r8
 801625e:	464b      	mov	r3, r9
 8016260:	2100      	movs	r1, #0
 8016262:	f7eb fbfe 	bl	8001a62 <ZbZclAttrIntegerWrite>
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_4, ZCL_WC_MEAS_ATTR_MEAS_VAL, data->soil_moisture_2);
 8016266:	4b09      	ldr	r3, [pc, #36]	@ (801628c <APP_ZIGBEE_cyclic_reporting+0x84>)
 8016268:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8016270:	b21b      	sxth	r3, r3
 8016272:	17da      	asrs	r2, r3, #31
 8016274:	461c      	mov	r4, r3
 8016276:	4615      	mov	r5, r2
 8016278:	4622      	mov	r2, r4
 801627a:	462b      	mov	r3, r5
 801627c:	2100      	movs	r1, #0
 801627e:	f7eb fbf0 	bl	8001a62 <ZbZclAttrIntegerWrite>
}
 8016282:	bf00      	nop
 8016284:	370c      	adds	r7, #12
 8016286:	46bd      	mov	sp, r7
 8016288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801628c:	20000764 	.word	0x20000764

08016290 <LL_PWR_EnableBootC2>:
{
 8016290:	b480      	push	{r7}
 8016292:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8016294:	4b05      	ldr	r3, [pc, #20]	@ (80162ac <LL_PWR_EnableBootC2+0x1c>)
 8016296:	68db      	ldr	r3, [r3, #12]
 8016298:	4a04      	ldr	r2, [pc, #16]	@ (80162ac <LL_PWR_EnableBootC2+0x1c>)
 801629a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801629e:	60d3      	str	r3, [r2, #12]
}
 80162a0:	bf00      	nop
 80162a2:	46bd      	mov	sp, r7
 80162a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162a8:	4770      	bx	lr
 80162aa:	bf00      	nop
 80162ac:	58000400 	.word	0x58000400

080162b0 <LL_C2_EXTI_EnableEvent_32_63>:
{
 80162b0:	b480      	push	{r7}
 80162b2:	b083      	sub	sp, #12
 80162b4:	af00      	add	r7, sp, #0
 80162b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80162b8:	4b06      	ldr	r3, [pc, #24]	@ (80162d4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80162ba:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80162be:	4905      	ldr	r1, [pc, #20]	@ (80162d4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	4313      	orrs	r3, r2
 80162c4:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80162c8:	bf00      	nop
 80162ca:	370c      	adds	r7, #12
 80162cc:	46bd      	mov	sp, r7
 80162ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162d2:	4770      	bx	lr
 80162d4:	58000800 	.word	0x58000800

080162d8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80162d8:	b480      	push	{r7}
 80162da:	b083      	sub	sp, #12
 80162dc:	af00      	add	r7, sp, #0
 80162de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80162e0:	4b05      	ldr	r3, [pc, #20]	@ (80162f8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80162e2:	6a1a      	ldr	r2, [r3, #32]
 80162e4:	4904      	ldr	r1, [pc, #16]	@ (80162f8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	4313      	orrs	r3, r2
 80162ea:	620b      	str	r3, [r1, #32]
}
 80162ec:	bf00      	nop
 80162ee:	370c      	adds	r7, #12
 80162f0:	46bd      	mov	sp, r7
 80162f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f6:	4770      	bx	lr
 80162f8:	58000800 	.word	0x58000800

080162fc <LL_AHB3_GRP1_EnableClock>:
{
 80162fc:	b480      	push	{r7}
 80162fe:	b085      	sub	sp, #20
 8016300:	af00      	add	r7, sp, #0
 8016302:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8016304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8016308:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801630a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	4313      	orrs	r3, r2
 8016312:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8016314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8016318:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	4013      	ands	r3, r2
 801631e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8016320:	68fb      	ldr	r3, [r7, #12]
}
 8016322:	bf00      	nop
 8016324:	3714      	adds	r7, #20
 8016326:	46bd      	mov	sp, r7
 8016328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801632c:	4770      	bx	lr

0801632e <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 801632e:	b480      	push	{r7}
 8016330:	b085      	sub	sp, #20
 8016332:	af00      	add	r7, sp, #0
 8016334:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8016336:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801633a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 801633e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	4313      	orrs	r3, r2
 8016346:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 801634a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801634e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	4013      	ands	r3, r2
 8016356:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8016358:	68fb      	ldr	r3, [r7, #12]
}
 801635a:	bf00      	nop
 801635c:	3714      	adds	r7, #20
 801635e:	46bd      	mov	sp, r7
 8016360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016364:	4770      	bx	lr

08016366 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8016366:	b480      	push	{r7}
 8016368:	b083      	sub	sp, #12
 801636a:	af00      	add	r7, sp, #0
 801636c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	681b      	ldr	r3, [r3, #0]
 8016372:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	601a      	str	r2, [r3, #0]
}
 801637a:	bf00      	nop
 801637c:	370c      	adds	r7, #12
 801637e:	46bd      	mov	sp, r7
 8016380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016384:	4770      	bx	lr

08016386 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8016386:	b480      	push	{r7}
 8016388:	b083      	sub	sp, #12
 801638a:	af00      	add	r7, sp, #0
 801638c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	681b      	ldr	r3, [r3, #0]
 8016392:	f043 0201 	orr.w	r2, r3, #1
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	601a      	str	r2, [r3, #0]
}
 801639a:	bf00      	nop
 801639c:	370c      	adds	r7, #12
 801639e:	46bd      	mov	sp, r7
 80163a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163a4:	4770      	bx	lr

080163a6 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80163a6:	b480      	push	{r7}
 80163a8:	b083      	sub	sp, #12
 80163aa:	af00      	add	r7, sp, #0
 80163ac:	6078      	str	r0, [r7, #4]
 80163ae:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	685a      	ldr	r2, [r3, #4]
 80163b4:	683b      	ldr	r3, [r7, #0]
 80163b6:	041b      	lsls	r3, r3, #16
 80163b8:	43db      	mvns	r3, r3
 80163ba:	401a      	ands	r2, r3
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	605a      	str	r2, [r3, #4]
}
 80163c0:	bf00      	nop
 80163c2:	370c      	adds	r7, #12
 80163c4:	46bd      	mov	sp, r7
 80163c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ca:	4770      	bx	lr

080163cc <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80163cc:	b480      	push	{r7}
 80163ce:	b083      	sub	sp, #12
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
 80163d4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	685a      	ldr	r2, [r3, #4]
 80163da:	683b      	ldr	r3, [r7, #0]
 80163dc:	041b      	lsls	r3, r3, #16
 80163de:	431a      	orrs	r2, r3
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	605a      	str	r2, [r3, #4]
}
 80163e4:	bf00      	nop
 80163e6:	370c      	adds	r7, #12
 80163e8:	46bd      	mov	sp, r7
 80163ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ee:	4770      	bx	lr

080163f0 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80163f0:	b480      	push	{r7}
 80163f2:	b083      	sub	sp, #12
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	6078      	str	r0, [r7, #4]
 80163f8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	685a      	ldr	r2, [r3, #4]
 80163fe:	683b      	ldr	r3, [r7, #0]
 8016400:	43db      	mvns	r3, r3
 8016402:	401a      	ands	r2, r3
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	605a      	str	r2, [r3, #4]
}
 8016408:	bf00      	nop
 801640a:	370c      	adds	r7, #12
 801640c:	46bd      	mov	sp, r7
 801640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016412:	4770      	bx	lr

08016414 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016414:	b480      	push	{r7}
 8016416:	b083      	sub	sp, #12
 8016418:	af00      	add	r7, sp, #0
 801641a:	6078      	str	r0, [r7, #4]
 801641c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	685a      	ldr	r2, [r3, #4]
 8016422:	683b      	ldr	r3, [r7, #0]
 8016424:	431a      	orrs	r2, r3
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	605a      	str	r2, [r3, #4]
}
 801642a:	bf00      	nop
 801642c:	370c      	adds	r7, #12
 801642e:	46bd      	mov	sp, r7
 8016430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016434:	4770      	bx	lr

08016436 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016436:	b480      	push	{r7}
 8016438:	b083      	sub	sp, #12
 801643a:	af00      	add	r7, sp, #0
 801643c:	6078      	str	r0, [r7, #4]
 801643e:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	683a      	ldr	r2, [r7, #0]
 8016444:	609a      	str	r2, [r3, #8]
}
 8016446:	bf00      	nop
 8016448:	370c      	adds	r7, #12
 801644a:	46bd      	mov	sp, r7
 801644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016450:	4770      	bx	lr

08016452 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016452:	b480      	push	{r7}
 8016454:	b083      	sub	sp, #12
 8016456:	af00      	add	r7, sp, #0
 8016458:	6078      	str	r0, [r7, #4]
 801645a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 801645c:	683b      	ldr	r3, [r7, #0]
 801645e:	041a      	lsls	r2, r3, #16
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	609a      	str	r2, [r3, #8]
}
 8016464:	bf00      	nop
 8016466:	370c      	adds	r7, #12
 8016468:	46bd      	mov	sp, r7
 801646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801646e:	4770      	bx	lr

08016470 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8016470:	b480      	push	{r7}
 8016472:	b083      	sub	sp, #12
 8016474:	af00      	add	r7, sp, #0
 8016476:	6078      	str	r0, [r7, #4]
 8016478:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	68da      	ldr	r2, [r3, #12]
 801647e:	683b      	ldr	r3, [r7, #0]
 8016480:	4013      	ands	r3, r2
 8016482:	683a      	ldr	r2, [r7, #0]
 8016484:	429a      	cmp	r2, r3
 8016486:	d101      	bne.n	801648c <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8016488:	2301      	movs	r3, #1
 801648a:	e000      	b.n	801648e <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 801648c:	2300      	movs	r3, #0
}
 801648e:	4618      	mov	r0, r3
 8016490:	370c      	adds	r7, #12
 8016492:	46bd      	mov	sp, r7
 8016494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016498:	4770      	bx	lr

0801649a <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 801649a:	b480      	push	{r7}
 801649c:	b083      	sub	sp, #12
 801649e:	af00      	add	r7, sp, #0
 80164a0:	6078      	str	r0, [r7, #4]
 80164a2:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	69da      	ldr	r2, [r3, #28]
 80164a8:	683b      	ldr	r3, [r7, #0]
 80164aa:	4013      	ands	r3, r2
 80164ac:	683a      	ldr	r2, [r7, #0]
 80164ae:	429a      	cmp	r2, r3
 80164b0:	d101      	bne.n	80164b6 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 80164b2:	2301      	movs	r3, #1
 80164b4:	e000      	b.n	80164b8 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 80164b6:	2300      	movs	r3, #0
}
 80164b8:	4618      	mov	r0, r3
 80164ba:	370c      	adds	r7, #12
 80164bc:	46bd      	mov	sp, r7
 80164be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c2:	4770      	bx	lr

080164c4 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 80164c8:	2102      	movs	r1, #2
 80164ca:	4828      	ldr	r0, [pc, #160]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 80164cc:	f7ff ffe5 	bl	801649a <LL_C2_IPCC_IsActiveFlag_CHx>
 80164d0:	4603      	mov	r3, r0
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d008      	beq.n	80164e8 <HW_IPCC_Rx_Handler+0x24>
 80164d6:	4b25      	ldr	r3, [pc, #148]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 80164d8:	685b      	ldr	r3, [r3, #4]
 80164da:	f003 0302 	and.w	r3, r3, #2
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d102      	bne.n	80164e8 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 80164e2:	f000 f8f1 	bl	80166c8 <HW_IPCC_SYS_EvtHandler>
 80164e6:	e03e      	b.n	8016566 <HW_IPCC_Rx_Handler+0xa2>
  {
    HW_IPCC_LLD_BLE_ReceiveM0CmdHandler();
  }
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ))
 80164e8:	2104      	movs	r1, #4
 80164ea:	4820      	ldr	r0, [pc, #128]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 80164ec:	f7ff ffd5 	bl	801649a <LL_C2_IPCC_IsActiveFlag_CHx>
 80164f0:	4603      	mov	r3, r0
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d008      	beq.n	8016508 <HW_IPCC_Rx_Handler+0x44>
 80164f6:	4b1d      	ldr	r3, [pc, #116]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 80164f8:	685b      	ldr	r3, [r3, #4]
 80164fa:	f003 0304 	and.w	r3, r3, #4
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d102      	bne.n	8016508 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_ZIGBEE_StackNotifEvtHandler();
 8016502:	f000 f923 	bl	801674c <HW_IPCC_ZIGBEE_StackNotifEvtHandler>
 8016506:	e02e      	b.n	8016566 <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
 8016508:	2110      	movs	r1, #16
 801650a:	4818      	ldr	r0, [pc, #96]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 801650c:	f7ff ffc5 	bl	801649a <LL_C2_IPCC_IsActiveFlag_CHx>
 8016510:	4603      	mov	r3, r0
 8016512:	2b00      	cmp	r3, #0
 8016514:	d008      	beq.n	8016528 <HW_IPCC_Rx_Handler+0x64>
 8016516:	4b15      	ldr	r3, [pc, #84]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 8016518:	685b      	ldr	r3, [r3, #4]
 801651a:	f003 0310 	and.w	r3, r3, #16
 801651e:	2b00      	cmp	r3, #0
 8016520:	d102      	bne.n	8016528 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
 8016522:	f000 f91f 	bl	8016764 <HW_IPCC_ZIGBEE_StackM0RequestHandler>
 8016526:	e01e      	b.n	8016566 <HW_IPCC_Rx_Handler+0xa2>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8016528:	2101      	movs	r1, #1
 801652a:	4810      	ldr	r0, [pc, #64]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 801652c:	f7ff ffb5 	bl	801649a <LL_C2_IPCC_IsActiveFlag_CHx>
 8016530:	4603      	mov	r3, r0
 8016532:	2b00      	cmp	r3, #0
 8016534:	d008      	beq.n	8016548 <HW_IPCC_Rx_Handler+0x84>
 8016536:	4b0d      	ldr	r3, [pc, #52]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 8016538:	685b      	ldr	r3, [r3, #4]
 801653a:	f003 0301 	and.w	r3, r3, #1
 801653e:	2b00      	cmp	r3, #0
 8016540:	d102      	bne.n	8016548 <HW_IPCC_Rx_Handler+0x84>
  {
    HW_IPCC_BLE_EvtHandler();
 8016542:	f000 f885 	bl	8016650 <HW_IPCC_BLE_EvtHandler>
 8016546:	e00e      	b.n	8016566 <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8016548:	2108      	movs	r1, #8
 801654a:	4808      	ldr	r0, [pc, #32]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 801654c:	f7ff ffa5 	bl	801649a <LL_C2_IPCC_IsActiveFlag_CHx>
 8016550:	4603      	mov	r3, r0
 8016552:	2b00      	cmp	r3, #0
 8016554:	d008      	beq.n	8016568 <HW_IPCC_Rx_Handler+0xa4>
 8016556:	4b05      	ldr	r3, [pc, #20]	@ (801656c <HW_IPCC_Rx_Handler+0xa8>)
 8016558:	685b      	ldr	r3, [r3, #4]
 801655a:	f003 0308 	and.w	r3, r3, #8
 801655e:	2b00      	cmp	r3, #0
 8016560:	d102      	bne.n	8016568 <HW_IPCC_Rx_Handler+0xa4>
  {
    HW_IPCC_TRACES_EvtHandler();
 8016562:	f000 f959 	bl	8016818 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8016566:	bf00      	nop
 8016568:	bf00      	nop
}
 801656a:	bd80      	pop	{r7, pc}
 801656c:	58000c00 	.word	0x58000c00

08016570 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8016570:	b580      	push	{r7, lr}
 8016572:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8016574:	2102      	movs	r1, #2
 8016576:	4820      	ldr	r0, [pc, #128]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 8016578:	f7ff ff7a 	bl	8016470 <LL_C1_IPCC_IsActiveFlag_CHx>
 801657c:	4603      	mov	r3, r0
 801657e:	2b00      	cmp	r3, #0
 8016580:	d107      	bne.n	8016592 <HW_IPCC_Tx_Handler+0x22>
 8016582:	4b1d      	ldr	r3, [pc, #116]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 8016584:	685b      	ldr	r3, [r3, #4]
 8016586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801658a:	2b00      	cmp	r3, #0
 801658c:	d101      	bne.n	8016592 <HW_IPCC_Tx_Handler+0x22>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 801658e:	f000 f88f 	bl	80166b0 <HW_IPCC_SYS_CmdEvtHandler>
#endif /* THREAD_WB */
#ifdef LLD_TESTS_WB
// No TX handler for LLD tests
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
 8016592:	2104      	movs	r1, #4
 8016594:	4818      	ldr	r0, [pc, #96]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 8016596:	f7ff ff6b 	bl	8016470 <LL_C1_IPCC_IsActiveFlag_CHx>
 801659a:	4603      	mov	r3, r0
 801659c:	2b00      	cmp	r3, #0
 801659e:	d108      	bne.n	80165b2 <HW_IPCC_Tx_Handler+0x42>
 80165a0:	4b15      	ldr	r3, [pc, #84]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 80165a2:	685b      	ldr	r3, [r3, #4]
 80165a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d102      	bne.n	80165b2 <HW_IPCC_Tx_Handler+0x42>
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
 80165ac:	f000 f8c2 	bl	8016734 <HW_IPCC_ZIGBEE_CmdEvtHandler>
 80165b0:	e01e      	b.n	80165f0 <HW_IPCC_Tx_Handler+0x80>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80165b2:	2108      	movs	r1, #8
 80165b4:	4810      	ldr	r0, [pc, #64]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 80165b6:	f7ff ff5b 	bl	8016470 <LL_C1_IPCC_IsActiveFlag_CHx>
 80165ba:	4603      	mov	r3, r0
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d108      	bne.n	80165d2 <HW_IPCC_Tx_Handler+0x62>
 80165c0:	4b0d      	ldr	r3, [pc, #52]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 80165c2:	685b      	ldr	r3, [r3, #4]
 80165c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d102      	bne.n	80165d2 <HW_IPCC_Tx_Handler+0x62>
  {
    HW_IPCC_MM_FreeBufHandler();
 80165cc:	f000 f906 	bl	80167dc <HW_IPCC_MM_FreeBufHandler>
 80165d0:	e00e      	b.n	80165f0 <HW_IPCC_Tx_Handler+0x80>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80165d2:	2120      	movs	r1, #32
 80165d4:	4808      	ldr	r0, [pc, #32]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 80165d6:	f7ff ff4b 	bl	8016470 <LL_C1_IPCC_IsActiveFlag_CHx>
 80165da:	4603      	mov	r3, r0
 80165dc:	2b00      	cmp	r3, #0
 80165de:	d108      	bne.n	80165f2 <HW_IPCC_Tx_Handler+0x82>
 80165e0:	4b05      	ldr	r3, [pc, #20]	@ (80165f8 <HW_IPCC_Tx_Handler+0x88>)
 80165e2:	685b      	ldr	r3, [r3, #4]
 80165e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d102      	bne.n	80165f2 <HW_IPCC_Tx_Handler+0x82>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80165ec:	f000 f83c 	bl	8016668 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80165f0:	bf00      	nop
 80165f2:	bf00      	nop
}
 80165f4:	bd80      	pop	{r7, pc}
 80165f6:	bf00      	nop
 80165f8:	58000c00 	.word	0x58000c00

080165fc <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 80165fc:	b580      	push	{r7, lr}
 80165fe:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8016600:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8016604:	f7ff fe93 	bl	801632e <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8016608:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801660c:	f7ff fe64 	bl	80162d8 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8016610:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8016614:	f7ff fe4c 	bl	80162b0 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8016618:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 801661a:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 801661c:	f7ff fe38 	bl	8016290 <LL_PWR_EnableBootC2>

  return;
 8016620:	bf00      	nop
}
 8016622:	bd80      	pop	{r7, pc}

08016624 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8016624:	b580      	push	{r7, lr}
 8016626:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8016628:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801662c:	f7ff fe66 	bl	80162fc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8016630:	4806      	ldr	r0, [pc, #24]	@ (801664c <HW_IPCC_Init+0x28>)
 8016632:	f7ff fea8 	bl	8016386 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8016636:	4805      	ldr	r0, [pc, #20]	@ (801664c <HW_IPCC_Init+0x28>)
 8016638:	f7ff fe95 	bl	8016366 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 801663c:	202c      	movs	r0, #44	@ 0x2c
 801663e:	f7f5 fd34 	bl	800c0aa <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8016642:	202d      	movs	r0, #45	@ 0x2d
 8016644:	f7f5 fd31 	bl	800c0aa <HAL_NVIC_EnableIRQ>

  return;
 8016648:	bf00      	nop
}
 801664a:	bd80      	pop	{r7, pc}
 801664c:	58000c00 	.word	0x58000c00

08016650 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 8016650:	b580      	push	{r7, lr}
 8016652:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8016654:	f7fb ffe2 	bl	801261c <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8016658:	2101      	movs	r1, #1
 801665a:	4802      	ldr	r0, [pc, #8]	@ (8016664 <HW_IPCC_BLE_EvtHandler+0x14>)
 801665c:	f7ff feeb 	bl	8016436 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8016660:	bf00      	nop
}
 8016662:	bd80      	pop	{r7, pc}
 8016664:	58000c00 	.word	0x58000c00

08016668 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8016668:	b580      	push	{r7, lr}
 801666a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 801666c:	2120      	movs	r1, #32
 801666e:	4803      	ldr	r0, [pc, #12]	@ (801667c <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8016670:	f7ff feac 	bl	80163cc <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8016674:	f7fc f802 	bl	801267c <HW_IPCC_BLE_AclDataAckNot>

  return;
 8016678:	bf00      	nop
}
 801667a:	bd80      	pop	{r7, pc}
 801667c:	58000c00 	.word	0x58000c00

08016680 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8016680:	b580      	push	{r7, lr}
 8016682:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8016684:	2102      	movs	r1, #2
 8016686:	4802      	ldr	r0, [pc, #8]	@ (8016690 <HW_IPCC_SYS_Init+0x10>)
 8016688:	f7ff feb2 	bl	80163f0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 801668c:	bf00      	nop
}
 801668e:	bd80      	pop	{r7, pc}
 8016690:	58000c00 	.word	0x58000c00

08016694 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8016694:	b580      	push	{r7, lr}
 8016696:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8016698:	2102      	movs	r1, #2
 801669a:	4804      	ldr	r0, [pc, #16]	@ (80166ac <HW_IPCC_SYS_SendCmd+0x18>)
 801669c:	f7ff fed9 	bl	8016452 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80166a0:	2102      	movs	r1, #2
 80166a2:	4802      	ldr	r0, [pc, #8]	@ (80166ac <HW_IPCC_SYS_SendCmd+0x18>)
 80166a4:	f7ff fe7f 	bl	80163a6 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 80166a8:	bf00      	nop
}
 80166aa:	bd80      	pop	{r7, pc}
 80166ac:	58000c00 	.word	0x58000c00

080166b0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80166b0:	b580      	push	{r7, lr}
 80166b2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80166b4:	2102      	movs	r1, #2
 80166b6:	4803      	ldr	r0, [pc, #12]	@ (80166c4 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 80166b8:	f7ff fe88 	bl	80163cc <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 80166bc:	f7fc f82e 	bl	801271c <HW_IPCC_SYS_CmdEvtNot>

  return;
 80166c0:	bf00      	nop
}
 80166c2:	bd80      	pop	{r7, pc}
 80166c4:	58000c00 	.word	0x58000c00

080166c8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80166c8:	b580      	push	{r7, lr}
 80166ca:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 80166cc:	f7fc f83c 	bl	8012748 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80166d0:	2102      	movs	r1, #2
 80166d2:	4802      	ldr	r0, [pc, #8]	@ (80166dc <HW_IPCC_SYS_EvtHandler+0x14>)
 80166d4:	f7ff feaf 	bl	8016436 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80166d8:	bf00      	nop
}
 80166da:	bd80      	pop	{r7, pc}
 80166dc:	58000c00 	.word	0x58000c00

080166e0 <HW_IPCC_ZIGBEE_Init>:
/******************************************************************************
 * ZIGBEE
 ******************************************************************************/
#ifdef ZIGBEE_WB
void HW_IPCC_ZIGBEE_Init( void )
{
 80166e0:	b580      	push	{r7, lr}
 80166e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 80166e4:	2104      	movs	r1, #4
 80166e6:	4804      	ldr	r0, [pc, #16]	@ (80166f8 <HW_IPCC_ZIGBEE_Init+0x18>)
 80166e8:	f7ff fe82 	bl	80163f0 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 80166ec:	2110      	movs	r1, #16
 80166ee:	4802      	ldr	r0, [pc, #8]	@ (80166f8 <HW_IPCC_ZIGBEE_Init+0x18>)
 80166f0:	f7ff fe7e 	bl	80163f0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80166f4:	bf00      	nop
}
 80166f6:	bd80      	pop	{r7, pc}
 80166f8:	58000c00 	.word	0x58000c00

080166fc <HW_IPCC_ZIGBEE_SendM4RequestToM0>:

void HW_IPCC_ZIGBEE_SendM4RequestToM0( void )
{
 80166fc:	b580      	push	{r7, lr}
 80166fe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8016700:	2104      	movs	r1, #4
 8016702:	4804      	ldr	r0, [pc, #16]	@ (8016714 <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x18>)
 8016704:	f7ff fea5 	bl	8016452 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8016708:	2104      	movs	r1, #4
 801670a:	4802      	ldr	r0, [pc, #8]	@ (8016714 <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x18>)
 801670c:	f7ff fe4b 	bl	80163a6 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8016710:	bf00      	nop
}
 8016712:	bd80      	pop	{r7, pc}
 8016714:	58000c00 	.word	0x58000c00

08016718 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify>:

void HW_IPCC_ZIGBEE_SendM4AckToM0Notify( void )
{
 8016718:	b580      	push	{r7, lr}
 801671a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 801671c:	2104      	movs	r1, #4
 801671e:	4804      	ldr	r0, [pc, #16]	@ (8016730 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify+0x18>)
 8016720:	f7ff fe89 	bl	8016436 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 8016724:	2104      	movs	r1, #4
 8016726:	4802      	ldr	r0, [pc, #8]	@ (8016730 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify+0x18>)
 8016728:	f7ff fe62 	bl	80163f0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 801672c:	bf00      	nop
}
 801672e:	bd80      	pop	{r7, pc}
 8016730:	58000c00 	.word	0x58000c00

08016734 <HW_IPCC_ZIGBEE_CmdEvtHandler>:

static void HW_IPCC_ZIGBEE_CmdEvtHandler( void )
{
 8016734:	b580      	push	{r7, lr}
 8016736:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8016738:	2104      	movs	r1, #4
 801673a:	4803      	ldr	r0, [pc, #12]	@ (8016748 <HW_IPCC_ZIGBEE_CmdEvtHandler+0x14>)
 801673c:	f7ff fe46 	bl	80163cc <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_ZIGBEE_RecvAppliAckFromM0();
 8016740:	f7fc f84e 	bl	80127e0 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>

  return;
 8016744:	bf00      	nop
}
 8016746:	bd80      	pop	{r7, pc}
 8016748:	58000c00 	.word	0x58000c00

0801674c <HW_IPCC_ZIGBEE_StackNotifEvtHandler>:

static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void )
{
 801674c:	b580      	push	{r7, lr}
 801674e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 8016750:	2104      	movs	r1, #4
 8016752:	4803      	ldr	r0, [pc, #12]	@ (8016760 <HW_IPCC_ZIGBEE_StackNotifEvtHandler+0x14>)
 8016754:	f7ff fe5e 	bl	8016414 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_ZIGBEE_RecvM0NotifyToM4();
 8016758:	f7fc f84e 	bl	80127f8 <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>

  return;
 801675c:	bf00      	nop
}
 801675e:	bd80      	pop	{r7, pc}
 8016760:	58000c00 	.word	0x58000c00

08016764 <HW_IPCC_ZIGBEE_StackM0RequestHandler>:

static void HW_IPCC_ZIGBEE_StackM0RequestHandler( void )
{
 8016764:	b580      	push	{r7, lr}
 8016766:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8016768:	2110      	movs	r1, #16
 801676a:	4803      	ldr	r0, [pc, #12]	@ (8016778 <HW_IPCC_ZIGBEE_StackM0RequestHandler+0x14>)
 801676c:	f7ff fe52 	bl	8016414 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_ZIGBEE_RecvM0RequestToM4();
 8016770:	f7fc f85c 	bl	801282c <HW_IPCC_ZIGBEE_RecvM0RequestToM4>

  return;
 8016774:	bf00      	nop
}
 8016776:	bd80      	pop	{r7, pc}
 8016778:	58000c00 	.word	0x58000c00

0801677c <HW_IPCC_ZIGBEE_SendM4AckToM0Request>:

void HW_IPCC_ZIGBEE_SendM4AckToM0Request( void )
{
 801677c:	b580      	push	{r7, lr}
 801677e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8016780:	2110      	movs	r1, #16
 8016782:	4804      	ldr	r0, [pc, #16]	@ (8016794 <HW_IPCC_ZIGBEE_SendM4AckToM0Request+0x18>)
 8016784:	f7ff fe57 	bl	8016436 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8016788:	2110      	movs	r1, #16
 801678a:	4802      	ldr	r0, [pc, #8]	@ (8016794 <HW_IPCC_ZIGBEE_SendM4AckToM0Request+0x18>)
 801678c:	f7ff fe30 	bl	80163f0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8016790:	bf00      	nop
}
 8016792:	bd80      	pop	{r7, pc}
 8016794:	58000c00 	.word	0x58000c00

08016798 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b082      	sub	sp, #8
 801679c:	af00      	add	r7, sp, #0
 801679e:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80167a0:	2108      	movs	r1, #8
 80167a2:	480c      	ldr	r0, [pc, #48]	@ (80167d4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80167a4:	f7ff fe64 	bl	8016470 <LL_C1_IPCC_IsActiveFlag_CHx>
 80167a8:	4603      	mov	r3, r0
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d007      	beq.n	80167be <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 80167ae:	4a0a      	ldr	r2, [pc, #40]	@ (80167d8 <HW_IPCC_MM_SendFreeBuf+0x40>)
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80167b4:	2108      	movs	r1, #8
 80167b6:	4807      	ldr	r0, [pc, #28]	@ (80167d4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80167b8:	f7ff fdf5 	bl	80163a6 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 80167bc:	e006      	b.n	80167cc <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80167c2:	2108      	movs	r1, #8
 80167c4:	4803      	ldr	r0, [pc, #12]	@ (80167d4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80167c6:	f7ff fe44 	bl	8016452 <LL_C1_IPCC_SetFlag_CHx>
  return;
 80167ca:	bf00      	nop
}
 80167cc:	3708      	adds	r7, #8
 80167ce:	46bd      	mov	sp, r7
 80167d0:	bd80      	pop	{r7, pc}
 80167d2:	bf00      	nop
 80167d4:	58000c00 	.word	0x58000c00
 80167d8:	2000079c 	.word	0x2000079c

080167dc <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80167dc:	b580      	push	{r7, lr}
 80167de:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80167e0:	2108      	movs	r1, #8
 80167e2:	4806      	ldr	r0, [pc, #24]	@ (80167fc <HW_IPCC_MM_FreeBufHandler+0x20>)
 80167e4:	f7ff fdf2 	bl	80163cc <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80167e8:	4b05      	ldr	r3, [pc, #20]	@ (8016800 <HW_IPCC_MM_FreeBufHandler+0x24>)
 80167ea:	681b      	ldr	r3, [r3, #0]
 80167ec:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80167ee:	2108      	movs	r1, #8
 80167f0:	4802      	ldr	r0, [pc, #8]	@ (80167fc <HW_IPCC_MM_FreeBufHandler+0x20>)
 80167f2:	f7ff fe2e 	bl	8016452 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80167f6:	bf00      	nop
}
 80167f8:	bd80      	pop	{r7, pc}
 80167fa:	bf00      	nop
 80167fc:	58000c00 	.word	0x58000c00
 8016800:	2000079c 	.word	0x2000079c

08016804 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8016804:	b580      	push	{r7, lr}
 8016806:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8016808:	2108      	movs	r1, #8
 801680a:	4802      	ldr	r0, [pc, #8]	@ (8016814 <HW_IPCC_TRACES_Init+0x10>)
 801680c:	f7ff fdf0 	bl	80163f0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8016810:	bf00      	nop
}
 8016812:	bd80      	pop	{r7, pc}
 8016814:	58000c00 	.word	0x58000c00

08016818 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8016818:	b580      	push	{r7, lr}
 801681a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 801681c:	f7fc f8a6 	bl	801296c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8016820:	2108      	movs	r1, #8
 8016822:	4802      	ldr	r0, [pc, #8]	@ (801682c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8016824:	f7ff fe07 	bl	8016436 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8016828:	bf00      	nop
}
 801682a:	bd80      	pop	{r7, pc}
 801682c:	58000c00 	.word	0x58000c00

08016830 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8016830:	b480      	push	{r7}
 8016832:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8016834:	4b05      	ldr	r3, [pc, #20]	@ (801684c <UTIL_LPM_Init+0x1c>)
 8016836:	2200      	movs	r2, #0
 8016838:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801683a:	4b05      	ldr	r3, [pc, #20]	@ (8016850 <UTIL_LPM_Init+0x20>)
 801683c:	2200      	movs	r2, #0
 801683e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8016840:	bf00      	nop
 8016842:	46bd      	mov	sp, r7
 8016844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016848:	4770      	bx	lr
 801684a:	bf00      	nop
 801684c:	200007a0 	.word	0x200007a0
 8016850:	200007a4 	.word	0x200007a4

08016854 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8016854:	b480      	push	{r7}
 8016856:	b087      	sub	sp, #28
 8016858:	af00      	add	r7, sp, #0
 801685a:	6078      	str	r0, [r7, #4]
 801685c:	460b      	mov	r3, r1
 801685e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016860:	f3ef 8310 	mrs	r3, PRIMASK
 8016864:	613b      	str	r3, [r7, #16]
  return(result);
 8016866:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8016868:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801686a:	b672      	cpsid	i
}
 801686c:	bf00      	nop
  
  switch( state )
 801686e:	78fb      	ldrb	r3, [r7, #3]
 8016870:	2b00      	cmp	r3, #0
 8016872:	d008      	beq.n	8016886 <UTIL_LPM_SetStopMode+0x32>
 8016874:	2b01      	cmp	r3, #1
 8016876:	d10e      	bne.n	8016896 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8016878:	4b0d      	ldr	r3, [pc, #52]	@ (80168b0 <UTIL_LPM_SetStopMode+0x5c>)
 801687a:	681a      	ldr	r2, [r3, #0]
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	4313      	orrs	r3, r2
 8016880:	4a0b      	ldr	r2, [pc, #44]	@ (80168b0 <UTIL_LPM_SetStopMode+0x5c>)
 8016882:	6013      	str	r3, [r2, #0]
      break;
 8016884:	e008      	b.n	8016898 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	43da      	mvns	r2, r3
 801688a:	4b09      	ldr	r3, [pc, #36]	@ (80168b0 <UTIL_LPM_SetStopMode+0x5c>)
 801688c:	681b      	ldr	r3, [r3, #0]
 801688e:	4013      	ands	r3, r2
 8016890:	4a07      	ldr	r2, [pc, #28]	@ (80168b0 <UTIL_LPM_SetStopMode+0x5c>)
 8016892:	6013      	str	r3, [r2, #0]
      break;
 8016894:	e000      	b.n	8016898 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8016896:	bf00      	nop
 8016898:	697b      	ldr	r3, [r7, #20]
 801689a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	f383 8810 	msr	PRIMASK, r3
}
 80168a2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80168a4:	bf00      	nop
 80168a6:	371c      	adds	r7, #28
 80168a8:	46bd      	mov	sp, r7
 80168aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168ae:	4770      	bx	lr
 80168b0:	200007a0 	.word	0x200007a0

080168b4 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80168b4:	b480      	push	{r7}
 80168b6:	b087      	sub	sp, #28
 80168b8:	af00      	add	r7, sp, #0
 80168ba:	6078      	str	r0, [r7, #4]
 80168bc:	460b      	mov	r3, r1
 80168be:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80168c0:	f3ef 8310 	mrs	r3, PRIMASK
 80168c4:	613b      	str	r3, [r7, #16]
  return(result);
 80168c6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80168c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80168ca:	b672      	cpsid	i
}
 80168cc:	bf00      	nop
  
  switch(state)
 80168ce:	78fb      	ldrb	r3, [r7, #3]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d008      	beq.n	80168e6 <UTIL_LPM_SetOffMode+0x32>
 80168d4:	2b01      	cmp	r3, #1
 80168d6:	d10e      	bne.n	80168f6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80168d8:	4b0d      	ldr	r3, [pc, #52]	@ (8016910 <UTIL_LPM_SetOffMode+0x5c>)
 80168da:	681a      	ldr	r2, [r3, #0]
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	4313      	orrs	r3, r2
 80168e0:	4a0b      	ldr	r2, [pc, #44]	@ (8016910 <UTIL_LPM_SetOffMode+0x5c>)
 80168e2:	6013      	str	r3, [r2, #0]
      break;
 80168e4:	e008      	b.n	80168f8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	43da      	mvns	r2, r3
 80168ea:	4b09      	ldr	r3, [pc, #36]	@ (8016910 <UTIL_LPM_SetOffMode+0x5c>)
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	4013      	ands	r3, r2
 80168f0:	4a07      	ldr	r2, [pc, #28]	@ (8016910 <UTIL_LPM_SetOffMode+0x5c>)
 80168f2:	6013      	str	r3, [r2, #0]
      break;
 80168f4:	e000      	b.n	80168f8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80168f6:	bf00      	nop
 80168f8:	697b      	ldr	r3, [r7, #20]
 80168fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80168fc:	68fb      	ldr	r3, [r7, #12]
 80168fe:	f383 8810 	msr	PRIMASK, r3
}
 8016902:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8016904:	bf00      	nop
 8016906:	371c      	adds	r7, #28
 8016908:	46bd      	mov	sp, r7
 801690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801690e:	4770      	bx	lr
 8016910:	200007a4 	.word	0x200007a4

08016914 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8016914:	b580      	push	{r7, lr}
 8016916:	b090      	sub	sp, #64	@ 0x40
 8016918:	af00      	add	r7, sp, #0
 801691a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801691c:	4b73      	ldr	r3, [pc, #460]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8016922:	4b72      	ldr	r3, [pc, #456]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 8016924:	681a      	ldr	r2, [r3, #0]
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	4013      	ands	r3, r2
 801692a:	4a70      	ldr	r2, [pc, #448]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 801692c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801692e:	4b70      	ldr	r3, [pc, #448]	@ (8016af0 <UTIL_SEQ_Run+0x1dc>)
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8016934:	4b6f      	ldr	r3, [pc, #444]	@ (8016af4 <UTIL_SEQ_Run+0x1e0>)
 8016936:	681b      	ldr	r3, [r3, #0]
 8016938:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801693a:	4b6f      	ldr	r3, [pc, #444]	@ (8016af8 <UTIL_SEQ_Run+0x1e4>)
 801693c:	681b      	ldr	r3, [r3, #0]
 801693e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8016940:	4b6e      	ldr	r3, [pc, #440]	@ (8016afc <UTIL_SEQ_Run+0x1e8>)
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8016946:	e08d      	b.n	8016a64 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8016948:	2300      	movs	r3, #0
 801694a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801694c:	e002      	b.n	8016954 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801694e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016950:	3301      	adds	r3, #1
 8016952:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8016954:	4a6a      	ldr	r2, [pc, #424]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 8016956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016958:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801695c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801695e:	401a      	ands	r2, r3
 8016960:	4b62      	ldr	r3, [pc, #392]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	4013      	ands	r3, r2
 8016966:	2b00      	cmp	r3, #0
 8016968:	d0f1      	beq.n	801694e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801696a:	4a65      	ldr	r2, [pc, #404]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 801696c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801696e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8016972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016974:	401a      	ands	r2, r3
 8016976:	4b5d      	ldr	r3, [pc, #372]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	4013      	ands	r3, r2
 801697c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801697e:	4a60      	ldr	r2, [pc, #384]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 8016980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016982:	00db      	lsls	r3, r3, #3
 8016984:	4413      	add	r3, r2
 8016986:	685a      	ldr	r2, [r3, #4]
 8016988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801698a:	4013      	ands	r3, r2
 801698c:	2b00      	cmp	r3, #0
 801698e:	d106      	bne.n	801699e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8016990:	4a5b      	ldr	r2, [pc, #364]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 8016992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016994:	00db      	lsls	r3, r3, #3
 8016996:	4413      	add	r3, r2
 8016998:	f04f 32ff 	mov.w	r2, #4294967295
 801699c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801699e:	4a58      	ldr	r2, [pc, #352]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 80169a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169a2:	00db      	lsls	r3, r3, #3
 80169a4:	4413      	add	r3, r2
 80169a6:	685a      	ldr	r2, [r3, #4]
 80169a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169aa:	4013      	ands	r3, r2
 80169ac:	4618      	mov	r0, r3
 80169ae:	f000 f973 	bl	8016c98 <SEQ_BitPosition>
 80169b2:	4603      	mov	r3, r0
 80169b4:	461a      	mov	r2, r3
 80169b6:	4b53      	ldr	r3, [pc, #332]	@ (8016b04 <UTIL_SEQ_Run+0x1f0>)
 80169b8:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80169ba:	4a51      	ldr	r2, [pc, #324]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 80169bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169be:	00db      	lsls	r3, r3, #3
 80169c0:	4413      	add	r3, r2
 80169c2:	685a      	ldr	r2, [r3, #4]
 80169c4:	4b4f      	ldr	r3, [pc, #316]	@ (8016b04 <UTIL_SEQ_Run+0x1f0>)
 80169c6:	681b      	ldr	r3, [r3, #0]
 80169c8:	2101      	movs	r1, #1
 80169ca:	fa01 f303 	lsl.w	r3, r1, r3
 80169ce:	43db      	mvns	r3, r3
 80169d0:	401a      	ands	r2, r3
 80169d2:	494b      	ldr	r1, [pc, #300]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 80169d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169d6:	00db      	lsls	r3, r3, #3
 80169d8:	440b      	add	r3, r1
 80169da:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80169dc:	f3ef 8310 	mrs	r3, PRIMASK
 80169e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80169e2:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80169e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80169e6:	b672      	cpsid	i
}
 80169e8:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80169ea:	4b46      	ldr	r3, [pc, #280]	@ (8016b04 <UTIL_SEQ_Run+0x1f0>)
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	2201      	movs	r2, #1
 80169f0:	fa02 f303 	lsl.w	r3, r2, r3
 80169f4:	43da      	mvns	r2, r3
 80169f6:	4b3e      	ldr	r3, [pc, #248]	@ (8016af0 <UTIL_SEQ_Run+0x1dc>)
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	4013      	ands	r3, r2
 80169fc:	4a3c      	ldr	r2, [pc, #240]	@ (8016af0 <UTIL_SEQ_Run+0x1dc>)
 80169fe:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8016a00:	2302      	movs	r3, #2
 8016a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016a04:	e013      	b.n	8016a2e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8016a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016a08:	3b01      	subs	r3, #1
 8016a0a:	4a3d      	ldr	r2, [pc, #244]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 8016a0c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8016a10:	4b3c      	ldr	r3, [pc, #240]	@ (8016b04 <UTIL_SEQ_Run+0x1f0>)
 8016a12:	681b      	ldr	r3, [r3, #0]
 8016a14:	2201      	movs	r2, #1
 8016a16:	fa02 f303 	lsl.w	r3, r2, r3
 8016a1a:	43da      	mvns	r2, r3
 8016a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016a1e:	3b01      	subs	r3, #1
 8016a20:	400a      	ands	r2, r1
 8016a22:	4937      	ldr	r1, [pc, #220]	@ (8016b00 <UTIL_SEQ_Run+0x1ec>)
 8016a24:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8016a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016a2a:	3b01      	subs	r3, #1
 8016a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d1e8      	bne.n	8016a06 <UTIL_SEQ_Run+0xf2>
 8016a34:	6a3b      	ldr	r3, [r7, #32]
 8016a36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016a38:	697b      	ldr	r3, [r7, #20]
 8016a3a:	f383 8810 	msr	PRIMASK, r3
}
 8016a3e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8016a40:	4b30      	ldr	r3, [pc, #192]	@ (8016b04 <UTIL_SEQ_Run+0x1f0>)
 8016a42:	681b      	ldr	r3, [r3, #0]
 8016a44:	4a30      	ldr	r2, [pc, #192]	@ (8016b08 <UTIL_SEQ_Run+0x1f4>)
 8016a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016a4a:	4798      	blx	r3

    local_taskset = TaskSet;
 8016a4c:	4b28      	ldr	r3, [pc, #160]	@ (8016af0 <UTIL_SEQ_Run+0x1dc>)
 8016a4e:	681b      	ldr	r3, [r3, #0]
 8016a50:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8016a52:	4b28      	ldr	r3, [pc, #160]	@ (8016af4 <UTIL_SEQ_Run+0x1e0>)
 8016a54:	681b      	ldr	r3, [r3, #0]
 8016a56:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8016a58:	4b27      	ldr	r3, [pc, #156]	@ (8016af8 <UTIL_SEQ_Run+0x1e4>)
 8016a5a:	681b      	ldr	r3, [r3, #0]
 8016a5c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 8016a5e:	4b27      	ldr	r3, [pc, #156]	@ (8016afc <UTIL_SEQ_Run+0x1e8>)
 8016a60:	681b      	ldr	r3, [r3, #0]
 8016a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8016a64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a68:	401a      	ands	r2, r3
 8016a6a:	4b20      	ldr	r3, [pc, #128]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	4013      	ands	r3, r2
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d005      	beq.n	8016a80 <UTIL_SEQ_Run+0x16c>
 8016a74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a78:	4013      	ands	r3, r2
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	f43f af64 	beq.w	8016948 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8016a80:	4b20      	ldr	r3, [pc, #128]	@ (8016b04 <UTIL_SEQ_Run+0x1f0>)
 8016a82:	f04f 32ff 	mov.w	r2, #4294967295
 8016a86:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8016a88:	f000 f8f8 	bl	8016c7c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8016a90:	613b      	str	r3, [r7, #16]
  return(result);
 8016a92:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8016a94:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8016a96:	b672      	cpsid	i
}
 8016a98:	bf00      	nop
  local_taskset = TaskSet;
 8016a9a:	4b15      	ldr	r3, [pc, #84]	@ (8016af0 <UTIL_SEQ_Run+0x1dc>)
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8016aa0:	4b14      	ldr	r3, [pc, #80]	@ (8016af4 <UTIL_SEQ_Run+0x1e0>)
 8016aa2:	681b      	ldr	r3, [r3, #0]
 8016aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8016aa6:	4b14      	ldr	r3, [pc, #80]	@ (8016af8 <UTIL_SEQ_Run+0x1e4>)
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8016aac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ab0:	401a      	ands	r2, r3
 8016ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	4013      	ands	r3, r2
 8016ab8:	2b00      	cmp	r3, #0
 8016aba:	d107      	bne.n	8016acc <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8016abc:	4b0f      	ldr	r3, [pc, #60]	@ (8016afc <UTIL_SEQ_Run+0x1e8>)
 8016abe:	681a      	ldr	r2, [r3, #0]
 8016ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ac2:	4013      	ands	r3, r2
 8016ac4:	2b00      	cmp	r3, #0
 8016ac6:	d101      	bne.n	8016acc <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8016ac8:	f7f2 fa4c 	bl	8008f64 <UTIL_SEQ_Idle>
 8016acc:	69fb      	ldr	r3, [r7, #28]
 8016ace:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016ad0:	68fb      	ldr	r3, [r7, #12]
 8016ad2:	f383 8810 	msr	PRIMASK, r3
}
 8016ad6:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8016ad8:	f000 f8d7 	bl	8016c8a <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8016adc:	4a03      	ldr	r2, [pc, #12]	@ (8016aec <UTIL_SEQ_Run+0x1d8>)
 8016ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ae0:	6013      	str	r3, [r2, #0]

  return;
 8016ae2:	bf00      	nop
}
 8016ae4:	3740      	adds	r7, #64	@ 0x40
 8016ae6:	46bd      	mov	sp, r7
 8016ae8:	bd80      	pop	{r7, pc}
 8016aea:	bf00      	nop
 8016aec:	20000084 	.word	0x20000084
 8016af0:	200007a8 	.word	0x200007a8
 8016af4:	200007ac 	.word	0x200007ac
 8016af8:	20000080 	.word	0x20000080
 8016afc:	200007b0 	.word	0x200007b0
 8016b00:	20000838 	.word	0x20000838
 8016b04:	200007b4 	.word	0x200007b4
 8016b08:	200007b8 	.word	0x200007b8

08016b0c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8016b0c:	b580      	push	{r7, lr}
 8016b0e:	b088      	sub	sp, #32
 8016b10:	af00      	add	r7, sp, #0
 8016b12:	60f8      	str	r0, [r7, #12]
 8016b14:	60b9      	str	r1, [r7, #8]
 8016b16:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016b18:	f3ef 8310 	mrs	r3, PRIMASK
 8016b1c:	617b      	str	r3, [r7, #20]
  return(result);
 8016b1e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8016b20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8016b22:	b672      	cpsid	i
}
 8016b24:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8016b26:	68f8      	ldr	r0, [r7, #12]
 8016b28:	f000 f8b6 	bl	8016c98 <SEQ_BitPosition>
 8016b2c:	4603      	mov	r3, r0
 8016b2e:	4619      	mov	r1, r3
 8016b30:	4a06      	ldr	r2, [pc, #24]	@ (8016b4c <UTIL_SEQ_RegTask+0x40>)
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8016b38:	69fb      	ldr	r3, [r7, #28]
 8016b3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016b3c:	69bb      	ldr	r3, [r7, #24]
 8016b3e:	f383 8810 	msr	PRIMASK, r3
}
 8016b42:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8016b44:	bf00      	nop
}
 8016b46:	3720      	adds	r7, #32
 8016b48:	46bd      	mov	sp, r7
 8016b4a:	bd80      	pop	{r7, pc}
 8016b4c:	200007b8 	.word	0x200007b8

08016b50 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8016b50:	b480      	push	{r7}
 8016b52:	b087      	sub	sp, #28
 8016b54:	af00      	add	r7, sp, #0
 8016b56:	6078      	str	r0, [r7, #4]
 8016b58:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016b5a:	f3ef 8310 	mrs	r3, PRIMASK
 8016b5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8016b60:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8016b62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016b64:	b672      	cpsid	i
}
 8016b66:	bf00      	nop

  TaskSet |= TaskId_bm;
 8016b68:	4b0d      	ldr	r3, [pc, #52]	@ (8016ba0 <UTIL_SEQ_SetTask+0x50>)
 8016b6a:	681a      	ldr	r2, [r3, #0]
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	4313      	orrs	r3, r2
 8016b70:	4a0b      	ldr	r2, [pc, #44]	@ (8016ba0 <UTIL_SEQ_SetTask+0x50>)
 8016b72:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8016b74:	4a0b      	ldr	r2, [pc, #44]	@ (8016ba4 <UTIL_SEQ_SetTask+0x54>)
 8016b76:	683b      	ldr	r3, [r7, #0]
 8016b78:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	431a      	orrs	r2, r3
 8016b80:	4908      	ldr	r1, [pc, #32]	@ (8016ba4 <UTIL_SEQ_SetTask+0x54>)
 8016b82:	683b      	ldr	r3, [r7, #0]
 8016b84:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8016b88:	697b      	ldr	r3, [r7, #20]
 8016b8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016b8c:	693b      	ldr	r3, [r7, #16]
 8016b8e:	f383 8810 	msr	PRIMASK, r3
}
 8016b92:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8016b94:	bf00      	nop
}
 8016b96:	371c      	adds	r7, #28
 8016b98:	46bd      	mov	sp, r7
 8016b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b9e:	4770      	bx	lr
 8016ba0:	200007a8 	.word	0x200007a8
 8016ba4:	20000838 	.word	0x20000838

08016ba8 <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8016ba8:	b480      	push	{r7}
 8016baa:	b087      	sub	sp, #28
 8016bac:	af00      	add	r7, sp, #0
 8016bae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016bb0:	f3ef 8310 	mrs	r3, PRIMASK
 8016bb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8016bb6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8016bb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016bba:	b672      	cpsid	i
}
 8016bbc:	bf00      	nop

  EvtSet |= EvtId_bm;
 8016bbe:	4b09      	ldr	r3, [pc, #36]	@ (8016be4 <UTIL_SEQ_SetEvt+0x3c>)
 8016bc0:	681a      	ldr	r2, [r3, #0]
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	4313      	orrs	r3, r2
 8016bc6:	4a07      	ldr	r2, [pc, #28]	@ (8016be4 <UTIL_SEQ_SetEvt+0x3c>)
 8016bc8:	6013      	str	r3, [r2, #0]
 8016bca:	697b      	ldr	r3, [r7, #20]
 8016bcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016bce:	693b      	ldr	r3, [r7, #16]
 8016bd0:	f383 8810 	msr	PRIMASK, r3
}
 8016bd4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8016bd6:	bf00      	nop
}
 8016bd8:	371c      	adds	r7, #28
 8016bda:	46bd      	mov	sp, r7
 8016bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016be0:	4770      	bx	lr
 8016be2:	bf00      	nop
 8016be4:	200007ac 	.word	0x200007ac

08016be8 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8016be8:	b580      	push	{r7, lr}
 8016bea:	b088      	sub	sp, #32
 8016bec:	af00      	add	r7, sp, #0
 8016bee:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8016bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8016c70 <UTIL_SEQ_WaitEvt+0x88>)
 8016bf2:	681b      	ldr	r3, [r3, #0]
 8016bf4:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8016bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8016c70 <UTIL_SEQ_WaitEvt+0x88>)
 8016bf8:	681b      	ldr	r3, [r3, #0]
 8016bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bfe:	d102      	bne.n	8016c06 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8016c00:	2300      	movs	r3, #0
 8016c02:	61fb      	str	r3, [r7, #28]
 8016c04:	e005      	b.n	8016c12 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8016c06:	4b1a      	ldr	r3, [pc, #104]	@ (8016c70 <UTIL_SEQ_WaitEvt+0x88>)
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	2201      	movs	r2, #1
 8016c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8016c10:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 8016c12:	4b18      	ldr	r3, [pc, #96]	@ (8016c74 <UTIL_SEQ_WaitEvt+0x8c>)
 8016c14:	681b      	ldr	r3, [r3, #0]
 8016c16:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 8016c18:	4a16      	ldr	r2, [pc, #88]	@ (8016c74 <UTIL_SEQ_WaitEvt+0x8c>)
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 8016c1e:	e003      	b.n	8016c28 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8016c20:	6879      	ldr	r1, [r7, #4]
 8016c22:	69f8      	ldr	r0, [r7, #28]
 8016c24:	f7f2 f9a5 	bl	8008f72 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 8016c28:	4b13      	ldr	r3, [pc, #76]	@ (8016c78 <UTIL_SEQ_WaitEvt+0x90>)
 8016c2a:	681a      	ldr	r2, [r3, #0]
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	4013      	ands	r3, r2
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d0f5      	beq.n	8016c20 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8016c34:	4a0e      	ldr	r2, [pc, #56]	@ (8016c70 <UTIL_SEQ_WaitEvt+0x88>)
 8016c36:	69bb      	ldr	r3, [r7, #24]
 8016c38:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8016c3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8016c40:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8016c42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8016c44:	b672      	cpsid	i
}
 8016c46:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	43da      	mvns	r2, r3
 8016c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8016c78 <UTIL_SEQ_WaitEvt+0x90>)
 8016c4e:	681b      	ldr	r3, [r3, #0]
 8016c50:	4013      	ands	r3, r2
 8016c52:	4a09      	ldr	r2, [pc, #36]	@ (8016c78 <UTIL_SEQ_WaitEvt+0x90>)
 8016c54:	6013      	str	r3, [r2, #0]
 8016c56:	693b      	ldr	r3, [r7, #16]
 8016c58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016c5a:	68fb      	ldr	r3, [r7, #12]
 8016c5c:	f383 8810 	msr	PRIMASK, r3
}
 8016c60:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 8016c62:	4a04      	ldr	r2, [pc, #16]	@ (8016c74 <UTIL_SEQ_WaitEvt+0x8c>)
 8016c64:	697b      	ldr	r3, [r7, #20]
 8016c66:	6013      	str	r3, [r2, #0]
  return;
 8016c68:	bf00      	nop
}
 8016c6a:	3720      	adds	r7, #32
 8016c6c:	46bd      	mov	sp, r7
 8016c6e:	bd80      	pop	{r7, pc}
 8016c70:	200007b4 	.word	0x200007b4
 8016c74:	200007b0 	.word	0x200007b0
 8016c78:	200007ac 	.word	0x200007ac

08016c7c <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8016c7c:	b480      	push	{r7}
 8016c7e:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8016c80:	bf00      	nop
}
 8016c82:	46bd      	mov	sp, r7
 8016c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c88:	4770      	bx	lr

08016c8a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8016c8a:	b480      	push	{r7}
 8016c8c:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8016c8e:	bf00      	nop
}
 8016c90:	46bd      	mov	sp, r7
 8016c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c96:	4770      	bx	lr

08016c98 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8016c98:	b480      	push	{r7}
 8016c9a:	b085      	sub	sp, #20
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8016ca8:	68bb      	ldr	r3, [r7, #8]
 8016caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016cae:	d204      	bcs.n	8016cba <SEQ_BitPosition+0x22>
 8016cb0:	2310      	movs	r3, #16
 8016cb2:	73fb      	strb	r3, [r7, #15]
 8016cb4:	68bb      	ldr	r3, [r7, #8]
 8016cb6:	041b      	lsls	r3, r3, #16
 8016cb8:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 8016cba:	68bb      	ldr	r3, [r7, #8]
 8016cbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016cc0:	d205      	bcs.n	8016cce <SEQ_BitPosition+0x36>
 8016cc2:	7bfb      	ldrb	r3, [r7, #15]
 8016cc4:	3308      	adds	r3, #8
 8016cc6:	73fb      	strb	r3, [r7, #15]
 8016cc8:	68bb      	ldr	r3, [r7, #8]
 8016cca:	021b      	lsls	r3, r3, #8
 8016ccc:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8016cce:	68bb      	ldr	r3, [r7, #8]
 8016cd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016cd4:	d205      	bcs.n	8016ce2 <SEQ_BitPosition+0x4a>
 8016cd6:	7bfb      	ldrb	r3, [r7, #15]
 8016cd8:	3304      	adds	r3, #4
 8016cda:	73fb      	strb	r3, [r7, #15]
 8016cdc:	68bb      	ldr	r3, [r7, #8]
 8016cde:	011b      	lsls	r3, r3, #4
 8016ce0:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8016ce2:	68bb      	ldr	r3, [r7, #8]
 8016ce4:	0f1b      	lsrs	r3, r3, #28
 8016ce6:	4a07      	ldr	r2, [pc, #28]	@ (8016d04 <SEQ_BitPosition+0x6c>)
 8016ce8:	5cd2      	ldrb	r2, [r2, r3]
 8016cea:	7bfb      	ldrb	r3, [r7, #15]
 8016cec:	4413      	add	r3, r2
 8016cee:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8016cf0:	7bfb      	ldrb	r3, [r7, #15]
 8016cf2:	f1c3 031f 	rsb	r3, r3, #31
 8016cf6:	b2db      	uxtb	r3, r3
}
 8016cf8:	4618      	mov	r0, r3
 8016cfa:	3714      	adds	r7, #20
 8016cfc:	46bd      	mov	sp, r7
 8016cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d02:	4770      	bx	lr
 8016d04:	0801a220 	.word	0x0801a220

08016d08 <__assert_func>:
 8016d08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016d0a:	4614      	mov	r4, r2
 8016d0c:	461a      	mov	r2, r3
 8016d0e:	4b09      	ldr	r3, [pc, #36]	@ (8016d34 <__assert_func+0x2c>)
 8016d10:	681b      	ldr	r3, [r3, #0]
 8016d12:	4605      	mov	r5, r0
 8016d14:	68d8      	ldr	r0, [r3, #12]
 8016d16:	b954      	cbnz	r4, 8016d2e <__assert_func+0x26>
 8016d18:	4b07      	ldr	r3, [pc, #28]	@ (8016d38 <__assert_func+0x30>)
 8016d1a:	461c      	mov	r4, r3
 8016d1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016d20:	9100      	str	r1, [sp, #0]
 8016d22:	462b      	mov	r3, r5
 8016d24:	4905      	ldr	r1, [pc, #20]	@ (8016d3c <__assert_func+0x34>)
 8016d26:	f000 f96f 	bl	8017008 <fiprintf>
 8016d2a:	f000 fc78 	bl	801761e <abort>
 8016d2e:	4b04      	ldr	r3, [pc, #16]	@ (8016d40 <__assert_func+0x38>)
 8016d30:	e7f4      	b.n	8016d1c <__assert_func+0x14>
 8016d32:	bf00      	nop
 8016d34:	20000094 	.word	0x20000094
 8016d38:	0801a26b 	.word	0x0801a26b
 8016d3c:	0801a23d 	.word	0x0801a23d
 8016d40:	0801a230 	.word	0x0801a230

08016d44 <malloc>:
 8016d44:	4b02      	ldr	r3, [pc, #8]	@ (8016d50 <malloc+0xc>)
 8016d46:	4601      	mov	r1, r0
 8016d48:	6818      	ldr	r0, [r3, #0]
 8016d4a:	f000 b82d 	b.w	8016da8 <_malloc_r>
 8016d4e:	bf00      	nop
 8016d50:	20000094 	.word	0x20000094

08016d54 <free>:
 8016d54:	4b02      	ldr	r3, [pc, #8]	@ (8016d60 <free+0xc>)
 8016d56:	4601      	mov	r1, r0
 8016d58:	6818      	ldr	r0, [r3, #0]
 8016d5a:	f000 bc67 	b.w	801762c <_free_r>
 8016d5e:	bf00      	nop
 8016d60:	20000094 	.word	0x20000094

08016d64 <sbrk_aligned>:
 8016d64:	b570      	push	{r4, r5, r6, lr}
 8016d66:	4e0f      	ldr	r6, [pc, #60]	@ (8016da4 <sbrk_aligned+0x40>)
 8016d68:	460c      	mov	r4, r1
 8016d6a:	6831      	ldr	r1, [r6, #0]
 8016d6c:	4605      	mov	r5, r0
 8016d6e:	b911      	cbnz	r1, 8016d76 <sbrk_aligned+0x12>
 8016d70:	f000 fbf6 	bl	8017560 <_sbrk_r>
 8016d74:	6030      	str	r0, [r6, #0]
 8016d76:	4621      	mov	r1, r4
 8016d78:	4628      	mov	r0, r5
 8016d7a:	f000 fbf1 	bl	8017560 <_sbrk_r>
 8016d7e:	1c43      	adds	r3, r0, #1
 8016d80:	d103      	bne.n	8016d8a <sbrk_aligned+0x26>
 8016d82:	f04f 34ff 	mov.w	r4, #4294967295
 8016d86:	4620      	mov	r0, r4
 8016d88:	bd70      	pop	{r4, r5, r6, pc}
 8016d8a:	1cc4      	adds	r4, r0, #3
 8016d8c:	f024 0403 	bic.w	r4, r4, #3
 8016d90:	42a0      	cmp	r0, r4
 8016d92:	d0f8      	beq.n	8016d86 <sbrk_aligned+0x22>
 8016d94:	1a21      	subs	r1, r4, r0
 8016d96:	4628      	mov	r0, r5
 8016d98:	f000 fbe2 	bl	8017560 <_sbrk_r>
 8016d9c:	3001      	adds	r0, #1
 8016d9e:	d1f2      	bne.n	8016d86 <sbrk_aligned+0x22>
 8016da0:	e7ef      	b.n	8016d82 <sbrk_aligned+0x1e>
 8016da2:	bf00      	nop
 8016da4:	20000848 	.word	0x20000848

08016da8 <_malloc_r>:
 8016da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016dac:	1ccd      	adds	r5, r1, #3
 8016dae:	f025 0503 	bic.w	r5, r5, #3
 8016db2:	3508      	adds	r5, #8
 8016db4:	2d0c      	cmp	r5, #12
 8016db6:	bf38      	it	cc
 8016db8:	250c      	movcc	r5, #12
 8016dba:	2d00      	cmp	r5, #0
 8016dbc:	4606      	mov	r6, r0
 8016dbe:	db01      	blt.n	8016dc4 <_malloc_r+0x1c>
 8016dc0:	42a9      	cmp	r1, r5
 8016dc2:	d904      	bls.n	8016dce <_malloc_r+0x26>
 8016dc4:	230c      	movs	r3, #12
 8016dc6:	6033      	str	r3, [r6, #0]
 8016dc8:	2000      	movs	r0, #0
 8016dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016dce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016ea4 <_malloc_r+0xfc>
 8016dd2:	f000 f869 	bl	8016ea8 <__malloc_lock>
 8016dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8016dda:	461c      	mov	r4, r3
 8016ddc:	bb44      	cbnz	r4, 8016e30 <_malloc_r+0x88>
 8016dde:	4629      	mov	r1, r5
 8016de0:	4630      	mov	r0, r6
 8016de2:	f7ff ffbf 	bl	8016d64 <sbrk_aligned>
 8016de6:	1c43      	adds	r3, r0, #1
 8016de8:	4604      	mov	r4, r0
 8016dea:	d158      	bne.n	8016e9e <_malloc_r+0xf6>
 8016dec:	f8d8 4000 	ldr.w	r4, [r8]
 8016df0:	4627      	mov	r7, r4
 8016df2:	2f00      	cmp	r7, #0
 8016df4:	d143      	bne.n	8016e7e <_malloc_r+0xd6>
 8016df6:	2c00      	cmp	r4, #0
 8016df8:	d04b      	beq.n	8016e92 <_malloc_r+0xea>
 8016dfa:	6823      	ldr	r3, [r4, #0]
 8016dfc:	4639      	mov	r1, r7
 8016dfe:	4630      	mov	r0, r6
 8016e00:	eb04 0903 	add.w	r9, r4, r3
 8016e04:	f000 fbac 	bl	8017560 <_sbrk_r>
 8016e08:	4581      	cmp	r9, r0
 8016e0a:	d142      	bne.n	8016e92 <_malloc_r+0xea>
 8016e0c:	6821      	ldr	r1, [r4, #0]
 8016e0e:	1a6d      	subs	r5, r5, r1
 8016e10:	4629      	mov	r1, r5
 8016e12:	4630      	mov	r0, r6
 8016e14:	f7ff ffa6 	bl	8016d64 <sbrk_aligned>
 8016e18:	3001      	adds	r0, #1
 8016e1a:	d03a      	beq.n	8016e92 <_malloc_r+0xea>
 8016e1c:	6823      	ldr	r3, [r4, #0]
 8016e1e:	442b      	add	r3, r5
 8016e20:	6023      	str	r3, [r4, #0]
 8016e22:	f8d8 3000 	ldr.w	r3, [r8]
 8016e26:	685a      	ldr	r2, [r3, #4]
 8016e28:	bb62      	cbnz	r2, 8016e84 <_malloc_r+0xdc>
 8016e2a:	f8c8 7000 	str.w	r7, [r8]
 8016e2e:	e00f      	b.n	8016e50 <_malloc_r+0xa8>
 8016e30:	6822      	ldr	r2, [r4, #0]
 8016e32:	1b52      	subs	r2, r2, r5
 8016e34:	d420      	bmi.n	8016e78 <_malloc_r+0xd0>
 8016e36:	2a0b      	cmp	r2, #11
 8016e38:	d917      	bls.n	8016e6a <_malloc_r+0xc2>
 8016e3a:	1961      	adds	r1, r4, r5
 8016e3c:	42a3      	cmp	r3, r4
 8016e3e:	6025      	str	r5, [r4, #0]
 8016e40:	bf18      	it	ne
 8016e42:	6059      	strne	r1, [r3, #4]
 8016e44:	6863      	ldr	r3, [r4, #4]
 8016e46:	bf08      	it	eq
 8016e48:	f8c8 1000 	streq.w	r1, [r8]
 8016e4c:	5162      	str	r2, [r4, r5]
 8016e4e:	604b      	str	r3, [r1, #4]
 8016e50:	4630      	mov	r0, r6
 8016e52:	f000 f82f 	bl	8016eb4 <__malloc_unlock>
 8016e56:	f104 000b 	add.w	r0, r4, #11
 8016e5a:	1d23      	adds	r3, r4, #4
 8016e5c:	f020 0007 	bic.w	r0, r0, #7
 8016e60:	1ac2      	subs	r2, r0, r3
 8016e62:	bf1c      	itt	ne
 8016e64:	1a1b      	subne	r3, r3, r0
 8016e66:	50a3      	strne	r3, [r4, r2]
 8016e68:	e7af      	b.n	8016dca <_malloc_r+0x22>
 8016e6a:	6862      	ldr	r2, [r4, #4]
 8016e6c:	42a3      	cmp	r3, r4
 8016e6e:	bf0c      	ite	eq
 8016e70:	f8c8 2000 	streq.w	r2, [r8]
 8016e74:	605a      	strne	r2, [r3, #4]
 8016e76:	e7eb      	b.n	8016e50 <_malloc_r+0xa8>
 8016e78:	4623      	mov	r3, r4
 8016e7a:	6864      	ldr	r4, [r4, #4]
 8016e7c:	e7ae      	b.n	8016ddc <_malloc_r+0x34>
 8016e7e:	463c      	mov	r4, r7
 8016e80:	687f      	ldr	r7, [r7, #4]
 8016e82:	e7b6      	b.n	8016df2 <_malloc_r+0x4a>
 8016e84:	461a      	mov	r2, r3
 8016e86:	685b      	ldr	r3, [r3, #4]
 8016e88:	42a3      	cmp	r3, r4
 8016e8a:	d1fb      	bne.n	8016e84 <_malloc_r+0xdc>
 8016e8c:	2300      	movs	r3, #0
 8016e8e:	6053      	str	r3, [r2, #4]
 8016e90:	e7de      	b.n	8016e50 <_malloc_r+0xa8>
 8016e92:	230c      	movs	r3, #12
 8016e94:	6033      	str	r3, [r6, #0]
 8016e96:	4630      	mov	r0, r6
 8016e98:	f000 f80c 	bl	8016eb4 <__malloc_unlock>
 8016e9c:	e794      	b.n	8016dc8 <_malloc_r+0x20>
 8016e9e:	6005      	str	r5, [r0, #0]
 8016ea0:	e7d6      	b.n	8016e50 <_malloc_r+0xa8>
 8016ea2:	bf00      	nop
 8016ea4:	2000084c 	.word	0x2000084c

08016ea8 <__malloc_lock>:
 8016ea8:	4801      	ldr	r0, [pc, #4]	@ (8016eb0 <__malloc_lock+0x8>)
 8016eaa:	f000 bba6 	b.w	80175fa <__retarget_lock_acquire_recursive>
 8016eae:	bf00      	nop
 8016eb0:	20000990 	.word	0x20000990

08016eb4 <__malloc_unlock>:
 8016eb4:	4801      	ldr	r0, [pc, #4]	@ (8016ebc <__malloc_unlock+0x8>)
 8016eb6:	f000 bba1 	b.w	80175fc <__retarget_lock_release_recursive>
 8016eba:	bf00      	nop
 8016ebc:	20000990 	.word	0x20000990

08016ec0 <std>:
 8016ec0:	2300      	movs	r3, #0
 8016ec2:	b510      	push	{r4, lr}
 8016ec4:	4604      	mov	r4, r0
 8016ec6:	e9c0 3300 	strd	r3, r3, [r0]
 8016eca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016ece:	6083      	str	r3, [r0, #8]
 8016ed0:	8181      	strh	r1, [r0, #12]
 8016ed2:	6643      	str	r3, [r0, #100]	@ 0x64
 8016ed4:	81c2      	strh	r2, [r0, #14]
 8016ed6:	6183      	str	r3, [r0, #24]
 8016ed8:	4619      	mov	r1, r3
 8016eda:	2208      	movs	r2, #8
 8016edc:	305c      	adds	r0, #92	@ 0x5c
 8016ede:	f000 fadf 	bl	80174a0 <memset>
 8016ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8016f18 <std+0x58>)
 8016ee4:	6263      	str	r3, [r4, #36]	@ 0x24
 8016ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8016f1c <std+0x5c>)
 8016ee8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016eea:	4b0d      	ldr	r3, [pc, #52]	@ (8016f20 <std+0x60>)
 8016eec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016eee:	4b0d      	ldr	r3, [pc, #52]	@ (8016f24 <std+0x64>)
 8016ef0:	6323      	str	r3, [r4, #48]	@ 0x30
 8016ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8016f28 <std+0x68>)
 8016ef4:	6224      	str	r4, [r4, #32]
 8016ef6:	429c      	cmp	r4, r3
 8016ef8:	d006      	beq.n	8016f08 <std+0x48>
 8016efa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016efe:	4294      	cmp	r4, r2
 8016f00:	d002      	beq.n	8016f08 <std+0x48>
 8016f02:	33d0      	adds	r3, #208	@ 0xd0
 8016f04:	429c      	cmp	r4, r3
 8016f06:	d105      	bne.n	8016f14 <std+0x54>
 8016f08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016f10:	f000 bb72 	b.w	80175f8 <__retarget_lock_init_recursive>
 8016f14:	bd10      	pop	{r4, pc}
 8016f16:	bf00      	nop
 8016f18:	080172f1 	.word	0x080172f1
 8016f1c:	08017313 	.word	0x08017313
 8016f20:	0801734b 	.word	0x0801734b
 8016f24:	0801736f 	.word	0x0801736f
 8016f28:	20000850 	.word	0x20000850

08016f2c <stdio_exit_handler>:
 8016f2c:	4a02      	ldr	r2, [pc, #8]	@ (8016f38 <stdio_exit_handler+0xc>)
 8016f2e:	4903      	ldr	r1, [pc, #12]	@ (8016f3c <stdio_exit_handler+0x10>)
 8016f30:	4803      	ldr	r0, [pc, #12]	@ (8016f40 <stdio_exit_handler+0x14>)
 8016f32:	f000 b87b 	b.w	801702c <_fwalk_sglue>
 8016f36:	bf00      	nop
 8016f38:	20000088 	.word	0x20000088
 8016f3c:	08018019 	.word	0x08018019
 8016f40:	20000098 	.word	0x20000098

08016f44 <cleanup_stdio>:
 8016f44:	6841      	ldr	r1, [r0, #4]
 8016f46:	4b0c      	ldr	r3, [pc, #48]	@ (8016f78 <cleanup_stdio+0x34>)
 8016f48:	4299      	cmp	r1, r3
 8016f4a:	b510      	push	{r4, lr}
 8016f4c:	4604      	mov	r4, r0
 8016f4e:	d001      	beq.n	8016f54 <cleanup_stdio+0x10>
 8016f50:	f001 f862 	bl	8018018 <_fflush_r>
 8016f54:	68a1      	ldr	r1, [r4, #8]
 8016f56:	4b09      	ldr	r3, [pc, #36]	@ (8016f7c <cleanup_stdio+0x38>)
 8016f58:	4299      	cmp	r1, r3
 8016f5a:	d002      	beq.n	8016f62 <cleanup_stdio+0x1e>
 8016f5c:	4620      	mov	r0, r4
 8016f5e:	f001 f85b 	bl	8018018 <_fflush_r>
 8016f62:	68e1      	ldr	r1, [r4, #12]
 8016f64:	4b06      	ldr	r3, [pc, #24]	@ (8016f80 <cleanup_stdio+0x3c>)
 8016f66:	4299      	cmp	r1, r3
 8016f68:	d004      	beq.n	8016f74 <cleanup_stdio+0x30>
 8016f6a:	4620      	mov	r0, r4
 8016f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016f70:	f001 b852 	b.w	8018018 <_fflush_r>
 8016f74:	bd10      	pop	{r4, pc}
 8016f76:	bf00      	nop
 8016f78:	20000850 	.word	0x20000850
 8016f7c:	200008b8 	.word	0x200008b8
 8016f80:	20000920 	.word	0x20000920

08016f84 <global_stdio_init.part.0>:
 8016f84:	b510      	push	{r4, lr}
 8016f86:	4b0b      	ldr	r3, [pc, #44]	@ (8016fb4 <global_stdio_init.part.0+0x30>)
 8016f88:	4c0b      	ldr	r4, [pc, #44]	@ (8016fb8 <global_stdio_init.part.0+0x34>)
 8016f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8016fbc <global_stdio_init.part.0+0x38>)
 8016f8c:	601a      	str	r2, [r3, #0]
 8016f8e:	4620      	mov	r0, r4
 8016f90:	2200      	movs	r2, #0
 8016f92:	2104      	movs	r1, #4
 8016f94:	f7ff ff94 	bl	8016ec0 <std>
 8016f98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016f9c:	2201      	movs	r2, #1
 8016f9e:	2109      	movs	r1, #9
 8016fa0:	f7ff ff8e 	bl	8016ec0 <std>
 8016fa4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016fa8:	2202      	movs	r2, #2
 8016faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016fae:	2112      	movs	r1, #18
 8016fb0:	f7ff bf86 	b.w	8016ec0 <std>
 8016fb4:	20000988 	.word	0x20000988
 8016fb8:	20000850 	.word	0x20000850
 8016fbc:	08016f2d 	.word	0x08016f2d

08016fc0 <__sfp_lock_acquire>:
 8016fc0:	4801      	ldr	r0, [pc, #4]	@ (8016fc8 <__sfp_lock_acquire+0x8>)
 8016fc2:	f000 bb1a 	b.w	80175fa <__retarget_lock_acquire_recursive>
 8016fc6:	bf00      	nop
 8016fc8:	20000991 	.word	0x20000991

08016fcc <__sfp_lock_release>:
 8016fcc:	4801      	ldr	r0, [pc, #4]	@ (8016fd4 <__sfp_lock_release+0x8>)
 8016fce:	f000 bb15 	b.w	80175fc <__retarget_lock_release_recursive>
 8016fd2:	bf00      	nop
 8016fd4:	20000991 	.word	0x20000991

08016fd8 <__sinit>:
 8016fd8:	b510      	push	{r4, lr}
 8016fda:	4604      	mov	r4, r0
 8016fdc:	f7ff fff0 	bl	8016fc0 <__sfp_lock_acquire>
 8016fe0:	6a23      	ldr	r3, [r4, #32]
 8016fe2:	b11b      	cbz	r3, 8016fec <__sinit+0x14>
 8016fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016fe8:	f7ff bff0 	b.w	8016fcc <__sfp_lock_release>
 8016fec:	4b04      	ldr	r3, [pc, #16]	@ (8017000 <__sinit+0x28>)
 8016fee:	6223      	str	r3, [r4, #32]
 8016ff0:	4b04      	ldr	r3, [pc, #16]	@ (8017004 <__sinit+0x2c>)
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d1f5      	bne.n	8016fe4 <__sinit+0xc>
 8016ff8:	f7ff ffc4 	bl	8016f84 <global_stdio_init.part.0>
 8016ffc:	e7f2      	b.n	8016fe4 <__sinit+0xc>
 8016ffe:	bf00      	nop
 8017000:	08016f45 	.word	0x08016f45
 8017004:	20000988 	.word	0x20000988

08017008 <fiprintf>:
 8017008:	b40e      	push	{r1, r2, r3}
 801700a:	b503      	push	{r0, r1, lr}
 801700c:	4601      	mov	r1, r0
 801700e:	ab03      	add	r3, sp, #12
 8017010:	4805      	ldr	r0, [pc, #20]	@ (8017028 <fiprintf+0x20>)
 8017012:	f853 2b04 	ldr.w	r2, [r3], #4
 8017016:	6800      	ldr	r0, [r0, #0]
 8017018:	9301      	str	r3, [sp, #4]
 801701a:	f000 fcd3 	bl	80179c4 <_vfiprintf_r>
 801701e:	b002      	add	sp, #8
 8017020:	f85d eb04 	ldr.w	lr, [sp], #4
 8017024:	b003      	add	sp, #12
 8017026:	4770      	bx	lr
 8017028:	20000094 	.word	0x20000094

0801702c <_fwalk_sglue>:
 801702c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017030:	4607      	mov	r7, r0
 8017032:	4688      	mov	r8, r1
 8017034:	4614      	mov	r4, r2
 8017036:	2600      	movs	r6, #0
 8017038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801703c:	f1b9 0901 	subs.w	r9, r9, #1
 8017040:	d505      	bpl.n	801704e <_fwalk_sglue+0x22>
 8017042:	6824      	ldr	r4, [r4, #0]
 8017044:	2c00      	cmp	r4, #0
 8017046:	d1f7      	bne.n	8017038 <_fwalk_sglue+0xc>
 8017048:	4630      	mov	r0, r6
 801704a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801704e:	89ab      	ldrh	r3, [r5, #12]
 8017050:	2b01      	cmp	r3, #1
 8017052:	d907      	bls.n	8017064 <_fwalk_sglue+0x38>
 8017054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017058:	3301      	adds	r3, #1
 801705a:	d003      	beq.n	8017064 <_fwalk_sglue+0x38>
 801705c:	4629      	mov	r1, r5
 801705e:	4638      	mov	r0, r7
 8017060:	47c0      	blx	r8
 8017062:	4306      	orrs	r6, r0
 8017064:	3568      	adds	r5, #104	@ 0x68
 8017066:	e7e9      	b.n	801703c <_fwalk_sglue+0x10>

08017068 <iprintf>:
 8017068:	b40f      	push	{r0, r1, r2, r3}
 801706a:	b507      	push	{r0, r1, r2, lr}
 801706c:	4906      	ldr	r1, [pc, #24]	@ (8017088 <iprintf+0x20>)
 801706e:	ab04      	add	r3, sp, #16
 8017070:	6808      	ldr	r0, [r1, #0]
 8017072:	f853 2b04 	ldr.w	r2, [r3], #4
 8017076:	6881      	ldr	r1, [r0, #8]
 8017078:	9301      	str	r3, [sp, #4]
 801707a:	f000 fca3 	bl	80179c4 <_vfiprintf_r>
 801707e:	b003      	add	sp, #12
 8017080:	f85d eb04 	ldr.w	lr, [sp], #4
 8017084:	b004      	add	sp, #16
 8017086:	4770      	bx	lr
 8017088:	20000094 	.word	0x20000094

0801708c <_puts_r>:
 801708c:	6a03      	ldr	r3, [r0, #32]
 801708e:	b570      	push	{r4, r5, r6, lr}
 8017090:	6884      	ldr	r4, [r0, #8]
 8017092:	4605      	mov	r5, r0
 8017094:	460e      	mov	r6, r1
 8017096:	b90b      	cbnz	r3, 801709c <_puts_r+0x10>
 8017098:	f7ff ff9e 	bl	8016fd8 <__sinit>
 801709c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801709e:	07db      	lsls	r3, r3, #31
 80170a0:	d405      	bmi.n	80170ae <_puts_r+0x22>
 80170a2:	89a3      	ldrh	r3, [r4, #12]
 80170a4:	0598      	lsls	r0, r3, #22
 80170a6:	d402      	bmi.n	80170ae <_puts_r+0x22>
 80170a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80170aa:	f000 faa6 	bl	80175fa <__retarget_lock_acquire_recursive>
 80170ae:	89a3      	ldrh	r3, [r4, #12]
 80170b0:	0719      	lsls	r1, r3, #28
 80170b2:	d502      	bpl.n	80170ba <_puts_r+0x2e>
 80170b4:	6923      	ldr	r3, [r4, #16]
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d135      	bne.n	8017126 <_puts_r+0x9a>
 80170ba:	4621      	mov	r1, r4
 80170bc:	4628      	mov	r0, r5
 80170be:	f000 f999 	bl	80173f4 <__swsetup_r>
 80170c2:	b380      	cbz	r0, 8017126 <_puts_r+0x9a>
 80170c4:	f04f 35ff 	mov.w	r5, #4294967295
 80170c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80170ca:	07da      	lsls	r2, r3, #31
 80170cc:	d405      	bmi.n	80170da <_puts_r+0x4e>
 80170ce:	89a3      	ldrh	r3, [r4, #12]
 80170d0:	059b      	lsls	r3, r3, #22
 80170d2:	d402      	bmi.n	80170da <_puts_r+0x4e>
 80170d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80170d6:	f000 fa91 	bl	80175fc <__retarget_lock_release_recursive>
 80170da:	4628      	mov	r0, r5
 80170dc:	bd70      	pop	{r4, r5, r6, pc}
 80170de:	2b00      	cmp	r3, #0
 80170e0:	da04      	bge.n	80170ec <_puts_r+0x60>
 80170e2:	69a2      	ldr	r2, [r4, #24]
 80170e4:	429a      	cmp	r2, r3
 80170e6:	dc17      	bgt.n	8017118 <_puts_r+0x8c>
 80170e8:	290a      	cmp	r1, #10
 80170ea:	d015      	beq.n	8017118 <_puts_r+0x8c>
 80170ec:	6823      	ldr	r3, [r4, #0]
 80170ee:	1c5a      	adds	r2, r3, #1
 80170f0:	6022      	str	r2, [r4, #0]
 80170f2:	7019      	strb	r1, [r3, #0]
 80170f4:	68a3      	ldr	r3, [r4, #8]
 80170f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80170fa:	3b01      	subs	r3, #1
 80170fc:	60a3      	str	r3, [r4, #8]
 80170fe:	2900      	cmp	r1, #0
 8017100:	d1ed      	bne.n	80170de <_puts_r+0x52>
 8017102:	2b00      	cmp	r3, #0
 8017104:	da11      	bge.n	801712a <_puts_r+0x9e>
 8017106:	4622      	mov	r2, r4
 8017108:	210a      	movs	r1, #10
 801710a:	4628      	mov	r0, r5
 801710c:	f000 f933 	bl	8017376 <__swbuf_r>
 8017110:	3001      	adds	r0, #1
 8017112:	d0d7      	beq.n	80170c4 <_puts_r+0x38>
 8017114:	250a      	movs	r5, #10
 8017116:	e7d7      	b.n	80170c8 <_puts_r+0x3c>
 8017118:	4622      	mov	r2, r4
 801711a:	4628      	mov	r0, r5
 801711c:	f000 f92b 	bl	8017376 <__swbuf_r>
 8017120:	3001      	adds	r0, #1
 8017122:	d1e7      	bne.n	80170f4 <_puts_r+0x68>
 8017124:	e7ce      	b.n	80170c4 <_puts_r+0x38>
 8017126:	3e01      	subs	r6, #1
 8017128:	e7e4      	b.n	80170f4 <_puts_r+0x68>
 801712a:	6823      	ldr	r3, [r4, #0]
 801712c:	1c5a      	adds	r2, r3, #1
 801712e:	6022      	str	r2, [r4, #0]
 8017130:	220a      	movs	r2, #10
 8017132:	701a      	strb	r2, [r3, #0]
 8017134:	e7ee      	b.n	8017114 <_puts_r+0x88>
	...

08017138 <puts>:
 8017138:	4b02      	ldr	r3, [pc, #8]	@ (8017144 <puts+0xc>)
 801713a:	4601      	mov	r1, r0
 801713c:	6818      	ldr	r0, [r3, #0]
 801713e:	f7ff bfa5 	b.w	801708c <_puts_r>
 8017142:	bf00      	nop
 8017144:	20000094 	.word	0x20000094

08017148 <setvbuf>:
 8017148:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801714c:	461d      	mov	r5, r3
 801714e:	4b57      	ldr	r3, [pc, #348]	@ (80172ac <setvbuf+0x164>)
 8017150:	681f      	ldr	r7, [r3, #0]
 8017152:	4604      	mov	r4, r0
 8017154:	460e      	mov	r6, r1
 8017156:	4690      	mov	r8, r2
 8017158:	b127      	cbz	r7, 8017164 <setvbuf+0x1c>
 801715a:	6a3b      	ldr	r3, [r7, #32]
 801715c:	b913      	cbnz	r3, 8017164 <setvbuf+0x1c>
 801715e:	4638      	mov	r0, r7
 8017160:	f7ff ff3a 	bl	8016fd8 <__sinit>
 8017164:	f1b8 0f02 	cmp.w	r8, #2
 8017168:	d006      	beq.n	8017178 <setvbuf+0x30>
 801716a:	f1b8 0f01 	cmp.w	r8, #1
 801716e:	f200 809a 	bhi.w	80172a6 <setvbuf+0x15e>
 8017172:	2d00      	cmp	r5, #0
 8017174:	f2c0 8097 	blt.w	80172a6 <setvbuf+0x15e>
 8017178:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801717a:	07d9      	lsls	r1, r3, #31
 801717c:	d405      	bmi.n	801718a <setvbuf+0x42>
 801717e:	89a3      	ldrh	r3, [r4, #12]
 8017180:	059a      	lsls	r2, r3, #22
 8017182:	d402      	bmi.n	801718a <setvbuf+0x42>
 8017184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017186:	f000 fa38 	bl	80175fa <__retarget_lock_acquire_recursive>
 801718a:	4621      	mov	r1, r4
 801718c:	4638      	mov	r0, r7
 801718e:	f000 ff43 	bl	8018018 <_fflush_r>
 8017192:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017194:	b141      	cbz	r1, 80171a8 <setvbuf+0x60>
 8017196:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801719a:	4299      	cmp	r1, r3
 801719c:	d002      	beq.n	80171a4 <setvbuf+0x5c>
 801719e:	4638      	mov	r0, r7
 80171a0:	f000 fa44 	bl	801762c <_free_r>
 80171a4:	2300      	movs	r3, #0
 80171a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80171a8:	2300      	movs	r3, #0
 80171aa:	61a3      	str	r3, [r4, #24]
 80171ac:	6063      	str	r3, [r4, #4]
 80171ae:	89a3      	ldrh	r3, [r4, #12]
 80171b0:	061b      	lsls	r3, r3, #24
 80171b2:	d503      	bpl.n	80171bc <setvbuf+0x74>
 80171b4:	6921      	ldr	r1, [r4, #16]
 80171b6:	4638      	mov	r0, r7
 80171b8:	f000 fa38 	bl	801762c <_free_r>
 80171bc:	89a3      	ldrh	r3, [r4, #12]
 80171be:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80171c2:	f023 0303 	bic.w	r3, r3, #3
 80171c6:	f1b8 0f02 	cmp.w	r8, #2
 80171ca:	81a3      	strh	r3, [r4, #12]
 80171cc:	d061      	beq.n	8017292 <setvbuf+0x14a>
 80171ce:	ab01      	add	r3, sp, #4
 80171d0:	466a      	mov	r2, sp
 80171d2:	4621      	mov	r1, r4
 80171d4:	4638      	mov	r0, r7
 80171d6:	f000 ff47 	bl	8018068 <__swhatbuf_r>
 80171da:	89a3      	ldrh	r3, [r4, #12]
 80171dc:	4318      	orrs	r0, r3
 80171de:	81a0      	strh	r0, [r4, #12]
 80171e0:	bb2d      	cbnz	r5, 801722e <setvbuf+0xe6>
 80171e2:	9d00      	ldr	r5, [sp, #0]
 80171e4:	4628      	mov	r0, r5
 80171e6:	f7ff fdad 	bl	8016d44 <malloc>
 80171ea:	4606      	mov	r6, r0
 80171ec:	2800      	cmp	r0, #0
 80171ee:	d152      	bne.n	8017296 <setvbuf+0x14e>
 80171f0:	f8dd 9000 	ldr.w	r9, [sp]
 80171f4:	45a9      	cmp	r9, r5
 80171f6:	d140      	bne.n	801727a <setvbuf+0x132>
 80171f8:	f04f 35ff 	mov.w	r5, #4294967295
 80171fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017200:	f043 0202 	orr.w	r2, r3, #2
 8017204:	81a2      	strh	r2, [r4, #12]
 8017206:	2200      	movs	r2, #0
 8017208:	60a2      	str	r2, [r4, #8]
 801720a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801720e:	6022      	str	r2, [r4, #0]
 8017210:	6122      	str	r2, [r4, #16]
 8017212:	2201      	movs	r2, #1
 8017214:	6162      	str	r2, [r4, #20]
 8017216:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017218:	07d6      	lsls	r6, r2, #31
 801721a:	d404      	bmi.n	8017226 <setvbuf+0xde>
 801721c:	0598      	lsls	r0, r3, #22
 801721e:	d402      	bmi.n	8017226 <setvbuf+0xde>
 8017220:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017222:	f000 f9eb 	bl	80175fc <__retarget_lock_release_recursive>
 8017226:	4628      	mov	r0, r5
 8017228:	b003      	add	sp, #12
 801722a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801722e:	2e00      	cmp	r6, #0
 8017230:	d0d8      	beq.n	80171e4 <setvbuf+0x9c>
 8017232:	6a3b      	ldr	r3, [r7, #32]
 8017234:	b913      	cbnz	r3, 801723c <setvbuf+0xf4>
 8017236:	4638      	mov	r0, r7
 8017238:	f7ff fece 	bl	8016fd8 <__sinit>
 801723c:	f1b8 0f01 	cmp.w	r8, #1
 8017240:	bf08      	it	eq
 8017242:	89a3      	ldrheq	r3, [r4, #12]
 8017244:	6026      	str	r6, [r4, #0]
 8017246:	bf04      	itt	eq
 8017248:	f043 0301 	orreq.w	r3, r3, #1
 801724c:	81a3      	strheq	r3, [r4, #12]
 801724e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017252:	f013 0208 	ands.w	r2, r3, #8
 8017256:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801725a:	d01e      	beq.n	801729a <setvbuf+0x152>
 801725c:	07d9      	lsls	r1, r3, #31
 801725e:	bf41      	itttt	mi
 8017260:	2200      	movmi	r2, #0
 8017262:	426d      	negmi	r5, r5
 8017264:	60a2      	strmi	r2, [r4, #8]
 8017266:	61a5      	strmi	r5, [r4, #24]
 8017268:	bf58      	it	pl
 801726a:	60a5      	strpl	r5, [r4, #8]
 801726c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801726e:	07d2      	lsls	r2, r2, #31
 8017270:	d401      	bmi.n	8017276 <setvbuf+0x12e>
 8017272:	059b      	lsls	r3, r3, #22
 8017274:	d513      	bpl.n	801729e <setvbuf+0x156>
 8017276:	2500      	movs	r5, #0
 8017278:	e7d5      	b.n	8017226 <setvbuf+0xde>
 801727a:	4648      	mov	r0, r9
 801727c:	f7ff fd62 	bl	8016d44 <malloc>
 8017280:	4606      	mov	r6, r0
 8017282:	2800      	cmp	r0, #0
 8017284:	d0b8      	beq.n	80171f8 <setvbuf+0xb0>
 8017286:	89a3      	ldrh	r3, [r4, #12]
 8017288:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801728c:	81a3      	strh	r3, [r4, #12]
 801728e:	464d      	mov	r5, r9
 8017290:	e7cf      	b.n	8017232 <setvbuf+0xea>
 8017292:	2500      	movs	r5, #0
 8017294:	e7b2      	b.n	80171fc <setvbuf+0xb4>
 8017296:	46a9      	mov	r9, r5
 8017298:	e7f5      	b.n	8017286 <setvbuf+0x13e>
 801729a:	60a2      	str	r2, [r4, #8]
 801729c:	e7e6      	b.n	801726c <setvbuf+0x124>
 801729e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80172a0:	f000 f9ac 	bl	80175fc <__retarget_lock_release_recursive>
 80172a4:	e7e7      	b.n	8017276 <setvbuf+0x12e>
 80172a6:	f04f 35ff 	mov.w	r5, #4294967295
 80172aa:	e7bc      	b.n	8017226 <setvbuf+0xde>
 80172ac:	20000094 	.word	0x20000094

080172b0 <siprintf>:
 80172b0:	b40e      	push	{r1, r2, r3}
 80172b2:	b500      	push	{lr}
 80172b4:	b09c      	sub	sp, #112	@ 0x70
 80172b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80172b8:	9002      	str	r0, [sp, #8]
 80172ba:	9006      	str	r0, [sp, #24]
 80172bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80172c0:	4809      	ldr	r0, [pc, #36]	@ (80172e8 <siprintf+0x38>)
 80172c2:	9107      	str	r1, [sp, #28]
 80172c4:	9104      	str	r1, [sp, #16]
 80172c6:	4909      	ldr	r1, [pc, #36]	@ (80172ec <siprintf+0x3c>)
 80172c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80172cc:	9105      	str	r1, [sp, #20]
 80172ce:	6800      	ldr	r0, [r0, #0]
 80172d0:	9301      	str	r3, [sp, #4]
 80172d2:	a902      	add	r1, sp, #8
 80172d4:	f000 fa50 	bl	8017778 <_svfiprintf_r>
 80172d8:	9b02      	ldr	r3, [sp, #8]
 80172da:	2200      	movs	r2, #0
 80172dc:	701a      	strb	r2, [r3, #0]
 80172de:	b01c      	add	sp, #112	@ 0x70
 80172e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80172e4:	b003      	add	sp, #12
 80172e6:	4770      	bx	lr
 80172e8:	20000094 	.word	0x20000094
 80172ec:	ffff0208 	.word	0xffff0208

080172f0 <__sread>:
 80172f0:	b510      	push	{r4, lr}
 80172f2:	460c      	mov	r4, r1
 80172f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80172f8:	f000 f920 	bl	801753c <_read_r>
 80172fc:	2800      	cmp	r0, #0
 80172fe:	bfab      	itete	ge
 8017300:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017302:	89a3      	ldrhlt	r3, [r4, #12]
 8017304:	181b      	addge	r3, r3, r0
 8017306:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801730a:	bfac      	ite	ge
 801730c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801730e:	81a3      	strhlt	r3, [r4, #12]
 8017310:	bd10      	pop	{r4, pc}

08017312 <__swrite>:
 8017312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017316:	461f      	mov	r7, r3
 8017318:	898b      	ldrh	r3, [r1, #12]
 801731a:	05db      	lsls	r3, r3, #23
 801731c:	4605      	mov	r5, r0
 801731e:	460c      	mov	r4, r1
 8017320:	4616      	mov	r6, r2
 8017322:	d505      	bpl.n	8017330 <__swrite+0x1e>
 8017324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017328:	2302      	movs	r3, #2
 801732a:	2200      	movs	r2, #0
 801732c:	f000 f8f4 	bl	8017518 <_lseek_r>
 8017330:	89a3      	ldrh	r3, [r4, #12]
 8017332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017336:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801733a:	81a3      	strh	r3, [r4, #12]
 801733c:	4632      	mov	r2, r6
 801733e:	463b      	mov	r3, r7
 8017340:	4628      	mov	r0, r5
 8017342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017346:	f000 b91b 	b.w	8017580 <_write_r>

0801734a <__sseek>:
 801734a:	b510      	push	{r4, lr}
 801734c:	460c      	mov	r4, r1
 801734e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017352:	f000 f8e1 	bl	8017518 <_lseek_r>
 8017356:	1c43      	adds	r3, r0, #1
 8017358:	89a3      	ldrh	r3, [r4, #12]
 801735a:	bf15      	itete	ne
 801735c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801735e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017362:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8017366:	81a3      	strheq	r3, [r4, #12]
 8017368:	bf18      	it	ne
 801736a:	81a3      	strhne	r3, [r4, #12]
 801736c:	bd10      	pop	{r4, pc}

0801736e <__sclose>:
 801736e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017372:	f000 b8c1 	b.w	80174f8 <_close_r>

08017376 <__swbuf_r>:
 8017376:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017378:	460e      	mov	r6, r1
 801737a:	4614      	mov	r4, r2
 801737c:	4605      	mov	r5, r0
 801737e:	b118      	cbz	r0, 8017388 <__swbuf_r+0x12>
 8017380:	6a03      	ldr	r3, [r0, #32]
 8017382:	b90b      	cbnz	r3, 8017388 <__swbuf_r+0x12>
 8017384:	f7ff fe28 	bl	8016fd8 <__sinit>
 8017388:	69a3      	ldr	r3, [r4, #24]
 801738a:	60a3      	str	r3, [r4, #8]
 801738c:	89a3      	ldrh	r3, [r4, #12]
 801738e:	071a      	lsls	r2, r3, #28
 8017390:	d501      	bpl.n	8017396 <__swbuf_r+0x20>
 8017392:	6923      	ldr	r3, [r4, #16]
 8017394:	b943      	cbnz	r3, 80173a8 <__swbuf_r+0x32>
 8017396:	4621      	mov	r1, r4
 8017398:	4628      	mov	r0, r5
 801739a:	f000 f82b 	bl	80173f4 <__swsetup_r>
 801739e:	b118      	cbz	r0, 80173a8 <__swbuf_r+0x32>
 80173a0:	f04f 37ff 	mov.w	r7, #4294967295
 80173a4:	4638      	mov	r0, r7
 80173a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80173a8:	6823      	ldr	r3, [r4, #0]
 80173aa:	6922      	ldr	r2, [r4, #16]
 80173ac:	1a98      	subs	r0, r3, r2
 80173ae:	6963      	ldr	r3, [r4, #20]
 80173b0:	b2f6      	uxtb	r6, r6
 80173b2:	4283      	cmp	r3, r0
 80173b4:	4637      	mov	r7, r6
 80173b6:	dc05      	bgt.n	80173c4 <__swbuf_r+0x4e>
 80173b8:	4621      	mov	r1, r4
 80173ba:	4628      	mov	r0, r5
 80173bc:	f000 fe2c 	bl	8018018 <_fflush_r>
 80173c0:	2800      	cmp	r0, #0
 80173c2:	d1ed      	bne.n	80173a0 <__swbuf_r+0x2a>
 80173c4:	68a3      	ldr	r3, [r4, #8]
 80173c6:	3b01      	subs	r3, #1
 80173c8:	60a3      	str	r3, [r4, #8]
 80173ca:	6823      	ldr	r3, [r4, #0]
 80173cc:	1c5a      	adds	r2, r3, #1
 80173ce:	6022      	str	r2, [r4, #0]
 80173d0:	701e      	strb	r6, [r3, #0]
 80173d2:	6962      	ldr	r2, [r4, #20]
 80173d4:	1c43      	adds	r3, r0, #1
 80173d6:	429a      	cmp	r2, r3
 80173d8:	d004      	beq.n	80173e4 <__swbuf_r+0x6e>
 80173da:	89a3      	ldrh	r3, [r4, #12]
 80173dc:	07db      	lsls	r3, r3, #31
 80173de:	d5e1      	bpl.n	80173a4 <__swbuf_r+0x2e>
 80173e0:	2e0a      	cmp	r6, #10
 80173e2:	d1df      	bne.n	80173a4 <__swbuf_r+0x2e>
 80173e4:	4621      	mov	r1, r4
 80173e6:	4628      	mov	r0, r5
 80173e8:	f000 fe16 	bl	8018018 <_fflush_r>
 80173ec:	2800      	cmp	r0, #0
 80173ee:	d0d9      	beq.n	80173a4 <__swbuf_r+0x2e>
 80173f0:	e7d6      	b.n	80173a0 <__swbuf_r+0x2a>
	...

080173f4 <__swsetup_r>:
 80173f4:	b538      	push	{r3, r4, r5, lr}
 80173f6:	4b29      	ldr	r3, [pc, #164]	@ (801749c <__swsetup_r+0xa8>)
 80173f8:	4605      	mov	r5, r0
 80173fa:	6818      	ldr	r0, [r3, #0]
 80173fc:	460c      	mov	r4, r1
 80173fe:	b118      	cbz	r0, 8017408 <__swsetup_r+0x14>
 8017400:	6a03      	ldr	r3, [r0, #32]
 8017402:	b90b      	cbnz	r3, 8017408 <__swsetup_r+0x14>
 8017404:	f7ff fde8 	bl	8016fd8 <__sinit>
 8017408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801740c:	0719      	lsls	r1, r3, #28
 801740e:	d422      	bmi.n	8017456 <__swsetup_r+0x62>
 8017410:	06da      	lsls	r2, r3, #27
 8017412:	d407      	bmi.n	8017424 <__swsetup_r+0x30>
 8017414:	2209      	movs	r2, #9
 8017416:	602a      	str	r2, [r5, #0]
 8017418:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801741c:	81a3      	strh	r3, [r4, #12]
 801741e:	f04f 30ff 	mov.w	r0, #4294967295
 8017422:	e033      	b.n	801748c <__swsetup_r+0x98>
 8017424:	0758      	lsls	r0, r3, #29
 8017426:	d512      	bpl.n	801744e <__swsetup_r+0x5a>
 8017428:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801742a:	b141      	cbz	r1, 801743e <__swsetup_r+0x4a>
 801742c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017430:	4299      	cmp	r1, r3
 8017432:	d002      	beq.n	801743a <__swsetup_r+0x46>
 8017434:	4628      	mov	r0, r5
 8017436:	f000 f8f9 	bl	801762c <_free_r>
 801743a:	2300      	movs	r3, #0
 801743c:	6363      	str	r3, [r4, #52]	@ 0x34
 801743e:	89a3      	ldrh	r3, [r4, #12]
 8017440:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017444:	81a3      	strh	r3, [r4, #12]
 8017446:	2300      	movs	r3, #0
 8017448:	6063      	str	r3, [r4, #4]
 801744a:	6923      	ldr	r3, [r4, #16]
 801744c:	6023      	str	r3, [r4, #0]
 801744e:	89a3      	ldrh	r3, [r4, #12]
 8017450:	f043 0308 	orr.w	r3, r3, #8
 8017454:	81a3      	strh	r3, [r4, #12]
 8017456:	6923      	ldr	r3, [r4, #16]
 8017458:	b94b      	cbnz	r3, 801746e <__swsetup_r+0x7a>
 801745a:	89a3      	ldrh	r3, [r4, #12]
 801745c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017464:	d003      	beq.n	801746e <__swsetup_r+0x7a>
 8017466:	4621      	mov	r1, r4
 8017468:	4628      	mov	r0, r5
 801746a:	f000 fe23 	bl	80180b4 <__smakebuf_r>
 801746e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017472:	f013 0201 	ands.w	r2, r3, #1
 8017476:	d00a      	beq.n	801748e <__swsetup_r+0x9a>
 8017478:	2200      	movs	r2, #0
 801747a:	60a2      	str	r2, [r4, #8]
 801747c:	6962      	ldr	r2, [r4, #20]
 801747e:	4252      	negs	r2, r2
 8017480:	61a2      	str	r2, [r4, #24]
 8017482:	6922      	ldr	r2, [r4, #16]
 8017484:	b942      	cbnz	r2, 8017498 <__swsetup_r+0xa4>
 8017486:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801748a:	d1c5      	bne.n	8017418 <__swsetup_r+0x24>
 801748c:	bd38      	pop	{r3, r4, r5, pc}
 801748e:	0799      	lsls	r1, r3, #30
 8017490:	bf58      	it	pl
 8017492:	6962      	ldrpl	r2, [r4, #20]
 8017494:	60a2      	str	r2, [r4, #8]
 8017496:	e7f4      	b.n	8017482 <__swsetup_r+0x8e>
 8017498:	2000      	movs	r0, #0
 801749a:	e7f7      	b.n	801748c <__swsetup_r+0x98>
 801749c:	20000094 	.word	0x20000094

080174a0 <memset>:
 80174a0:	4402      	add	r2, r0
 80174a2:	4603      	mov	r3, r0
 80174a4:	4293      	cmp	r3, r2
 80174a6:	d100      	bne.n	80174aa <memset+0xa>
 80174a8:	4770      	bx	lr
 80174aa:	f803 1b01 	strb.w	r1, [r3], #1
 80174ae:	e7f9      	b.n	80174a4 <memset+0x4>

080174b0 <strchr>:
 80174b0:	b2c9      	uxtb	r1, r1
 80174b2:	4603      	mov	r3, r0
 80174b4:	4618      	mov	r0, r3
 80174b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80174ba:	b112      	cbz	r2, 80174c2 <strchr+0x12>
 80174bc:	428a      	cmp	r2, r1
 80174be:	d1f9      	bne.n	80174b4 <strchr+0x4>
 80174c0:	4770      	bx	lr
 80174c2:	2900      	cmp	r1, #0
 80174c4:	bf18      	it	ne
 80174c6:	2000      	movne	r0, #0
 80174c8:	4770      	bx	lr

080174ca <strrchr>:
 80174ca:	b538      	push	{r3, r4, r5, lr}
 80174cc:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 80174d0:	4603      	mov	r3, r0
 80174d2:	d10e      	bne.n	80174f2 <strrchr+0x28>
 80174d4:	4621      	mov	r1, r4
 80174d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80174da:	f7ff bfe9 	b.w	80174b0 <strchr>
 80174de:	1c43      	adds	r3, r0, #1
 80174e0:	4605      	mov	r5, r0
 80174e2:	4621      	mov	r1, r4
 80174e4:	4618      	mov	r0, r3
 80174e6:	f7ff ffe3 	bl	80174b0 <strchr>
 80174ea:	2800      	cmp	r0, #0
 80174ec:	d1f7      	bne.n	80174de <strrchr+0x14>
 80174ee:	4628      	mov	r0, r5
 80174f0:	bd38      	pop	{r3, r4, r5, pc}
 80174f2:	2500      	movs	r5, #0
 80174f4:	e7f5      	b.n	80174e2 <strrchr+0x18>
	...

080174f8 <_close_r>:
 80174f8:	b538      	push	{r3, r4, r5, lr}
 80174fa:	4d06      	ldr	r5, [pc, #24]	@ (8017514 <_close_r+0x1c>)
 80174fc:	2300      	movs	r3, #0
 80174fe:	4604      	mov	r4, r0
 8017500:	4608      	mov	r0, r1
 8017502:	602b      	str	r3, [r5, #0]
 8017504:	f7f2 fda2 	bl	800a04c <_close>
 8017508:	1c43      	adds	r3, r0, #1
 801750a:	d102      	bne.n	8017512 <_close_r+0x1a>
 801750c:	682b      	ldr	r3, [r5, #0]
 801750e:	b103      	cbz	r3, 8017512 <_close_r+0x1a>
 8017510:	6023      	str	r3, [r4, #0]
 8017512:	bd38      	pop	{r3, r4, r5, pc}
 8017514:	2000098c 	.word	0x2000098c

08017518 <_lseek_r>:
 8017518:	b538      	push	{r3, r4, r5, lr}
 801751a:	4d07      	ldr	r5, [pc, #28]	@ (8017538 <_lseek_r+0x20>)
 801751c:	4604      	mov	r4, r0
 801751e:	4608      	mov	r0, r1
 8017520:	4611      	mov	r1, r2
 8017522:	2200      	movs	r2, #0
 8017524:	602a      	str	r2, [r5, #0]
 8017526:	461a      	mov	r2, r3
 8017528:	f7f2 fdb7 	bl	800a09a <_lseek>
 801752c:	1c43      	adds	r3, r0, #1
 801752e:	d102      	bne.n	8017536 <_lseek_r+0x1e>
 8017530:	682b      	ldr	r3, [r5, #0]
 8017532:	b103      	cbz	r3, 8017536 <_lseek_r+0x1e>
 8017534:	6023      	str	r3, [r4, #0]
 8017536:	bd38      	pop	{r3, r4, r5, pc}
 8017538:	2000098c 	.word	0x2000098c

0801753c <_read_r>:
 801753c:	b538      	push	{r3, r4, r5, lr}
 801753e:	4d07      	ldr	r5, [pc, #28]	@ (801755c <_read_r+0x20>)
 8017540:	4604      	mov	r4, r0
 8017542:	4608      	mov	r0, r1
 8017544:	4611      	mov	r1, r2
 8017546:	2200      	movs	r2, #0
 8017548:	602a      	str	r2, [r5, #0]
 801754a:	461a      	mov	r2, r3
 801754c:	f7f2 fd45 	bl	8009fda <_read>
 8017550:	1c43      	adds	r3, r0, #1
 8017552:	d102      	bne.n	801755a <_read_r+0x1e>
 8017554:	682b      	ldr	r3, [r5, #0]
 8017556:	b103      	cbz	r3, 801755a <_read_r+0x1e>
 8017558:	6023      	str	r3, [r4, #0]
 801755a:	bd38      	pop	{r3, r4, r5, pc}
 801755c:	2000098c 	.word	0x2000098c

08017560 <_sbrk_r>:
 8017560:	b538      	push	{r3, r4, r5, lr}
 8017562:	4d06      	ldr	r5, [pc, #24]	@ (801757c <_sbrk_r+0x1c>)
 8017564:	2300      	movs	r3, #0
 8017566:	4604      	mov	r4, r0
 8017568:	4608      	mov	r0, r1
 801756a:	602b      	str	r3, [r5, #0]
 801756c:	f7f2 fda2 	bl	800a0b4 <_sbrk>
 8017570:	1c43      	adds	r3, r0, #1
 8017572:	d102      	bne.n	801757a <_sbrk_r+0x1a>
 8017574:	682b      	ldr	r3, [r5, #0]
 8017576:	b103      	cbz	r3, 801757a <_sbrk_r+0x1a>
 8017578:	6023      	str	r3, [r4, #0]
 801757a:	bd38      	pop	{r3, r4, r5, pc}
 801757c:	2000098c 	.word	0x2000098c

08017580 <_write_r>:
 8017580:	b538      	push	{r3, r4, r5, lr}
 8017582:	4d07      	ldr	r5, [pc, #28]	@ (80175a0 <_write_r+0x20>)
 8017584:	4604      	mov	r4, r0
 8017586:	4608      	mov	r0, r1
 8017588:	4611      	mov	r1, r2
 801758a:	2200      	movs	r2, #0
 801758c:	602a      	str	r2, [r5, #0]
 801758e:	461a      	mov	r2, r3
 8017590:	f7f2 fd40 	bl	800a014 <_write>
 8017594:	1c43      	adds	r3, r0, #1
 8017596:	d102      	bne.n	801759e <_write_r+0x1e>
 8017598:	682b      	ldr	r3, [r5, #0]
 801759a:	b103      	cbz	r3, 801759e <_write_r+0x1e>
 801759c:	6023      	str	r3, [r4, #0]
 801759e:	bd38      	pop	{r3, r4, r5, pc}
 80175a0:	2000098c 	.word	0x2000098c

080175a4 <__errno>:
 80175a4:	4b01      	ldr	r3, [pc, #4]	@ (80175ac <__errno+0x8>)
 80175a6:	6818      	ldr	r0, [r3, #0]
 80175a8:	4770      	bx	lr
 80175aa:	bf00      	nop
 80175ac:	20000094 	.word	0x20000094

080175b0 <__libc_init_array>:
 80175b0:	b570      	push	{r4, r5, r6, lr}
 80175b2:	4d0d      	ldr	r5, [pc, #52]	@ (80175e8 <__libc_init_array+0x38>)
 80175b4:	4c0d      	ldr	r4, [pc, #52]	@ (80175ec <__libc_init_array+0x3c>)
 80175b6:	1b64      	subs	r4, r4, r5
 80175b8:	10a4      	asrs	r4, r4, #2
 80175ba:	2600      	movs	r6, #0
 80175bc:	42a6      	cmp	r6, r4
 80175be:	d109      	bne.n	80175d4 <__libc_init_array+0x24>
 80175c0:	4d0b      	ldr	r5, [pc, #44]	@ (80175f0 <__libc_init_array+0x40>)
 80175c2:	4c0c      	ldr	r4, [pc, #48]	@ (80175f4 <__libc_init_array+0x44>)
 80175c4:	f001 fdc6 	bl	8019154 <_init>
 80175c8:	1b64      	subs	r4, r4, r5
 80175ca:	10a4      	asrs	r4, r4, #2
 80175cc:	2600      	movs	r6, #0
 80175ce:	42a6      	cmp	r6, r4
 80175d0:	d105      	bne.n	80175de <__libc_init_array+0x2e>
 80175d2:	bd70      	pop	{r4, r5, r6, pc}
 80175d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80175d8:	4798      	blx	r3
 80175da:	3601      	adds	r6, #1
 80175dc:	e7ee      	b.n	80175bc <__libc_init_array+0xc>
 80175de:	f855 3b04 	ldr.w	r3, [r5], #4
 80175e2:	4798      	blx	r3
 80175e4:	3601      	adds	r6, #1
 80175e6:	e7f2      	b.n	80175ce <__libc_init_array+0x1e>
 80175e8:	0801a2d8 	.word	0x0801a2d8
 80175ec:	0801a2d8 	.word	0x0801a2d8
 80175f0:	0801a2d8 	.word	0x0801a2d8
 80175f4:	0801a2dc 	.word	0x0801a2dc

080175f8 <__retarget_lock_init_recursive>:
 80175f8:	4770      	bx	lr

080175fa <__retarget_lock_acquire_recursive>:
 80175fa:	4770      	bx	lr

080175fc <__retarget_lock_release_recursive>:
 80175fc:	4770      	bx	lr

080175fe <__aeabi_memcpy>:
 80175fe:	f000 b800 	b.w	8017602 <memcpy>

08017602 <memcpy>:
 8017602:	440a      	add	r2, r1
 8017604:	4291      	cmp	r1, r2
 8017606:	f100 33ff 	add.w	r3, r0, #4294967295
 801760a:	d100      	bne.n	801760e <memcpy+0xc>
 801760c:	4770      	bx	lr
 801760e:	b510      	push	{r4, lr}
 8017610:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017618:	4291      	cmp	r1, r2
 801761a:	d1f9      	bne.n	8017610 <memcpy+0xe>
 801761c:	bd10      	pop	{r4, pc}

0801761e <abort>:
 801761e:	b508      	push	{r3, lr}
 8017620:	2006      	movs	r0, #6
 8017622:	f000 fdc5 	bl	80181b0 <raise>
 8017626:	2001      	movs	r0, #1
 8017628:	f7f2 fccc 	bl	8009fc4 <_exit>

0801762c <_free_r>:
 801762c:	b538      	push	{r3, r4, r5, lr}
 801762e:	4605      	mov	r5, r0
 8017630:	2900      	cmp	r1, #0
 8017632:	d041      	beq.n	80176b8 <_free_r+0x8c>
 8017634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017638:	1f0c      	subs	r4, r1, #4
 801763a:	2b00      	cmp	r3, #0
 801763c:	bfb8      	it	lt
 801763e:	18e4      	addlt	r4, r4, r3
 8017640:	f7ff fc32 	bl	8016ea8 <__malloc_lock>
 8017644:	4a1d      	ldr	r2, [pc, #116]	@ (80176bc <_free_r+0x90>)
 8017646:	6813      	ldr	r3, [r2, #0]
 8017648:	b933      	cbnz	r3, 8017658 <_free_r+0x2c>
 801764a:	6063      	str	r3, [r4, #4]
 801764c:	6014      	str	r4, [r2, #0]
 801764e:	4628      	mov	r0, r5
 8017650:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017654:	f7ff bc2e 	b.w	8016eb4 <__malloc_unlock>
 8017658:	42a3      	cmp	r3, r4
 801765a:	d908      	bls.n	801766e <_free_r+0x42>
 801765c:	6820      	ldr	r0, [r4, #0]
 801765e:	1821      	adds	r1, r4, r0
 8017660:	428b      	cmp	r3, r1
 8017662:	bf01      	itttt	eq
 8017664:	6819      	ldreq	r1, [r3, #0]
 8017666:	685b      	ldreq	r3, [r3, #4]
 8017668:	1809      	addeq	r1, r1, r0
 801766a:	6021      	streq	r1, [r4, #0]
 801766c:	e7ed      	b.n	801764a <_free_r+0x1e>
 801766e:	461a      	mov	r2, r3
 8017670:	685b      	ldr	r3, [r3, #4]
 8017672:	b10b      	cbz	r3, 8017678 <_free_r+0x4c>
 8017674:	42a3      	cmp	r3, r4
 8017676:	d9fa      	bls.n	801766e <_free_r+0x42>
 8017678:	6811      	ldr	r1, [r2, #0]
 801767a:	1850      	adds	r0, r2, r1
 801767c:	42a0      	cmp	r0, r4
 801767e:	d10b      	bne.n	8017698 <_free_r+0x6c>
 8017680:	6820      	ldr	r0, [r4, #0]
 8017682:	4401      	add	r1, r0
 8017684:	1850      	adds	r0, r2, r1
 8017686:	4283      	cmp	r3, r0
 8017688:	6011      	str	r1, [r2, #0]
 801768a:	d1e0      	bne.n	801764e <_free_r+0x22>
 801768c:	6818      	ldr	r0, [r3, #0]
 801768e:	685b      	ldr	r3, [r3, #4]
 8017690:	6053      	str	r3, [r2, #4]
 8017692:	4408      	add	r0, r1
 8017694:	6010      	str	r0, [r2, #0]
 8017696:	e7da      	b.n	801764e <_free_r+0x22>
 8017698:	d902      	bls.n	80176a0 <_free_r+0x74>
 801769a:	230c      	movs	r3, #12
 801769c:	602b      	str	r3, [r5, #0]
 801769e:	e7d6      	b.n	801764e <_free_r+0x22>
 80176a0:	6820      	ldr	r0, [r4, #0]
 80176a2:	1821      	adds	r1, r4, r0
 80176a4:	428b      	cmp	r3, r1
 80176a6:	bf04      	itt	eq
 80176a8:	6819      	ldreq	r1, [r3, #0]
 80176aa:	685b      	ldreq	r3, [r3, #4]
 80176ac:	6063      	str	r3, [r4, #4]
 80176ae:	bf04      	itt	eq
 80176b0:	1809      	addeq	r1, r1, r0
 80176b2:	6021      	streq	r1, [r4, #0]
 80176b4:	6054      	str	r4, [r2, #4]
 80176b6:	e7ca      	b.n	801764e <_free_r+0x22>
 80176b8:	bd38      	pop	{r3, r4, r5, pc}
 80176ba:	bf00      	nop
 80176bc:	2000084c 	.word	0x2000084c

080176c0 <__ssputs_r>:
 80176c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176c4:	688e      	ldr	r6, [r1, #8]
 80176c6:	461f      	mov	r7, r3
 80176c8:	42be      	cmp	r6, r7
 80176ca:	680b      	ldr	r3, [r1, #0]
 80176cc:	4682      	mov	sl, r0
 80176ce:	460c      	mov	r4, r1
 80176d0:	4690      	mov	r8, r2
 80176d2:	d82d      	bhi.n	8017730 <__ssputs_r+0x70>
 80176d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80176d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80176dc:	d026      	beq.n	801772c <__ssputs_r+0x6c>
 80176de:	6965      	ldr	r5, [r4, #20]
 80176e0:	6909      	ldr	r1, [r1, #16]
 80176e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80176e6:	eba3 0901 	sub.w	r9, r3, r1
 80176ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80176ee:	1c7b      	adds	r3, r7, #1
 80176f0:	444b      	add	r3, r9
 80176f2:	106d      	asrs	r5, r5, #1
 80176f4:	429d      	cmp	r5, r3
 80176f6:	bf38      	it	cc
 80176f8:	461d      	movcc	r5, r3
 80176fa:	0553      	lsls	r3, r2, #21
 80176fc:	d527      	bpl.n	801774e <__ssputs_r+0x8e>
 80176fe:	4629      	mov	r1, r5
 8017700:	f7ff fb52 	bl	8016da8 <_malloc_r>
 8017704:	4606      	mov	r6, r0
 8017706:	b360      	cbz	r0, 8017762 <__ssputs_r+0xa2>
 8017708:	6921      	ldr	r1, [r4, #16]
 801770a:	464a      	mov	r2, r9
 801770c:	f7ff ff79 	bl	8017602 <memcpy>
 8017710:	89a3      	ldrh	r3, [r4, #12]
 8017712:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801771a:	81a3      	strh	r3, [r4, #12]
 801771c:	6126      	str	r6, [r4, #16]
 801771e:	6165      	str	r5, [r4, #20]
 8017720:	444e      	add	r6, r9
 8017722:	eba5 0509 	sub.w	r5, r5, r9
 8017726:	6026      	str	r6, [r4, #0]
 8017728:	60a5      	str	r5, [r4, #8]
 801772a:	463e      	mov	r6, r7
 801772c:	42be      	cmp	r6, r7
 801772e:	d900      	bls.n	8017732 <__ssputs_r+0x72>
 8017730:	463e      	mov	r6, r7
 8017732:	6820      	ldr	r0, [r4, #0]
 8017734:	4632      	mov	r2, r6
 8017736:	4641      	mov	r1, r8
 8017738:	f000 fcf8 	bl	801812c <memmove>
 801773c:	68a3      	ldr	r3, [r4, #8]
 801773e:	1b9b      	subs	r3, r3, r6
 8017740:	60a3      	str	r3, [r4, #8]
 8017742:	6823      	ldr	r3, [r4, #0]
 8017744:	4433      	add	r3, r6
 8017746:	6023      	str	r3, [r4, #0]
 8017748:	2000      	movs	r0, #0
 801774a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801774e:	462a      	mov	r2, r5
 8017750:	f000 fd6c 	bl	801822c <_realloc_r>
 8017754:	4606      	mov	r6, r0
 8017756:	2800      	cmp	r0, #0
 8017758:	d1e0      	bne.n	801771c <__ssputs_r+0x5c>
 801775a:	6921      	ldr	r1, [r4, #16]
 801775c:	4650      	mov	r0, sl
 801775e:	f7ff ff65 	bl	801762c <_free_r>
 8017762:	230c      	movs	r3, #12
 8017764:	f8ca 3000 	str.w	r3, [sl]
 8017768:	89a3      	ldrh	r3, [r4, #12]
 801776a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801776e:	81a3      	strh	r3, [r4, #12]
 8017770:	f04f 30ff 	mov.w	r0, #4294967295
 8017774:	e7e9      	b.n	801774a <__ssputs_r+0x8a>
	...

08017778 <_svfiprintf_r>:
 8017778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801777c:	4698      	mov	r8, r3
 801777e:	898b      	ldrh	r3, [r1, #12]
 8017780:	061b      	lsls	r3, r3, #24
 8017782:	b09d      	sub	sp, #116	@ 0x74
 8017784:	4607      	mov	r7, r0
 8017786:	460d      	mov	r5, r1
 8017788:	4614      	mov	r4, r2
 801778a:	d510      	bpl.n	80177ae <_svfiprintf_r+0x36>
 801778c:	690b      	ldr	r3, [r1, #16]
 801778e:	b973      	cbnz	r3, 80177ae <_svfiprintf_r+0x36>
 8017790:	2140      	movs	r1, #64	@ 0x40
 8017792:	f7ff fb09 	bl	8016da8 <_malloc_r>
 8017796:	6028      	str	r0, [r5, #0]
 8017798:	6128      	str	r0, [r5, #16]
 801779a:	b930      	cbnz	r0, 80177aa <_svfiprintf_r+0x32>
 801779c:	230c      	movs	r3, #12
 801779e:	603b      	str	r3, [r7, #0]
 80177a0:	f04f 30ff 	mov.w	r0, #4294967295
 80177a4:	b01d      	add	sp, #116	@ 0x74
 80177a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177aa:	2340      	movs	r3, #64	@ 0x40
 80177ac:	616b      	str	r3, [r5, #20]
 80177ae:	2300      	movs	r3, #0
 80177b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80177b2:	2320      	movs	r3, #32
 80177b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80177b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80177bc:	2330      	movs	r3, #48	@ 0x30
 80177be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801795c <_svfiprintf_r+0x1e4>
 80177c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80177c6:	f04f 0901 	mov.w	r9, #1
 80177ca:	4623      	mov	r3, r4
 80177cc:	469a      	mov	sl, r3
 80177ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80177d2:	b10a      	cbz	r2, 80177d8 <_svfiprintf_r+0x60>
 80177d4:	2a25      	cmp	r2, #37	@ 0x25
 80177d6:	d1f9      	bne.n	80177cc <_svfiprintf_r+0x54>
 80177d8:	ebba 0b04 	subs.w	fp, sl, r4
 80177dc:	d00b      	beq.n	80177f6 <_svfiprintf_r+0x7e>
 80177de:	465b      	mov	r3, fp
 80177e0:	4622      	mov	r2, r4
 80177e2:	4629      	mov	r1, r5
 80177e4:	4638      	mov	r0, r7
 80177e6:	f7ff ff6b 	bl	80176c0 <__ssputs_r>
 80177ea:	3001      	adds	r0, #1
 80177ec:	f000 80a7 	beq.w	801793e <_svfiprintf_r+0x1c6>
 80177f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80177f2:	445a      	add	r2, fp
 80177f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80177f6:	f89a 3000 	ldrb.w	r3, [sl]
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	f000 809f 	beq.w	801793e <_svfiprintf_r+0x1c6>
 8017800:	2300      	movs	r3, #0
 8017802:	f04f 32ff 	mov.w	r2, #4294967295
 8017806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801780a:	f10a 0a01 	add.w	sl, sl, #1
 801780e:	9304      	str	r3, [sp, #16]
 8017810:	9307      	str	r3, [sp, #28]
 8017812:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017816:	931a      	str	r3, [sp, #104]	@ 0x68
 8017818:	4654      	mov	r4, sl
 801781a:	2205      	movs	r2, #5
 801781c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017820:	484e      	ldr	r0, [pc, #312]	@ (801795c <_svfiprintf_r+0x1e4>)
 8017822:	f7f0 facd 	bl	8007dc0 <memchr>
 8017826:	9a04      	ldr	r2, [sp, #16]
 8017828:	b9d8      	cbnz	r0, 8017862 <_svfiprintf_r+0xea>
 801782a:	06d0      	lsls	r0, r2, #27
 801782c:	bf44      	itt	mi
 801782e:	2320      	movmi	r3, #32
 8017830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017834:	0711      	lsls	r1, r2, #28
 8017836:	bf44      	itt	mi
 8017838:	232b      	movmi	r3, #43	@ 0x2b
 801783a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801783e:	f89a 3000 	ldrb.w	r3, [sl]
 8017842:	2b2a      	cmp	r3, #42	@ 0x2a
 8017844:	d015      	beq.n	8017872 <_svfiprintf_r+0xfa>
 8017846:	9a07      	ldr	r2, [sp, #28]
 8017848:	4654      	mov	r4, sl
 801784a:	2000      	movs	r0, #0
 801784c:	f04f 0c0a 	mov.w	ip, #10
 8017850:	4621      	mov	r1, r4
 8017852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017856:	3b30      	subs	r3, #48	@ 0x30
 8017858:	2b09      	cmp	r3, #9
 801785a:	d94b      	bls.n	80178f4 <_svfiprintf_r+0x17c>
 801785c:	b1b0      	cbz	r0, 801788c <_svfiprintf_r+0x114>
 801785e:	9207      	str	r2, [sp, #28]
 8017860:	e014      	b.n	801788c <_svfiprintf_r+0x114>
 8017862:	eba0 0308 	sub.w	r3, r0, r8
 8017866:	fa09 f303 	lsl.w	r3, r9, r3
 801786a:	4313      	orrs	r3, r2
 801786c:	9304      	str	r3, [sp, #16]
 801786e:	46a2      	mov	sl, r4
 8017870:	e7d2      	b.n	8017818 <_svfiprintf_r+0xa0>
 8017872:	9b03      	ldr	r3, [sp, #12]
 8017874:	1d19      	adds	r1, r3, #4
 8017876:	681b      	ldr	r3, [r3, #0]
 8017878:	9103      	str	r1, [sp, #12]
 801787a:	2b00      	cmp	r3, #0
 801787c:	bfbb      	ittet	lt
 801787e:	425b      	neglt	r3, r3
 8017880:	f042 0202 	orrlt.w	r2, r2, #2
 8017884:	9307      	strge	r3, [sp, #28]
 8017886:	9307      	strlt	r3, [sp, #28]
 8017888:	bfb8      	it	lt
 801788a:	9204      	strlt	r2, [sp, #16]
 801788c:	7823      	ldrb	r3, [r4, #0]
 801788e:	2b2e      	cmp	r3, #46	@ 0x2e
 8017890:	d10a      	bne.n	80178a8 <_svfiprintf_r+0x130>
 8017892:	7863      	ldrb	r3, [r4, #1]
 8017894:	2b2a      	cmp	r3, #42	@ 0x2a
 8017896:	d132      	bne.n	80178fe <_svfiprintf_r+0x186>
 8017898:	9b03      	ldr	r3, [sp, #12]
 801789a:	1d1a      	adds	r2, r3, #4
 801789c:	681b      	ldr	r3, [r3, #0]
 801789e:	9203      	str	r2, [sp, #12]
 80178a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80178a4:	3402      	adds	r4, #2
 80178a6:	9305      	str	r3, [sp, #20]
 80178a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801796c <_svfiprintf_r+0x1f4>
 80178ac:	7821      	ldrb	r1, [r4, #0]
 80178ae:	2203      	movs	r2, #3
 80178b0:	4650      	mov	r0, sl
 80178b2:	f7f0 fa85 	bl	8007dc0 <memchr>
 80178b6:	b138      	cbz	r0, 80178c8 <_svfiprintf_r+0x150>
 80178b8:	9b04      	ldr	r3, [sp, #16]
 80178ba:	eba0 000a 	sub.w	r0, r0, sl
 80178be:	2240      	movs	r2, #64	@ 0x40
 80178c0:	4082      	lsls	r2, r0
 80178c2:	4313      	orrs	r3, r2
 80178c4:	3401      	adds	r4, #1
 80178c6:	9304      	str	r3, [sp, #16]
 80178c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80178cc:	4824      	ldr	r0, [pc, #144]	@ (8017960 <_svfiprintf_r+0x1e8>)
 80178ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80178d2:	2206      	movs	r2, #6
 80178d4:	f7f0 fa74 	bl	8007dc0 <memchr>
 80178d8:	2800      	cmp	r0, #0
 80178da:	d036      	beq.n	801794a <_svfiprintf_r+0x1d2>
 80178dc:	4b21      	ldr	r3, [pc, #132]	@ (8017964 <_svfiprintf_r+0x1ec>)
 80178de:	bb1b      	cbnz	r3, 8017928 <_svfiprintf_r+0x1b0>
 80178e0:	9b03      	ldr	r3, [sp, #12]
 80178e2:	3307      	adds	r3, #7
 80178e4:	f023 0307 	bic.w	r3, r3, #7
 80178e8:	3308      	adds	r3, #8
 80178ea:	9303      	str	r3, [sp, #12]
 80178ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178ee:	4433      	add	r3, r6
 80178f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80178f2:	e76a      	b.n	80177ca <_svfiprintf_r+0x52>
 80178f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80178f8:	460c      	mov	r4, r1
 80178fa:	2001      	movs	r0, #1
 80178fc:	e7a8      	b.n	8017850 <_svfiprintf_r+0xd8>
 80178fe:	2300      	movs	r3, #0
 8017900:	3401      	adds	r4, #1
 8017902:	9305      	str	r3, [sp, #20]
 8017904:	4619      	mov	r1, r3
 8017906:	f04f 0c0a 	mov.w	ip, #10
 801790a:	4620      	mov	r0, r4
 801790c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017910:	3a30      	subs	r2, #48	@ 0x30
 8017912:	2a09      	cmp	r2, #9
 8017914:	d903      	bls.n	801791e <_svfiprintf_r+0x1a6>
 8017916:	2b00      	cmp	r3, #0
 8017918:	d0c6      	beq.n	80178a8 <_svfiprintf_r+0x130>
 801791a:	9105      	str	r1, [sp, #20]
 801791c:	e7c4      	b.n	80178a8 <_svfiprintf_r+0x130>
 801791e:	fb0c 2101 	mla	r1, ip, r1, r2
 8017922:	4604      	mov	r4, r0
 8017924:	2301      	movs	r3, #1
 8017926:	e7f0      	b.n	801790a <_svfiprintf_r+0x192>
 8017928:	ab03      	add	r3, sp, #12
 801792a:	9300      	str	r3, [sp, #0]
 801792c:	462a      	mov	r2, r5
 801792e:	4b0e      	ldr	r3, [pc, #56]	@ (8017968 <_svfiprintf_r+0x1f0>)
 8017930:	a904      	add	r1, sp, #16
 8017932:	4638      	mov	r0, r7
 8017934:	f3af 8000 	nop.w
 8017938:	1c42      	adds	r2, r0, #1
 801793a:	4606      	mov	r6, r0
 801793c:	d1d6      	bne.n	80178ec <_svfiprintf_r+0x174>
 801793e:	89ab      	ldrh	r3, [r5, #12]
 8017940:	065b      	lsls	r3, r3, #25
 8017942:	f53f af2d 	bmi.w	80177a0 <_svfiprintf_r+0x28>
 8017946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017948:	e72c      	b.n	80177a4 <_svfiprintf_r+0x2c>
 801794a:	ab03      	add	r3, sp, #12
 801794c:	9300      	str	r3, [sp, #0]
 801794e:	462a      	mov	r2, r5
 8017950:	4b05      	ldr	r3, [pc, #20]	@ (8017968 <_svfiprintf_r+0x1f0>)
 8017952:	a904      	add	r1, sp, #16
 8017954:	4638      	mov	r0, r7
 8017956:	f000 f9bb 	bl	8017cd0 <_printf_i>
 801795a:	e7ed      	b.n	8017938 <_svfiprintf_r+0x1c0>
 801795c:	0801a26c 	.word	0x0801a26c
 8017960:	0801a276 	.word	0x0801a276
 8017964:	00000000 	.word	0x00000000
 8017968:	080176c1 	.word	0x080176c1
 801796c:	0801a272 	.word	0x0801a272

08017970 <__sfputc_r>:
 8017970:	6893      	ldr	r3, [r2, #8]
 8017972:	3b01      	subs	r3, #1
 8017974:	2b00      	cmp	r3, #0
 8017976:	b410      	push	{r4}
 8017978:	6093      	str	r3, [r2, #8]
 801797a:	da08      	bge.n	801798e <__sfputc_r+0x1e>
 801797c:	6994      	ldr	r4, [r2, #24]
 801797e:	42a3      	cmp	r3, r4
 8017980:	db01      	blt.n	8017986 <__sfputc_r+0x16>
 8017982:	290a      	cmp	r1, #10
 8017984:	d103      	bne.n	801798e <__sfputc_r+0x1e>
 8017986:	f85d 4b04 	ldr.w	r4, [sp], #4
 801798a:	f7ff bcf4 	b.w	8017376 <__swbuf_r>
 801798e:	6813      	ldr	r3, [r2, #0]
 8017990:	1c58      	adds	r0, r3, #1
 8017992:	6010      	str	r0, [r2, #0]
 8017994:	7019      	strb	r1, [r3, #0]
 8017996:	4608      	mov	r0, r1
 8017998:	f85d 4b04 	ldr.w	r4, [sp], #4
 801799c:	4770      	bx	lr

0801799e <__sfputs_r>:
 801799e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179a0:	4606      	mov	r6, r0
 80179a2:	460f      	mov	r7, r1
 80179a4:	4614      	mov	r4, r2
 80179a6:	18d5      	adds	r5, r2, r3
 80179a8:	42ac      	cmp	r4, r5
 80179aa:	d101      	bne.n	80179b0 <__sfputs_r+0x12>
 80179ac:	2000      	movs	r0, #0
 80179ae:	e007      	b.n	80179c0 <__sfputs_r+0x22>
 80179b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80179b4:	463a      	mov	r2, r7
 80179b6:	4630      	mov	r0, r6
 80179b8:	f7ff ffda 	bl	8017970 <__sfputc_r>
 80179bc:	1c43      	adds	r3, r0, #1
 80179be:	d1f3      	bne.n	80179a8 <__sfputs_r+0xa>
 80179c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080179c4 <_vfiprintf_r>:
 80179c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179c8:	460d      	mov	r5, r1
 80179ca:	b09d      	sub	sp, #116	@ 0x74
 80179cc:	4614      	mov	r4, r2
 80179ce:	4698      	mov	r8, r3
 80179d0:	4606      	mov	r6, r0
 80179d2:	b118      	cbz	r0, 80179dc <_vfiprintf_r+0x18>
 80179d4:	6a03      	ldr	r3, [r0, #32]
 80179d6:	b90b      	cbnz	r3, 80179dc <_vfiprintf_r+0x18>
 80179d8:	f7ff fafe 	bl	8016fd8 <__sinit>
 80179dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80179de:	07d9      	lsls	r1, r3, #31
 80179e0:	d405      	bmi.n	80179ee <_vfiprintf_r+0x2a>
 80179e2:	89ab      	ldrh	r3, [r5, #12]
 80179e4:	059a      	lsls	r2, r3, #22
 80179e6:	d402      	bmi.n	80179ee <_vfiprintf_r+0x2a>
 80179e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80179ea:	f7ff fe06 	bl	80175fa <__retarget_lock_acquire_recursive>
 80179ee:	89ab      	ldrh	r3, [r5, #12]
 80179f0:	071b      	lsls	r3, r3, #28
 80179f2:	d501      	bpl.n	80179f8 <_vfiprintf_r+0x34>
 80179f4:	692b      	ldr	r3, [r5, #16]
 80179f6:	b99b      	cbnz	r3, 8017a20 <_vfiprintf_r+0x5c>
 80179f8:	4629      	mov	r1, r5
 80179fa:	4630      	mov	r0, r6
 80179fc:	f7ff fcfa 	bl	80173f4 <__swsetup_r>
 8017a00:	b170      	cbz	r0, 8017a20 <_vfiprintf_r+0x5c>
 8017a02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017a04:	07dc      	lsls	r4, r3, #31
 8017a06:	d504      	bpl.n	8017a12 <_vfiprintf_r+0x4e>
 8017a08:	f04f 30ff 	mov.w	r0, #4294967295
 8017a0c:	b01d      	add	sp, #116	@ 0x74
 8017a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a12:	89ab      	ldrh	r3, [r5, #12]
 8017a14:	0598      	lsls	r0, r3, #22
 8017a16:	d4f7      	bmi.n	8017a08 <_vfiprintf_r+0x44>
 8017a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017a1a:	f7ff fdef 	bl	80175fc <__retarget_lock_release_recursive>
 8017a1e:	e7f3      	b.n	8017a08 <_vfiprintf_r+0x44>
 8017a20:	2300      	movs	r3, #0
 8017a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8017a24:	2320      	movs	r3, #32
 8017a26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017a2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8017a2e:	2330      	movs	r3, #48	@ 0x30
 8017a30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017be0 <_vfiprintf_r+0x21c>
 8017a34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017a38:	f04f 0901 	mov.w	r9, #1
 8017a3c:	4623      	mov	r3, r4
 8017a3e:	469a      	mov	sl, r3
 8017a40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a44:	b10a      	cbz	r2, 8017a4a <_vfiprintf_r+0x86>
 8017a46:	2a25      	cmp	r2, #37	@ 0x25
 8017a48:	d1f9      	bne.n	8017a3e <_vfiprintf_r+0x7a>
 8017a4a:	ebba 0b04 	subs.w	fp, sl, r4
 8017a4e:	d00b      	beq.n	8017a68 <_vfiprintf_r+0xa4>
 8017a50:	465b      	mov	r3, fp
 8017a52:	4622      	mov	r2, r4
 8017a54:	4629      	mov	r1, r5
 8017a56:	4630      	mov	r0, r6
 8017a58:	f7ff ffa1 	bl	801799e <__sfputs_r>
 8017a5c:	3001      	adds	r0, #1
 8017a5e:	f000 80a7 	beq.w	8017bb0 <_vfiprintf_r+0x1ec>
 8017a62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017a64:	445a      	add	r2, fp
 8017a66:	9209      	str	r2, [sp, #36]	@ 0x24
 8017a68:	f89a 3000 	ldrb.w	r3, [sl]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	f000 809f 	beq.w	8017bb0 <_vfiprintf_r+0x1ec>
 8017a72:	2300      	movs	r3, #0
 8017a74:	f04f 32ff 	mov.w	r2, #4294967295
 8017a78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017a7c:	f10a 0a01 	add.w	sl, sl, #1
 8017a80:	9304      	str	r3, [sp, #16]
 8017a82:	9307      	str	r3, [sp, #28]
 8017a84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017a88:	931a      	str	r3, [sp, #104]	@ 0x68
 8017a8a:	4654      	mov	r4, sl
 8017a8c:	2205      	movs	r2, #5
 8017a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017a92:	4853      	ldr	r0, [pc, #332]	@ (8017be0 <_vfiprintf_r+0x21c>)
 8017a94:	f7f0 f994 	bl	8007dc0 <memchr>
 8017a98:	9a04      	ldr	r2, [sp, #16]
 8017a9a:	b9d8      	cbnz	r0, 8017ad4 <_vfiprintf_r+0x110>
 8017a9c:	06d1      	lsls	r1, r2, #27
 8017a9e:	bf44      	itt	mi
 8017aa0:	2320      	movmi	r3, #32
 8017aa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017aa6:	0713      	lsls	r3, r2, #28
 8017aa8:	bf44      	itt	mi
 8017aaa:	232b      	movmi	r3, #43	@ 0x2b
 8017aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017ab0:	f89a 3000 	ldrb.w	r3, [sl]
 8017ab4:	2b2a      	cmp	r3, #42	@ 0x2a
 8017ab6:	d015      	beq.n	8017ae4 <_vfiprintf_r+0x120>
 8017ab8:	9a07      	ldr	r2, [sp, #28]
 8017aba:	4654      	mov	r4, sl
 8017abc:	2000      	movs	r0, #0
 8017abe:	f04f 0c0a 	mov.w	ip, #10
 8017ac2:	4621      	mov	r1, r4
 8017ac4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017ac8:	3b30      	subs	r3, #48	@ 0x30
 8017aca:	2b09      	cmp	r3, #9
 8017acc:	d94b      	bls.n	8017b66 <_vfiprintf_r+0x1a2>
 8017ace:	b1b0      	cbz	r0, 8017afe <_vfiprintf_r+0x13a>
 8017ad0:	9207      	str	r2, [sp, #28]
 8017ad2:	e014      	b.n	8017afe <_vfiprintf_r+0x13a>
 8017ad4:	eba0 0308 	sub.w	r3, r0, r8
 8017ad8:	fa09 f303 	lsl.w	r3, r9, r3
 8017adc:	4313      	orrs	r3, r2
 8017ade:	9304      	str	r3, [sp, #16]
 8017ae0:	46a2      	mov	sl, r4
 8017ae2:	e7d2      	b.n	8017a8a <_vfiprintf_r+0xc6>
 8017ae4:	9b03      	ldr	r3, [sp, #12]
 8017ae6:	1d19      	adds	r1, r3, #4
 8017ae8:	681b      	ldr	r3, [r3, #0]
 8017aea:	9103      	str	r1, [sp, #12]
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	bfbb      	ittet	lt
 8017af0:	425b      	neglt	r3, r3
 8017af2:	f042 0202 	orrlt.w	r2, r2, #2
 8017af6:	9307      	strge	r3, [sp, #28]
 8017af8:	9307      	strlt	r3, [sp, #28]
 8017afa:	bfb8      	it	lt
 8017afc:	9204      	strlt	r2, [sp, #16]
 8017afe:	7823      	ldrb	r3, [r4, #0]
 8017b00:	2b2e      	cmp	r3, #46	@ 0x2e
 8017b02:	d10a      	bne.n	8017b1a <_vfiprintf_r+0x156>
 8017b04:	7863      	ldrb	r3, [r4, #1]
 8017b06:	2b2a      	cmp	r3, #42	@ 0x2a
 8017b08:	d132      	bne.n	8017b70 <_vfiprintf_r+0x1ac>
 8017b0a:	9b03      	ldr	r3, [sp, #12]
 8017b0c:	1d1a      	adds	r2, r3, #4
 8017b0e:	681b      	ldr	r3, [r3, #0]
 8017b10:	9203      	str	r2, [sp, #12]
 8017b12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017b16:	3402      	adds	r4, #2
 8017b18:	9305      	str	r3, [sp, #20]
 8017b1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017bf0 <_vfiprintf_r+0x22c>
 8017b1e:	7821      	ldrb	r1, [r4, #0]
 8017b20:	2203      	movs	r2, #3
 8017b22:	4650      	mov	r0, sl
 8017b24:	f7f0 f94c 	bl	8007dc0 <memchr>
 8017b28:	b138      	cbz	r0, 8017b3a <_vfiprintf_r+0x176>
 8017b2a:	9b04      	ldr	r3, [sp, #16]
 8017b2c:	eba0 000a 	sub.w	r0, r0, sl
 8017b30:	2240      	movs	r2, #64	@ 0x40
 8017b32:	4082      	lsls	r2, r0
 8017b34:	4313      	orrs	r3, r2
 8017b36:	3401      	adds	r4, #1
 8017b38:	9304      	str	r3, [sp, #16]
 8017b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b3e:	4829      	ldr	r0, [pc, #164]	@ (8017be4 <_vfiprintf_r+0x220>)
 8017b40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017b44:	2206      	movs	r2, #6
 8017b46:	f7f0 f93b 	bl	8007dc0 <memchr>
 8017b4a:	2800      	cmp	r0, #0
 8017b4c:	d03f      	beq.n	8017bce <_vfiprintf_r+0x20a>
 8017b4e:	4b26      	ldr	r3, [pc, #152]	@ (8017be8 <_vfiprintf_r+0x224>)
 8017b50:	bb1b      	cbnz	r3, 8017b9a <_vfiprintf_r+0x1d6>
 8017b52:	9b03      	ldr	r3, [sp, #12]
 8017b54:	3307      	adds	r3, #7
 8017b56:	f023 0307 	bic.w	r3, r3, #7
 8017b5a:	3308      	adds	r3, #8
 8017b5c:	9303      	str	r3, [sp, #12]
 8017b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017b60:	443b      	add	r3, r7
 8017b62:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b64:	e76a      	b.n	8017a3c <_vfiprintf_r+0x78>
 8017b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8017b6a:	460c      	mov	r4, r1
 8017b6c:	2001      	movs	r0, #1
 8017b6e:	e7a8      	b.n	8017ac2 <_vfiprintf_r+0xfe>
 8017b70:	2300      	movs	r3, #0
 8017b72:	3401      	adds	r4, #1
 8017b74:	9305      	str	r3, [sp, #20]
 8017b76:	4619      	mov	r1, r3
 8017b78:	f04f 0c0a 	mov.w	ip, #10
 8017b7c:	4620      	mov	r0, r4
 8017b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017b82:	3a30      	subs	r2, #48	@ 0x30
 8017b84:	2a09      	cmp	r2, #9
 8017b86:	d903      	bls.n	8017b90 <_vfiprintf_r+0x1cc>
 8017b88:	2b00      	cmp	r3, #0
 8017b8a:	d0c6      	beq.n	8017b1a <_vfiprintf_r+0x156>
 8017b8c:	9105      	str	r1, [sp, #20]
 8017b8e:	e7c4      	b.n	8017b1a <_vfiprintf_r+0x156>
 8017b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8017b94:	4604      	mov	r4, r0
 8017b96:	2301      	movs	r3, #1
 8017b98:	e7f0      	b.n	8017b7c <_vfiprintf_r+0x1b8>
 8017b9a:	ab03      	add	r3, sp, #12
 8017b9c:	9300      	str	r3, [sp, #0]
 8017b9e:	462a      	mov	r2, r5
 8017ba0:	4b12      	ldr	r3, [pc, #72]	@ (8017bec <_vfiprintf_r+0x228>)
 8017ba2:	a904      	add	r1, sp, #16
 8017ba4:	4630      	mov	r0, r6
 8017ba6:	f3af 8000 	nop.w
 8017baa:	4607      	mov	r7, r0
 8017bac:	1c78      	adds	r0, r7, #1
 8017bae:	d1d6      	bne.n	8017b5e <_vfiprintf_r+0x19a>
 8017bb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017bb2:	07d9      	lsls	r1, r3, #31
 8017bb4:	d405      	bmi.n	8017bc2 <_vfiprintf_r+0x1fe>
 8017bb6:	89ab      	ldrh	r3, [r5, #12]
 8017bb8:	059a      	lsls	r2, r3, #22
 8017bba:	d402      	bmi.n	8017bc2 <_vfiprintf_r+0x1fe>
 8017bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017bbe:	f7ff fd1d 	bl	80175fc <__retarget_lock_release_recursive>
 8017bc2:	89ab      	ldrh	r3, [r5, #12]
 8017bc4:	065b      	lsls	r3, r3, #25
 8017bc6:	f53f af1f 	bmi.w	8017a08 <_vfiprintf_r+0x44>
 8017bca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017bcc:	e71e      	b.n	8017a0c <_vfiprintf_r+0x48>
 8017bce:	ab03      	add	r3, sp, #12
 8017bd0:	9300      	str	r3, [sp, #0]
 8017bd2:	462a      	mov	r2, r5
 8017bd4:	4b05      	ldr	r3, [pc, #20]	@ (8017bec <_vfiprintf_r+0x228>)
 8017bd6:	a904      	add	r1, sp, #16
 8017bd8:	4630      	mov	r0, r6
 8017bda:	f000 f879 	bl	8017cd0 <_printf_i>
 8017bde:	e7e4      	b.n	8017baa <_vfiprintf_r+0x1e6>
 8017be0:	0801a26c 	.word	0x0801a26c
 8017be4:	0801a276 	.word	0x0801a276
 8017be8:	00000000 	.word	0x00000000
 8017bec:	0801799f 	.word	0x0801799f
 8017bf0:	0801a272 	.word	0x0801a272

08017bf4 <_printf_common>:
 8017bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017bf8:	4616      	mov	r6, r2
 8017bfa:	4698      	mov	r8, r3
 8017bfc:	688a      	ldr	r2, [r1, #8]
 8017bfe:	690b      	ldr	r3, [r1, #16]
 8017c00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017c04:	4293      	cmp	r3, r2
 8017c06:	bfb8      	it	lt
 8017c08:	4613      	movlt	r3, r2
 8017c0a:	6033      	str	r3, [r6, #0]
 8017c0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017c10:	4607      	mov	r7, r0
 8017c12:	460c      	mov	r4, r1
 8017c14:	b10a      	cbz	r2, 8017c1a <_printf_common+0x26>
 8017c16:	3301      	adds	r3, #1
 8017c18:	6033      	str	r3, [r6, #0]
 8017c1a:	6823      	ldr	r3, [r4, #0]
 8017c1c:	0699      	lsls	r1, r3, #26
 8017c1e:	bf42      	ittt	mi
 8017c20:	6833      	ldrmi	r3, [r6, #0]
 8017c22:	3302      	addmi	r3, #2
 8017c24:	6033      	strmi	r3, [r6, #0]
 8017c26:	6825      	ldr	r5, [r4, #0]
 8017c28:	f015 0506 	ands.w	r5, r5, #6
 8017c2c:	d106      	bne.n	8017c3c <_printf_common+0x48>
 8017c2e:	f104 0a19 	add.w	sl, r4, #25
 8017c32:	68e3      	ldr	r3, [r4, #12]
 8017c34:	6832      	ldr	r2, [r6, #0]
 8017c36:	1a9b      	subs	r3, r3, r2
 8017c38:	42ab      	cmp	r3, r5
 8017c3a:	dc26      	bgt.n	8017c8a <_printf_common+0x96>
 8017c3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017c40:	6822      	ldr	r2, [r4, #0]
 8017c42:	3b00      	subs	r3, #0
 8017c44:	bf18      	it	ne
 8017c46:	2301      	movne	r3, #1
 8017c48:	0692      	lsls	r2, r2, #26
 8017c4a:	d42b      	bmi.n	8017ca4 <_printf_common+0xb0>
 8017c4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017c50:	4641      	mov	r1, r8
 8017c52:	4638      	mov	r0, r7
 8017c54:	47c8      	blx	r9
 8017c56:	3001      	adds	r0, #1
 8017c58:	d01e      	beq.n	8017c98 <_printf_common+0xa4>
 8017c5a:	6823      	ldr	r3, [r4, #0]
 8017c5c:	6922      	ldr	r2, [r4, #16]
 8017c5e:	f003 0306 	and.w	r3, r3, #6
 8017c62:	2b04      	cmp	r3, #4
 8017c64:	bf02      	ittt	eq
 8017c66:	68e5      	ldreq	r5, [r4, #12]
 8017c68:	6833      	ldreq	r3, [r6, #0]
 8017c6a:	1aed      	subeq	r5, r5, r3
 8017c6c:	68a3      	ldr	r3, [r4, #8]
 8017c6e:	bf0c      	ite	eq
 8017c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017c74:	2500      	movne	r5, #0
 8017c76:	4293      	cmp	r3, r2
 8017c78:	bfc4      	itt	gt
 8017c7a:	1a9b      	subgt	r3, r3, r2
 8017c7c:	18ed      	addgt	r5, r5, r3
 8017c7e:	2600      	movs	r6, #0
 8017c80:	341a      	adds	r4, #26
 8017c82:	42b5      	cmp	r5, r6
 8017c84:	d11a      	bne.n	8017cbc <_printf_common+0xc8>
 8017c86:	2000      	movs	r0, #0
 8017c88:	e008      	b.n	8017c9c <_printf_common+0xa8>
 8017c8a:	2301      	movs	r3, #1
 8017c8c:	4652      	mov	r2, sl
 8017c8e:	4641      	mov	r1, r8
 8017c90:	4638      	mov	r0, r7
 8017c92:	47c8      	blx	r9
 8017c94:	3001      	adds	r0, #1
 8017c96:	d103      	bne.n	8017ca0 <_printf_common+0xac>
 8017c98:	f04f 30ff 	mov.w	r0, #4294967295
 8017c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ca0:	3501      	adds	r5, #1
 8017ca2:	e7c6      	b.n	8017c32 <_printf_common+0x3e>
 8017ca4:	18e1      	adds	r1, r4, r3
 8017ca6:	1c5a      	adds	r2, r3, #1
 8017ca8:	2030      	movs	r0, #48	@ 0x30
 8017caa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017cae:	4422      	add	r2, r4
 8017cb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017cb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017cb8:	3302      	adds	r3, #2
 8017cba:	e7c7      	b.n	8017c4c <_printf_common+0x58>
 8017cbc:	2301      	movs	r3, #1
 8017cbe:	4622      	mov	r2, r4
 8017cc0:	4641      	mov	r1, r8
 8017cc2:	4638      	mov	r0, r7
 8017cc4:	47c8      	blx	r9
 8017cc6:	3001      	adds	r0, #1
 8017cc8:	d0e6      	beq.n	8017c98 <_printf_common+0xa4>
 8017cca:	3601      	adds	r6, #1
 8017ccc:	e7d9      	b.n	8017c82 <_printf_common+0x8e>
	...

08017cd0 <_printf_i>:
 8017cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017cd4:	7e0f      	ldrb	r7, [r1, #24]
 8017cd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017cd8:	2f78      	cmp	r7, #120	@ 0x78
 8017cda:	4691      	mov	r9, r2
 8017cdc:	4680      	mov	r8, r0
 8017cde:	460c      	mov	r4, r1
 8017ce0:	469a      	mov	sl, r3
 8017ce2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017ce6:	d807      	bhi.n	8017cf8 <_printf_i+0x28>
 8017ce8:	2f62      	cmp	r7, #98	@ 0x62
 8017cea:	d80a      	bhi.n	8017d02 <_printf_i+0x32>
 8017cec:	2f00      	cmp	r7, #0
 8017cee:	f000 80d2 	beq.w	8017e96 <_printf_i+0x1c6>
 8017cf2:	2f58      	cmp	r7, #88	@ 0x58
 8017cf4:	f000 80b9 	beq.w	8017e6a <_printf_i+0x19a>
 8017cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017cfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017d00:	e03a      	b.n	8017d78 <_printf_i+0xa8>
 8017d02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017d06:	2b15      	cmp	r3, #21
 8017d08:	d8f6      	bhi.n	8017cf8 <_printf_i+0x28>
 8017d0a:	a101      	add	r1, pc, #4	@ (adr r1, 8017d10 <_printf_i+0x40>)
 8017d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017d10:	08017d69 	.word	0x08017d69
 8017d14:	08017d7d 	.word	0x08017d7d
 8017d18:	08017cf9 	.word	0x08017cf9
 8017d1c:	08017cf9 	.word	0x08017cf9
 8017d20:	08017cf9 	.word	0x08017cf9
 8017d24:	08017cf9 	.word	0x08017cf9
 8017d28:	08017d7d 	.word	0x08017d7d
 8017d2c:	08017cf9 	.word	0x08017cf9
 8017d30:	08017cf9 	.word	0x08017cf9
 8017d34:	08017cf9 	.word	0x08017cf9
 8017d38:	08017cf9 	.word	0x08017cf9
 8017d3c:	08017e7d 	.word	0x08017e7d
 8017d40:	08017da7 	.word	0x08017da7
 8017d44:	08017e37 	.word	0x08017e37
 8017d48:	08017cf9 	.word	0x08017cf9
 8017d4c:	08017cf9 	.word	0x08017cf9
 8017d50:	08017e9f 	.word	0x08017e9f
 8017d54:	08017cf9 	.word	0x08017cf9
 8017d58:	08017da7 	.word	0x08017da7
 8017d5c:	08017cf9 	.word	0x08017cf9
 8017d60:	08017cf9 	.word	0x08017cf9
 8017d64:	08017e3f 	.word	0x08017e3f
 8017d68:	6833      	ldr	r3, [r6, #0]
 8017d6a:	1d1a      	adds	r2, r3, #4
 8017d6c:	681b      	ldr	r3, [r3, #0]
 8017d6e:	6032      	str	r2, [r6, #0]
 8017d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017d74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017d78:	2301      	movs	r3, #1
 8017d7a:	e09d      	b.n	8017eb8 <_printf_i+0x1e8>
 8017d7c:	6833      	ldr	r3, [r6, #0]
 8017d7e:	6820      	ldr	r0, [r4, #0]
 8017d80:	1d19      	adds	r1, r3, #4
 8017d82:	6031      	str	r1, [r6, #0]
 8017d84:	0606      	lsls	r6, r0, #24
 8017d86:	d501      	bpl.n	8017d8c <_printf_i+0xbc>
 8017d88:	681d      	ldr	r5, [r3, #0]
 8017d8a:	e003      	b.n	8017d94 <_printf_i+0xc4>
 8017d8c:	0645      	lsls	r5, r0, #25
 8017d8e:	d5fb      	bpl.n	8017d88 <_printf_i+0xb8>
 8017d90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017d94:	2d00      	cmp	r5, #0
 8017d96:	da03      	bge.n	8017da0 <_printf_i+0xd0>
 8017d98:	232d      	movs	r3, #45	@ 0x2d
 8017d9a:	426d      	negs	r5, r5
 8017d9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017da0:	4859      	ldr	r0, [pc, #356]	@ (8017f08 <_printf_i+0x238>)
 8017da2:	230a      	movs	r3, #10
 8017da4:	e011      	b.n	8017dca <_printf_i+0xfa>
 8017da6:	6821      	ldr	r1, [r4, #0]
 8017da8:	6833      	ldr	r3, [r6, #0]
 8017daa:	0608      	lsls	r0, r1, #24
 8017dac:	f853 5b04 	ldr.w	r5, [r3], #4
 8017db0:	d402      	bmi.n	8017db8 <_printf_i+0xe8>
 8017db2:	0649      	lsls	r1, r1, #25
 8017db4:	bf48      	it	mi
 8017db6:	b2ad      	uxthmi	r5, r5
 8017db8:	2f6f      	cmp	r7, #111	@ 0x6f
 8017dba:	4853      	ldr	r0, [pc, #332]	@ (8017f08 <_printf_i+0x238>)
 8017dbc:	6033      	str	r3, [r6, #0]
 8017dbe:	bf14      	ite	ne
 8017dc0:	230a      	movne	r3, #10
 8017dc2:	2308      	moveq	r3, #8
 8017dc4:	2100      	movs	r1, #0
 8017dc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017dca:	6866      	ldr	r6, [r4, #4]
 8017dcc:	60a6      	str	r6, [r4, #8]
 8017dce:	2e00      	cmp	r6, #0
 8017dd0:	bfa2      	ittt	ge
 8017dd2:	6821      	ldrge	r1, [r4, #0]
 8017dd4:	f021 0104 	bicge.w	r1, r1, #4
 8017dd8:	6021      	strge	r1, [r4, #0]
 8017dda:	b90d      	cbnz	r5, 8017de0 <_printf_i+0x110>
 8017ddc:	2e00      	cmp	r6, #0
 8017dde:	d04b      	beq.n	8017e78 <_printf_i+0x1a8>
 8017de0:	4616      	mov	r6, r2
 8017de2:	fbb5 f1f3 	udiv	r1, r5, r3
 8017de6:	fb03 5711 	mls	r7, r3, r1, r5
 8017dea:	5dc7      	ldrb	r7, [r0, r7]
 8017dec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017df0:	462f      	mov	r7, r5
 8017df2:	42bb      	cmp	r3, r7
 8017df4:	460d      	mov	r5, r1
 8017df6:	d9f4      	bls.n	8017de2 <_printf_i+0x112>
 8017df8:	2b08      	cmp	r3, #8
 8017dfa:	d10b      	bne.n	8017e14 <_printf_i+0x144>
 8017dfc:	6823      	ldr	r3, [r4, #0]
 8017dfe:	07df      	lsls	r7, r3, #31
 8017e00:	d508      	bpl.n	8017e14 <_printf_i+0x144>
 8017e02:	6923      	ldr	r3, [r4, #16]
 8017e04:	6861      	ldr	r1, [r4, #4]
 8017e06:	4299      	cmp	r1, r3
 8017e08:	bfde      	ittt	le
 8017e0a:	2330      	movle	r3, #48	@ 0x30
 8017e0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017e10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017e14:	1b92      	subs	r2, r2, r6
 8017e16:	6122      	str	r2, [r4, #16]
 8017e18:	f8cd a000 	str.w	sl, [sp]
 8017e1c:	464b      	mov	r3, r9
 8017e1e:	aa03      	add	r2, sp, #12
 8017e20:	4621      	mov	r1, r4
 8017e22:	4640      	mov	r0, r8
 8017e24:	f7ff fee6 	bl	8017bf4 <_printf_common>
 8017e28:	3001      	adds	r0, #1
 8017e2a:	d14a      	bne.n	8017ec2 <_printf_i+0x1f2>
 8017e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8017e30:	b004      	add	sp, #16
 8017e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e36:	6823      	ldr	r3, [r4, #0]
 8017e38:	f043 0320 	orr.w	r3, r3, #32
 8017e3c:	6023      	str	r3, [r4, #0]
 8017e3e:	4833      	ldr	r0, [pc, #204]	@ (8017f0c <_printf_i+0x23c>)
 8017e40:	2778      	movs	r7, #120	@ 0x78
 8017e42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017e46:	6823      	ldr	r3, [r4, #0]
 8017e48:	6831      	ldr	r1, [r6, #0]
 8017e4a:	061f      	lsls	r7, r3, #24
 8017e4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8017e50:	d402      	bmi.n	8017e58 <_printf_i+0x188>
 8017e52:	065f      	lsls	r7, r3, #25
 8017e54:	bf48      	it	mi
 8017e56:	b2ad      	uxthmi	r5, r5
 8017e58:	6031      	str	r1, [r6, #0]
 8017e5a:	07d9      	lsls	r1, r3, #31
 8017e5c:	bf44      	itt	mi
 8017e5e:	f043 0320 	orrmi.w	r3, r3, #32
 8017e62:	6023      	strmi	r3, [r4, #0]
 8017e64:	b11d      	cbz	r5, 8017e6e <_printf_i+0x19e>
 8017e66:	2310      	movs	r3, #16
 8017e68:	e7ac      	b.n	8017dc4 <_printf_i+0xf4>
 8017e6a:	4827      	ldr	r0, [pc, #156]	@ (8017f08 <_printf_i+0x238>)
 8017e6c:	e7e9      	b.n	8017e42 <_printf_i+0x172>
 8017e6e:	6823      	ldr	r3, [r4, #0]
 8017e70:	f023 0320 	bic.w	r3, r3, #32
 8017e74:	6023      	str	r3, [r4, #0]
 8017e76:	e7f6      	b.n	8017e66 <_printf_i+0x196>
 8017e78:	4616      	mov	r6, r2
 8017e7a:	e7bd      	b.n	8017df8 <_printf_i+0x128>
 8017e7c:	6833      	ldr	r3, [r6, #0]
 8017e7e:	6825      	ldr	r5, [r4, #0]
 8017e80:	6961      	ldr	r1, [r4, #20]
 8017e82:	1d18      	adds	r0, r3, #4
 8017e84:	6030      	str	r0, [r6, #0]
 8017e86:	062e      	lsls	r6, r5, #24
 8017e88:	681b      	ldr	r3, [r3, #0]
 8017e8a:	d501      	bpl.n	8017e90 <_printf_i+0x1c0>
 8017e8c:	6019      	str	r1, [r3, #0]
 8017e8e:	e002      	b.n	8017e96 <_printf_i+0x1c6>
 8017e90:	0668      	lsls	r0, r5, #25
 8017e92:	d5fb      	bpl.n	8017e8c <_printf_i+0x1bc>
 8017e94:	8019      	strh	r1, [r3, #0]
 8017e96:	2300      	movs	r3, #0
 8017e98:	6123      	str	r3, [r4, #16]
 8017e9a:	4616      	mov	r6, r2
 8017e9c:	e7bc      	b.n	8017e18 <_printf_i+0x148>
 8017e9e:	6833      	ldr	r3, [r6, #0]
 8017ea0:	1d1a      	adds	r2, r3, #4
 8017ea2:	6032      	str	r2, [r6, #0]
 8017ea4:	681e      	ldr	r6, [r3, #0]
 8017ea6:	6862      	ldr	r2, [r4, #4]
 8017ea8:	2100      	movs	r1, #0
 8017eaa:	4630      	mov	r0, r6
 8017eac:	f7ef ff88 	bl	8007dc0 <memchr>
 8017eb0:	b108      	cbz	r0, 8017eb6 <_printf_i+0x1e6>
 8017eb2:	1b80      	subs	r0, r0, r6
 8017eb4:	6060      	str	r0, [r4, #4]
 8017eb6:	6863      	ldr	r3, [r4, #4]
 8017eb8:	6123      	str	r3, [r4, #16]
 8017eba:	2300      	movs	r3, #0
 8017ebc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017ec0:	e7aa      	b.n	8017e18 <_printf_i+0x148>
 8017ec2:	6923      	ldr	r3, [r4, #16]
 8017ec4:	4632      	mov	r2, r6
 8017ec6:	4649      	mov	r1, r9
 8017ec8:	4640      	mov	r0, r8
 8017eca:	47d0      	blx	sl
 8017ecc:	3001      	adds	r0, #1
 8017ece:	d0ad      	beq.n	8017e2c <_printf_i+0x15c>
 8017ed0:	6823      	ldr	r3, [r4, #0]
 8017ed2:	079b      	lsls	r3, r3, #30
 8017ed4:	d413      	bmi.n	8017efe <_printf_i+0x22e>
 8017ed6:	68e0      	ldr	r0, [r4, #12]
 8017ed8:	9b03      	ldr	r3, [sp, #12]
 8017eda:	4298      	cmp	r0, r3
 8017edc:	bfb8      	it	lt
 8017ede:	4618      	movlt	r0, r3
 8017ee0:	e7a6      	b.n	8017e30 <_printf_i+0x160>
 8017ee2:	2301      	movs	r3, #1
 8017ee4:	4632      	mov	r2, r6
 8017ee6:	4649      	mov	r1, r9
 8017ee8:	4640      	mov	r0, r8
 8017eea:	47d0      	blx	sl
 8017eec:	3001      	adds	r0, #1
 8017eee:	d09d      	beq.n	8017e2c <_printf_i+0x15c>
 8017ef0:	3501      	adds	r5, #1
 8017ef2:	68e3      	ldr	r3, [r4, #12]
 8017ef4:	9903      	ldr	r1, [sp, #12]
 8017ef6:	1a5b      	subs	r3, r3, r1
 8017ef8:	42ab      	cmp	r3, r5
 8017efa:	dcf2      	bgt.n	8017ee2 <_printf_i+0x212>
 8017efc:	e7eb      	b.n	8017ed6 <_printf_i+0x206>
 8017efe:	2500      	movs	r5, #0
 8017f00:	f104 0619 	add.w	r6, r4, #25
 8017f04:	e7f5      	b.n	8017ef2 <_printf_i+0x222>
 8017f06:	bf00      	nop
 8017f08:	0801a27d 	.word	0x0801a27d
 8017f0c:	0801a28e 	.word	0x0801a28e

08017f10 <__sflush_r>:
 8017f10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f18:	0716      	lsls	r6, r2, #28
 8017f1a:	4605      	mov	r5, r0
 8017f1c:	460c      	mov	r4, r1
 8017f1e:	d454      	bmi.n	8017fca <__sflush_r+0xba>
 8017f20:	684b      	ldr	r3, [r1, #4]
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	dc02      	bgt.n	8017f2c <__sflush_r+0x1c>
 8017f26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	dd48      	ble.n	8017fbe <__sflush_r+0xae>
 8017f2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017f2e:	2e00      	cmp	r6, #0
 8017f30:	d045      	beq.n	8017fbe <__sflush_r+0xae>
 8017f32:	2300      	movs	r3, #0
 8017f34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017f38:	682f      	ldr	r7, [r5, #0]
 8017f3a:	6a21      	ldr	r1, [r4, #32]
 8017f3c:	602b      	str	r3, [r5, #0]
 8017f3e:	d030      	beq.n	8017fa2 <__sflush_r+0x92>
 8017f40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017f42:	89a3      	ldrh	r3, [r4, #12]
 8017f44:	0759      	lsls	r1, r3, #29
 8017f46:	d505      	bpl.n	8017f54 <__sflush_r+0x44>
 8017f48:	6863      	ldr	r3, [r4, #4]
 8017f4a:	1ad2      	subs	r2, r2, r3
 8017f4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017f4e:	b10b      	cbz	r3, 8017f54 <__sflush_r+0x44>
 8017f50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017f52:	1ad2      	subs	r2, r2, r3
 8017f54:	2300      	movs	r3, #0
 8017f56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017f58:	6a21      	ldr	r1, [r4, #32]
 8017f5a:	4628      	mov	r0, r5
 8017f5c:	47b0      	blx	r6
 8017f5e:	1c43      	adds	r3, r0, #1
 8017f60:	89a3      	ldrh	r3, [r4, #12]
 8017f62:	d106      	bne.n	8017f72 <__sflush_r+0x62>
 8017f64:	6829      	ldr	r1, [r5, #0]
 8017f66:	291d      	cmp	r1, #29
 8017f68:	d82b      	bhi.n	8017fc2 <__sflush_r+0xb2>
 8017f6a:	4a2a      	ldr	r2, [pc, #168]	@ (8018014 <__sflush_r+0x104>)
 8017f6c:	410a      	asrs	r2, r1
 8017f6e:	07d6      	lsls	r6, r2, #31
 8017f70:	d427      	bmi.n	8017fc2 <__sflush_r+0xb2>
 8017f72:	2200      	movs	r2, #0
 8017f74:	6062      	str	r2, [r4, #4]
 8017f76:	04d9      	lsls	r1, r3, #19
 8017f78:	6922      	ldr	r2, [r4, #16]
 8017f7a:	6022      	str	r2, [r4, #0]
 8017f7c:	d504      	bpl.n	8017f88 <__sflush_r+0x78>
 8017f7e:	1c42      	adds	r2, r0, #1
 8017f80:	d101      	bne.n	8017f86 <__sflush_r+0x76>
 8017f82:	682b      	ldr	r3, [r5, #0]
 8017f84:	b903      	cbnz	r3, 8017f88 <__sflush_r+0x78>
 8017f86:	6560      	str	r0, [r4, #84]	@ 0x54
 8017f88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017f8a:	602f      	str	r7, [r5, #0]
 8017f8c:	b1b9      	cbz	r1, 8017fbe <__sflush_r+0xae>
 8017f8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017f92:	4299      	cmp	r1, r3
 8017f94:	d002      	beq.n	8017f9c <__sflush_r+0x8c>
 8017f96:	4628      	mov	r0, r5
 8017f98:	f7ff fb48 	bl	801762c <_free_r>
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8017fa0:	e00d      	b.n	8017fbe <__sflush_r+0xae>
 8017fa2:	2301      	movs	r3, #1
 8017fa4:	4628      	mov	r0, r5
 8017fa6:	47b0      	blx	r6
 8017fa8:	4602      	mov	r2, r0
 8017faa:	1c50      	adds	r0, r2, #1
 8017fac:	d1c9      	bne.n	8017f42 <__sflush_r+0x32>
 8017fae:	682b      	ldr	r3, [r5, #0]
 8017fb0:	2b00      	cmp	r3, #0
 8017fb2:	d0c6      	beq.n	8017f42 <__sflush_r+0x32>
 8017fb4:	2b1d      	cmp	r3, #29
 8017fb6:	d001      	beq.n	8017fbc <__sflush_r+0xac>
 8017fb8:	2b16      	cmp	r3, #22
 8017fba:	d11e      	bne.n	8017ffa <__sflush_r+0xea>
 8017fbc:	602f      	str	r7, [r5, #0]
 8017fbe:	2000      	movs	r0, #0
 8017fc0:	e022      	b.n	8018008 <__sflush_r+0xf8>
 8017fc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017fc6:	b21b      	sxth	r3, r3
 8017fc8:	e01b      	b.n	8018002 <__sflush_r+0xf2>
 8017fca:	690f      	ldr	r7, [r1, #16]
 8017fcc:	2f00      	cmp	r7, #0
 8017fce:	d0f6      	beq.n	8017fbe <__sflush_r+0xae>
 8017fd0:	0793      	lsls	r3, r2, #30
 8017fd2:	680e      	ldr	r6, [r1, #0]
 8017fd4:	bf08      	it	eq
 8017fd6:	694b      	ldreq	r3, [r1, #20]
 8017fd8:	600f      	str	r7, [r1, #0]
 8017fda:	bf18      	it	ne
 8017fdc:	2300      	movne	r3, #0
 8017fde:	eba6 0807 	sub.w	r8, r6, r7
 8017fe2:	608b      	str	r3, [r1, #8]
 8017fe4:	f1b8 0f00 	cmp.w	r8, #0
 8017fe8:	dde9      	ble.n	8017fbe <__sflush_r+0xae>
 8017fea:	6a21      	ldr	r1, [r4, #32]
 8017fec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017fee:	4643      	mov	r3, r8
 8017ff0:	463a      	mov	r2, r7
 8017ff2:	4628      	mov	r0, r5
 8017ff4:	47b0      	blx	r6
 8017ff6:	2800      	cmp	r0, #0
 8017ff8:	dc08      	bgt.n	801800c <__sflush_r+0xfc>
 8017ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018002:	81a3      	strh	r3, [r4, #12]
 8018004:	f04f 30ff 	mov.w	r0, #4294967295
 8018008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801800c:	4407      	add	r7, r0
 801800e:	eba8 0800 	sub.w	r8, r8, r0
 8018012:	e7e7      	b.n	8017fe4 <__sflush_r+0xd4>
 8018014:	dfbffffe 	.word	0xdfbffffe

08018018 <_fflush_r>:
 8018018:	b538      	push	{r3, r4, r5, lr}
 801801a:	690b      	ldr	r3, [r1, #16]
 801801c:	4605      	mov	r5, r0
 801801e:	460c      	mov	r4, r1
 8018020:	b913      	cbnz	r3, 8018028 <_fflush_r+0x10>
 8018022:	2500      	movs	r5, #0
 8018024:	4628      	mov	r0, r5
 8018026:	bd38      	pop	{r3, r4, r5, pc}
 8018028:	b118      	cbz	r0, 8018032 <_fflush_r+0x1a>
 801802a:	6a03      	ldr	r3, [r0, #32]
 801802c:	b90b      	cbnz	r3, 8018032 <_fflush_r+0x1a>
 801802e:	f7fe ffd3 	bl	8016fd8 <__sinit>
 8018032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018036:	2b00      	cmp	r3, #0
 8018038:	d0f3      	beq.n	8018022 <_fflush_r+0xa>
 801803a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801803c:	07d0      	lsls	r0, r2, #31
 801803e:	d404      	bmi.n	801804a <_fflush_r+0x32>
 8018040:	0599      	lsls	r1, r3, #22
 8018042:	d402      	bmi.n	801804a <_fflush_r+0x32>
 8018044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018046:	f7ff fad8 	bl	80175fa <__retarget_lock_acquire_recursive>
 801804a:	4628      	mov	r0, r5
 801804c:	4621      	mov	r1, r4
 801804e:	f7ff ff5f 	bl	8017f10 <__sflush_r>
 8018052:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018054:	07da      	lsls	r2, r3, #31
 8018056:	4605      	mov	r5, r0
 8018058:	d4e4      	bmi.n	8018024 <_fflush_r+0xc>
 801805a:	89a3      	ldrh	r3, [r4, #12]
 801805c:	059b      	lsls	r3, r3, #22
 801805e:	d4e1      	bmi.n	8018024 <_fflush_r+0xc>
 8018060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018062:	f7ff facb 	bl	80175fc <__retarget_lock_release_recursive>
 8018066:	e7dd      	b.n	8018024 <_fflush_r+0xc>

08018068 <__swhatbuf_r>:
 8018068:	b570      	push	{r4, r5, r6, lr}
 801806a:	460c      	mov	r4, r1
 801806c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018070:	2900      	cmp	r1, #0
 8018072:	b096      	sub	sp, #88	@ 0x58
 8018074:	4615      	mov	r5, r2
 8018076:	461e      	mov	r6, r3
 8018078:	da0d      	bge.n	8018096 <__swhatbuf_r+0x2e>
 801807a:	89a3      	ldrh	r3, [r4, #12]
 801807c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018080:	f04f 0100 	mov.w	r1, #0
 8018084:	bf14      	ite	ne
 8018086:	2340      	movne	r3, #64	@ 0x40
 8018088:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801808c:	2000      	movs	r0, #0
 801808e:	6031      	str	r1, [r6, #0]
 8018090:	602b      	str	r3, [r5, #0]
 8018092:	b016      	add	sp, #88	@ 0x58
 8018094:	bd70      	pop	{r4, r5, r6, pc}
 8018096:	466a      	mov	r2, sp
 8018098:	f000 f892 	bl	80181c0 <_fstat_r>
 801809c:	2800      	cmp	r0, #0
 801809e:	dbec      	blt.n	801807a <__swhatbuf_r+0x12>
 80180a0:	9901      	ldr	r1, [sp, #4]
 80180a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80180a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80180aa:	4259      	negs	r1, r3
 80180ac:	4159      	adcs	r1, r3
 80180ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80180b2:	e7eb      	b.n	801808c <__swhatbuf_r+0x24>

080180b4 <__smakebuf_r>:
 80180b4:	898b      	ldrh	r3, [r1, #12]
 80180b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80180b8:	079d      	lsls	r5, r3, #30
 80180ba:	4606      	mov	r6, r0
 80180bc:	460c      	mov	r4, r1
 80180be:	d507      	bpl.n	80180d0 <__smakebuf_r+0x1c>
 80180c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80180c4:	6023      	str	r3, [r4, #0]
 80180c6:	6123      	str	r3, [r4, #16]
 80180c8:	2301      	movs	r3, #1
 80180ca:	6163      	str	r3, [r4, #20]
 80180cc:	b003      	add	sp, #12
 80180ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180d0:	ab01      	add	r3, sp, #4
 80180d2:	466a      	mov	r2, sp
 80180d4:	f7ff ffc8 	bl	8018068 <__swhatbuf_r>
 80180d8:	9f00      	ldr	r7, [sp, #0]
 80180da:	4605      	mov	r5, r0
 80180dc:	4639      	mov	r1, r7
 80180de:	4630      	mov	r0, r6
 80180e0:	f7fe fe62 	bl	8016da8 <_malloc_r>
 80180e4:	b948      	cbnz	r0, 80180fa <__smakebuf_r+0x46>
 80180e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80180ea:	059a      	lsls	r2, r3, #22
 80180ec:	d4ee      	bmi.n	80180cc <__smakebuf_r+0x18>
 80180ee:	f023 0303 	bic.w	r3, r3, #3
 80180f2:	f043 0302 	orr.w	r3, r3, #2
 80180f6:	81a3      	strh	r3, [r4, #12]
 80180f8:	e7e2      	b.n	80180c0 <__smakebuf_r+0xc>
 80180fa:	89a3      	ldrh	r3, [r4, #12]
 80180fc:	6020      	str	r0, [r4, #0]
 80180fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018102:	81a3      	strh	r3, [r4, #12]
 8018104:	9b01      	ldr	r3, [sp, #4]
 8018106:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801810a:	b15b      	cbz	r3, 8018124 <__smakebuf_r+0x70>
 801810c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018110:	4630      	mov	r0, r6
 8018112:	f000 f867 	bl	80181e4 <_isatty_r>
 8018116:	b128      	cbz	r0, 8018124 <__smakebuf_r+0x70>
 8018118:	89a3      	ldrh	r3, [r4, #12]
 801811a:	f023 0303 	bic.w	r3, r3, #3
 801811e:	f043 0301 	orr.w	r3, r3, #1
 8018122:	81a3      	strh	r3, [r4, #12]
 8018124:	89a3      	ldrh	r3, [r4, #12]
 8018126:	431d      	orrs	r5, r3
 8018128:	81a5      	strh	r5, [r4, #12]
 801812a:	e7cf      	b.n	80180cc <__smakebuf_r+0x18>

0801812c <memmove>:
 801812c:	4288      	cmp	r0, r1
 801812e:	b510      	push	{r4, lr}
 8018130:	eb01 0402 	add.w	r4, r1, r2
 8018134:	d902      	bls.n	801813c <memmove+0x10>
 8018136:	4284      	cmp	r4, r0
 8018138:	4623      	mov	r3, r4
 801813a:	d807      	bhi.n	801814c <memmove+0x20>
 801813c:	1e43      	subs	r3, r0, #1
 801813e:	42a1      	cmp	r1, r4
 8018140:	d008      	beq.n	8018154 <memmove+0x28>
 8018142:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018146:	f803 2f01 	strb.w	r2, [r3, #1]!
 801814a:	e7f8      	b.n	801813e <memmove+0x12>
 801814c:	4402      	add	r2, r0
 801814e:	4601      	mov	r1, r0
 8018150:	428a      	cmp	r2, r1
 8018152:	d100      	bne.n	8018156 <memmove+0x2a>
 8018154:	bd10      	pop	{r4, pc}
 8018156:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801815a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801815e:	e7f7      	b.n	8018150 <memmove+0x24>

08018160 <_raise_r>:
 8018160:	291f      	cmp	r1, #31
 8018162:	b538      	push	{r3, r4, r5, lr}
 8018164:	4605      	mov	r5, r0
 8018166:	460c      	mov	r4, r1
 8018168:	d904      	bls.n	8018174 <_raise_r+0x14>
 801816a:	2316      	movs	r3, #22
 801816c:	6003      	str	r3, [r0, #0]
 801816e:	f04f 30ff 	mov.w	r0, #4294967295
 8018172:	bd38      	pop	{r3, r4, r5, pc}
 8018174:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018176:	b112      	cbz	r2, 801817e <_raise_r+0x1e>
 8018178:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801817c:	b94b      	cbnz	r3, 8018192 <_raise_r+0x32>
 801817e:	4628      	mov	r0, r5
 8018180:	f000 f852 	bl	8018228 <_getpid_r>
 8018184:	4622      	mov	r2, r4
 8018186:	4601      	mov	r1, r0
 8018188:	4628      	mov	r0, r5
 801818a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801818e:	f000 b839 	b.w	8018204 <_kill_r>
 8018192:	2b01      	cmp	r3, #1
 8018194:	d00a      	beq.n	80181ac <_raise_r+0x4c>
 8018196:	1c59      	adds	r1, r3, #1
 8018198:	d103      	bne.n	80181a2 <_raise_r+0x42>
 801819a:	2316      	movs	r3, #22
 801819c:	6003      	str	r3, [r0, #0]
 801819e:	2001      	movs	r0, #1
 80181a0:	e7e7      	b.n	8018172 <_raise_r+0x12>
 80181a2:	2100      	movs	r1, #0
 80181a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80181a8:	4620      	mov	r0, r4
 80181aa:	4798      	blx	r3
 80181ac:	2000      	movs	r0, #0
 80181ae:	e7e0      	b.n	8018172 <_raise_r+0x12>

080181b0 <raise>:
 80181b0:	4b02      	ldr	r3, [pc, #8]	@ (80181bc <raise+0xc>)
 80181b2:	4601      	mov	r1, r0
 80181b4:	6818      	ldr	r0, [r3, #0]
 80181b6:	f7ff bfd3 	b.w	8018160 <_raise_r>
 80181ba:	bf00      	nop
 80181bc:	20000094 	.word	0x20000094

080181c0 <_fstat_r>:
 80181c0:	b538      	push	{r3, r4, r5, lr}
 80181c2:	4d07      	ldr	r5, [pc, #28]	@ (80181e0 <_fstat_r+0x20>)
 80181c4:	2300      	movs	r3, #0
 80181c6:	4604      	mov	r4, r0
 80181c8:	4608      	mov	r0, r1
 80181ca:	4611      	mov	r1, r2
 80181cc:	602b      	str	r3, [r5, #0]
 80181ce:	f7f1 ff49 	bl	800a064 <_fstat>
 80181d2:	1c43      	adds	r3, r0, #1
 80181d4:	d102      	bne.n	80181dc <_fstat_r+0x1c>
 80181d6:	682b      	ldr	r3, [r5, #0]
 80181d8:	b103      	cbz	r3, 80181dc <_fstat_r+0x1c>
 80181da:	6023      	str	r3, [r4, #0]
 80181dc:	bd38      	pop	{r3, r4, r5, pc}
 80181de:	bf00      	nop
 80181e0:	2000098c 	.word	0x2000098c

080181e4 <_isatty_r>:
 80181e4:	b538      	push	{r3, r4, r5, lr}
 80181e6:	4d06      	ldr	r5, [pc, #24]	@ (8018200 <_isatty_r+0x1c>)
 80181e8:	2300      	movs	r3, #0
 80181ea:	4604      	mov	r4, r0
 80181ec:	4608      	mov	r0, r1
 80181ee:	602b      	str	r3, [r5, #0]
 80181f0:	f7f1 ff48 	bl	800a084 <_isatty>
 80181f4:	1c43      	adds	r3, r0, #1
 80181f6:	d102      	bne.n	80181fe <_isatty_r+0x1a>
 80181f8:	682b      	ldr	r3, [r5, #0]
 80181fa:	b103      	cbz	r3, 80181fe <_isatty_r+0x1a>
 80181fc:	6023      	str	r3, [r4, #0]
 80181fe:	bd38      	pop	{r3, r4, r5, pc}
 8018200:	2000098c 	.word	0x2000098c

08018204 <_kill_r>:
 8018204:	b538      	push	{r3, r4, r5, lr}
 8018206:	4d07      	ldr	r5, [pc, #28]	@ (8018224 <_kill_r+0x20>)
 8018208:	2300      	movs	r3, #0
 801820a:	4604      	mov	r4, r0
 801820c:	4608      	mov	r0, r1
 801820e:	4611      	mov	r1, r2
 8018210:	602b      	str	r3, [r5, #0]
 8018212:	f7f1 fec7 	bl	8009fa4 <_kill>
 8018216:	1c43      	adds	r3, r0, #1
 8018218:	d102      	bne.n	8018220 <_kill_r+0x1c>
 801821a:	682b      	ldr	r3, [r5, #0]
 801821c:	b103      	cbz	r3, 8018220 <_kill_r+0x1c>
 801821e:	6023      	str	r3, [r4, #0]
 8018220:	bd38      	pop	{r3, r4, r5, pc}
 8018222:	bf00      	nop
 8018224:	2000098c 	.word	0x2000098c

08018228 <_getpid_r>:
 8018228:	f7f1 beb4 	b.w	8009f94 <_getpid>

0801822c <_realloc_r>:
 801822c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018230:	4680      	mov	r8, r0
 8018232:	4615      	mov	r5, r2
 8018234:	460c      	mov	r4, r1
 8018236:	b921      	cbnz	r1, 8018242 <_realloc_r+0x16>
 8018238:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801823c:	4611      	mov	r1, r2
 801823e:	f7fe bdb3 	b.w	8016da8 <_malloc_r>
 8018242:	b92a      	cbnz	r2, 8018250 <_realloc_r+0x24>
 8018244:	f7ff f9f2 	bl	801762c <_free_r>
 8018248:	2400      	movs	r4, #0
 801824a:	4620      	mov	r0, r4
 801824c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018250:	f000 f81a 	bl	8018288 <_malloc_usable_size_r>
 8018254:	4285      	cmp	r5, r0
 8018256:	4606      	mov	r6, r0
 8018258:	d802      	bhi.n	8018260 <_realloc_r+0x34>
 801825a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801825e:	d8f4      	bhi.n	801824a <_realloc_r+0x1e>
 8018260:	4629      	mov	r1, r5
 8018262:	4640      	mov	r0, r8
 8018264:	f7fe fda0 	bl	8016da8 <_malloc_r>
 8018268:	4607      	mov	r7, r0
 801826a:	2800      	cmp	r0, #0
 801826c:	d0ec      	beq.n	8018248 <_realloc_r+0x1c>
 801826e:	42b5      	cmp	r5, r6
 8018270:	462a      	mov	r2, r5
 8018272:	4621      	mov	r1, r4
 8018274:	bf28      	it	cs
 8018276:	4632      	movcs	r2, r6
 8018278:	f7ff f9c3 	bl	8017602 <memcpy>
 801827c:	4621      	mov	r1, r4
 801827e:	4640      	mov	r0, r8
 8018280:	f7ff f9d4 	bl	801762c <_free_r>
 8018284:	463c      	mov	r4, r7
 8018286:	e7e0      	b.n	801824a <_realloc_r+0x1e>

08018288 <_malloc_usable_size_r>:
 8018288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801828c:	1f18      	subs	r0, r3, #4
 801828e:	2b00      	cmp	r3, #0
 8018290:	bfbc      	itt	lt
 8018292:	580b      	ldrlt	r3, [r1, r0]
 8018294:	18c0      	addlt	r0, r0, r3
 8018296:	4770      	bx	lr

08018298 <pow>:
 8018298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801829a:	ed2d 8b02 	vpush	{d8}
 801829e:	eeb0 8a40 	vmov.f32	s16, s0
 80182a2:	eef0 8a60 	vmov.f32	s17, s1
 80182a6:	ec55 4b11 	vmov	r4, r5, d1
 80182aa:	f000 f871 	bl	8018390 <__ieee754_pow>
 80182ae:	4622      	mov	r2, r4
 80182b0:	462b      	mov	r3, r5
 80182b2:	4620      	mov	r0, r4
 80182b4:	4629      	mov	r1, r5
 80182b6:	ec57 6b10 	vmov	r6, r7, d0
 80182ba:	f7f0 fa33 	bl	8008724 <__aeabi_dcmpun>
 80182be:	2800      	cmp	r0, #0
 80182c0:	d13b      	bne.n	801833a <pow+0xa2>
 80182c2:	ec51 0b18 	vmov	r0, r1, d8
 80182c6:	2200      	movs	r2, #0
 80182c8:	2300      	movs	r3, #0
 80182ca:	f7f0 f9f9 	bl	80086c0 <__aeabi_dcmpeq>
 80182ce:	b1b8      	cbz	r0, 8018300 <pow+0x68>
 80182d0:	2200      	movs	r2, #0
 80182d2:	2300      	movs	r3, #0
 80182d4:	4620      	mov	r0, r4
 80182d6:	4629      	mov	r1, r5
 80182d8:	f7f0 f9f2 	bl	80086c0 <__aeabi_dcmpeq>
 80182dc:	2800      	cmp	r0, #0
 80182de:	d146      	bne.n	801836e <pow+0xd6>
 80182e0:	ec45 4b10 	vmov	d0, r4, r5
 80182e4:	f000 f848 	bl	8018378 <finite>
 80182e8:	b338      	cbz	r0, 801833a <pow+0xa2>
 80182ea:	2200      	movs	r2, #0
 80182ec:	2300      	movs	r3, #0
 80182ee:	4620      	mov	r0, r4
 80182f0:	4629      	mov	r1, r5
 80182f2:	f7f0 f9ef 	bl	80086d4 <__aeabi_dcmplt>
 80182f6:	b300      	cbz	r0, 801833a <pow+0xa2>
 80182f8:	f7ff f954 	bl	80175a4 <__errno>
 80182fc:	2322      	movs	r3, #34	@ 0x22
 80182fe:	e01b      	b.n	8018338 <pow+0xa0>
 8018300:	ec47 6b10 	vmov	d0, r6, r7
 8018304:	f000 f838 	bl	8018378 <finite>
 8018308:	b9e0      	cbnz	r0, 8018344 <pow+0xac>
 801830a:	eeb0 0a48 	vmov.f32	s0, s16
 801830e:	eef0 0a68 	vmov.f32	s1, s17
 8018312:	f000 f831 	bl	8018378 <finite>
 8018316:	b1a8      	cbz	r0, 8018344 <pow+0xac>
 8018318:	ec45 4b10 	vmov	d0, r4, r5
 801831c:	f000 f82c 	bl	8018378 <finite>
 8018320:	b180      	cbz	r0, 8018344 <pow+0xac>
 8018322:	4632      	mov	r2, r6
 8018324:	463b      	mov	r3, r7
 8018326:	4630      	mov	r0, r6
 8018328:	4639      	mov	r1, r7
 801832a:	f7f0 f9fb 	bl	8008724 <__aeabi_dcmpun>
 801832e:	2800      	cmp	r0, #0
 8018330:	d0e2      	beq.n	80182f8 <pow+0x60>
 8018332:	f7ff f937 	bl	80175a4 <__errno>
 8018336:	2321      	movs	r3, #33	@ 0x21
 8018338:	6003      	str	r3, [r0, #0]
 801833a:	ecbd 8b02 	vpop	{d8}
 801833e:	ec47 6b10 	vmov	d0, r6, r7
 8018342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018344:	2200      	movs	r2, #0
 8018346:	2300      	movs	r3, #0
 8018348:	4630      	mov	r0, r6
 801834a:	4639      	mov	r1, r7
 801834c:	f7f0 f9b8 	bl	80086c0 <__aeabi_dcmpeq>
 8018350:	2800      	cmp	r0, #0
 8018352:	d0f2      	beq.n	801833a <pow+0xa2>
 8018354:	eeb0 0a48 	vmov.f32	s0, s16
 8018358:	eef0 0a68 	vmov.f32	s1, s17
 801835c:	f000 f80c 	bl	8018378 <finite>
 8018360:	2800      	cmp	r0, #0
 8018362:	d0ea      	beq.n	801833a <pow+0xa2>
 8018364:	ec45 4b10 	vmov	d0, r4, r5
 8018368:	f000 f806 	bl	8018378 <finite>
 801836c:	e7c3      	b.n	80182f6 <pow+0x5e>
 801836e:	4f01      	ldr	r7, [pc, #4]	@ (8018374 <pow+0xdc>)
 8018370:	2600      	movs	r6, #0
 8018372:	e7e2      	b.n	801833a <pow+0xa2>
 8018374:	3ff00000 	.word	0x3ff00000

08018378 <finite>:
 8018378:	b082      	sub	sp, #8
 801837a:	ed8d 0b00 	vstr	d0, [sp]
 801837e:	9801      	ldr	r0, [sp, #4]
 8018380:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8018384:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8018388:	0fc0      	lsrs	r0, r0, #31
 801838a:	b002      	add	sp, #8
 801838c:	4770      	bx	lr
	...

08018390 <__ieee754_pow>:
 8018390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018394:	b091      	sub	sp, #68	@ 0x44
 8018396:	ed8d 1b00 	vstr	d1, [sp]
 801839a:	e9dd 1900 	ldrd	r1, r9, [sp]
 801839e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80183a2:	ea5a 0001 	orrs.w	r0, sl, r1
 80183a6:	ec57 6b10 	vmov	r6, r7, d0
 80183aa:	d113      	bne.n	80183d4 <__ieee754_pow+0x44>
 80183ac:	19b3      	adds	r3, r6, r6
 80183ae:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80183b2:	4152      	adcs	r2, r2
 80183b4:	4298      	cmp	r0, r3
 80183b6:	4b98      	ldr	r3, [pc, #608]	@ (8018618 <__ieee754_pow+0x288>)
 80183b8:	4193      	sbcs	r3, r2
 80183ba:	f080 84ea 	bcs.w	8018d92 <__ieee754_pow+0xa02>
 80183be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80183c2:	4630      	mov	r0, r6
 80183c4:	4639      	mov	r1, r7
 80183c6:	f7ef fd5d 	bl	8007e84 <__adddf3>
 80183ca:	ec41 0b10 	vmov	d0, r0, r1
 80183ce:	b011      	add	sp, #68	@ 0x44
 80183d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183d4:	4a91      	ldr	r2, [pc, #580]	@ (801861c <__ieee754_pow+0x28c>)
 80183d6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80183da:	4590      	cmp	r8, r2
 80183dc:	463d      	mov	r5, r7
 80183de:	4633      	mov	r3, r6
 80183e0:	d806      	bhi.n	80183f0 <__ieee754_pow+0x60>
 80183e2:	d101      	bne.n	80183e8 <__ieee754_pow+0x58>
 80183e4:	2e00      	cmp	r6, #0
 80183e6:	d1ea      	bne.n	80183be <__ieee754_pow+0x2e>
 80183e8:	4592      	cmp	sl, r2
 80183ea:	d801      	bhi.n	80183f0 <__ieee754_pow+0x60>
 80183ec:	d10e      	bne.n	801840c <__ieee754_pow+0x7c>
 80183ee:	b169      	cbz	r1, 801840c <__ieee754_pow+0x7c>
 80183f0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80183f4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80183f8:	431d      	orrs	r5, r3
 80183fa:	d1e0      	bne.n	80183be <__ieee754_pow+0x2e>
 80183fc:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018400:	18db      	adds	r3, r3, r3
 8018402:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8018406:	4152      	adcs	r2, r2
 8018408:	429d      	cmp	r5, r3
 801840a:	e7d4      	b.n	80183b6 <__ieee754_pow+0x26>
 801840c:	2d00      	cmp	r5, #0
 801840e:	46c3      	mov	fp, r8
 8018410:	da3a      	bge.n	8018488 <__ieee754_pow+0xf8>
 8018412:	4a83      	ldr	r2, [pc, #524]	@ (8018620 <__ieee754_pow+0x290>)
 8018414:	4592      	cmp	sl, r2
 8018416:	d84d      	bhi.n	80184b4 <__ieee754_pow+0x124>
 8018418:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 801841c:	4592      	cmp	sl, r2
 801841e:	f240 84c7 	bls.w	8018db0 <__ieee754_pow+0xa20>
 8018422:	ea4f 522a 	mov.w	r2, sl, asr #20
 8018426:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801842a:	2a14      	cmp	r2, #20
 801842c:	dd0f      	ble.n	801844e <__ieee754_pow+0xbe>
 801842e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8018432:	fa21 f402 	lsr.w	r4, r1, r2
 8018436:	fa04 f202 	lsl.w	r2, r4, r2
 801843a:	428a      	cmp	r2, r1
 801843c:	f040 84b8 	bne.w	8018db0 <__ieee754_pow+0xa20>
 8018440:	f004 0401 	and.w	r4, r4, #1
 8018444:	f1c4 0402 	rsb	r4, r4, #2
 8018448:	2900      	cmp	r1, #0
 801844a:	d158      	bne.n	80184fe <__ieee754_pow+0x16e>
 801844c:	e00e      	b.n	801846c <__ieee754_pow+0xdc>
 801844e:	2900      	cmp	r1, #0
 8018450:	d154      	bne.n	80184fc <__ieee754_pow+0x16c>
 8018452:	f1c2 0214 	rsb	r2, r2, #20
 8018456:	fa4a f402 	asr.w	r4, sl, r2
 801845a:	fa04 f202 	lsl.w	r2, r4, r2
 801845e:	4552      	cmp	r2, sl
 8018460:	f040 84a3 	bne.w	8018daa <__ieee754_pow+0xa1a>
 8018464:	f004 0401 	and.w	r4, r4, #1
 8018468:	f1c4 0402 	rsb	r4, r4, #2
 801846c:	4a6d      	ldr	r2, [pc, #436]	@ (8018624 <__ieee754_pow+0x294>)
 801846e:	4592      	cmp	sl, r2
 8018470:	d12e      	bne.n	80184d0 <__ieee754_pow+0x140>
 8018472:	f1b9 0f00 	cmp.w	r9, #0
 8018476:	f280 8494 	bge.w	8018da2 <__ieee754_pow+0xa12>
 801847a:	496a      	ldr	r1, [pc, #424]	@ (8018624 <__ieee754_pow+0x294>)
 801847c:	4632      	mov	r2, r6
 801847e:	463b      	mov	r3, r7
 8018480:	2000      	movs	r0, #0
 8018482:	f7ef ffdf 	bl	8008444 <__aeabi_ddiv>
 8018486:	e7a0      	b.n	80183ca <__ieee754_pow+0x3a>
 8018488:	2400      	movs	r4, #0
 801848a:	bbc1      	cbnz	r1, 80184fe <__ieee754_pow+0x16e>
 801848c:	4a63      	ldr	r2, [pc, #396]	@ (801861c <__ieee754_pow+0x28c>)
 801848e:	4592      	cmp	sl, r2
 8018490:	d1ec      	bne.n	801846c <__ieee754_pow+0xdc>
 8018492:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8018496:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 801849a:	431a      	orrs	r2, r3
 801849c:	f000 8479 	beq.w	8018d92 <__ieee754_pow+0xa02>
 80184a0:	4b61      	ldr	r3, [pc, #388]	@ (8018628 <__ieee754_pow+0x298>)
 80184a2:	4598      	cmp	r8, r3
 80184a4:	d908      	bls.n	80184b8 <__ieee754_pow+0x128>
 80184a6:	f1b9 0f00 	cmp.w	r9, #0
 80184aa:	f2c0 8476 	blt.w	8018d9a <__ieee754_pow+0xa0a>
 80184ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80184b2:	e78a      	b.n	80183ca <__ieee754_pow+0x3a>
 80184b4:	2402      	movs	r4, #2
 80184b6:	e7e8      	b.n	801848a <__ieee754_pow+0xfa>
 80184b8:	f1b9 0f00 	cmp.w	r9, #0
 80184bc:	f04f 0000 	mov.w	r0, #0
 80184c0:	f04f 0100 	mov.w	r1, #0
 80184c4:	da81      	bge.n	80183ca <__ieee754_pow+0x3a>
 80184c6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80184ca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80184ce:	e77c      	b.n	80183ca <__ieee754_pow+0x3a>
 80184d0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80184d4:	d106      	bne.n	80184e4 <__ieee754_pow+0x154>
 80184d6:	4632      	mov	r2, r6
 80184d8:	463b      	mov	r3, r7
 80184da:	4630      	mov	r0, r6
 80184dc:	4639      	mov	r1, r7
 80184de:	f7ef fe87 	bl	80081f0 <__aeabi_dmul>
 80184e2:	e772      	b.n	80183ca <__ieee754_pow+0x3a>
 80184e4:	4a51      	ldr	r2, [pc, #324]	@ (801862c <__ieee754_pow+0x29c>)
 80184e6:	4591      	cmp	r9, r2
 80184e8:	d109      	bne.n	80184fe <__ieee754_pow+0x16e>
 80184ea:	2d00      	cmp	r5, #0
 80184ec:	db07      	blt.n	80184fe <__ieee754_pow+0x16e>
 80184ee:	ec47 6b10 	vmov	d0, r6, r7
 80184f2:	b011      	add	sp, #68	@ 0x44
 80184f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184f8:	f000 bd52 	b.w	8018fa0 <__ieee754_sqrt>
 80184fc:	2400      	movs	r4, #0
 80184fe:	ec47 6b10 	vmov	d0, r6, r7
 8018502:	9302      	str	r3, [sp, #8]
 8018504:	f000 fc88 	bl	8018e18 <fabs>
 8018508:	9b02      	ldr	r3, [sp, #8]
 801850a:	ec51 0b10 	vmov	r0, r1, d0
 801850e:	bb53      	cbnz	r3, 8018566 <__ieee754_pow+0x1d6>
 8018510:	4b44      	ldr	r3, [pc, #272]	@ (8018624 <__ieee754_pow+0x294>)
 8018512:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8018516:	429a      	cmp	r2, r3
 8018518:	d002      	beq.n	8018520 <__ieee754_pow+0x190>
 801851a:	f1b8 0f00 	cmp.w	r8, #0
 801851e:	d122      	bne.n	8018566 <__ieee754_pow+0x1d6>
 8018520:	f1b9 0f00 	cmp.w	r9, #0
 8018524:	da05      	bge.n	8018532 <__ieee754_pow+0x1a2>
 8018526:	4602      	mov	r2, r0
 8018528:	460b      	mov	r3, r1
 801852a:	2000      	movs	r0, #0
 801852c:	493d      	ldr	r1, [pc, #244]	@ (8018624 <__ieee754_pow+0x294>)
 801852e:	f7ef ff89 	bl	8008444 <__aeabi_ddiv>
 8018532:	2d00      	cmp	r5, #0
 8018534:	f6bf af49 	bge.w	80183ca <__ieee754_pow+0x3a>
 8018538:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 801853c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8018540:	ea58 0804 	orrs.w	r8, r8, r4
 8018544:	d108      	bne.n	8018558 <__ieee754_pow+0x1c8>
 8018546:	4602      	mov	r2, r0
 8018548:	460b      	mov	r3, r1
 801854a:	4610      	mov	r0, r2
 801854c:	4619      	mov	r1, r3
 801854e:	f7ef fc97 	bl	8007e80 <__aeabi_dsub>
 8018552:	4602      	mov	r2, r0
 8018554:	460b      	mov	r3, r1
 8018556:	e794      	b.n	8018482 <__ieee754_pow+0xf2>
 8018558:	2c01      	cmp	r4, #1
 801855a:	f47f af36 	bne.w	80183ca <__ieee754_pow+0x3a>
 801855e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8018562:	4619      	mov	r1, r3
 8018564:	e731      	b.n	80183ca <__ieee754_pow+0x3a>
 8018566:	0feb      	lsrs	r3, r5, #31
 8018568:	3b01      	subs	r3, #1
 801856a:	ea53 0204 	orrs.w	r2, r3, r4
 801856e:	d102      	bne.n	8018576 <__ieee754_pow+0x1e6>
 8018570:	4632      	mov	r2, r6
 8018572:	463b      	mov	r3, r7
 8018574:	e7e9      	b.n	801854a <__ieee754_pow+0x1ba>
 8018576:	3c01      	subs	r4, #1
 8018578:	431c      	orrs	r4, r3
 801857a:	d016      	beq.n	80185aa <__ieee754_pow+0x21a>
 801857c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8018608 <__ieee754_pow+0x278>
 8018580:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8018584:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018588:	f240 8112 	bls.w	80187b0 <__ieee754_pow+0x420>
 801858c:	4b28      	ldr	r3, [pc, #160]	@ (8018630 <__ieee754_pow+0x2a0>)
 801858e:	459a      	cmp	sl, r3
 8018590:	4b25      	ldr	r3, [pc, #148]	@ (8018628 <__ieee754_pow+0x298>)
 8018592:	d916      	bls.n	80185c2 <__ieee754_pow+0x232>
 8018594:	4598      	cmp	r8, r3
 8018596:	d80b      	bhi.n	80185b0 <__ieee754_pow+0x220>
 8018598:	f1b9 0f00 	cmp.w	r9, #0
 801859c:	da0b      	bge.n	80185b6 <__ieee754_pow+0x226>
 801859e:	2000      	movs	r0, #0
 80185a0:	b011      	add	sp, #68	@ 0x44
 80185a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185a6:	f000 bcf3 	b.w	8018f90 <__math_oflow>
 80185aa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8018610 <__ieee754_pow+0x280>
 80185ae:	e7e7      	b.n	8018580 <__ieee754_pow+0x1f0>
 80185b0:	f1b9 0f00 	cmp.w	r9, #0
 80185b4:	dcf3      	bgt.n	801859e <__ieee754_pow+0x20e>
 80185b6:	2000      	movs	r0, #0
 80185b8:	b011      	add	sp, #68	@ 0x44
 80185ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185be:	f000 bcdf 	b.w	8018f80 <__math_uflow>
 80185c2:	4598      	cmp	r8, r3
 80185c4:	d20c      	bcs.n	80185e0 <__ieee754_pow+0x250>
 80185c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80185ca:	2200      	movs	r2, #0
 80185cc:	2300      	movs	r3, #0
 80185ce:	f7f0 f881 	bl	80086d4 <__aeabi_dcmplt>
 80185d2:	3800      	subs	r0, #0
 80185d4:	bf18      	it	ne
 80185d6:	2001      	movne	r0, #1
 80185d8:	f1b9 0f00 	cmp.w	r9, #0
 80185dc:	daec      	bge.n	80185b8 <__ieee754_pow+0x228>
 80185de:	e7df      	b.n	80185a0 <__ieee754_pow+0x210>
 80185e0:	4b10      	ldr	r3, [pc, #64]	@ (8018624 <__ieee754_pow+0x294>)
 80185e2:	4598      	cmp	r8, r3
 80185e4:	f04f 0200 	mov.w	r2, #0
 80185e8:	d924      	bls.n	8018634 <__ieee754_pow+0x2a4>
 80185ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80185ee:	2300      	movs	r3, #0
 80185f0:	f7f0 f870 	bl	80086d4 <__aeabi_dcmplt>
 80185f4:	3800      	subs	r0, #0
 80185f6:	bf18      	it	ne
 80185f8:	2001      	movne	r0, #1
 80185fa:	f1b9 0f00 	cmp.w	r9, #0
 80185fe:	dccf      	bgt.n	80185a0 <__ieee754_pow+0x210>
 8018600:	e7da      	b.n	80185b8 <__ieee754_pow+0x228>
 8018602:	bf00      	nop
 8018604:	f3af 8000 	nop.w
 8018608:	00000000 	.word	0x00000000
 801860c:	3ff00000 	.word	0x3ff00000
 8018610:	00000000 	.word	0x00000000
 8018614:	bff00000 	.word	0xbff00000
 8018618:	fff00000 	.word	0xfff00000
 801861c:	7ff00000 	.word	0x7ff00000
 8018620:	433fffff 	.word	0x433fffff
 8018624:	3ff00000 	.word	0x3ff00000
 8018628:	3fefffff 	.word	0x3fefffff
 801862c:	3fe00000 	.word	0x3fe00000
 8018630:	43f00000 	.word	0x43f00000
 8018634:	4b5a      	ldr	r3, [pc, #360]	@ (80187a0 <__ieee754_pow+0x410>)
 8018636:	f7ef fc23 	bl	8007e80 <__aeabi_dsub>
 801863a:	a351      	add	r3, pc, #324	@ (adr r3, 8018780 <__ieee754_pow+0x3f0>)
 801863c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018640:	4604      	mov	r4, r0
 8018642:	460d      	mov	r5, r1
 8018644:	f7ef fdd4 	bl	80081f0 <__aeabi_dmul>
 8018648:	a34f      	add	r3, pc, #316	@ (adr r3, 8018788 <__ieee754_pow+0x3f8>)
 801864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801864e:	4606      	mov	r6, r0
 8018650:	460f      	mov	r7, r1
 8018652:	4620      	mov	r0, r4
 8018654:	4629      	mov	r1, r5
 8018656:	f7ef fdcb 	bl	80081f0 <__aeabi_dmul>
 801865a:	4b52      	ldr	r3, [pc, #328]	@ (80187a4 <__ieee754_pow+0x414>)
 801865c:	4682      	mov	sl, r0
 801865e:	468b      	mov	fp, r1
 8018660:	2200      	movs	r2, #0
 8018662:	4620      	mov	r0, r4
 8018664:	4629      	mov	r1, r5
 8018666:	f7ef fdc3 	bl	80081f0 <__aeabi_dmul>
 801866a:	4602      	mov	r2, r0
 801866c:	460b      	mov	r3, r1
 801866e:	a148      	add	r1, pc, #288	@ (adr r1, 8018790 <__ieee754_pow+0x400>)
 8018670:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018674:	f7ef fc04 	bl	8007e80 <__aeabi_dsub>
 8018678:	4622      	mov	r2, r4
 801867a:	462b      	mov	r3, r5
 801867c:	f7ef fdb8 	bl	80081f0 <__aeabi_dmul>
 8018680:	4602      	mov	r2, r0
 8018682:	460b      	mov	r3, r1
 8018684:	2000      	movs	r0, #0
 8018686:	4948      	ldr	r1, [pc, #288]	@ (80187a8 <__ieee754_pow+0x418>)
 8018688:	f7ef fbfa 	bl	8007e80 <__aeabi_dsub>
 801868c:	4622      	mov	r2, r4
 801868e:	4680      	mov	r8, r0
 8018690:	4689      	mov	r9, r1
 8018692:	462b      	mov	r3, r5
 8018694:	4620      	mov	r0, r4
 8018696:	4629      	mov	r1, r5
 8018698:	f7ef fdaa 	bl	80081f0 <__aeabi_dmul>
 801869c:	4602      	mov	r2, r0
 801869e:	460b      	mov	r3, r1
 80186a0:	4640      	mov	r0, r8
 80186a2:	4649      	mov	r1, r9
 80186a4:	f7ef fda4 	bl	80081f0 <__aeabi_dmul>
 80186a8:	a33b      	add	r3, pc, #236	@ (adr r3, 8018798 <__ieee754_pow+0x408>)
 80186aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186ae:	f7ef fd9f 	bl	80081f0 <__aeabi_dmul>
 80186b2:	4602      	mov	r2, r0
 80186b4:	460b      	mov	r3, r1
 80186b6:	4650      	mov	r0, sl
 80186b8:	4659      	mov	r1, fp
 80186ba:	f7ef fbe1 	bl	8007e80 <__aeabi_dsub>
 80186be:	4602      	mov	r2, r0
 80186c0:	460b      	mov	r3, r1
 80186c2:	4680      	mov	r8, r0
 80186c4:	4689      	mov	r9, r1
 80186c6:	4630      	mov	r0, r6
 80186c8:	4639      	mov	r1, r7
 80186ca:	f7ef fbdb 	bl	8007e84 <__adddf3>
 80186ce:	2400      	movs	r4, #0
 80186d0:	4632      	mov	r2, r6
 80186d2:	463b      	mov	r3, r7
 80186d4:	4620      	mov	r0, r4
 80186d6:	460d      	mov	r5, r1
 80186d8:	f7ef fbd2 	bl	8007e80 <__aeabi_dsub>
 80186dc:	4602      	mov	r2, r0
 80186de:	460b      	mov	r3, r1
 80186e0:	4640      	mov	r0, r8
 80186e2:	4649      	mov	r1, r9
 80186e4:	f7ef fbcc 	bl	8007e80 <__aeabi_dsub>
 80186e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80186ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80186f0:	2300      	movs	r3, #0
 80186f2:	9304      	str	r3, [sp, #16]
 80186f4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80186f8:	4606      	mov	r6, r0
 80186fa:	460f      	mov	r7, r1
 80186fc:	4652      	mov	r2, sl
 80186fe:	465b      	mov	r3, fp
 8018700:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018704:	f7ef fbbc 	bl	8007e80 <__aeabi_dsub>
 8018708:	4622      	mov	r2, r4
 801870a:	462b      	mov	r3, r5
 801870c:	f7ef fd70 	bl	80081f0 <__aeabi_dmul>
 8018710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018714:	4680      	mov	r8, r0
 8018716:	4689      	mov	r9, r1
 8018718:	4630      	mov	r0, r6
 801871a:	4639      	mov	r1, r7
 801871c:	f7ef fd68 	bl	80081f0 <__aeabi_dmul>
 8018720:	4602      	mov	r2, r0
 8018722:	460b      	mov	r3, r1
 8018724:	4640      	mov	r0, r8
 8018726:	4649      	mov	r1, r9
 8018728:	f7ef fbac 	bl	8007e84 <__adddf3>
 801872c:	4652      	mov	r2, sl
 801872e:	465b      	mov	r3, fp
 8018730:	4606      	mov	r6, r0
 8018732:	460f      	mov	r7, r1
 8018734:	4620      	mov	r0, r4
 8018736:	4629      	mov	r1, r5
 8018738:	f7ef fd5a 	bl	80081f0 <__aeabi_dmul>
 801873c:	460b      	mov	r3, r1
 801873e:	4602      	mov	r2, r0
 8018740:	4680      	mov	r8, r0
 8018742:	4689      	mov	r9, r1
 8018744:	4630      	mov	r0, r6
 8018746:	4639      	mov	r1, r7
 8018748:	f7ef fb9c 	bl	8007e84 <__adddf3>
 801874c:	4b17      	ldr	r3, [pc, #92]	@ (80187ac <__ieee754_pow+0x41c>)
 801874e:	4299      	cmp	r1, r3
 8018750:	4604      	mov	r4, r0
 8018752:	460d      	mov	r5, r1
 8018754:	468a      	mov	sl, r1
 8018756:	468b      	mov	fp, r1
 8018758:	f340 82ef 	ble.w	8018d3a <__ieee754_pow+0x9aa>
 801875c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8018760:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8018764:	4303      	orrs	r3, r0
 8018766:	f000 81e8 	beq.w	8018b3a <__ieee754_pow+0x7aa>
 801876a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801876e:	2200      	movs	r2, #0
 8018770:	2300      	movs	r3, #0
 8018772:	f7ef ffaf 	bl	80086d4 <__aeabi_dcmplt>
 8018776:	3800      	subs	r0, #0
 8018778:	bf18      	it	ne
 801877a:	2001      	movne	r0, #1
 801877c:	e710      	b.n	80185a0 <__ieee754_pow+0x210>
 801877e:	bf00      	nop
 8018780:	60000000 	.word	0x60000000
 8018784:	3ff71547 	.word	0x3ff71547
 8018788:	f85ddf44 	.word	0xf85ddf44
 801878c:	3e54ae0b 	.word	0x3e54ae0b
 8018790:	55555555 	.word	0x55555555
 8018794:	3fd55555 	.word	0x3fd55555
 8018798:	652b82fe 	.word	0x652b82fe
 801879c:	3ff71547 	.word	0x3ff71547
 80187a0:	3ff00000 	.word	0x3ff00000
 80187a4:	3fd00000 	.word	0x3fd00000
 80187a8:	3fe00000 	.word	0x3fe00000
 80187ac:	408fffff 	.word	0x408fffff
 80187b0:	4bd5      	ldr	r3, [pc, #852]	@ (8018b08 <__ieee754_pow+0x778>)
 80187b2:	402b      	ands	r3, r5
 80187b4:	2200      	movs	r2, #0
 80187b6:	b92b      	cbnz	r3, 80187c4 <__ieee754_pow+0x434>
 80187b8:	4bd4      	ldr	r3, [pc, #848]	@ (8018b0c <__ieee754_pow+0x77c>)
 80187ba:	f7ef fd19 	bl	80081f0 <__aeabi_dmul>
 80187be:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80187c2:	468b      	mov	fp, r1
 80187c4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80187c8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80187cc:	4413      	add	r3, r2
 80187ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80187d0:	4bcf      	ldr	r3, [pc, #828]	@ (8018b10 <__ieee754_pow+0x780>)
 80187d2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80187d6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80187da:	459b      	cmp	fp, r3
 80187dc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80187e0:	dd08      	ble.n	80187f4 <__ieee754_pow+0x464>
 80187e2:	4bcc      	ldr	r3, [pc, #816]	@ (8018b14 <__ieee754_pow+0x784>)
 80187e4:	459b      	cmp	fp, r3
 80187e6:	f340 81a5 	ble.w	8018b34 <__ieee754_pow+0x7a4>
 80187ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80187ec:	3301      	adds	r3, #1
 80187ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80187f0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80187f4:	f04f 0a00 	mov.w	sl, #0
 80187f8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80187fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80187fe:	4bc6      	ldr	r3, [pc, #792]	@ (8018b18 <__ieee754_pow+0x788>)
 8018800:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8018804:	ed93 7b00 	vldr	d7, [r3]
 8018808:	4629      	mov	r1, r5
 801880a:	ec53 2b17 	vmov	r2, r3, d7
 801880e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8018812:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8018816:	f7ef fb33 	bl	8007e80 <__aeabi_dsub>
 801881a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801881e:	4606      	mov	r6, r0
 8018820:	460f      	mov	r7, r1
 8018822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018826:	f7ef fb2d 	bl	8007e84 <__adddf3>
 801882a:	4602      	mov	r2, r0
 801882c:	460b      	mov	r3, r1
 801882e:	2000      	movs	r0, #0
 8018830:	49ba      	ldr	r1, [pc, #744]	@ (8018b1c <__ieee754_pow+0x78c>)
 8018832:	f7ef fe07 	bl	8008444 <__aeabi_ddiv>
 8018836:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801883a:	4602      	mov	r2, r0
 801883c:	460b      	mov	r3, r1
 801883e:	4630      	mov	r0, r6
 8018840:	4639      	mov	r1, r7
 8018842:	f7ef fcd5 	bl	80081f0 <__aeabi_dmul>
 8018846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801884a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 801884e:	106d      	asrs	r5, r5, #1
 8018850:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8018854:	f04f 0b00 	mov.w	fp, #0
 8018858:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 801885c:	4661      	mov	r1, ip
 801885e:	2200      	movs	r2, #0
 8018860:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8018864:	4658      	mov	r0, fp
 8018866:	46e1      	mov	r9, ip
 8018868:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 801886c:	4614      	mov	r4, r2
 801886e:	461d      	mov	r5, r3
 8018870:	f7ef fcbe 	bl	80081f0 <__aeabi_dmul>
 8018874:	4602      	mov	r2, r0
 8018876:	460b      	mov	r3, r1
 8018878:	4630      	mov	r0, r6
 801887a:	4639      	mov	r1, r7
 801887c:	f7ef fb00 	bl	8007e80 <__aeabi_dsub>
 8018880:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018884:	4606      	mov	r6, r0
 8018886:	460f      	mov	r7, r1
 8018888:	4620      	mov	r0, r4
 801888a:	4629      	mov	r1, r5
 801888c:	f7ef faf8 	bl	8007e80 <__aeabi_dsub>
 8018890:	4602      	mov	r2, r0
 8018892:	460b      	mov	r3, r1
 8018894:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018898:	f7ef faf2 	bl	8007e80 <__aeabi_dsub>
 801889c:	465a      	mov	r2, fp
 801889e:	464b      	mov	r3, r9
 80188a0:	f7ef fca6 	bl	80081f0 <__aeabi_dmul>
 80188a4:	4602      	mov	r2, r0
 80188a6:	460b      	mov	r3, r1
 80188a8:	4630      	mov	r0, r6
 80188aa:	4639      	mov	r1, r7
 80188ac:	f7ef fae8 	bl	8007e80 <__aeabi_dsub>
 80188b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80188b4:	f7ef fc9c 	bl	80081f0 <__aeabi_dmul>
 80188b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80188bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80188c0:	4610      	mov	r0, r2
 80188c2:	4619      	mov	r1, r3
 80188c4:	f7ef fc94 	bl	80081f0 <__aeabi_dmul>
 80188c8:	a37d      	add	r3, pc, #500	@ (adr r3, 8018ac0 <__ieee754_pow+0x730>)
 80188ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188ce:	4604      	mov	r4, r0
 80188d0:	460d      	mov	r5, r1
 80188d2:	f7ef fc8d 	bl	80081f0 <__aeabi_dmul>
 80188d6:	a37c      	add	r3, pc, #496	@ (adr r3, 8018ac8 <__ieee754_pow+0x738>)
 80188d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188dc:	f7ef fad2 	bl	8007e84 <__adddf3>
 80188e0:	4622      	mov	r2, r4
 80188e2:	462b      	mov	r3, r5
 80188e4:	f7ef fc84 	bl	80081f0 <__aeabi_dmul>
 80188e8:	a379      	add	r3, pc, #484	@ (adr r3, 8018ad0 <__ieee754_pow+0x740>)
 80188ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188ee:	f7ef fac9 	bl	8007e84 <__adddf3>
 80188f2:	4622      	mov	r2, r4
 80188f4:	462b      	mov	r3, r5
 80188f6:	f7ef fc7b 	bl	80081f0 <__aeabi_dmul>
 80188fa:	a377      	add	r3, pc, #476	@ (adr r3, 8018ad8 <__ieee754_pow+0x748>)
 80188fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018900:	f7ef fac0 	bl	8007e84 <__adddf3>
 8018904:	4622      	mov	r2, r4
 8018906:	462b      	mov	r3, r5
 8018908:	f7ef fc72 	bl	80081f0 <__aeabi_dmul>
 801890c:	a374      	add	r3, pc, #464	@ (adr r3, 8018ae0 <__ieee754_pow+0x750>)
 801890e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018912:	f7ef fab7 	bl	8007e84 <__adddf3>
 8018916:	4622      	mov	r2, r4
 8018918:	462b      	mov	r3, r5
 801891a:	f7ef fc69 	bl	80081f0 <__aeabi_dmul>
 801891e:	a372      	add	r3, pc, #456	@ (adr r3, 8018ae8 <__ieee754_pow+0x758>)
 8018920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018924:	f7ef faae 	bl	8007e84 <__adddf3>
 8018928:	4622      	mov	r2, r4
 801892a:	4606      	mov	r6, r0
 801892c:	460f      	mov	r7, r1
 801892e:	462b      	mov	r3, r5
 8018930:	4620      	mov	r0, r4
 8018932:	4629      	mov	r1, r5
 8018934:	f7ef fc5c 	bl	80081f0 <__aeabi_dmul>
 8018938:	4602      	mov	r2, r0
 801893a:	460b      	mov	r3, r1
 801893c:	4630      	mov	r0, r6
 801893e:	4639      	mov	r1, r7
 8018940:	f7ef fc56 	bl	80081f0 <__aeabi_dmul>
 8018944:	465a      	mov	r2, fp
 8018946:	4604      	mov	r4, r0
 8018948:	460d      	mov	r5, r1
 801894a:	464b      	mov	r3, r9
 801894c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018950:	f7ef fa98 	bl	8007e84 <__adddf3>
 8018954:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018958:	f7ef fc4a 	bl	80081f0 <__aeabi_dmul>
 801895c:	4622      	mov	r2, r4
 801895e:	462b      	mov	r3, r5
 8018960:	f7ef fa90 	bl	8007e84 <__adddf3>
 8018964:	465a      	mov	r2, fp
 8018966:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801896a:	464b      	mov	r3, r9
 801896c:	4658      	mov	r0, fp
 801896e:	4649      	mov	r1, r9
 8018970:	f7ef fc3e 	bl	80081f0 <__aeabi_dmul>
 8018974:	4b6a      	ldr	r3, [pc, #424]	@ (8018b20 <__ieee754_pow+0x790>)
 8018976:	2200      	movs	r2, #0
 8018978:	4606      	mov	r6, r0
 801897a:	460f      	mov	r7, r1
 801897c:	f7ef fa82 	bl	8007e84 <__adddf3>
 8018980:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8018984:	f7ef fa7e 	bl	8007e84 <__adddf3>
 8018988:	46d8      	mov	r8, fp
 801898a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 801898e:	460d      	mov	r5, r1
 8018990:	465a      	mov	r2, fp
 8018992:	460b      	mov	r3, r1
 8018994:	4640      	mov	r0, r8
 8018996:	4649      	mov	r1, r9
 8018998:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 801899c:	f7ef fc28 	bl	80081f0 <__aeabi_dmul>
 80189a0:	465c      	mov	r4, fp
 80189a2:	4680      	mov	r8, r0
 80189a4:	4689      	mov	r9, r1
 80189a6:	4b5e      	ldr	r3, [pc, #376]	@ (8018b20 <__ieee754_pow+0x790>)
 80189a8:	2200      	movs	r2, #0
 80189aa:	4620      	mov	r0, r4
 80189ac:	4629      	mov	r1, r5
 80189ae:	f7ef fa67 	bl	8007e80 <__aeabi_dsub>
 80189b2:	4632      	mov	r2, r6
 80189b4:	463b      	mov	r3, r7
 80189b6:	f7ef fa63 	bl	8007e80 <__aeabi_dsub>
 80189ba:	4602      	mov	r2, r0
 80189bc:	460b      	mov	r3, r1
 80189be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80189c2:	f7ef fa5d 	bl	8007e80 <__aeabi_dsub>
 80189c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80189ca:	f7ef fc11 	bl	80081f0 <__aeabi_dmul>
 80189ce:	4622      	mov	r2, r4
 80189d0:	4606      	mov	r6, r0
 80189d2:	460f      	mov	r7, r1
 80189d4:	462b      	mov	r3, r5
 80189d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80189da:	f7ef fc09 	bl	80081f0 <__aeabi_dmul>
 80189de:	4602      	mov	r2, r0
 80189e0:	460b      	mov	r3, r1
 80189e2:	4630      	mov	r0, r6
 80189e4:	4639      	mov	r1, r7
 80189e6:	f7ef fa4d 	bl	8007e84 <__adddf3>
 80189ea:	4606      	mov	r6, r0
 80189ec:	460f      	mov	r7, r1
 80189ee:	4602      	mov	r2, r0
 80189f0:	460b      	mov	r3, r1
 80189f2:	4640      	mov	r0, r8
 80189f4:	4649      	mov	r1, r9
 80189f6:	f7ef fa45 	bl	8007e84 <__adddf3>
 80189fa:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80189fe:	a33c      	add	r3, pc, #240	@ (adr r3, 8018af0 <__ieee754_pow+0x760>)
 8018a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a04:	4658      	mov	r0, fp
 8018a06:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8018a0a:	460d      	mov	r5, r1
 8018a0c:	f7ef fbf0 	bl	80081f0 <__aeabi_dmul>
 8018a10:	465c      	mov	r4, fp
 8018a12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018a16:	4642      	mov	r2, r8
 8018a18:	464b      	mov	r3, r9
 8018a1a:	4620      	mov	r0, r4
 8018a1c:	4629      	mov	r1, r5
 8018a1e:	f7ef fa2f 	bl	8007e80 <__aeabi_dsub>
 8018a22:	4602      	mov	r2, r0
 8018a24:	460b      	mov	r3, r1
 8018a26:	4630      	mov	r0, r6
 8018a28:	4639      	mov	r1, r7
 8018a2a:	f7ef fa29 	bl	8007e80 <__aeabi_dsub>
 8018a2e:	a332      	add	r3, pc, #200	@ (adr r3, 8018af8 <__ieee754_pow+0x768>)
 8018a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a34:	f7ef fbdc 	bl	80081f0 <__aeabi_dmul>
 8018a38:	a331      	add	r3, pc, #196	@ (adr r3, 8018b00 <__ieee754_pow+0x770>)
 8018a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a3e:	4606      	mov	r6, r0
 8018a40:	460f      	mov	r7, r1
 8018a42:	4620      	mov	r0, r4
 8018a44:	4629      	mov	r1, r5
 8018a46:	f7ef fbd3 	bl	80081f0 <__aeabi_dmul>
 8018a4a:	4602      	mov	r2, r0
 8018a4c:	460b      	mov	r3, r1
 8018a4e:	4630      	mov	r0, r6
 8018a50:	4639      	mov	r1, r7
 8018a52:	f7ef fa17 	bl	8007e84 <__adddf3>
 8018a56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018a58:	4b32      	ldr	r3, [pc, #200]	@ (8018b24 <__ieee754_pow+0x794>)
 8018a5a:	4413      	add	r3, r2
 8018a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a60:	f7ef fa10 	bl	8007e84 <__adddf3>
 8018a64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018a68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8018a6a:	f7ef fb57 	bl	800811c <__aeabi_i2d>
 8018a6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018a70:	4b2d      	ldr	r3, [pc, #180]	@ (8018b28 <__ieee754_pow+0x798>)
 8018a72:	4413      	add	r3, r2
 8018a74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018a78:	4606      	mov	r6, r0
 8018a7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018a7e:	460f      	mov	r7, r1
 8018a80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018a84:	f7ef f9fe 	bl	8007e84 <__adddf3>
 8018a88:	4642      	mov	r2, r8
 8018a8a:	464b      	mov	r3, r9
 8018a8c:	f7ef f9fa 	bl	8007e84 <__adddf3>
 8018a90:	4632      	mov	r2, r6
 8018a92:	463b      	mov	r3, r7
 8018a94:	f7ef f9f6 	bl	8007e84 <__adddf3>
 8018a98:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8018a9c:	4632      	mov	r2, r6
 8018a9e:	463b      	mov	r3, r7
 8018aa0:	4658      	mov	r0, fp
 8018aa2:	460d      	mov	r5, r1
 8018aa4:	f7ef f9ec 	bl	8007e80 <__aeabi_dsub>
 8018aa8:	4642      	mov	r2, r8
 8018aaa:	464b      	mov	r3, r9
 8018aac:	f7ef f9e8 	bl	8007e80 <__aeabi_dsub>
 8018ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018ab4:	f7ef f9e4 	bl	8007e80 <__aeabi_dsub>
 8018ab8:	465c      	mov	r4, fp
 8018aba:	4602      	mov	r2, r0
 8018abc:	e036      	b.n	8018b2c <__ieee754_pow+0x79c>
 8018abe:	bf00      	nop
 8018ac0:	4a454eef 	.word	0x4a454eef
 8018ac4:	3fca7e28 	.word	0x3fca7e28
 8018ac8:	93c9db65 	.word	0x93c9db65
 8018acc:	3fcd864a 	.word	0x3fcd864a
 8018ad0:	a91d4101 	.word	0xa91d4101
 8018ad4:	3fd17460 	.word	0x3fd17460
 8018ad8:	518f264d 	.word	0x518f264d
 8018adc:	3fd55555 	.word	0x3fd55555
 8018ae0:	db6fabff 	.word	0xdb6fabff
 8018ae4:	3fdb6db6 	.word	0x3fdb6db6
 8018ae8:	33333303 	.word	0x33333303
 8018aec:	3fe33333 	.word	0x3fe33333
 8018af0:	e0000000 	.word	0xe0000000
 8018af4:	3feec709 	.word	0x3feec709
 8018af8:	dc3a03fd 	.word	0xdc3a03fd
 8018afc:	3feec709 	.word	0x3feec709
 8018b00:	145b01f5 	.word	0x145b01f5
 8018b04:	be3e2fe0 	.word	0xbe3e2fe0
 8018b08:	7ff00000 	.word	0x7ff00000
 8018b0c:	43400000 	.word	0x43400000
 8018b10:	0003988e 	.word	0x0003988e
 8018b14:	000bb679 	.word	0x000bb679
 8018b18:	0801a2c0 	.word	0x0801a2c0
 8018b1c:	3ff00000 	.word	0x3ff00000
 8018b20:	40080000 	.word	0x40080000
 8018b24:	0801a2a0 	.word	0x0801a2a0
 8018b28:	0801a2b0 	.word	0x0801a2b0
 8018b2c:	460b      	mov	r3, r1
 8018b2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018b32:	e5d7      	b.n	80186e4 <__ieee754_pow+0x354>
 8018b34:	f04f 0a01 	mov.w	sl, #1
 8018b38:	e65e      	b.n	80187f8 <__ieee754_pow+0x468>
 8018b3a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8018e0c <__ieee754_pow+0xa7c>)
 8018b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b40:	4630      	mov	r0, r6
 8018b42:	4639      	mov	r1, r7
 8018b44:	f7ef f99e 	bl	8007e84 <__adddf3>
 8018b48:	4642      	mov	r2, r8
 8018b4a:	e9cd 0100 	strd	r0, r1, [sp]
 8018b4e:	464b      	mov	r3, r9
 8018b50:	4620      	mov	r0, r4
 8018b52:	4629      	mov	r1, r5
 8018b54:	f7ef f994 	bl	8007e80 <__aeabi_dsub>
 8018b58:	4602      	mov	r2, r0
 8018b5a:	460b      	mov	r3, r1
 8018b5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018b60:	f7ef fdd6 	bl	8008710 <__aeabi_dcmpgt>
 8018b64:	2800      	cmp	r0, #0
 8018b66:	f47f ae00 	bne.w	801876a <__ieee754_pow+0x3da>
 8018b6a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8018b6e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8018b72:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8018b76:	fa43 fa0a 	asr.w	sl, r3, sl
 8018b7a:	44da      	add	sl, fp
 8018b7c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8018b80:	489d      	ldr	r0, [pc, #628]	@ (8018df8 <__ieee754_pow+0xa68>)
 8018b82:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8018b86:	4108      	asrs	r0, r1
 8018b88:	ea00 030a 	and.w	r3, r0, sl
 8018b8c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8018b90:	f1c1 0114 	rsb	r1, r1, #20
 8018b94:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8018b98:	fa4a fa01 	asr.w	sl, sl, r1
 8018b9c:	f1bb 0f00 	cmp.w	fp, #0
 8018ba0:	4640      	mov	r0, r8
 8018ba2:	4649      	mov	r1, r9
 8018ba4:	f04f 0200 	mov.w	r2, #0
 8018ba8:	bfb8      	it	lt
 8018baa:	f1ca 0a00 	rsblt	sl, sl, #0
 8018bae:	f7ef f967 	bl	8007e80 <__aeabi_dsub>
 8018bb2:	4680      	mov	r8, r0
 8018bb4:	4689      	mov	r9, r1
 8018bb6:	4632      	mov	r2, r6
 8018bb8:	463b      	mov	r3, r7
 8018bba:	4640      	mov	r0, r8
 8018bbc:	4649      	mov	r1, r9
 8018bbe:	f7ef f961 	bl	8007e84 <__adddf3>
 8018bc2:	2400      	movs	r4, #0
 8018bc4:	a37c      	add	r3, pc, #496	@ (adr r3, 8018db8 <__ieee754_pow+0xa28>)
 8018bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bca:	4620      	mov	r0, r4
 8018bcc:	460d      	mov	r5, r1
 8018bce:	f7ef fb0f 	bl	80081f0 <__aeabi_dmul>
 8018bd2:	4642      	mov	r2, r8
 8018bd4:	e9cd 0100 	strd	r0, r1, [sp]
 8018bd8:	464b      	mov	r3, r9
 8018bda:	4620      	mov	r0, r4
 8018bdc:	4629      	mov	r1, r5
 8018bde:	f7ef f94f 	bl	8007e80 <__aeabi_dsub>
 8018be2:	4602      	mov	r2, r0
 8018be4:	460b      	mov	r3, r1
 8018be6:	4630      	mov	r0, r6
 8018be8:	4639      	mov	r1, r7
 8018bea:	f7ef f949 	bl	8007e80 <__aeabi_dsub>
 8018bee:	a374      	add	r3, pc, #464	@ (adr r3, 8018dc0 <__ieee754_pow+0xa30>)
 8018bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bf4:	f7ef fafc 	bl	80081f0 <__aeabi_dmul>
 8018bf8:	a373      	add	r3, pc, #460	@ (adr r3, 8018dc8 <__ieee754_pow+0xa38>)
 8018bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bfe:	4680      	mov	r8, r0
 8018c00:	4689      	mov	r9, r1
 8018c02:	4620      	mov	r0, r4
 8018c04:	4629      	mov	r1, r5
 8018c06:	f7ef faf3 	bl	80081f0 <__aeabi_dmul>
 8018c0a:	4602      	mov	r2, r0
 8018c0c:	460b      	mov	r3, r1
 8018c0e:	4640      	mov	r0, r8
 8018c10:	4649      	mov	r1, r9
 8018c12:	f7ef f937 	bl	8007e84 <__adddf3>
 8018c16:	4604      	mov	r4, r0
 8018c18:	460d      	mov	r5, r1
 8018c1a:	4602      	mov	r2, r0
 8018c1c:	460b      	mov	r3, r1
 8018c1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018c22:	f7ef f92f 	bl	8007e84 <__adddf3>
 8018c26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018c2a:	4680      	mov	r8, r0
 8018c2c:	4689      	mov	r9, r1
 8018c2e:	f7ef f927 	bl	8007e80 <__aeabi_dsub>
 8018c32:	4602      	mov	r2, r0
 8018c34:	460b      	mov	r3, r1
 8018c36:	4620      	mov	r0, r4
 8018c38:	4629      	mov	r1, r5
 8018c3a:	f7ef f921 	bl	8007e80 <__aeabi_dsub>
 8018c3e:	4642      	mov	r2, r8
 8018c40:	4606      	mov	r6, r0
 8018c42:	460f      	mov	r7, r1
 8018c44:	464b      	mov	r3, r9
 8018c46:	4640      	mov	r0, r8
 8018c48:	4649      	mov	r1, r9
 8018c4a:	f7ef fad1 	bl	80081f0 <__aeabi_dmul>
 8018c4e:	a360      	add	r3, pc, #384	@ (adr r3, 8018dd0 <__ieee754_pow+0xa40>)
 8018c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c54:	4604      	mov	r4, r0
 8018c56:	460d      	mov	r5, r1
 8018c58:	f7ef faca 	bl	80081f0 <__aeabi_dmul>
 8018c5c:	a35e      	add	r3, pc, #376	@ (adr r3, 8018dd8 <__ieee754_pow+0xa48>)
 8018c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c62:	f7ef f90d 	bl	8007e80 <__aeabi_dsub>
 8018c66:	4622      	mov	r2, r4
 8018c68:	462b      	mov	r3, r5
 8018c6a:	f7ef fac1 	bl	80081f0 <__aeabi_dmul>
 8018c6e:	a35c      	add	r3, pc, #368	@ (adr r3, 8018de0 <__ieee754_pow+0xa50>)
 8018c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c74:	f7ef f906 	bl	8007e84 <__adddf3>
 8018c78:	4622      	mov	r2, r4
 8018c7a:	462b      	mov	r3, r5
 8018c7c:	f7ef fab8 	bl	80081f0 <__aeabi_dmul>
 8018c80:	a359      	add	r3, pc, #356	@ (adr r3, 8018de8 <__ieee754_pow+0xa58>)
 8018c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c86:	f7ef f8fb 	bl	8007e80 <__aeabi_dsub>
 8018c8a:	4622      	mov	r2, r4
 8018c8c:	462b      	mov	r3, r5
 8018c8e:	f7ef faaf 	bl	80081f0 <__aeabi_dmul>
 8018c92:	a357      	add	r3, pc, #348	@ (adr r3, 8018df0 <__ieee754_pow+0xa60>)
 8018c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c98:	f7ef f8f4 	bl	8007e84 <__adddf3>
 8018c9c:	4622      	mov	r2, r4
 8018c9e:	462b      	mov	r3, r5
 8018ca0:	f7ef faa6 	bl	80081f0 <__aeabi_dmul>
 8018ca4:	4602      	mov	r2, r0
 8018ca6:	460b      	mov	r3, r1
 8018ca8:	4640      	mov	r0, r8
 8018caa:	4649      	mov	r1, r9
 8018cac:	f7ef f8e8 	bl	8007e80 <__aeabi_dsub>
 8018cb0:	4604      	mov	r4, r0
 8018cb2:	460d      	mov	r5, r1
 8018cb4:	4602      	mov	r2, r0
 8018cb6:	460b      	mov	r3, r1
 8018cb8:	4640      	mov	r0, r8
 8018cba:	4649      	mov	r1, r9
 8018cbc:	f7ef fa98 	bl	80081f0 <__aeabi_dmul>
 8018cc0:	2200      	movs	r2, #0
 8018cc2:	e9cd 0100 	strd	r0, r1, [sp]
 8018cc6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8018cca:	4620      	mov	r0, r4
 8018ccc:	4629      	mov	r1, r5
 8018cce:	f7ef f8d7 	bl	8007e80 <__aeabi_dsub>
 8018cd2:	4602      	mov	r2, r0
 8018cd4:	460b      	mov	r3, r1
 8018cd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018cda:	f7ef fbb3 	bl	8008444 <__aeabi_ddiv>
 8018cde:	4632      	mov	r2, r6
 8018ce0:	4604      	mov	r4, r0
 8018ce2:	460d      	mov	r5, r1
 8018ce4:	463b      	mov	r3, r7
 8018ce6:	4640      	mov	r0, r8
 8018ce8:	4649      	mov	r1, r9
 8018cea:	f7ef fa81 	bl	80081f0 <__aeabi_dmul>
 8018cee:	4632      	mov	r2, r6
 8018cf0:	463b      	mov	r3, r7
 8018cf2:	f7ef f8c7 	bl	8007e84 <__adddf3>
 8018cf6:	4602      	mov	r2, r0
 8018cf8:	460b      	mov	r3, r1
 8018cfa:	4620      	mov	r0, r4
 8018cfc:	4629      	mov	r1, r5
 8018cfe:	f7ef f8bf 	bl	8007e80 <__aeabi_dsub>
 8018d02:	4642      	mov	r2, r8
 8018d04:	464b      	mov	r3, r9
 8018d06:	f7ef f8bb 	bl	8007e80 <__aeabi_dsub>
 8018d0a:	460b      	mov	r3, r1
 8018d0c:	4602      	mov	r2, r0
 8018d0e:	493b      	ldr	r1, [pc, #236]	@ (8018dfc <__ieee754_pow+0xa6c>)
 8018d10:	2000      	movs	r0, #0
 8018d12:	f7ef f8b5 	bl	8007e80 <__aeabi_dsub>
 8018d16:	ec41 0b10 	vmov	d0, r0, r1
 8018d1a:	ee10 3a90 	vmov	r3, s1
 8018d1e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8018d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018d26:	da30      	bge.n	8018d8a <__ieee754_pow+0x9fa>
 8018d28:	4650      	mov	r0, sl
 8018d2a:	f000 f87d 	bl	8018e28 <scalbn>
 8018d2e:	ec51 0b10 	vmov	r0, r1, d0
 8018d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018d36:	f7ff bbd2 	b.w	80184de <__ieee754_pow+0x14e>
 8018d3a:	4c31      	ldr	r4, [pc, #196]	@ (8018e00 <__ieee754_pow+0xa70>)
 8018d3c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018d40:	42a3      	cmp	r3, r4
 8018d42:	d91a      	bls.n	8018d7a <__ieee754_pow+0x9ea>
 8018d44:	4b2f      	ldr	r3, [pc, #188]	@ (8018e04 <__ieee754_pow+0xa74>)
 8018d46:	440b      	add	r3, r1
 8018d48:	4303      	orrs	r3, r0
 8018d4a:	d009      	beq.n	8018d60 <__ieee754_pow+0x9d0>
 8018d4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018d50:	2200      	movs	r2, #0
 8018d52:	2300      	movs	r3, #0
 8018d54:	f7ef fcbe 	bl	80086d4 <__aeabi_dcmplt>
 8018d58:	3800      	subs	r0, #0
 8018d5a:	bf18      	it	ne
 8018d5c:	2001      	movne	r0, #1
 8018d5e:	e42b      	b.n	80185b8 <__ieee754_pow+0x228>
 8018d60:	4642      	mov	r2, r8
 8018d62:	464b      	mov	r3, r9
 8018d64:	f7ef f88c 	bl	8007e80 <__aeabi_dsub>
 8018d68:	4632      	mov	r2, r6
 8018d6a:	463b      	mov	r3, r7
 8018d6c:	f7ef fcc6 	bl	80086fc <__aeabi_dcmpge>
 8018d70:	2800      	cmp	r0, #0
 8018d72:	d1eb      	bne.n	8018d4c <__ieee754_pow+0x9bc>
 8018d74:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8018e14 <__ieee754_pow+0xa84>
 8018d78:	e6f7      	b.n	8018b6a <__ieee754_pow+0x7da>
 8018d7a:	469a      	mov	sl, r3
 8018d7c:	4b22      	ldr	r3, [pc, #136]	@ (8018e08 <__ieee754_pow+0xa78>)
 8018d7e:	459a      	cmp	sl, r3
 8018d80:	f63f aef3 	bhi.w	8018b6a <__ieee754_pow+0x7da>
 8018d84:	f8dd a010 	ldr.w	sl, [sp, #16]
 8018d88:	e715      	b.n	8018bb6 <__ieee754_pow+0x826>
 8018d8a:	ec51 0b10 	vmov	r0, r1, d0
 8018d8e:	4619      	mov	r1, r3
 8018d90:	e7cf      	b.n	8018d32 <__ieee754_pow+0x9a2>
 8018d92:	491a      	ldr	r1, [pc, #104]	@ (8018dfc <__ieee754_pow+0xa6c>)
 8018d94:	2000      	movs	r0, #0
 8018d96:	f7ff bb18 	b.w	80183ca <__ieee754_pow+0x3a>
 8018d9a:	2000      	movs	r0, #0
 8018d9c:	2100      	movs	r1, #0
 8018d9e:	f7ff bb14 	b.w	80183ca <__ieee754_pow+0x3a>
 8018da2:	4630      	mov	r0, r6
 8018da4:	4639      	mov	r1, r7
 8018da6:	f7ff bb10 	b.w	80183ca <__ieee754_pow+0x3a>
 8018daa:	460c      	mov	r4, r1
 8018dac:	f7ff bb5e 	b.w	801846c <__ieee754_pow+0xdc>
 8018db0:	2400      	movs	r4, #0
 8018db2:	f7ff bb49 	b.w	8018448 <__ieee754_pow+0xb8>
 8018db6:	bf00      	nop
 8018db8:	00000000 	.word	0x00000000
 8018dbc:	3fe62e43 	.word	0x3fe62e43
 8018dc0:	fefa39ef 	.word	0xfefa39ef
 8018dc4:	3fe62e42 	.word	0x3fe62e42
 8018dc8:	0ca86c39 	.word	0x0ca86c39
 8018dcc:	be205c61 	.word	0xbe205c61
 8018dd0:	72bea4d0 	.word	0x72bea4d0
 8018dd4:	3e663769 	.word	0x3e663769
 8018dd8:	c5d26bf1 	.word	0xc5d26bf1
 8018ddc:	3ebbbd41 	.word	0x3ebbbd41
 8018de0:	af25de2c 	.word	0xaf25de2c
 8018de4:	3f11566a 	.word	0x3f11566a
 8018de8:	16bebd93 	.word	0x16bebd93
 8018dec:	3f66c16c 	.word	0x3f66c16c
 8018df0:	5555553e 	.word	0x5555553e
 8018df4:	3fc55555 	.word	0x3fc55555
 8018df8:	fff00000 	.word	0xfff00000
 8018dfc:	3ff00000 	.word	0x3ff00000
 8018e00:	4090cbff 	.word	0x4090cbff
 8018e04:	3f6f3400 	.word	0x3f6f3400
 8018e08:	3fe00000 	.word	0x3fe00000
 8018e0c:	652b82fe 	.word	0x652b82fe
 8018e10:	3c971547 	.word	0x3c971547
 8018e14:	4090cc00 	.word	0x4090cc00

08018e18 <fabs>:
 8018e18:	ec51 0b10 	vmov	r0, r1, d0
 8018e1c:	4602      	mov	r2, r0
 8018e1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018e22:	ec43 2b10 	vmov	d0, r2, r3
 8018e26:	4770      	bx	lr

08018e28 <scalbn>:
 8018e28:	b570      	push	{r4, r5, r6, lr}
 8018e2a:	ec55 4b10 	vmov	r4, r5, d0
 8018e2e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8018e32:	4606      	mov	r6, r0
 8018e34:	462b      	mov	r3, r5
 8018e36:	b991      	cbnz	r1, 8018e5e <scalbn+0x36>
 8018e38:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8018e3c:	4323      	orrs	r3, r4
 8018e3e:	d03d      	beq.n	8018ebc <scalbn+0x94>
 8018e40:	4b35      	ldr	r3, [pc, #212]	@ (8018f18 <scalbn+0xf0>)
 8018e42:	4620      	mov	r0, r4
 8018e44:	4629      	mov	r1, r5
 8018e46:	2200      	movs	r2, #0
 8018e48:	f7ef f9d2 	bl	80081f0 <__aeabi_dmul>
 8018e4c:	4b33      	ldr	r3, [pc, #204]	@ (8018f1c <scalbn+0xf4>)
 8018e4e:	429e      	cmp	r6, r3
 8018e50:	4604      	mov	r4, r0
 8018e52:	460d      	mov	r5, r1
 8018e54:	da0f      	bge.n	8018e76 <scalbn+0x4e>
 8018e56:	a328      	add	r3, pc, #160	@ (adr r3, 8018ef8 <scalbn+0xd0>)
 8018e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e5c:	e01e      	b.n	8018e9c <scalbn+0x74>
 8018e5e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8018e62:	4291      	cmp	r1, r2
 8018e64:	d10b      	bne.n	8018e7e <scalbn+0x56>
 8018e66:	4622      	mov	r2, r4
 8018e68:	4620      	mov	r0, r4
 8018e6a:	4629      	mov	r1, r5
 8018e6c:	f7ef f80a 	bl	8007e84 <__adddf3>
 8018e70:	4604      	mov	r4, r0
 8018e72:	460d      	mov	r5, r1
 8018e74:	e022      	b.n	8018ebc <scalbn+0x94>
 8018e76:	460b      	mov	r3, r1
 8018e78:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8018e7c:	3936      	subs	r1, #54	@ 0x36
 8018e7e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8018e82:	4296      	cmp	r6, r2
 8018e84:	dd0d      	ble.n	8018ea2 <scalbn+0x7a>
 8018e86:	2d00      	cmp	r5, #0
 8018e88:	a11d      	add	r1, pc, #116	@ (adr r1, 8018f00 <scalbn+0xd8>)
 8018e8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e8e:	da02      	bge.n	8018e96 <scalbn+0x6e>
 8018e90:	a11d      	add	r1, pc, #116	@ (adr r1, 8018f08 <scalbn+0xe0>)
 8018e92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e96:	a31a      	add	r3, pc, #104	@ (adr r3, 8018f00 <scalbn+0xd8>)
 8018e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e9c:	f7ef f9a8 	bl	80081f0 <__aeabi_dmul>
 8018ea0:	e7e6      	b.n	8018e70 <scalbn+0x48>
 8018ea2:	1872      	adds	r2, r6, r1
 8018ea4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8018ea8:	428a      	cmp	r2, r1
 8018eaa:	dcec      	bgt.n	8018e86 <scalbn+0x5e>
 8018eac:	2a00      	cmp	r2, #0
 8018eae:	dd08      	ble.n	8018ec2 <scalbn+0x9a>
 8018eb0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8018eb4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8018eb8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018ebc:	ec45 4b10 	vmov	d0, r4, r5
 8018ec0:	bd70      	pop	{r4, r5, r6, pc}
 8018ec2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8018ec6:	da08      	bge.n	8018eda <scalbn+0xb2>
 8018ec8:	2d00      	cmp	r5, #0
 8018eca:	a10b      	add	r1, pc, #44	@ (adr r1, 8018ef8 <scalbn+0xd0>)
 8018ecc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018ed0:	dac1      	bge.n	8018e56 <scalbn+0x2e>
 8018ed2:	a10f      	add	r1, pc, #60	@ (adr r1, 8018f10 <scalbn+0xe8>)
 8018ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018ed8:	e7bd      	b.n	8018e56 <scalbn+0x2e>
 8018eda:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8018ede:	3236      	adds	r2, #54	@ 0x36
 8018ee0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8018ee4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018ee8:	4620      	mov	r0, r4
 8018eea:	4b0d      	ldr	r3, [pc, #52]	@ (8018f20 <scalbn+0xf8>)
 8018eec:	4629      	mov	r1, r5
 8018eee:	2200      	movs	r2, #0
 8018ef0:	e7d4      	b.n	8018e9c <scalbn+0x74>
 8018ef2:	bf00      	nop
 8018ef4:	f3af 8000 	nop.w
 8018ef8:	c2f8f359 	.word	0xc2f8f359
 8018efc:	01a56e1f 	.word	0x01a56e1f
 8018f00:	8800759c 	.word	0x8800759c
 8018f04:	7e37e43c 	.word	0x7e37e43c
 8018f08:	8800759c 	.word	0x8800759c
 8018f0c:	fe37e43c 	.word	0xfe37e43c
 8018f10:	c2f8f359 	.word	0xc2f8f359
 8018f14:	81a56e1f 	.word	0x81a56e1f
 8018f18:	43500000 	.word	0x43500000
 8018f1c:	ffff3cb0 	.word	0xffff3cb0
 8018f20:	3c900000 	.word	0x3c900000

08018f24 <with_errno>:
 8018f24:	b510      	push	{r4, lr}
 8018f26:	ed2d 8b02 	vpush	{d8}
 8018f2a:	eeb0 8a40 	vmov.f32	s16, s0
 8018f2e:	eef0 8a60 	vmov.f32	s17, s1
 8018f32:	4604      	mov	r4, r0
 8018f34:	f7fe fb36 	bl	80175a4 <__errno>
 8018f38:	eeb0 0a48 	vmov.f32	s0, s16
 8018f3c:	eef0 0a68 	vmov.f32	s1, s17
 8018f40:	ecbd 8b02 	vpop	{d8}
 8018f44:	6004      	str	r4, [r0, #0]
 8018f46:	bd10      	pop	{r4, pc}

08018f48 <xflow>:
 8018f48:	4603      	mov	r3, r0
 8018f4a:	b507      	push	{r0, r1, r2, lr}
 8018f4c:	ec51 0b10 	vmov	r0, r1, d0
 8018f50:	b183      	cbz	r3, 8018f74 <xflow+0x2c>
 8018f52:	4602      	mov	r2, r0
 8018f54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8018f58:	e9cd 2300 	strd	r2, r3, [sp]
 8018f5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018f60:	f7ef f946 	bl	80081f0 <__aeabi_dmul>
 8018f64:	ec41 0b10 	vmov	d0, r0, r1
 8018f68:	2022      	movs	r0, #34	@ 0x22
 8018f6a:	b003      	add	sp, #12
 8018f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018f70:	f7ff bfd8 	b.w	8018f24 <with_errno>
 8018f74:	4602      	mov	r2, r0
 8018f76:	460b      	mov	r3, r1
 8018f78:	e7ee      	b.n	8018f58 <xflow+0x10>
 8018f7a:	0000      	movs	r0, r0
 8018f7c:	0000      	movs	r0, r0
	...

08018f80 <__math_uflow>:
 8018f80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018f88 <__math_uflow+0x8>
 8018f84:	f7ff bfe0 	b.w	8018f48 <xflow>
 8018f88:	00000000 	.word	0x00000000
 8018f8c:	10000000 	.word	0x10000000

08018f90 <__math_oflow>:
 8018f90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018f98 <__math_oflow+0x8>
 8018f94:	f7ff bfd8 	b.w	8018f48 <xflow>
 8018f98:	00000000 	.word	0x00000000
 8018f9c:	70000000 	.word	0x70000000

08018fa0 <__ieee754_sqrt>:
 8018fa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018fa4:	4a68      	ldr	r2, [pc, #416]	@ (8019148 <__ieee754_sqrt+0x1a8>)
 8018fa6:	ec55 4b10 	vmov	r4, r5, d0
 8018faa:	43aa      	bics	r2, r5
 8018fac:	462b      	mov	r3, r5
 8018fae:	4621      	mov	r1, r4
 8018fb0:	d110      	bne.n	8018fd4 <__ieee754_sqrt+0x34>
 8018fb2:	4622      	mov	r2, r4
 8018fb4:	4620      	mov	r0, r4
 8018fb6:	4629      	mov	r1, r5
 8018fb8:	f7ef f91a 	bl	80081f0 <__aeabi_dmul>
 8018fbc:	4602      	mov	r2, r0
 8018fbe:	460b      	mov	r3, r1
 8018fc0:	4620      	mov	r0, r4
 8018fc2:	4629      	mov	r1, r5
 8018fc4:	f7ee ff5e 	bl	8007e84 <__adddf3>
 8018fc8:	4604      	mov	r4, r0
 8018fca:	460d      	mov	r5, r1
 8018fcc:	ec45 4b10 	vmov	d0, r4, r5
 8018fd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fd4:	2d00      	cmp	r5, #0
 8018fd6:	dc0e      	bgt.n	8018ff6 <__ieee754_sqrt+0x56>
 8018fd8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8018fdc:	4322      	orrs	r2, r4
 8018fde:	d0f5      	beq.n	8018fcc <__ieee754_sqrt+0x2c>
 8018fe0:	b19d      	cbz	r5, 801900a <__ieee754_sqrt+0x6a>
 8018fe2:	4622      	mov	r2, r4
 8018fe4:	4620      	mov	r0, r4
 8018fe6:	4629      	mov	r1, r5
 8018fe8:	f7ee ff4a 	bl	8007e80 <__aeabi_dsub>
 8018fec:	4602      	mov	r2, r0
 8018fee:	460b      	mov	r3, r1
 8018ff0:	f7ef fa28 	bl	8008444 <__aeabi_ddiv>
 8018ff4:	e7e8      	b.n	8018fc8 <__ieee754_sqrt+0x28>
 8018ff6:	152a      	asrs	r2, r5, #20
 8018ff8:	d115      	bne.n	8019026 <__ieee754_sqrt+0x86>
 8018ffa:	2000      	movs	r0, #0
 8018ffc:	e009      	b.n	8019012 <__ieee754_sqrt+0x72>
 8018ffe:	0acb      	lsrs	r3, r1, #11
 8019000:	3a15      	subs	r2, #21
 8019002:	0549      	lsls	r1, r1, #21
 8019004:	2b00      	cmp	r3, #0
 8019006:	d0fa      	beq.n	8018ffe <__ieee754_sqrt+0x5e>
 8019008:	e7f7      	b.n	8018ffa <__ieee754_sqrt+0x5a>
 801900a:	462a      	mov	r2, r5
 801900c:	e7fa      	b.n	8019004 <__ieee754_sqrt+0x64>
 801900e:	005b      	lsls	r3, r3, #1
 8019010:	3001      	adds	r0, #1
 8019012:	02dc      	lsls	r4, r3, #11
 8019014:	d5fb      	bpl.n	801900e <__ieee754_sqrt+0x6e>
 8019016:	1e44      	subs	r4, r0, #1
 8019018:	1b12      	subs	r2, r2, r4
 801901a:	f1c0 0420 	rsb	r4, r0, #32
 801901e:	fa21 f404 	lsr.w	r4, r1, r4
 8019022:	4323      	orrs	r3, r4
 8019024:	4081      	lsls	r1, r0
 8019026:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801902a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 801902e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019032:	07d2      	lsls	r2, r2, #31
 8019034:	bf5c      	itt	pl
 8019036:	005b      	lslpl	r3, r3, #1
 8019038:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801903c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8019040:	bf58      	it	pl
 8019042:	0049      	lslpl	r1, r1, #1
 8019044:	2600      	movs	r6, #0
 8019046:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801904a:	106d      	asrs	r5, r5, #1
 801904c:	0049      	lsls	r1, r1, #1
 801904e:	2016      	movs	r0, #22
 8019050:	4632      	mov	r2, r6
 8019052:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8019056:	1917      	adds	r7, r2, r4
 8019058:	429f      	cmp	r7, r3
 801905a:	bfde      	ittt	le
 801905c:	193a      	addle	r2, r7, r4
 801905e:	1bdb      	suble	r3, r3, r7
 8019060:	1936      	addle	r6, r6, r4
 8019062:	0fcf      	lsrs	r7, r1, #31
 8019064:	3801      	subs	r0, #1
 8019066:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801906a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801906e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8019072:	d1f0      	bne.n	8019056 <__ieee754_sqrt+0xb6>
 8019074:	4604      	mov	r4, r0
 8019076:	2720      	movs	r7, #32
 8019078:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801907c:	429a      	cmp	r2, r3
 801907e:	eb00 0e0c 	add.w	lr, r0, ip
 8019082:	db02      	blt.n	801908a <__ieee754_sqrt+0xea>
 8019084:	d113      	bne.n	80190ae <__ieee754_sqrt+0x10e>
 8019086:	458e      	cmp	lr, r1
 8019088:	d811      	bhi.n	80190ae <__ieee754_sqrt+0x10e>
 801908a:	f1be 0f00 	cmp.w	lr, #0
 801908e:	eb0e 000c 	add.w	r0, lr, ip
 8019092:	da42      	bge.n	801911a <__ieee754_sqrt+0x17a>
 8019094:	2800      	cmp	r0, #0
 8019096:	db40      	blt.n	801911a <__ieee754_sqrt+0x17a>
 8019098:	f102 0801 	add.w	r8, r2, #1
 801909c:	1a9b      	subs	r3, r3, r2
 801909e:	458e      	cmp	lr, r1
 80190a0:	bf88      	it	hi
 80190a2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80190a6:	eba1 010e 	sub.w	r1, r1, lr
 80190aa:	4464      	add	r4, ip
 80190ac:	4642      	mov	r2, r8
 80190ae:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80190b2:	3f01      	subs	r7, #1
 80190b4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80190b8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80190bc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80190c0:	d1dc      	bne.n	801907c <__ieee754_sqrt+0xdc>
 80190c2:	4319      	orrs	r1, r3
 80190c4:	d01b      	beq.n	80190fe <__ieee754_sqrt+0x15e>
 80190c6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801914c <__ieee754_sqrt+0x1ac>
 80190ca:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8019150 <__ieee754_sqrt+0x1b0>
 80190ce:	e9da 0100 	ldrd	r0, r1, [sl]
 80190d2:	e9db 2300 	ldrd	r2, r3, [fp]
 80190d6:	f7ee fed3 	bl	8007e80 <__aeabi_dsub>
 80190da:	e9da 8900 	ldrd	r8, r9, [sl]
 80190de:	4602      	mov	r2, r0
 80190e0:	460b      	mov	r3, r1
 80190e2:	4640      	mov	r0, r8
 80190e4:	4649      	mov	r1, r9
 80190e6:	f7ef faff 	bl	80086e8 <__aeabi_dcmple>
 80190ea:	b140      	cbz	r0, 80190fe <__ieee754_sqrt+0x15e>
 80190ec:	f1b4 3fff 	cmp.w	r4, #4294967295
 80190f0:	e9da 0100 	ldrd	r0, r1, [sl]
 80190f4:	e9db 2300 	ldrd	r2, r3, [fp]
 80190f8:	d111      	bne.n	801911e <__ieee754_sqrt+0x17e>
 80190fa:	3601      	adds	r6, #1
 80190fc:	463c      	mov	r4, r7
 80190fe:	1072      	asrs	r2, r6, #1
 8019100:	0863      	lsrs	r3, r4, #1
 8019102:	07f1      	lsls	r1, r6, #31
 8019104:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8019108:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801910c:	bf48      	it	mi
 801910e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8019112:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8019116:	4618      	mov	r0, r3
 8019118:	e756      	b.n	8018fc8 <__ieee754_sqrt+0x28>
 801911a:	4690      	mov	r8, r2
 801911c:	e7be      	b.n	801909c <__ieee754_sqrt+0xfc>
 801911e:	f7ee feb1 	bl	8007e84 <__adddf3>
 8019122:	e9da 8900 	ldrd	r8, r9, [sl]
 8019126:	4602      	mov	r2, r0
 8019128:	460b      	mov	r3, r1
 801912a:	4640      	mov	r0, r8
 801912c:	4649      	mov	r1, r9
 801912e:	f7ef fad1 	bl	80086d4 <__aeabi_dcmplt>
 8019132:	b120      	cbz	r0, 801913e <__ieee754_sqrt+0x19e>
 8019134:	1ca0      	adds	r0, r4, #2
 8019136:	bf08      	it	eq
 8019138:	3601      	addeq	r6, #1
 801913a:	3402      	adds	r4, #2
 801913c:	e7df      	b.n	80190fe <__ieee754_sqrt+0x15e>
 801913e:	1c63      	adds	r3, r4, #1
 8019140:	f023 0401 	bic.w	r4, r3, #1
 8019144:	e7db      	b.n	80190fe <__ieee754_sqrt+0x15e>
 8019146:	bf00      	nop
 8019148:	7ff00000 	.word	0x7ff00000
 801914c:	200000f0 	.word	0x200000f0
 8019150:	200000e8 	.word	0x200000e8

08019154 <_init>:
 8019154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019156:	bf00      	nop
 8019158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801915a:	bc08      	pop	{r3}
 801915c:	469e      	mov	lr, r3
 801915e:	4770      	bx	lr

08019160 <_fini>:
 8019160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019162:	bf00      	nop
 8019164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019166:	bc08      	pop	{r3}
 8019168:	469e      	mov	lr, r3
 801916a:	4770      	bx	lr
