// Seed: 515246646
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  wire id_4;
  wor  id_5 = 1'b0;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wand id_2,
    output wor  id_3,
    input  tri  id_4,
    output tri0 id_5
    , id_8,
    input  wand id_6
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
  tri1 id_10;
  assign id_10 = id_6 == id_10;
  xor primCall (id_5, id_4, id_6, id_0, id_1, id_2, id_8);
  wire id_11;
  wire id_12;
  supply0 id_13 = 1;
endmodule
