-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_Upcast_Wordlength_block1.vhd
-- Created: 2024-10-03 19:36:11
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_Upcast_Wordlength_block1
-- Source Path: test/divider/in_16_out_8/ForEach - Real Divide/Upcast Wordlength
-- Hierarchy Level: 3
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_Upcast_Wordlength_block1 IS
  PORT( x                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
        y                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
        u                                 :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
        v                                 :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En10
        );
END divider_ip_src_Upcast_Wordlength_block1;


ARCHITECTURE rtl OF divider_ip_src_Upcast_Wordlength_block1 IS

  -- Signals
  SIGNAL x_signed                         : signed(15 DOWNTO 0);  -- sfix16_En10
  SIGNAL y_signed                         : signed(15 DOWNTO 0);  -- sfix16_En10
  SIGNAL u_tmp                            : signed(15 DOWNTO 0);  -- sfix16_En10
  SIGNAL v_tmp                            : signed(15 DOWNTO 0);  -- sfix16_En10

BEGIN
  x_signed <= signed(x);

  y_signed <= signed(y);

  -- Copyright 2019 The MathWorks, Inc.
  u_tmp <= x_signed;
  v_tmp <= y_signed;

  u <= std_logic_vector(u_tmp);

  v <= std_logic_vector(v_tmp);

END rtl;

