{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499200410012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499200410018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  4 16:33:29 2017 " "Processing started: Tue Jul  4 16:33:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499200410018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200410018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiveSons -c FiveSons " "Command: quartus_map --read_settings_files=on --write_settings_files=off FiveSons -c FiveSons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200410018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1499200410203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417734 ""}
{ "Error" "EVRFX_VERI_BAD_MACRO_PARAMS" "include \"filename\" painter.v(1) " "Verilog HDL Compiler Directive error at painter.v(1): incorrect use of predefined text macro \"include\" -- expected macro field \"\"filename\"\"" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 1 0 0 } }  } 0 10096 "Verilog HDL Compiler Directive error at %3!s!: incorrect use of predefined text macro \"%1!s!\" -- expected macro field \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499200417739 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ) painter.v(3) " "Verilog HDL syntax error at painter.v(3) near text: \"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417739 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" painter.v(27) " "Verilog HDL syntax error at painter.v(27) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417739 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects painter.v(1) " "Verilog HDL error at painter.v(1): declaring global objects is a SystemVerilog feature" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1499200417739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/painter.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/painter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417739 ""}
{ "Error" "EVRFX_VERI_BAD_MACRO_PARAMS" "include \"filename\" llabs.v(1) " "Verilog HDL Compiler Directive error at llabs.v(1): incorrect use of predefined text macro \"include\" -- expected macro field \"\"filename\"\"" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 1 0 0 } }  } 0 10096 "Verilog HDL Compiler Directive error at %3!s!: incorrect use of predefined text macro \"%1!s!\" -- expected macro field \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ) llabs.v(3) " "Verilog HDL syntax error at llabs.v(3) near text: \"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clck llabs.v(6) " "Verilog HDL Declaration error at llabs.v(6): identifier \"Clck\" is already declared in the present scope" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "board llabs.v(8) " "Verilog HDL Declaration error at llabs.v(8): identifier \"board\" is already declared in the present scope" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pointer_loc_x llabs.v(12) " "Verilog HDL Declaration error at llabs.v(12): identifier \"pointer_loc_x\" is already declared in the present scope" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pointer_loc_y llabs.v(13) " "Verilog HDL Declaration error at llabs.v(13): identifier \"pointer_loc_y\" is already declared in the present scope" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Reset llabs.v(15) " "Verilog HDL Declaration error at llabs.v(15): identifier \"Reset\" is already declared in the present scope" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" llabs.v(25) " "Verilog HDL syntax error at llabs.v(25) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects llabs.v(1) " "Verilog HDL error at llabs.v(1): declaring global objects is a SystemVerilog feature" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/llabs.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/llabs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417743 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "COOR_TO_OFFSET demo.v 4 header.v(62) " "Verilog HDL macro warning at header.v(62): overriding existing definition for macro \"COOR_TO_OFFSET\", which was defined in \"demo.v\", line 4" {  } { { "lowlevelabs/header.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/header.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1499200417746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/header.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417747 ""}
{ "Error" "EVRFX_VERI_BAD_MACRO_PARAMS" "include \"filename\" flasher.v(1) " "Verilog HDL Compiler Directive error at flasher.v(1): incorrect use of predefined text macro \"include\" -- expected macro field \"\"filename\"\"" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 1 0 0 } }  } 0 10096 "Verilog HDL Compiler Directive error at %3!s!: incorrect use of predefined text macro \"%1!s!\" -- expected macro field \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ) flasher.v(3) " "Verilog HDL syntax error at flasher.v(3) near text: \"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Reset flasher.v(12) " "Verilog HDL Declaration error at flasher.v(12): identifier \"Reset\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "out_cont_signal flasher.v(14) " "Verilog HDL Declaration error at flasher.v(14): identifier \"out_cont_signal\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_CLK flasher.v(18) " "Verilog HDL Declaration error at flasher.v(18): identifier \"VGA_CLK\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_HS flasher.v(19) " "Verilog HDL Declaration error at flasher.v(19): identifier \"VGA_HS\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_VS flasher.v(20) " "Verilog HDL Declaration error at flasher.v(20): identifier \"VGA_VS\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_BLANK_N flasher.v(21) " "Verilog HDL Declaration error at flasher.v(21): identifier \"VGA_BLANK_N\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_SYNC_N flasher.v(22) " "Verilog HDL Declaration error at flasher.v(22): identifier \"VGA_SYNC_N\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_R flasher.v(23) " "Verilog HDL Declaration error at flasher.v(23): identifier \"VGA_R\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_G flasher.v(24) " "Verilog HDL Declaration error at flasher.v(24): identifier \"VGA_G\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_B flasher.v(26) " "Verilog HDL Declaration error at flasher.v(26): identifier \"VGA_B\" is already declared in the present scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" flasher.v(26) " "Verilog HDL syntax error at flasher.v(26) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects flasher.v(1) " "Verilog HDL error at flasher.v(1): declaring global objects is a SystemVerilog feature" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/flasher.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/flasher.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "lowlevelabs/VGA/vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lowlevelabs/VGA/vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "lowlevelabs/VGA/vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "lowlevelabs/VGA/vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(243) " "Verilog HDL information at part2.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1499200417767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/part2.v 3 3 " "Found 3 design units, including 3 entities, in source file lowlevelabs/VGA/part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6b " "Found entity 1: lab6b" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417768 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417768 ""} { "Info" "ISGN_ENTITY_NAME" "3 Datapath " "Found entity 3: Datapath" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417768 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" ram1122x3_inst.v(1) " "Verilog HDL syntax error at ram1122x3_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lowlevelabs/RAM/ram1122x3_inst.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/RAM/ram1122x3_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499200417771 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ram1122x3_inst.v(1) " "Verilog HDL error at ram1122x3_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "lowlevelabs/RAM/ram1122x3_inst.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/RAM/ram1122x3_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1499200417771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/RAM/ram1122x3_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/RAM/ram1122x3_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/RAM/ram1122x3_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/RAM/ram1122x3_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1122x3 " "Found entity 1: ram1122x3" {  } { { "lowlevelabs/RAM/ram1122x3_bb.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/RAM/ram1122x3_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499200417774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417774 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ram1122x3 ram1122x3.v(40) " "Verilog HDL error at ram1122x3.v(40): module \"ram1122x3\" cannot be declared more than once" {  } { { "lowlevelabs/RAM/ram1122x3.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/RAM/ram1122x3.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1499200417777 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram1122x3 ram1122x3_bb.v(35) " "HDL info at ram1122x3_bb.v(35): see declaration for object \"ram1122x3\"" {  } { { "lowlevelabs/RAM/ram1122x3_bb.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/RAM/ram1122x3_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499200417777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/RAM/ram1122x3.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/RAM/ram1122x3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58s17/jinende/fivesons/output_files/FiveSons.map.smsg " "Generated suppressed messages file /courses/courses/cscb58s17/jinende/fivesons/output_files/FiveSons.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499200417992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul  4 16:33:37 2017 " "Processing ended: Tue Jul  4 16:33:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499200417992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499200417992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499200417992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499200417992 ""}
