$date
	Wed Jun 22 00:19:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spi_mosi_test $end
$var event 1 ! end_first_pass $end
$var wire 1 " spi_mosi_out $end
$var reg 1 # data_av $end
$var reg 1 $ read_req $end
$var reg 1 % spi_clk $end
$var reg 1 & spi_cs $end
$var reg 8 ' spi_mosi_in [7:0] $end
$scope module A1 $end
$var wire 1 # data_av $end
$var wire 1 $ read_req $end
$var wire 1 % spi_clk $end
$var wire 1 & spi_cs $end
$var wire 8 ( spi_mosi_in [7:0] $end
$var reg 8 ) data [7:0] $end
$var reg 3 * point [2:0] $end
$var reg 1 " spi_mosi_out $end
$var reg 1 + x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
b0 *
bx )
bx (
bx '
1&
0%
0$
x#
x"
1!
$end
#50000
1+
0"
b1 '
b1 (
1%
1#
#100000
0%
0#
#150000
b1 *
1"
b1 )
1%
0&
#200000
0%
#250000
b10 *
0"
1%
#300000
0%
#350000
b11 *
1%
#400000
0%
#450000
b100 *
1%
#500000
0%
#550000
b101 *
1%
#600000
0%
#650000
b110 *
1%
#700000
0%
#750000
b111 *
1%
#800000
0%
#850000
b0 *
1%
b1100 '
b1100 (
#900000
0%
#950000
b1 *
b1100 )
1%
#1000000
0%
#1050000
b10 *
1%
#1100000
0%
#1150000
b11 *
1"
1%
#1200000
0%
#1250000
b100 *
1%
#1300000
0%
#1350000
b101 *
0"
1%
#1400000
0%
#1450000
b110 *
1%
#1500000
0%
#1550000
b111 *
1%
#1600000
0%
#1650000
b0 *
1%
#1700000
0%
#1750000
b1 *
1%
#1800000
0%
#1850000
b10 *
1%
#1900000
0%
#1950000
b11 *
1"
1%
#2000000
0%
#2050000
b100 *
1%
#2100000
0%
#2150000
b101 *
0"
1%
#2200000
0%
#2250000
b110 *
1%
#2300000
0%
#2350000
b111 *
1%
#2400000
0%
#2450000
b0 *
1%
#2500000
0%
#2550000
b1 *
1%
#2600000
0%
#2650000
b10 *
1%
#2700000
0%
#2750000
b11 *
1"
1%
#2800000
0%
#2850000
b100 *
1%
1!
