set a(0-2831) {NAME asn(acc#7(0))#1 TYPE ASSIGN PAR 0-2830 XREFS 42858 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2832) {NAME asn(acc#7(1))#1 TYPE ASSIGN PAR 0-2830 XREFS 42859 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2833) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-2830 XREFS 42860 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2834) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-2830 XREFS 42861 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2835) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-2830 XREFS 42862 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2836) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-2830 XREFS 42863 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2837) {NAME asn(red_xy_previous(0))#1 TYPE ASSIGN PAR 0-2830 XREFS 42864 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2838) {NAME asn(red_xy_previous(1))#1 TYPE ASSIGN PAR 0-2830 XREFS 42865 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2839) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-2830 XREFS 42866 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2840) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-2830 XREFS 42867 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2841 {}}} SUCCS {{259 0 0-2841 {}}} CYCLES {}}
set a(0-2842) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42868 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-3267 {}}} CYCLES {}}
set a(0-2843) {NAME aif#39:aif:asn(land#11.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42869 LOC {0 0.9999999250000037 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-3248 {}}} CYCLES {}}
set a(0-2844) {NAME aif#35:aif:aif:asn(aif#35:land.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42870 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-3272 {}}} CYCLES {}}
set a(0-2845) {NAME aif#33:aif:asn(land#9.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42871 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-3221 {}}} CYCLES {}}
set a(0-2846) {NAME aif#31:aif:asn(land#7.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42872 LOC {0 0.9999999250000037 3 0.5923957203802139 3 0.5923957203802139 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3197 {}}} CYCLES {}}
set a(0-2847) {NAME aif#27:aif:asn(land#5.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42873 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3137 {}}} CYCLES {}}
set a(0-2848) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-2841 XREFS 42874 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-3090 {}}} CYCLES {}}
set a(0-2849) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-2841 XREFS 42875 LOC {0 0.9999999250000037 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3088 {}}} CYCLES {}}
set a(0-2850) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-2841 XREFS 42876 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-3055 {}}} CYCLES {}}
set a(0-2851) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-2841 XREFS 42877 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3053 {}}} CYCLES {}}
set a(0-2852) {NAME acc:asn(acc#7(1).sva#2) TYPE ASSIGN PAR 0-2841 XREFS 42878 LOC {0 0.9999999250000037 2 0.37788005610599723 2 0.37788005610599723 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-2853) {NAME else#2:aif#2:aif#1:asn(else#2:land.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42879 LOC {0 0.9999999250000037 2 0.2166501641674918 2 0.2166501641674918 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-3014 {}}} CYCLES {}}
set a(0-2854) {NAME else#2:aif#1:aif#1:asn(else#2:land#1.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42880 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.01169819941509003} PREDS {} SUCCS {{258 0 0-3007 {}}} CYCLES {}}
set a(0-2855) {NAME acc:asn(acc#7(0).sva#2) TYPE ASSIGN PAR 0-2841 XREFS 42881 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-3017 {}}} CYCLES {}}
set a(0-2856) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42882 LOC {0 0.9999999250000037 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2857) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-2841 XREFS 42883 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-2959 {}}} CYCLES {}}
set a(0-2858) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42884 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-2859 {}}} CYCLES {}}
set a(0-2859) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-2841 XREFS 42885 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-2858 {}}} SUCCS {{259 0 0-2860 {}}} CYCLES {}}
set a(0-2860) {NAME if:conc#3 TYPE CONCATENATE PAR 0-2841 XREFS 42886 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-2859 {}}} SUCCS {{258 0 0-2871 {}}} CYCLES {}}
set a(0-2861) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42887 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-2862 {}}} CYCLES {}}
set a(0-2862) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-2841 XREFS 42888 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-2861 {}}} SUCCS {{259 0 0-2863 {}}} CYCLES {}}
set a(0-2863) {NAME if:conc#4 TYPE CONCATENATE PAR 0-2841 XREFS 42889 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-2862 {}}} SUCCS {{258 0 0-2869 {}}} CYCLES {}}
set a(0-2864) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42890 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-2865 {}}} CYCLES {}}
set a(0-2865) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-2841 XREFS 42891 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-2864 {}}} SUCCS {{258 0 0-2868 {}}} CYCLES {}}
set a(0-2866) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42892 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-2867 {}}} CYCLES {}}
set a(0-2867) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-2841 XREFS 42893 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-2866 {}}} SUCCS {{259 0 0-2868 {}}} CYCLES {}}
set a(0-2868) {NAME if:conc#5 TYPE CONCATENATE PAR 0-2841 XREFS 42894 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-2865 {}} {259 0 0-2867 {}}} SUCCS {{259 0 0-2869 {}}} CYCLES {}}
set a(0-2869) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2841 XREFS 42895 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-2863 {}} {259 0 0-2868 {}}} SUCCS {{259 0 0-2870 {}}} CYCLES {}}
set a(0-2870) {NAME if:slc TYPE READSLICE PAR 0-2841 XREFS 42896 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-2869 {}}} SUCCS {{259 0 0-2871 {}}} CYCLES {}}
set a(0-2871) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2841 XREFS 42897 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-2860 {}} {259 0 0-2870 {}}} SUCCS {{258 0 0-2886 {}}} CYCLES {}}
set a(0-2872) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42898 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-2873 {}}} CYCLES {}}
set a(0-2873) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-2841 XREFS 42899 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2872 {}}} SUCCS {{259 0 0-2874 {}}} CYCLES {}}
set a(0-2874) {NAME if:not#1 TYPE NOT PAR 0-2841 XREFS 42900 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2873 {}}} SUCCS {{259 0 0-2875 {}}} CYCLES {}}
set a(0-2875) {NAME if:conc#6 TYPE CONCATENATE PAR 0-2841 XREFS 42901 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2874 {}}} SUCCS {{259 0 0-2876 {}}} CYCLES {}}
set a(0-2876) {NAME if:conc TYPE CONCATENATE PAR 0-2841 XREFS 42902 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2875 {}}} SUCCS {{258 0 0-2884 {}}} CYCLES {}}
set a(0-2877) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42903 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-2878 {}}} CYCLES {}}
set a(0-2878) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2841 XREFS 42904 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2877 {}}} SUCCS {{259 0 0-2879 {}}} CYCLES {}}
set a(0-2879) {NAME if:not#2 TYPE NOT PAR 0-2841 XREFS 42905 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2878 {}}} SUCCS {{259 0 0-2880 {}}} CYCLES {}}
set a(0-2880) {NAME if:conc#1 TYPE CONCATENATE PAR 0-2841 XREFS 42906 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2879 {}}} SUCCS {{258 0 0-2883 {}}} CYCLES {}}
set a(0-2881) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42907 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-2882 {}}} CYCLES {}}
set a(0-2882) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-2841 XREFS 42908 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-2881 {}}} SUCCS {{259 0 0-2883 {}}} CYCLES {}}
set a(0-2883) {NAME if:conc#7 TYPE CONCATENATE PAR 0-2841 XREFS 42909 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-2880 {}} {259 0 0-2882 {}}} SUCCS {{259 0 0-2884 {}}} CYCLES {}}
set a(0-2884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-2841 XREFS 42910 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-2876 {}} {259 0 0-2883 {}}} SUCCS {{259 0 0-2885 {}}} CYCLES {}}
set a(0-2885) {NAME if:slc#1 TYPE READSLICE PAR 0-2841 XREFS 42911 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-2884 {}}} SUCCS {{259 0 0-2886 {}}} CYCLES {}}
set a(0-2886) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#8 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2841 XREFS 42912 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-2871 {}} {259 0 0-2885 {}}} SUCCS {{259 0 0-2887 {}} {258 0 0-2891 {}} {258 0 0-2892 {}} {258 0 0-2896 {}}} CYCLES {}}
set a(0-2887) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-2841 XREFS 42913 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-2886 {}}} SUCCS {{259 0 0-2888 {}}} CYCLES {}}
set a(0-2888) {NAME if:not#3 TYPE NOT PAR 0-2841 XREFS 42914 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-2887 {}}} SUCCS {{259 0 0-2889 {}}} CYCLES {}}
set a(0-2889) {NAME if:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 42915 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-2888 {}}} SUCCS {{259 0 0-2890 {}}} CYCLES {}}
set a(0-2890) {NAME if:conc#9 TYPE CONCATENATE PAR 0-2841 XREFS 42916 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-2889 {}}} SUCCS {{258 0 0-2894 {}}} CYCLES {}}
set a(0-2891) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-2841 XREFS 42917 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-2886 {}}} SUCCS {{258 0 0-2893 {}}} CYCLES {}}
set a(0-2892) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-2841 XREFS 42918 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-2886 {}}} SUCCS {{259 0 0-2893 {}}} CYCLES {}}
set a(0-2893) {NAME if:conc#10 TYPE CONCATENATE PAR 0-2841 XREFS 42919 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-2891 {}} {259 0 0-2892 {}}} SUCCS {{259 0 0-2894 {}}} CYCLES {}}
set a(0-2894) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2841 XREFS 42920 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-2890 {}} {259 0 0-2893 {}}} SUCCS {{259 0 0-2895 {}}} CYCLES {}}
set a(0-2895) {NAME if:slc#2 TYPE READSLICE PAR 0-2841 XREFS 42921 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-2894 {}}} SUCCS {{258 0 0-2898 {}}} CYCLES {}}
set a(0-2896) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-2841 XREFS 42922 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-2886 {}}} SUCCS {{259 0 0-2897 {}}} CYCLES {}}
set a(0-2897) {NAME if:conc#8 TYPE CONCATENATE PAR 0-2841 XREFS 42923 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-2896 {}}} SUCCS {{259 0 0-2898 {}}} CYCLES {}}
set a(0-2898) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2841 XREFS 42924 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-2895 {}} {259 0 0-2897 {}}} SUCCS {{259 0 0-2899 {}} {258 0 0-2902 {}}} CYCLES {}}
set a(0-2899) {NAME slc(exs.imod) TYPE READSLICE PAR 0-2841 XREFS 42925 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-2898 {}}} SUCCS {{259 0 0-2900 {}}} CYCLES {}}
set a(0-2900) {NAME if:not TYPE NOT PAR 0-2841 XREFS 42926 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-2899 {}}} SUCCS {{259 0 0-2901 {}}} CYCLES {}}
set a(0-2901) {NAME if:xor TYPE XOR PAR 0-2841 XREFS 42927 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-2900 {}}} SUCCS {{259 0 0-2902 {}}} CYCLES {}}
set a(0-2902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-2841 XREFS 42928 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-2898 {}} {259 0 0-2901 {}}} SUCCS {{259 0 0-2903 {}} {258 0 0-2904 {}} {258 0 0-2905 {}} {258 0 0-2906 {}}} CYCLES {}}
set a(0-2903) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-2841 XREFS 42929 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-2902 {}}} SUCCS {{258 0 0-2907 {}}} CYCLES {}}
set a(0-2904) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-2841 XREFS 42930 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2907 {}}} CYCLES {}}
set a(0-2905) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-2841 XREFS 42931 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2907 {}}} CYCLES {}}
set a(0-2906) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-2841 XREFS 42932 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-2902 {}}} SUCCS {{259 0 0-2907 {}}} CYCLES {}}
set a(0-2907) {NAME or TYPE OR PAR 0-2841 XREFS 42933 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-2905 {}} {258 0 0-2904 {}} {258 0 0-2903 {}} {259 0 0-2906 {}}} SUCCS {{258 0 0-2909 {}} {258 0 0-2912 {}}} CYCLES {}}
set a(0-2908) {NAME asn#199 TYPE ASSIGN PAR 0-2841 XREFS 42934 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-3277 {}}} SUCCS {{258 0 0-2910 {}} {256 0 0-3277 {}}} CYCLES {}}
set a(0-2909) {NAME exs TYPE SIGNEXTEND PAR 0-2841 XREFS 42935 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-2907 {}}} SUCCS {{259 0 0-2910 {}}} CYCLES {}}
set a(0-2910) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2841 XREFS 42936 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-2908 {}} {259 0 0-2909 {}}} SUCCS {{258 0 0-2991 {}} {258 0 0-3017 {}}} CYCLES {}}
set a(0-2911) {NAME asn#200 TYPE ASSIGN PAR 0-2841 XREFS 42937 LOC {1 0.43536365323181736 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-3278 {}}} SUCCS {{258 0 0-2913 {}} {256 0 0-3278 {}}} CYCLES {}}
set a(0-2912) {NAME exs#6 TYPE SIGNEXTEND PAR 0-2841 XREFS 42938 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-2907 {}}} SUCCS {{259 0 0-2913 {}}} CYCLES {}}
set a(0-2913) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2841 XREFS 42939 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-2911 {}} {259 0 0-2912 {}}} SUCCS {{258 0 0-3016 {}} {258 0 0-3020 {}}} CYCLES {}}
set a(0-2914) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42940 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2915 {}}} CYCLES {}}
set a(0-2915) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-2841 XREFS 42941 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2914 {}}} SUCCS {{259 0 0-2916 {}}} CYCLES {}}
set a(0-2916) {NAME asel TYPE SELECT PAR 0-2841 XREFS 42942 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2915 {}}} SUCCS {{146 0 0-2917 {}} {146 0 0-2918 {}} {146 0 0-2919 {}} {146 0 0-2920 {}} {146 0 0-2921 {}} {146 0 0-2922 {}} {146 0 0-2923 {}} {146 0 0-2924 {}} {146 0 0-2925 {}} {146 0 0-2926 {}} {146 0 0-2927 {}} {146 0 0-2928 {}} {146 0 0-2929 {}} {146 0 0-2930 {}} {146 0 0-2931 {}} {146 0 0-2932 {}} {146 0 0-2933 {}} {146 0 0-2934 {}} {146 0 0-2935 {}} {146 0 0-2936 {}} {146 0 0-2937 {}}} CYCLES {}}
set a(0-2917) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42943 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2918 {}}} CYCLES {}}
set a(0-2918) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-2841 XREFS 42944 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2917 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2919) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42945 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2920 {}}} CYCLES {}}
set a(0-2920) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-2841 XREFS 42946 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2919 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2921) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42947 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2922 {}}} CYCLES {}}
set a(0-2922) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-2841 XREFS 42948 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2921 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2923) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42949 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2924 {}}} CYCLES {}}
set a(0-2924) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-2841 XREFS 42950 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2923 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2925) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42951 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2926 {}}} CYCLES {}}
set a(0-2926) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-2841 XREFS 42952 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2925 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2927) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42953 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2928 {}}} CYCLES {}}
set a(0-2928) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-2841 XREFS 42954 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2927 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2929) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42955 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2930 {}}} CYCLES {}}
set a(0-2930) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-2841 XREFS 42956 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2929 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2931) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42957 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2932 {}}} CYCLES {}}
set a(0-2932) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-2841 XREFS 42958 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2931 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2933) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42959 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2934 {}}} CYCLES {}}
set a(0-2934) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-2841 XREFS 42960 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2933 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2935) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42961 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}}} SUCCS {{259 0 0-2936 {}}} CYCLES {}}
set a(0-2936) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-2841 XREFS 42962 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {259 0 0-2935 {}}} SUCCS {{259 0 0-2937 {}}} CYCLES {}}
set a(0-2937) {NAME aif:nor TYPE NOR PAR 0-2841 XREFS 42963 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-2916 {}} {258 0 0-2934 {}} {258 0 0-2932 {}} {258 0 0-2930 {}} {258 0 0-2928 {}} {258 0 0-2926 {}} {258 0 0-2924 {}} {258 0 0-2922 {}} {258 0 0-2920 {}} {258 0 0-2918 {}} {259 0 0-2936 {}}} SUCCS {{258 0 0-2959 {}}} CYCLES {}}
set a(0-2938) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42964 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2939 {}}} CYCLES {}}
set a(0-2939) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-2841 XREFS 42965 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2938 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2940) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42966 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2941 {}}} CYCLES {}}
set a(0-2941) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-2841 XREFS 42967 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2940 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2942) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42968 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2943 {}}} CYCLES {}}
set a(0-2943) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-2841 XREFS 42969 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2942 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2944) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42970 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2945 {}}} CYCLES {}}
set a(0-2945) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-2841 XREFS 42971 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2944 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2946) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42972 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2947 {}}} CYCLES {}}
set a(0-2947) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-2841 XREFS 42973 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2946 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2948) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42974 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2949 {}}} CYCLES {}}
set a(0-2949) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-2841 XREFS 42975 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2948 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2950) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42976 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2951 {}}} CYCLES {}}
set a(0-2951) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-2841 XREFS 42977 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2950 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2952) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42978 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2953 {}}} CYCLES {}}
set a(0-2953) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-2841 XREFS 42979 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2952 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2954) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42980 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2955 {}}} CYCLES {}}
set a(0-2955) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-2841 XREFS 42981 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2954 {}}} SUCCS {{258 0 0-2958 {}}} CYCLES {}}
set a(0-2956) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 42982 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-2957 {}}} CYCLES {}}
set a(0-2957) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-2841 XREFS 42983 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2956 {}}} SUCCS {{259 0 0-2958 {}}} CYCLES {}}
set a(0-2958) {NAME if#1:nor TYPE NOR PAR 0-2841 XREFS 42984 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-2955 {}} {258 0 0-2953 {}} {258 0 0-2951 {}} {258 0 0-2949 {}} {258 0 0-2947 {}} {258 0 0-2945 {}} {258 0 0-2943 {}} {258 0 0-2941 {}} {258 0 0-2939 {}} {259 0 0-2957 {}}} SUCCS {{259 0 0-2959 {}}} CYCLES {}}
set a(0-2959) {NAME if#1:and TYPE AND PAR 0-2841 XREFS 42985 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-2937 {}} {258 0 0-2857 {}} {259 0 0-2958 {}}} SUCCS {{258 0 0-2961 {}} {258 0 0-2965 {}} {258 0 0-2969 {}} {258 0 0-2973 {}}} CYCLES {}}
set a(0-2960) {NAME asn#201 TYPE ASSIGN PAR 0-2841 XREFS 42986 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3279 {}}} SUCCS {{258 0 0-2963 {}} {256 0 0-3279 {}}} CYCLES {}}
set a(0-2961) {NAME not#25 TYPE NOT PAR 0-2841 XREFS 42987 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-2959 {}}} SUCCS {{259 0 0-2962 {}}} CYCLES {}}
set a(0-2962) {NAME exs#7 TYPE SIGNEXTEND PAR 0-2841 XREFS 42988 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2961 {}}} SUCCS {{259 0 0-2963 {}}} CYCLES {}}
set a(0-2963) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2841 XREFS 42989 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-2960 {}} {259 0 0-2962 {}}} SUCCS {{258 0 0-3036 {}} {258 0 0-3037 {}} {258 0 0-3038 {}} {258 0 0-3039 {}} {258 0 0-3040 {}} {258 0 0-3041 {}} {258 0 0-3042 {}} {258 0 0-3043 {}} {258 0 0-3044 {}} {258 0 0-3045 {}} {258 0 0-3053 {}}} CYCLES {}}
set a(0-2964) {NAME asn#202 TYPE ASSIGN PAR 0-2841 XREFS 42990 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3280 {}}} SUCCS {{258 0 0-2967 {}} {256 0 0-3280 {}}} CYCLES {}}
set a(0-2965) {NAME not#26 TYPE NOT PAR 0-2841 XREFS 42991 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-2959 {}}} SUCCS {{259 0 0-2966 {}}} CYCLES {}}
set a(0-2966) {NAME exs#8 TYPE SIGNEXTEND PAR 0-2841 XREFS 42992 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2965 {}}} SUCCS {{259 0 0-2967 {}}} CYCLES {}}
set a(0-2967) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2841 XREFS 42993 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-2964 {}} {259 0 0-2966 {}}} SUCCS {{258 0 0-3026 {}} {258 0 0-3027 {}} {258 0 0-3028 {}} {258 0 0-3029 {}} {258 0 0-3030 {}} {258 0 0-3031 {}} {258 0 0-3032 {}} {258 0 0-3033 {}} {258 0 0-3034 {}} {258 0 0-3035 {}} {258 0 0-3055 {}}} CYCLES {}}
set a(0-2968) {NAME asn#203 TYPE ASSIGN PAR 0-2841 XREFS 42994 LOC {1 0.6498793175060342 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3281 {}}} SUCCS {{258 0 0-2971 {}} {256 0 0-3281 {}}} CYCLES {}}
set a(0-2969) {NAME not#27 TYPE NOT PAR 0-2841 XREFS 42995 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-2959 {}}} SUCCS {{259 0 0-2970 {}}} CYCLES {}}
set a(0-2970) {NAME exs#9 TYPE SIGNEXTEND PAR 0-2841 XREFS 42996 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2969 {}}} SUCCS {{259 0 0-2971 {}}} CYCLES {}}
set a(0-2971) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2841 XREFS 42997 LOC {1 0.6498793175060342 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-2968 {}} {259 0 0-2970 {}}} SUCCS {{258 0 0-3071 {}} {258 0 0-3072 {}} {258 0 0-3073 {}} {258 0 0-3074 {}} {258 0 0-3075 {}} {258 0 0-3076 {}} {258 0 0-3077 {}} {258 0 0-3078 {}} {258 0 0-3079 {}} {258 0 0-3080 {}} {258 0 0-3088 {}}} CYCLES {}}
set a(0-2972) {NAME asn#204 TYPE ASSIGN PAR 0-2841 XREFS 42998 LOC {1 0.6498793175060342 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3282 {}}} SUCCS {{258 0 0-2975 {}} {256 0 0-3282 {}}} CYCLES {}}
set a(0-2973) {NAME not TYPE NOT PAR 0-2841 XREFS 42999 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-2959 {}}} SUCCS {{259 0 0-2974 {}}} CYCLES {}}
set a(0-2974) {NAME exs#10 TYPE SIGNEXTEND PAR 0-2841 XREFS 43000 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-2973 {}}} SUCCS {{259 0 0-2975 {}}} CYCLES {}}
set a(0-2975) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2841 XREFS 43001 LOC {1 0.6498793175060342 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-2972 {}} {259 0 0-2974 {}}} SUCCS {{258 0 0-3061 {}} {258 0 0-3062 {}} {258 0 0-3063 {}} {258 0 0-3064 {}} {258 0 0-3065 {}} {258 0 0-3066 {}} {258 0 0-3067 {}} {258 0 0-3068 {}} {258 0 0-3069 {}} {258 0 0-3070 {}} {258 0 0-3090 {}}} CYCLES {}}
set a(0-2976) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43002 LOC {1 0.0 1 0.10039626998018651 1 0.10039626998018651 1 0.10039626998018651} PREDS {} SUCCS {{259 0 0-2977 {}}} CYCLES {}}
set a(0-2977) {NAME slc(vin)#3 TYPE READSLICE PAR 0-2841 XREFS 43003 LOC {1 0.0 1 0.10039626998018651 1 0.10039626998018651 1 0.10039626998018651} PREDS {{259 0 0-2976 {}}} SUCCS {{259 0 0-2978 {}}} CYCLES {}}
set a(0-2978) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-2841 XREFS 43004 LOC {1 0.0 1 0.10039626998018651 1 0.10039626998018651 1 0.3053481219021407 1 0.3053481219021407} PREDS {{259 0 0-2977 {}}} SUCCS {{259 0 0-2979 {}}} CYCLES {}}
set a(0-2979) {NAME slc TYPE READSLICE PAR 0-2841 XREFS 43005 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.30534823473258826} PREDS {{259 0 0-2978 {}}} SUCCS {{259 0 0-2980 {}} {258 0 0-2988 {}}} CYCLES {}}
set a(0-2980) {NAME asel#3 TYPE SELECT PAR 0-2841 XREFS 43006 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.30534823473258826} PREDS {{259 0 0-2979 {}}} SUCCS {{146 0 0-2981 {}} {146 0 0-2982 {}} {146 0 0-2983 {}} {146 0 0-2984 {}} {146 0 0-2985 {}} {146 0 0-2986 {}} {146 0 0-2987 {}}} CYCLES {}}
set a(0-2981) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43007 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.30534823473258826} PREDS {{146 0 0-2980 {}}} SUCCS {{259 0 0-2982 {}}} CYCLES {}}
set a(0-2982) {NAME slc(vin)#4 TYPE READSLICE PAR 0-2841 XREFS 43008 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.30534823473258826} PREDS {{146 0 0-2980 {}} {259 0 0-2981 {}}} SUCCS {{259 0 0-2983 {}}} CYCLES {}}
set a(0-2983) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-2841 XREFS 43009 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.30534823473258826} PREDS {{146 0 0-2980 {}} {259 0 0-2982 {}}} SUCCS {{259 0 0-2984 {}}} CYCLES {}}
set a(0-2984) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-2841 XREFS 43010 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.30534823473258826} PREDS {{146 0 0-2980 {}} {259 0 0-2983 {}}} SUCCS {{259 0 0-2985 {}}} CYCLES {}}
set a(0-2985) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-2841 XREFS 43011 LOC {1 0.20495196475240177 1 0.30534823473258826 1 0.30534823473258826 1 0.5368986687501265 1 0.5368986687501265} PREDS {{146 0 0-2980 {}} {259 0 0-2984 {}}} SUCCS {{259 0 0-2986 {}}} CYCLES {}}
set a(0-2986) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-2841 XREFS 43012 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{146 0 0-2980 {}} {259 0 0-2985 {}}} SUCCS {{259 0 0-2987 {}}} CYCLES {}}
set a(0-2987) {NAME if#2:not#1 TYPE NOT PAR 0-2841 XREFS 43013 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{146 0 0-2980 {}} {259 0 0-2986 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2988) {NAME if#2:not TYPE NOT PAR 0-2841 XREFS 43014 LOC {1 0.20495196475240177 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{258 0 0-2979 {}}} SUCCS {{259 0 0-2989 {}}} CYCLES {}}
set a(0-2989) {NAME if#2:and TYPE AND PAR 0-2841 XREFS 43015 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{258 0 0-2987 {}} {258 0 0-2856 {}} {259 0 0-2988 {}}} SUCCS {{259 0 0-2990 {}} {258 0 0-3017 {}} {258 0 0-3018 {}}} CYCLES {}}
set a(0-2990) {NAME asel#7 TYPE SELECT PAR 0-2841 XREFS 43016 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{259 0 0-2989 {}}} SUCCS {{146 0 0-2991 {}} {146 0 0-2992 {}} {146 0 0-2993 {}} {146 0 0-2994 {}} {146 0 0-2995 {}} {146 0 0-2996 {}} {146 0 0-2997 {}} {130 0 0-2998 {}} {146 0 0-3006 {}} {146 0 0-3007 {}} {130 0 0-3008 {}} {130 0 0-3014 {}} {130 0 0-3015 {}}} CYCLES {}}
set a(0-2991) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-2841 XREFS 43017 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-2990 {}} {258 0 0-2910 {}}} SUCCS {{259 0 0-3017 {}}} CYCLES {}}
set a(0-2992) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43018 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{146 0 0-2990 {}}} SUCCS {{259 0 0-2993 {}}} CYCLES {}}
set a(0-2993) {NAME slc(vin) TYPE READSLICE PAR 0-2841 XREFS 43019 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{146 0 0-2990 {}} {259 0 0-2992 {}}} SUCCS {{259 0 0-2994 {}}} CYCLES {}}
set a(0-2994) {NAME else#2:aif:not#1 TYPE NOT PAR 0-2841 XREFS 43020 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{146 0 0-2990 {}} {259 0 0-2993 {}}} SUCCS {{259 0 0-2995 {}}} CYCLES {}}
set a(0-2995) {NAME else#2:aif:conc TYPE CONCATENATE PAR 0-2841 XREFS 43021 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.53689879815506} PREDS {{146 0 0-2990 {}} {259 0 0-2994 {}}} SUCCS {{259 0 0-2996 {}}} CYCLES {}}
set a(0-2996) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME else#2:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-2841 XREFS 43022 LOC {1 0.43650252817487356 1 0.53689879815506 1 0.53689879815506 1 0.7684492321725983 1 0.7684492321725983} PREDS {{146 0 0-2990 {}} {259 0 0-2995 {}}} SUCCS {{259 0 0-2997 {}}} CYCLES {}}
set a(0-2997) {NAME else#2:aif:slc TYPE READSLICE PAR 0-2841 XREFS 43023 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-2990 {}} {259 0 0-2996 {}}} SUCCS {{259 0 0-2998 {}} {258 0 0-3006 {}}} CYCLES {}}
set a(0-2998) {NAME else#2:asel#1 TYPE SELECT PAR 0-2841 XREFS 43024 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{130 0 0-2990 {}} {259 0 0-2997 {}}} SUCCS {{146 0 0-2999 {}} {146 0 0-3000 {}} {146 0 0-3001 {}} {146 0 0-3002 {}} {146 0 0-3003 {}} {146 0 0-3004 {}} {146 0 0-3005 {}}} CYCLES {}}
set a(0-2999) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43025 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-2998 {}}} SUCCS {{259 0 0-3000 {}}} CYCLES {}}
set a(0-3000) {NAME slc(vin)#1 TYPE READSLICE PAR 0-2841 XREFS 43026 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-2998 {}} {259 0 0-2999 {}}} SUCCS {{259 0 0-3001 {}}} CYCLES {}}
set a(0-3001) {NAME else#2:aif#1:aif:not#1 TYPE NOT PAR 0-2841 XREFS 43027 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-2998 {}} {259 0 0-3000 {}}} SUCCS {{259 0 0-3002 {}}} CYCLES {}}
set a(0-3002) {NAME else#2:aif#1:aif:conc TYPE CONCATENATE PAR 0-2841 XREFS 43028 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-2998 {}} {259 0 0-3001 {}}} SUCCS {{259 0 0-3003 {}}} CYCLES {}}
set a(0-3003) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME else#2:aif#1:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-2841 XREFS 43029 LOC {1 0.6680530915973455 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 1 0.9999997955950702} PREDS {{146 0 0-2998 {}} {259 0 0-3002 {}}} SUCCS {{259 0 0-3004 {}}} CYCLES {}}
set a(0-3004) {NAME else#2:aif#1:aif:slc TYPE READSLICE PAR 0-2841 XREFS 43030 LOC {1 0.8996036550198172 1 0.9999999250000037 1 0.9999999250000037 2 0.01169819941509003} PREDS {{146 0 0-2998 {}} {259 0 0-3003 {}}} SUCCS {{259 0 0-3005 {}}} CYCLES {}}
set a(0-3005) {NAME else#2:if:not#1 TYPE NOT PAR 0-2841 XREFS 43031 LOC {1 0.8996036550198172 1 0.9999999250000037 1 0.9999999250000037 2 0.01169819941509003} PREDS {{146 0 0-2998 {}} {259 0 0-3004 {}}} SUCCS {{258 0 0-3007 {}}} CYCLES {}}
set a(0-3006) {NAME else#2:if:not TYPE NOT PAR 0-2841 XREFS 43032 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.01169819941509003} PREDS {{146 0 0-2990 {}} {258 0 0-2997 {}}} SUCCS {{259 0 0-3007 {}}} CYCLES {}}
set a(0-3007) {NAME else#2:if:and TYPE AND PAR 0-2841 XREFS 43033 LOC {1 0.8996036550198172 1 0.9999999250000037 1 0.9999999250000037 2 0.01169819941509003} PREDS {{146 0 0-2990 {}} {258 0 0-3005 {}} {258 0 0-2854 {}} {259 0 0-3006 {}}} SUCCS {{259 0 0-3008 {}} {258 0 0-3014 {}}} CYCLES {}}
set a(0-3008) {NAME else#2:asel#2 TYPE SELECT PAR 0-2841 XREFS 43034 LOC {1 0.8996036550198172 1 0.9999999250000037 1 0.9999999250000037 2 0.01169819941509003} PREDS {{130 0 0-2990 {}} {259 0 0-3007 {}}} SUCCS {{146 0 0-3009 {}} {146 0 0-3010 {}} {146 0 0-3011 {}} {146 0 0-3012 {}} {146 0 0-3013 {}}} CYCLES {}}
set a(0-3009) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43035 LOC {1 0.8996036550198172 2 0.01169819941509003 2 0.01169819941509003 2 0.01169819941509003} PREDS {{146 0 0-3008 {}}} SUCCS {{259 0 0-3010 {}}} CYCLES {}}
set a(0-3010) {NAME slc(vin)#2 TYPE READSLICE PAR 0-2841 XREFS 43036 LOC {1 0.8996036550198172 2 0.01169819941509003 2 0.01169819941509003 2 0.01169819941509003} PREDS {{146 0 0-3008 {}} {259 0 0-3009 {}}} SUCCS {{259 0 0-3011 {}}} CYCLES {}}
set a(0-3011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME else#2:if:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-2841 XREFS 43037 LOC {2 0.0 2 0.01169819941509003 2 0.01169819941509003 2 0.21665005133704424 2 0.21665005133704424} PREDS {{146 0 0-3008 {}} {259 0 0-3010 {}}} SUCCS {{259 0 0-3012 {}}} CYCLES {}}
set a(0-3012) {NAME else#2:aif#2:slc TYPE READSLICE PAR 0-2841 XREFS 43038 LOC {2 0.20495196475240177 2 0.2166501641674918 2 0.2166501641674918 2 0.2166501641674918} PREDS {{146 0 0-3008 {}} {259 0 0-3011 {}}} SUCCS {{259 0 0-3013 {}}} CYCLES {}}
set a(0-3013) {NAME else#2:if:not#2 TYPE NOT PAR 0-2841 XREFS 43039 LOC {2 0.20495196475240177 2 0.2166501641674918 2 0.2166501641674918 2 0.2166501641674918} PREDS {{146 0 0-3008 {}} {259 0 0-3012 {}}} SUCCS {{259 0 0-3014 {}}} CYCLES {}}
set a(0-3014) {NAME else#2:if:and#1 TYPE AND PAR 0-2841 XREFS 43040 LOC {2 0.20495196475240177 2 0.2166501641674918 2 0.2166501641674918 2 0.2166501641674918} PREDS {{130 0 0-2990 {}} {258 0 0-3007 {}} {258 0 0-2853 {}} {259 0 0-3013 {}}} SUCCS {{259 0 0-3015 {}} {258 0 0-3019 {}}} CYCLES {}}
set a(0-3015) {NAME else#2:sel TYPE SELECT PAR 0-2841 XREFS 43041 LOC {2 0.20495196475240177 2 0.2166501641674918 2 0.2166501641674918 2 0.2166501641674918} PREDS {{130 0 0-2990 {}} {259 0 0-3014 {}}} SUCCS {{146 0 0-3016 {}}} CYCLES {}}
set a(0-3016) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME else#2:if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-2841 XREFS 43042 LOC {2 0.20495196475240177 2 0.2166501641674918 2 0.2166501641674918 2 0.3778798756928278 2 0.3778798756928278} PREDS {{146 0 0-3015 {}} {258 0 0-2913 {}}} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-3017) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43043 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-2989 {}} {258 0 0-2910 {}} {258 0 0-2855 {}} {259 0 0-2991 {}}} SUCCS {{258 0 0-3021 {}} {258 0 0-3277 {}}} CYCLES {}}
set a(0-3018) {NAME not#5 TYPE NOT PAR 0-2841 XREFS 43044 LOC {1 0.43650252817487356 2 0.2166501641674918 2 0.2166501641674918 2 0.37788005610599723} PREDS {{258 0 0-2989 {}}} SUCCS {{259 0 0-3019 {}}} CYCLES {}}
set a(0-3019) {NAME if#2:and#1 TYPE AND PAR 0-2841 XREFS 43045 LOC {2 0.20495196475240177 2 0.2166501641674918 2 0.2166501641674918 2 0.37788005610599723} PREDS {{258 0 0-3014 {}} {259 0 0-3018 {}}} SUCCS {{259 0 0-3020 {}}} CYCLES {}}
set a(0-3020) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43046 LOC {2 0.3661818566909072 2 0.37788005610599723 2 0.37788005610599723 2 0.447061740146913 2 0.447061740146913} PREDS {{258 0 0-2913 {}} {258 0 0-3016 {}} {258 0 0-2852 {}} {259 0 0-3019 {}}} SUCCS {{258 0 0-3056 {}} {258 0 0-3278 {}}} CYCLES {}}
set a(0-3021) {NAME not#1 TYPE NOT PAR 0-2841 XREFS 43047 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-3017 {}}} SUCCS {{259 0 0-3022 {}}} CYCLES {}}
set a(0-3022) {NAME conc TYPE CONCATENATE PAR 0-2841 XREFS 43048 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-3021 {}}} SUCCS {{259 0 0-3023 {}}} CYCLES {}}
set a(0-3023) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#1 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2841 XREFS 43049 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-3022 {}}} SUCCS {{259 0 0-3024 {}}} CYCLES {}}
set a(0-3024) {NAME slc#1 TYPE READSLICE PAR 0-2841 XREFS 43050 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3023 {}}} SUCCS {{259 0 0-3025 {}} {258 0 0-3052 {}} {258 0 0-3054 {}}} CYCLES {}}
set a(0-3025) {NAME sel#4 TYPE SELECT PAR 0-2841 XREFS 43051 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3024 {}}} SUCCS {{146 0 0-3026 {}} {146 0 0-3027 {}} {146 0 0-3028 {}} {146 0 0-3029 {}} {146 0 0-3030 {}} {146 0 0-3031 {}} {146 0 0-3032 {}} {146 0 0-3033 {}} {146 0 0-3034 {}} {146 0 0-3035 {}} {146 0 0-3036 {}} {146 0 0-3037 {}} {146 0 0-3038 {}} {146 0 0-3039 {}} {146 0 0-3040 {}} {146 0 0-3041 {}} {146 0 0-3042 {}} {146 0 0-3043 {}} {146 0 0-3044 {}} {146 0 0-3045 {}} {130 0 0-3046 {}} {130 0 0-3047 {}}} CYCLES {}}
set a(0-3026) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-2841 XREFS 43052 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3027) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-2841 XREFS 43053 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3028) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-2841 XREFS 43054 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3029) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-2841 XREFS 43055 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3030) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-2841 XREFS 43056 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3031) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-2841 XREFS 43057 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3032) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-2841 XREFS 43058 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3033) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-2841 XREFS 43059 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3034) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-2841 XREFS 43060 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3035) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-2841 XREFS 43061 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2967 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3036) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-2841 XREFS 43062 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3037) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-2841 XREFS 43063 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3038) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-2841 XREFS 43064 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3039) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-2841 XREFS 43065 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3040) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-2841 XREFS 43066 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3041) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-2841 XREFS 43067 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3042) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-2841 XREFS 43068 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3043) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-2841 XREFS 43069 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3044) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-2841 XREFS 43070 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{258 0 0-3046 {}}} CYCLES {}}
set a(0-3045) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-2841 XREFS 43071 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3025 {}} {258 0 0-2963 {}}} SUCCS {{259 0 0-3046 {}}} CYCLES {}}
set a(0-3046) {NAME if#4:if:nor TYPE NOR PAR 0-2841 XREFS 43072 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3025 {}} {258 0 0-3044 {}} {258 0 0-3043 {}} {258 0 0-3042 {}} {258 0 0-3041 {}} {258 0 0-3040 {}} {258 0 0-3039 {}} {258 0 0-3038 {}} {258 0 0-3037 {}} {258 0 0-3036 {}} {258 0 0-3035 {}} {258 0 0-3034 {}} {258 0 0-3033 {}} {258 0 0-3032 {}} {258 0 0-3031 {}} {258 0 0-3030 {}} {258 0 0-3029 {}} {258 0 0-3028 {}} {258 0 0-3027 {}} {258 0 0-3026 {}} {259 0 0-3045 {}}} SUCCS {{259 0 0-3047 {}} {258 0 0-3052 {}} {258 0 0-3054 {}}} CYCLES {}}
set a(0-3047) {NAME if#4:sel TYPE SELECT PAR 0-2841 XREFS 43073 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3025 {}} {259 0 0-3046 {}}} SUCCS {{146 0 0-3048 {}} {146 0 0-3049 {}} {146 0 0-3050 {}} {146 0 0-3051 {}}} CYCLES {}}
set a(0-3048) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43074 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3047 {}}} SUCCS {{259 0 0-3049 {}}} CYCLES {}}
set a(0-3049) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2841 XREFS 43075 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3047 {}} {259 0 0-3048 {}}} SUCCS {{258 0 0-3053 {}}} CYCLES {}}
set a(0-3050) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43076 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3047 {}}} SUCCS {{259 0 0-3051 {}}} CYCLES {}}
set a(0-3051) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2841 XREFS 43077 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3047 {}} {259 0 0-3050 {}}} SUCCS {{258 0 0-3055 {}}} CYCLES {}}
set a(0-3052) {NAME and#6 TYPE AND PAR 0-2841 XREFS 43078 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-3024 {}} {258 0 0-3046 {}}} SUCCS {{259 0 0-3053 {}}} CYCLES {}}
set a(0-3053) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43079 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-2963 {}} {258 0 0-3049 {}} {258 0 0-2851 {}} {259 0 0-3052 {}}} SUCCS {{258 0 0-3091 {}} {258 0 0-3092 {}} {258 0 0-3093 {}} {258 0 0-3094 {}} {258 0 0-3095 {}} {258 0 0-3096 {}} {258 0 0-3097 {}} {258 0 0-3098 {}} {258 0 0-3099 {}} {258 0 0-3100 {}} {258 0 0-3123 {}} {258 0 0-3125 {}} {258 0 0-3140 {}} {258 0 0-3279 {}}} CYCLES {}}
set a(0-3054) {NAME and#7 TYPE AND PAR 0-2841 XREFS 43080 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-3024 {}} {258 0 0-3046 {}}} SUCCS {{259 0 0-3055 {}}} CYCLES {}}
set a(0-3055) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43081 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-2967 {}} {258 0 0-3051 {}} {258 0 0-2850 {}} {259 0 0-3054 {}}} SUCCS {{258 0 0-3143 {}} {258 0 0-3280 {}}} CYCLES {}}
set a(0-3056) {NAME not#2 TYPE NOT PAR 0-2841 XREFS 43082 LOC {2 0.43536365323181736 2 0.4470618526469074 2 0.4470618526469074 2 0.4470618526469074} PREDS {{258 0 0-3020 {}}} SUCCS {{259 0 0-3057 {}}} CYCLES {}}
set a(0-3057) {NAME conc#1 TYPE CONCATENATE PAR 0-2841 XREFS 43083 LOC {2 0.43536365323181736 2 0.4470618526469074 2 0.4470618526469074 2 0.4470618526469074} PREDS {{259 0 0-3056 {}}} SUCCS {{259 0 0-3058 {}}} CYCLES {}}
set a(0-3058) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2841 XREFS 43084 LOC {2 0.43536365323181736 2 0.4470618526469074 2 0.4470618526469074 2 0.5923955988710283 2 0.5923955988710283} PREDS {{259 0 0-3057 {}}} SUCCS {{259 0 0-3059 {}}} CYCLES {}}
set a(0-3059) {NAME slc#2 TYPE READSLICE PAR 0-2841 XREFS 43085 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{259 0 0-3058 {}}} SUCCS {{259 0 0-3060 {}} {258 0 0-3087 {}} {258 0 0-3089 {}}} CYCLES {}}
set a(0-3060) {NAME sel#6 TYPE SELECT PAR 0-2841 XREFS 43086 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{259 0 0-3059 {}}} SUCCS {{146 0 0-3061 {}} {146 0 0-3062 {}} {146 0 0-3063 {}} {146 0 0-3064 {}} {146 0 0-3065 {}} {146 0 0-3066 {}} {146 0 0-3067 {}} {146 0 0-3068 {}} {146 0 0-3069 {}} {146 0 0-3070 {}} {146 0 0-3071 {}} {146 0 0-3072 {}} {146 0 0-3073 {}} {146 0 0-3074 {}} {146 0 0-3075 {}} {146 0 0-3076 {}} {146 0 0-3077 {}} {146 0 0-3078 {}} {146 0 0-3079 {}} {146 0 0-3080 {}} {130 0 0-3081 {}} {130 0 0-3082 {}}} CYCLES {}}
set a(0-3061) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-2841 XREFS 43087 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3062) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-2841 XREFS 43088 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3063) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-2841 XREFS 43089 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3064) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-2841 XREFS 43090 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3065) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-2841 XREFS 43091 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3066) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-2841 XREFS 43092 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3067) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-2841 XREFS 43093 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3068) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-2841 XREFS 43094 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3069) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-2841 XREFS 43095 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3070) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-2841 XREFS 43096 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2975 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3071) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-2841 XREFS 43097 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3072) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-2841 XREFS 43098 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3073) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-2841 XREFS 43099 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3074) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-2841 XREFS 43100 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3075) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-2841 XREFS 43101 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3076) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-2841 XREFS 43102 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3077) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-2841 XREFS 43103 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3078) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-2841 XREFS 43104 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3079) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-2841 XREFS 43105 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{258 0 0-3081 {}}} CYCLES {}}
set a(0-3080) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-2841 XREFS 43106 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3060 {}} {258 0 0-2971 {}}} SUCCS {{259 0 0-3081 {}}} CYCLES {}}
set a(0-3081) {NAME if#6:if:nor TYPE NOR PAR 0-2841 XREFS 43107 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{130 0 0-3060 {}} {258 0 0-3079 {}} {258 0 0-3078 {}} {258 0 0-3077 {}} {258 0 0-3076 {}} {258 0 0-3075 {}} {258 0 0-3074 {}} {258 0 0-3073 {}} {258 0 0-3072 {}} {258 0 0-3071 {}} {258 0 0-3070 {}} {258 0 0-3069 {}} {258 0 0-3068 {}} {258 0 0-3067 {}} {258 0 0-3066 {}} {258 0 0-3065 {}} {258 0 0-3064 {}} {258 0 0-3063 {}} {258 0 0-3062 {}} {258 0 0-3061 {}} {259 0 0-3080 {}}} SUCCS {{259 0 0-3082 {}} {258 0 0-3087 {}} {258 0 0-3089 {}}} CYCLES {}}
set a(0-3082) {NAME if#6:sel TYPE SELECT PAR 0-2841 XREFS 43108 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{130 0 0-3060 {}} {259 0 0-3081 {}}} SUCCS {{146 0 0-3083 {}} {146 0 0-3084 {}} {146 0 0-3085 {}} {146 0 0-3086 {}}} CYCLES {}}
set a(0-3083) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43109 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3082 {}}} SUCCS {{259 0 0-3084 {}}} CYCLES {}}
set a(0-3084) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2841 XREFS 43110 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-3082 {}} {259 0 0-3083 {}}} SUCCS {{258 0 0-3088 {}}} CYCLES {}}
set a(0-3085) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43111 LOC {2 0.580697520965124 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3082 {}}} SUCCS {{259 0 0-3086 {}}} CYCLES {}}
set a(0-3086) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2841 XREFS 43112 LOC {2 0.580697520965124 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3082 {}} {259 0 0-3085 {}}} SUCCS {{258 0 0-3090 {}}} CYCLES {}}
set a(0-3087) {NAME and#8 TYPE AND PAR 0-2841 XREFS 43113 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{258 0 0-3059 {}} {258 0 0-3081 {}}} SUCCS {{259 0 0-3088 {}}} CYCLES {}}
set a(0-3088) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#9 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43114 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 2 0.6615774044211298 2 0.6615774044211298} PREDS {{258 0 0-2971 {}} {258 0 0-3084 {}} {258 0 0-2849 {}} {259 0 0-3087 {}}} SUCCS {{258 0 0-3151 {}} {258 0 0-3152 {}} {258 0 0-3153 {}} {258 0 0-3154 {}} {258 0 0-3155 {}} {258 0 0-3156 {}} {258 0 0-3157 {}} {258 0 0-3158 {}} {258 0 0-3159 {}} {258 0 0-3160 {}} {258 0 0-3183 {}} {258 0 0-3185 {}} {258 0 0-3200 {}} {258 0 0-3281 {}}} CYCLES {}}
set a(0-3089) {NAME and#9 TYPE AND PAR 0-2841 XREFS 43115 LOC {2 0.580697520965124 2 0.5923957203802139 2 0.5923957203802139 3 0.4739936013003199} PREDS {{258 0 0-3059 {}} {258 0 0-3081 {}}} SUCCS {{259 0 0-3090 {}}} CYCLES {}}
set a(0-3090) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43116 LOC {2 0.580697520965124 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-2975 {}} {258 0 0-3086 {}} {258 0 0-2848 {}} {259 0 0-3089 {}}} SUCCS {{258 0 0-3203 {}} {258 0 0-3282 {}}} CYCLES {}}
set a(0-3091) {NAME red_xy:slc(red_xy(0)) TYPE READSLICE PAR 0-2841 XREFS 43117 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3092) {NAME red_xy:slc(red_xy(0))#1 TYPE READSLICE PAR 0-2841 XREFS 43118 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3093) {NAME red_xy:slc(red_xy(0))#2 TYPE READSLICE PAR 0-2841 XREFS 43119 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3094) {NAME red_xy:slc(red_xy(0))#3 TYPE READSLICE PAR 0-2841 XREFS 43120 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3095) {NAME red_xy:slc(red_xy(0))#4 TYPE READSLICE PAR 0-2841 XREFS 43121 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3096) {NAME red_xy:slc(red_xy(0))#5 TYPE READSLICE PAR 0-2841 XREFS 43122 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3097) {NAME red_xy:slc(red_xy(0))#6 TYPE READSLICE PAR 0-2841 XREFS 43123 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3098) {NAME red_xy:slc(red_xy(0))#7 TYPE READSLICE PAR 0-2841 XREFS 43124 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3099) {NAME red_xy:slc(red_xy(0))#8 TYPE READSLICE PAR 0-2841 XREFS 43125 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3101 {}}} CYCLES {}}
set a(0-3100) {NAME red_xy:slc(red_xy(0))#9 TYPE READSLICE PAR 0-2841 XREFS 43126 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3053 {}}} SUCCS {{259 0 0-3101 {}}} CYCLES {}}
set a(0-3101) {NAME if#8:nor#1 TYPE NOR PAR 0-2841 XREFS 43127 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3099 {}} {258 0 0-3098 {}} {258 0 0-3097 {}} {258 0 0-3096 {}} {258 0 0-3095 {}} {258 0 0-3094 {}} {258 0 0-3093 {}} {258 0 0-3092 {}} {258 0 0-3091 {}} {259 0 0-3100 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3102) {NAME if#8:asn TYPE ASSIGN PAR 0-2841 XREFS 43128 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3103 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3103) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-2841 XREFS 43129 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3102 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3104) {NAME if#8:asn#1 TYPE ASSIGN PAR 0-2841 XREFS 43130 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3105 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3105) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-2841 XREFS 43131 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3104 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3106) {NAME if#8:asn#2 TYPE ASSIGN PAR 0-2841 XREFS 43132 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3107 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3107) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-2841 XREFS 43133 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3106 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3108) {NAME if#8:asn#3 TYPE ASSIGN PAR 0-2841 XREFS 43134 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3109 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3109) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-2841 XREFS 43135 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3108 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3110) {NAME if#8:asn#4 TYPE ASSIGN PAR 0-2841 XREFS 43136 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3111 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3111) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-2841 XREFS 43137 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3110 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3112) {NAME if#8:asn#5 TYPE ASSIGN PAR 0-2841 XREFS 43138 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3113 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3113) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-2841 XREFS 43139 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3112 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3114) {NAME if#8:asn#6 TYPE ASSIGN PAR 0-2841 XREFS 43140 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3115 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3115) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-2841 XREFS 43141 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3114 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3116) {NAME if#8:asn#7 TYPE ASSIGN PAR 0-2841 XREFS 43142 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3117 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3117) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-2841 XREFS 43143 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3116 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3118) {NAME if#8:asn#8 TYPE ASSIGN PAR 0-2841 XREFS 43144 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3119 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3119) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-2841 XREFS 43145 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3118 {}}} SUCCS {{258 0 0-3122 {}}} CYCLES {}}
set a(0-3120) {NAME if#8:asn#9 TYPE ASSIGN PAR 0-2841 XREFS 43146 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3121 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3121) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-2841 XREFS 43147 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3120 {}}} SUCCS {{259 0 0-3122 {}}} CYCLES {}}
set a(0-3122) {NAME if#8:nor TYPE NOR PAR 0-2841 XREFS 43148 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3119 {}} {258 0 0-3117 {}} {258 0 0-3115 {}} {258 0 0-3113 {}} {258 0 0-3111 {}} {258 0 0-3109 {}} {258 0 0-3107 {}} {258 0 0-3105 {}} {258 0 0-3103 {}} {258 0 0-3101 {}} {259 0 0-3121 {}}} SUCCS {{258 0 0-3125 {}} {258 0 0-3139 {}} {258 0 0-3142 {}}} CYCLES {}}
set a(0-3123) {NAME deltax_red:conc TYPE CONCATENATE PAR 0-2841 XREFS 43149 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-3053 {}}} SUCCS {{258 0 0-3128 {}}} CYCLES {}}
set a(0-3124) {NAME asn#214 TYPE ASSIGN PAR 0-2841 XREFS 43150 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3283 {}}} SUCCS {{259 0 0-3125 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3125) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#12 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43151 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-3122 {}} {258 0 0-3053 {}} {259 0 0-3124 {}}} SUCCS {{259 0 0-3126 {}}} CYCLES {}}
set a(0-3126) {NAME deltax_red:not TYPE NOT PAR 0-2841 XREFS 43152 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3125 {}}} SUCCS {{259 0 0-3127 {}}} CYCLES {}}
set a(0-3127) {NAME deltax_red:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 43153 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3126 {}}} SUCCS {{259 0 0-3128 {}}} CYCLES {}}
set a(0-3128) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2841 XREFS 43154 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-3123 {}} {259 0 0-3127 {}}} SUCCS {{259 0 0-3129 {}}} CYCLES {}}
set a(0-3129) {NAME deltax_red:slc TYPE READSLICE PAR 0-2841 XREFS 43155 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3128 {}}} SUCCS {{259 0 0-3130 {}} {258 0 0-3134 {}}} CYCLES {}}
set a(0-3130) {NAME if#9:slc(deltax_red:acc.psp) TYPE READSLICE PAR 0-2841 XREFS 43156 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3129 {}}} SUCCS {{259 0 0-3131 {}}} CYCLES {}}
set a(0-3131) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#9:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-2841 XREFS 43157 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-3130 {}}} SUCCS {{259 0 0-3132 {}}} CYCLES {}}
set a(0-3132) {NAME slc#3 TYPE READSLICE PAR 0-2841 XREFS 43158 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3131 {}}} SUCCS {{259 0 0-3133 {}} {258 0 0-3137 {}}} CYCLES {}}
set a(0-3133) {NAME asel#27 TYPE SELECT PAR 0-2841 XREFS 43159 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3132 {}}} SUCCS {{146 0 0-3134 {}} {146 0 0-3135 {}} {146 0 0-3136 {}}} CYCLES {}}
set a(0-3134) {NAME deltax_red:not#1 TYPE NOT PAR 0-2841 XREFS 43160 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-3133 {}} {258 0 0-3129 {}}} SUCCS {{259 0 0-3135 {}}} CYCLES {}}
set a(0-3135) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 2 NAME aif#27:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-2841 XREFS 43161 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-3133 {}} {259 0 0-3134 {}}} SUCCS {{259 0 0-3136 {}}} CYCLES {}}
set a(0-3136) {NAME aif#27:slc TYPE READSLICE PAR 0-2841 XREFS 43162 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-3133 {}} {259 0 0-3135 {}}} SUCCS {{259 0 0-3137 {}}} CYCLES {}}
set a(0-3137) {NAME if#9:and TYPE AND PAR 0-2841 XREFS 43163 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3132 {}} {258 0 0-2847 {}} {259 0 0-3136 {}}} SUCCS {{258 0 0-3139 {}} {258 0 0-3142 {}}} CYCLES {}}
set a(0-3138) {NAME asn#215 TYPE ASSIGN PAR 0-2841 XREFS 43164 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-3283 {}}} SUCCS {{258 0 0-3140 {}} {256 0 0-3283 {}}} CYCLES {}}
set a(0-3139) {NAME or#3 TYPE OR PAR 0-2841 XREFS 43165 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3137 {}} {258 0 0-3122 {}}} SUCCS {{259 0 0-3140 {}}} CYCLES {}}
set a(0-3140) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#14 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43166 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-3138 {}} {258 0 0-3053 {}} {259 0 0-3139 {}}} SUCCS {{258 0 0-3147 {}} {258 0 0-3283 {}}} CYCLES {}}
set a(0-3141) {NAME asn#216 TYPE ASSIGN PAR 0-2841 XREFS 43167 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-3284 {}}} SUCCS {{258 0 0-3143 {}} {256 0 0-3284 {}}} CYCLES {}}
set a(0-3142) {NAME or#4 TYPE OR PAR 0-2841 XREFS 43168 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-3137 {}} {258 0 0-3122 {}}} SUCCS {{259 0 0-3143 {}}} CYCLES {}}
set a(0-3143) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43169 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-3141 {}} {258 0 0-3055 {}} {259 0 0-3142 {}}} SUCCS {{258 0 0-3226 {}} {258 0 0-3284 {}}} CYCLES {}}
set a(0-3144) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43170 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-3145 {}}} CYCLES {}}
set a(0-3145) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2841 XREFS 43171 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3144 {}}} SUCCS {{259 0 0-3146 {}}} CYCLES {}}
set a(0-3146) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-2841 XREFS 43172 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3145 {}}} SUCCS {{258 0 0-3149 {}}} CYCLES {}}
set a(0-3147) {NAME deltax_square_red:not TYPE NOT PAR 0-2841 XREFS 43173 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-3140 {}}} SUCCS {{259 0 0-3148 {}}} CYCLES {}}
set a(0-3148) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 43174 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3147 {}}} SUCCS {{259 0 0-3149 {}}} CYCLES {}}
set a(0-3149) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2841 XREFS 43175 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-3146 {}} {259 0 0-3148 {}}} SUCCS {{259 0 0-3150 {}}} CYCLES {}}
set a(0-3150) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-2841 XREFS 43176 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3149 {}}} SUCCS {{258 0 0-3211 {}} {258 0 0-3213 {}} {258 0 0-3219 {}}} CYCLES {}}
set a(0-3151) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-2841 XREFS 43177 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3152) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-2841 XREFS 43178 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3153) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-2841 XREFS 43179 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3154) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-2841 XREFS 43180 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3155) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-2841 XREFS 43181 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3156) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-2841 XREFS 43182 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3157) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-2841 XREFS 43183 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3158) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-2841 XREFS 43184 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3159) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-2841 XREFS 43185 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3161 {}}} CYCLES {}}
set a(0-3160) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-2841 XREFS 43186 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3088 {}}} SUCCS {{259 0 0-3161 {}}} CYCLES {}}
set a(0-3161) {NAME if#10:nor#1 TYPE NOR PAR 0-2841 XREFS 43187 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3159 {}} {258 0 0-3158 {}} {258 0 0-3157 {}} {258 0 0-3156 {}} {258 0 0-3155 {}} {258 0 0-3154 {}} {258 0 0-3153 {}} {258 0 0-3152 {}} {258 0 0-3151 {}} {259 0 0-3160 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3162) {NAME if#10:asn TYPE ASSIGN PAR 0-2841 XREFS 43188 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3163 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3163) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-2841 XREFS 43189 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3162 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3164) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-2841 XREFS 43190 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3165 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3165) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-2841 XREFS 43191 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3164 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3166) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-2841 XREFS 43192 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3167 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3167) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-2841 XREFS 43193 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3166 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3168) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-2841 XREFS 43194 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3169 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3169) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-2841 XREFS 43195 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3168 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3170) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-2841 XREFS 43196 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3171 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3171) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-2841 XREFS 43197 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3170 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3172) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-2841 XREFS 43198 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3173 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3173) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-2841 XREFS 43199 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3172 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3174) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-2841 XREFS 43200 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3175 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3175) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-2841 XREFS 43201 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3174 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3176) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-2841 XREFS 43202 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3177 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3177) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-2841 XREFS 43203 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3176 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3178) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-2841 XREFS 43204 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3179 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3179) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-2841 XREFS 43205 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3178 {}}} SUCCS {{258 0 0-3182 {}}} CYCLES {}}
set a(0-3180) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-2841 XREFS 43206 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3181 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3181) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-2841 XREFS 43207 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{259 0 0-3180 {}}} SUCCS {{259 0 0-3182 {}}} CYCLES {}}
set a(0-3182) {NAME if#10:nor TYPE NOR PAR 0-2841 XREFS 43208 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-3179 {}} {258 0 0-3177 {}} {258 0 0-3175 {}} {258 0 0-3173 {}} {258 0 0-3171 {}} {258 0 0-3169 {}} {258 0 0-3167 {}} {258 0 0-3165 {}} {258 0 0-3163 {}} {258 0 0-3161 {}} {259 0 0-3181 {}}} SUCCS {{258 0 0-3185 {}} {258 0 0-3199 {}} {258 0 0-3202 {}}} CYCLES {}}
set a(0-3183) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-2841 XREFS 43209 LOC {2 0.6498793175060342 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{258 0 0-3088 {}}} SUCCS {{258 0 0-3188 {}}} CYCLES {}}
set a(0-3184) {NAME asn#218 TYPE ASSIGN PAR 0-2841 XREFS 43210 LOC {2 0.49973840001308006 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-3285 {}}} SUCCS {{259 0 0-3185 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3185) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43211 LOC {2 0.6498793175060342 2 0.6615775169211242 2 0.6615775169211242 2 0.7307592009620401 2 0.7307592009620401} PREDS {{258 0 0-3182 {}} {258 0 0-3088 {}} {259 0 0-3184 {}}} SUCCS {{259 0 0-3186 {}}} CYCLES {}}
set a(0-3186) {NAME deltax_blue:not TYPE NOT PAR 0-2841 XREFS 43212 LOC {2 0.7190611140469443 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{259 0 0-3185 {}}} SUCCS {{259 0 0-3187 {}}} CYCLES {}}
set a(0-3187) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 43213 LOC {2 0.7190611140469443 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{259 0 0-3186 {}}} SUCCS {{259 0 0-3188 {}}} CYCLES {}}
set a(0-3188) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2841 XREFS 43214 LOC {2 0.7190611140469443 2 0.7307593134620344 2 0.7307593134620344 2 0.999999794937716 2 0.999999794937716} PREDS {{258 0 0-3183 {}} {259 0 0-3187 {}}} SUCCS {{259 0 0-3189 {}}} CYCLES {}}
set a(0-3189) {NAME deltax_blue:slc TYPE READSLICE PAR 0-2841 XREFS 43215 LOC {2 0.9883017255849137 2 0.9999999250000037 2 0.9999999250000037 3 0.16183911690804417} PREDS {{259 0 0-3188 {}}} SUCCS {{259 0 0-3190 {}} {258 0 0-3194 {}}} CYCLES {}}
set a(0-3190) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-2841 XREFS 43216 LOC {2 0.9883017255849137 3 0.16183911690804417 3 0.16183911690804417 3 0.16183911690804417} PREDS {{259 0 0-3189 {}}} SUCCS {{259 0 0-3191 {}}} CYCLES {}}
set a(0-3191) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-2841 XREFS 43217 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.36454356891785167 3 0.36454356891785167} PREDS {{259 0 0-3190 {}}} SUCCS {{259 0 0-3192 {}}} CYCLES {}}
set a(0-3192) {NAME slc#4 TYPE READSLICE PAR 0-2841 XREFS 43218 LOC {3 0.2027045898647705 3 0.36454370677281467 3 0.36454370677281467 3 0.36454370677281467} PREDS {{259 0 0-3191 {}}} SUCCS {{259 0 0-3193 {}} {258 0 0-3197 {}}} CYCLES {}}
set a(0-3193) {NAME asel#31 TYPE SELECT PAR 0-2841 XREFS 43219 LOC {3 0.2027045898647705 3 0.36454370677281467 3 0.36454370677281467 3 0.36454370677281467} PREDS {{259 0 0-3192 {}}} SUCCS {{146 0 0-3194 {}} {146 0 0-3195 {}} {146 0 0-3196 {}}} CYCLES {}}
set a(0-3194) {NAME deltax_blue:not#1 TYPE NOT PAR 0-2841 XREFS 43220 LOC {3 0.2027045898647705 3 0.36454370677281467 3 0.36454370677281467 3 0.36454370677281467} PREDS {{146 0 0-3193 {}} {258 0 0-3189 {}}} SUCCS {{259 0 0-3195 {}}} CYCLES {}}
set a(0-3195) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 2 NAME aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-2841 XREFS 43221 LOC {3 0.2027045898647705 3 0.36454370677281467 3 0.36454370677281467 3 0.5923955791121038 3 0.5923955791121038} PREDS {{146 0 0-3193 {}} {259 0 0-3194 {}}} SUCCS {{259 0 0-3196 {}}} CYCLES {}}
set a(0-3196) {NAME aif#31:slc TYPE READSLICE PAR 0-2841 XREFS 43222 LOC {3 0.43055660347216984 3 0.5923957203802139 3 0.5923957203802139 3 0.5923957203802139} PREDS {{146 0 0-3193 {}} {259 0 0-3195 {}}} SUCCS {{259 0 0-3197 {}}} CYCLES {}}
set a(0-3197) {NAME if#11:and TYPE AND PAR 0-2841 XREFS 43223 LOC {3 0.43055660347216984 3 0.5923957203802139 3 0.5923957203802139 3 0.5923957203802139} PREDS {{258 0 0-3192 {}} {258 0 0-2846 {}} {259 0 0-3196 {}}} SUCCS {{258 0 0-3199 {}} {258 0 0-3202 {}}} CYCLES {}}
set a(0-3198) {NAME asn#219 TYPE ASSIGN PAR 0-2841 XREFS 43224 LOC {2 0.49973840001308006 3 0.5923957203802139 3 0.5923957203802139 3 0.5923957203802139} PREDS {{262 0 0-3285 {}}} SUCCS {{258 0 0-3200 {}} {256 0 0-3285 {}}} CYCLES {}}
set a(0-3199) {NAME or#5 TYPE OR PAR 0-2841 XREFS 43225 LOC {3 0.43055660347216984 3 0.5923957203802139 3 0.5923957203802139 3 0.5923957203802139} PREDS {{258 0 0-3197 {}} {258 0 0-3182 {}}} SUCCS {{259 0 0-3200 {}}} CYCLES {}}
set a(0-3200) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#18 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43226 LOC {3 0.43055660347216984 3 0.5923957203802139 3 0.5923957203802139 3 0.6615774044211298 3 0.6615774044211298} PREDS {{258 0 0-3198 {}} {258 0 0-3088 {}} {259 0 0-3199 {}}} SUCCS {{258 0 0-3207 {}} {258 0 0-3285 {}}} CYCLES {}}
set a(0-3201) {NAME asn#220 TYPE ASSIGN PAR 0-2841 XREFS 43227 LOC {2 0.49973840001308006 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-3286 {}}} SUCCS {{258 0 0-3203 {}} {256 0 0-3286 {}}} CYCLES {}}
set a(0-3202) {NAME or#6 TYPE OR PAR 0-2841 XREFS 43228 LOC {3 0.43055660347216984 3 0.5923957203802139 3 0.5923957203802139 4 0.40364405481779725} PREDS {{258 0 0-3197 {}} {258 0 0-3182 {}}} SUCCS {{259 0 0-3203 {}}} CYCLES {}}
set a(0-3203) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2841 XREFS 43229 LOC {3 0.43055660347216984 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-3201 {}} {258 0 0-3090 {}} {259 0 0-3202 {}}} SUCCS {{258 0 0-3253 {}} {258 0 0-3286 {}}} CYCLES {}}
set a(0-3204) {NAME asn#221 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43230 LOC {1 0.0 3 0.7307593134620344 3 0.7307593134620344 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-3205 {}}} CYCLES {}}
set a(0-3205) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-2841 XREFS 43231 LOC {1 0.0 3 0.7307593134620344 3 0.7307593134620344 3 0.7307593134620344} PREDS {{259 0 0-3204 {}}} SUCCS {{259 0 0-3206 {}}} CYCLES {}}
set a(0-3206) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-2841 XREFS 43232 LOC {1 0.0 3 0.7307593134620344 3 0.7307593134620344 3 0.7307593134620344} PREDS {{259 0 0-3205 {}}} SUCCS {{258 0 0-3209 {}}} CYCLES {}}
set a(0-3207) {NAME deltax_square_blue:not TYPE NOT PAR 0-2841 XREFS 43233 LOC {3 0.49973840001308006 3 0.7307593134620344 3 0.7307593134620344 3 0.7307593134620344} PREDS {{258 0 0-3200 {}}} SUCCS {{259 0 0-3208 {}}} CYCLES {}}
set a(0-3208) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 43234 LOC {3 0.49973840001308006 3 0.7307593134620344 3 0.7307593134620344 3 0.7307593134620344} PREDS {{259 0 0-3207 {}}} SUCCS {{259 0 0-3209 {}}} CYCLES {}}
set a(0-3209) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2841 XREFS 43235 LOC {3 0.49973840001308006 3 0.7307593134620344 3 0.7307593134620344 3 0.999999794937716 3 0.999999794937716} PREDS {{258 0 0-3206 {}} {259 0 0-3208 {}}} SUCCS {{259 0 0-3210 {}}} CYCLES {}}
set a(0-3210) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-2841 XREFS 43236 LOC {3 0.7689790115510494 3 0.9999999250000037 3 0.9999999250000037 4 0.21489238925538054} PREDS {{259 0 0-3209 {}}} SUCCS {{258 0 0-3238 {}} {258 0 0-3240 {}} {258 0 0-3246 {}}} CYCLES {}}
set a(0-3211) {NAME slc#7 TYPE READSLICE PAR 0-2841 XREFS 43237 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-3150 {}}} SUCCS {{259 0 0-3212 {}}} CYCLES {}}
set a(0-3212) {NAME asel#33 TYPE SELECT PAR 0-2841 XREFS 43238 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3211 {}}} SUCCS {{146 0 0-3213 {}} {146 0 0-3214 {}} {146 0 0-3215 {}} {146 0 0-3216 {}} {146 0 0-3217 {}} {146 0 0-3218 {}}} CYCLES {}}
set a(0-3213) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-2841 XREFS 43239 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3212 {}} {258 0 0-3150 {}}} SUCCS {{259 0 0-3214 {}}} CYCLES {}}
set a(0-3214) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-2841 XREFS 43240 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3212 {}} {259 0 0-3213 {}}} SUCCS {{259 0 0-3215 {}}} CYCLES {}}
set a(0-3215) {NAME if#12:conc TYPE CONCATENATE PAR 0-2841 XREFS 43241 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3212 {}} {259 0 0-3214 {}}} SUCCS {{259 0 0-3216 {}}} CYCLES {}}
set a(0-3216) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#33:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-2841 XREFS 43242 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-3212 {}} {259 0 0-3215 {}}} SUCCS {{259 0 0-3217 {}}} CYCLES {}}
set a(0-3217) {NAME aif#33:slc TYPE READSLICE PAR 0-2841 XREFS 43243 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3212 {}} {259 0 0-3216 {}}} SUCCS {{259 0 0-3218 {}}} CYCLES {}}
set a(0-3218) {NAME if#12:not TYPE NOT PAR 0-2841 XREFS 43244 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3212 {}} {259 0 0-3217 {}}} SUCCS {{258 0 0-3221 {}}} CYCLES {}}
set a(0-3219) {NAME slc#5 TYPE READSLICE PAR 0-2841 XREFS 43245 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-3150 {}}} SUCCS {{259 0 0-3220 {}}} CYCLES {}}
set a(0-3220) {NAME if#12:not#2 TYPE NOT PAR 0-2841 XREFS 43246 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3219 {}}} SUCCS {{259 0 0-3221 {}}} CYCLES {}}
set a(0-3221) {NAME if#12:and TYPE AND PAR 0-2841 XREFS 43247 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-3218 {}} {258 0 0-2845 {}} {259 0 0-3220 {}}} SUCCS {{259 0 0-3222 {}} {258 0 0-3272 {}}} CYCLES {}}
set a(0-3222) {NAME asel#35 TYPE SELECT PAR 0-2841 XREFS 43248 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3221 {}}} SUCCS {{146 0 0-3223 {}} {146 0 0-3224 {}} {146 0 0-3225 {}} {146 0 0-3226 {}} {146 0 0-3227 {}} {146 0 0-3228 {}} {130 0 0-3229 {}} {146 0 0-3230 {}} {130 0 0-3231 {}}} CYCLES {}}
set a(0-3223) {NAME asn#222 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43249 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3222 {}}} SUCCS {{259 0 0-3224 {}}} CYCLES {}}
set a(0-3224) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-2841 XREFS 43250 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3222 {}} {259 0 0-3223 {}}} SUCCS {{259 0 0-3225 {}}} CYCLES {}}
set a(0-3225) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-2841 XREFS 43251 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3222 {}} {259 0 0-3224 {}}} SUCCS {{258 0 0-3228 {}}} CYCLES {}}
set a(0-3226) {NAME deltay_square_red:not TYPE NOT PAR 0-2841 XREFS 43252 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3222 {}} {258 0 0-3143 {}}} SUCCS {{259 0 0-3227 {}}} CYCLES {}}
set a(0-3227) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 43253 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3222 {}} {259 0 0-3226 {}}} SUCCS {{259 0 0-3228 {}}} CYCLES {}}
set a(0-3228) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2841 XREFS 43254 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-3222 {}} {258 0 0-3225 {}} {259 0 0-3227 {}}} SUCCS {{259 0 0-3229 {}}} CYCLES {}}
set a(0-3229) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-2841 XREFS 43255 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3222 {}} {259 0 0-3228 {}}} SUCCS {{259 0 0-3230 {}} {258 0 0-3232 {}} {258 0 0-3269 {}}} CYCLES {}}
set a(0-3230) {NAME aif#35:slc#1 TYPE READSLICE PAR 0-2841 XREFS 43256 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3222 {}} {259 0 0-3229 {}}} SUCCS {{259 0 0-3231 {}}} CYCLES {}}
set a(0-3231) {NAME aif#35:asel TYPE SELECT PAR 0-2841 XREFS 43257 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3222 {}} {259 0 0-3230 {}}} SUCCS {{146 0 0-3232 {}} {146 0 0-3233 {}} {146 0 0-3234 {}} {146 0 0-3235 {}} {146 0 0-3236 {}} {146 0 0-3237 {}}} CYCLES {}}
set a(0-3232) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-2841 XREFS 43258 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3231 {}} {258 0 0-3229 {}}} SUCCS {{259 0 0-3233 {}}} CYCLES {}}
set a(0-3233) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-2841 XREFS 43259 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3231 {}} {259 0 0-3232 {}}} SUCCS {{259 0 0-3234 {}}} CYCLES {}}
set a(0-3234) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-2841 XREFS 43260 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3231 {}} {259 0 0-3233 {}}} SUCCS {{259 0 0-3235 {}}} CYCLES {}}
set a(0-3235) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#35:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-2841 XREFS 43261 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-3231 {}} {259 0 0-3234 {}}} SUCCS {{259 0 0-3236 {}}} CYCLES {}}
set a(0-3236) {NAME aif#35:aif:slc TYPE READSLICE PAR 0-2841 XREFS 43262 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3231 {}} {259 0 0-3235 {}}} SUCCS {{259 0 0-3237 {}}} CYCLES {}}
set a(0-3237) {NAME if#12:not#1 TYPE NOT PAR 0-2841 XREFS 43263 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3231 {}} {259 0 0-3236 {}}} SUCCS {{258 0 0-3272 {}}} CYCLES {}}
set a(0-3238) {NAME slc#8 TYPE READSLICE PAR 0-2841 XREFS 43264 LOC {3 0.7689790115510494 3 0.9999999250000037 3 0.9999999250000037 4 0.21489238925538054} PREDS {{258 0 0-3210 {}}} SUCCS {{259 0 0-3239 {}}} CYCLES {}}
set a(0-3239) {NAME asel#39 TYPE SELECT PAR 0-2841 XREFS 43265 LOC {3 0.7689790115510494 3 0.9999999250000037 3 0.9999999250000037 4 0.21489238925538054} PREDS {{259 0 0-3238 {}}} SUCCS {{146 0 0-3240 {}} {146 0 0-3241 {}} {146 0 0-3242 {}} {146 0 0-3243 {}} {146 0 0-3244 {}} {146 0 0-3245 {}}} CYCLES {}}
set a(0-3240) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-2841 XREFS 43266 LOC {3 0.7689790115510494 3 0.9999999250000037 3 0.9999999250000037 4 0.21489238925538054} PREDS {{146 0 0-3239 {}} {258 0 0-3210 {}}} SUCCS {{259 0 0-3241 {}}} CYCLES {}}
set a(0-3241) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-2841 XREFS 43267 LOC {3 0.7689790115510494 4 0.21489238925538054 4 0.21489238925538054 4 0.21489238925538054} PREDS {{146 0 0-3239 {}} {259 0 0-3240 {}}} SUCCS {{259 0 0-3242 {}}} CYCLES {}}
set a(0-3242) {NAME if#13:conc TYPE CONCATENATE PAR 0-2841 XREFS 43268 LOC {3 0.7689790115510494 4 0.21489238925538054 4 0.21489238925538054 4 0.21489238925538054} PREDS {{146 0 0-3239 {}} {259 0 0-3241 {}}} SUCCS {{259 0 0-3243 {}}} CYCLES {}}
set a(0-3243) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-2841 XREFS 43269 LOC {4 0.0 4 0.21489238925538054 4 0.21489238925538054 4 0.47282571171995413 4 0.47282571171995413} PREDS {{146 0 0-3239 {}} {259 0 0-3242 {}}} SUCCS {{259 0 0-3244 {}}} CYCLES {}}
set a(0-3244) {NAME aif#39:slc TYPE READSLICE PAR 0-2841 XREFS 43270 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3239 {}} {259 0 0-3243 {}}} SUCCS {{259 0 0-3245 {}}} CYCLES {}}
set a(0-3245) {NAME if#13:not TYPE NOT PAR 0-2841 XREFS 43271 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3239 {}} {259 0 0-3244 {}}} SUCCS {{258 0 0-3248 {}}} CYCLES {}}
set a(0-3246) {NAME slc#6 TYPE READSLICE PAR 0-2841 XREFS 43272 LOC {3 0.7689790115510494 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-3210 {}}} SUCCS {{259 0 0-3247 {}}} CYCLES {}}
set a(0-3247) {NAME if#13:not#2 TYPE NOT PAR 0-2841 XREFS 43273 LOC {3 0.7689790115510494 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{259 0 0-3246 {}}} SUCCS {{259 0 0-3248 {}}} CYCLES {}}
set a(0-3248) {NAME if#13:and TYPE AND PAR 0-2841 XREFS 43274 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{258 0 0-3245 {}} {258 0 0-2843 {}} {259 0 0-3247 {}}} SUCCS {{259 0 0-3249 {}} {258 0 0-3267 {}}} CYCLES {}}
set a(0-3249) {NAME asel#41 TYPE SELECT PAR 0-2841 XREFS 43275 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{259 0 0-3248 {}}} SUCCS {{146 0 0-3250 {}} {146 0 0-3251 {}} {146 0 0-3252 {}} {146 0 0-3253 {}} {146 0 0-3254 {}} {146 0 0-3255 {}} {130 0 0-3256 {}} {146 0 0-3257 {}} {130 0 0-3258 {}}} CYCLES {}}
set a(0-3250) {NAME asn#223 TYPE {I/O_READ SIGNAL} PAR 0-2841 XREFS 43276 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3249 {}}} SUCCS {{259 0 0-3251 {}}} CYCLES {}}
set a(0-3251) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2841 XREFS 43277 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3249 {}} {259 0 0-3250 {}}} SUCCS {{259 0 0-3252 {}}} CYCLES {}}
set a(0-3252) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-2841 XREFS 43278 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3249 {}} {259 0 0-3251 {}}} SUCCS {{258 0 0-3255 {}}} CYCLES {}}
set a(0-3253) {NAME deltay_square_blue:not TYPE NOT PAR 0-2841 XREFS 43279 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3249 {}} {258 0 0-3203 {}}} SUCCS {{259 0 0-3254 {}}} CYCLES {}}
set a(0-3254) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-2841 XREFS 43280 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3249 {}} {259 0 0-3253 {}}} SUCCS {{259 0 0-3255 {}}} CYCLES {}}
set a(0-3255) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2841 XREFS 43281 LOC {4 0.2579334621033269 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-3249 {}} {258 0 0-3252 {}} {259 0 0-3254 {}}} SUCCS {{259 0 0-3256 {}}} CYCLES {}}
set a(0-3256) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-2841 XREFS 43282 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3249 {}} {259 0 0-3255 {}}} SUCCS {{259 0 0-3257 {}} {258 0 0-3259 {}} {258 0 0-3265 {}}} CYCLES {}}
set a(0-3257) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-2841 XREFS 43283 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3249 {}} {259 0 0-3256 {}}} SUCCS {{259 0 0-3258 {}}} CYCLES {}}
set a(0-3258) {NAME aif#41:asel TYPE SELECT PAR 0-2841 XREFS 43284 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3249 {}} {259 0 0-3257 {}}} SUCCS {{146 0 0-3259 {}} {146 0 0-3260 {}} {146 0 0-3261 {}} {146 0 0-3262 {}} {146 0 0-3263 {}} {146 0 0-3264 {}}} CYCLES {}}
set a(0-3259) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-2841 XREFS 43285 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3258 {}} {258 0 0-3256 {}}} SUCCS {{259 0 0-3260 {}}} CYCLES {}}
set a(0-3260) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-2841 XREFS 43286 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3258 {}} {259 0 0-3259 {}}} SUCCS {{259 0 0-3261 {}}} CYCLES {}}
set a(0-3261) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-2841 XREFS 43287 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3258 {}} {259 0 0-3260 {}}} SUCCS {{259 0 0-3262 {}}} CYCLES {}}
set a(0-3262) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-2841 XREFS 43288 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-3258 {}} {259 0 0-3261 {}}} SUCCS {{259 0 0-3263 {}}} CYCLES {}}
set a(0-3263) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-2841 XREFS 43289 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3258 {}} {259 0 0-3262 {}}} SUCCS {{259 0 0-3264 {}}} CYCLES {}}
set a(0-3264) {NAME if#13:not#1 TYPE NOT PAR 0-2841 XREFS 43290 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3258 {}} {259 0 0-3263 {}}} SUCCS {{258 0 0-3267 {}}} CYCLES {}}
set a(0-3265) {NAME aif#41:slc TYPE READSLICE PAR 0-2841 XREFS 43291 LOC {4 0.5271740736412963 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-3256 {}}} SUCCS {{259 0 0-3266 {}}} CYCLES {}}
set a(0-3266) {NAME if#13:not#3 TYPE NOT PAR 0-2841 XREFS 43292 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3265 {}}} SUCCS {{259 0 0-3267 {}}} CYCLES {}}
set a(0-3267) {NAME if#13:and#2 TYPE AND PAR 0-2841 XREFS 43293 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3248 {}} {258 0 0-3264 {}} {258 0 0-2842 {}} {259 0 0-3266 {}}} SUCCS {{258 0 0-3271 {}} {258 0 0-3274 {}}} CYCLES {}}
set a(0-3268) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-2841 XREFS 43294 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-3268 {}} {80 0 0-3276 {}}} SUCCS {{260 0 0-3268 {}} {80 0 0-3276 {}}} CYCLES {}}
set a(0-3269) {NAME aif#35:slc TYPE READSLICE PAR 0-2841 XREFS 43295 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-3229 {}}} SUCCS {{259 0 0-3270 {}}} CYCLES {}}
set a(0-3270) {NAME if#12:not#3 TYPE NOT PAR 0-2841 XREFS 43296 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3269 {}}} SUCCS {{258 0 0-3272 {}}} CYCLES {}}
set a(0-3271) {NAME not#20 TYPE NOT PAR 0-2841 XREFS 43297 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3267 {}}} SUCCS {{259 0 0-3272 {}}} CYCLES {}}
set a(0-3272) {NAME and#10 TYPE AND PAR 0-2841 XREFS 43298 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3221 {}} {258 0 0-3270 {}} {258 0 0-3237 {}} {258 0 0-2844 {}} {259 0 0-3271 {}}} SUCCS {{259 0 0-3273 {}}} CYCLES {}}
set a(0-3273) {NAME exs#4 TYPE SIGNEXTEND PAR 0-2841 XREFS 43299 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3272 {}}} SUCCS {{258 0 0-3275 {}}} CYCLES {}}
set a(0-3274) {NAME exs#2 TYPE SIGNEXTEND PAR 0-2841 XREFS 43300 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3267 {}}} SUCCS {{259 0 0-3275 {}}} CYCLES {}}
set a(0-3275) {NAME conc#18 TYPE CONCATENATE PAR 0-2841 XREFS 43301 LOC {4 0.7851075357446232 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3273 {}} {259 0 0-3274 {}}} SUCCS {{259 0 0-3276 {}}} CYCLES {}}
set a(0-3276) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-2841 XREFS 43302 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-3276 {}} {80 0 0-3268 {}} {259 0 0-3275 {}}} SUCCS {{80 0 0-3268 {}} {260 0 0-3276 {}}} CYCLES {}}
set a(0-3277) {NAME vin:asn(acc#7(0).sva) TYPE ASSIGN PAR 0-2841 XREFS 43303 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-3277 {}} {256 0 0-2908 {}} {258 0 0-3017 {}}} SUCCS {{262 0 0-2908 {}} {260 0 0-3277 {}}} CYCLES {}}
set a(0-3278) {NAME vin:asn(acc#7(1).sva) TYPE ASSIGN PAR 0-2841 XREFS 43304 LOC {2 0.43536365323181736 2 0.4470618526469074 2 0.4470618526469074 3 0.16742984162850794} PREDS {{260 0 0-3278 {}} {256 0 0-2911 {}} {258 0 0-3020 {}}} SUCCS {{262 0 0-2911 {}} {260 0 0-3278 {}}} CYCLES {}}
set a(0-3279) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-2841 XREFS 43305 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3279 {}} {256 0 0-2960 {}} {258 0 0-3053 {}}} SUCCS {{262 0 0-2960 {}} {260 0 0-3279 {}}} CYCLES {}}
set a(0-3280) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-2841 XREFS 43306 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3280 {}} {256 0 0-2964 {}} {258 0 0-3055 {}}} SUCCS {{262 0 0-2964 {}} {260 0 0-3280 {}}} CYCLES {}}
set a(0-3281) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-2841 XREFS 43307 LOC {2 0.6498793175060342 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3281 {}} {256 0 0-2968 {}} {258 0 0-3088 {}}} SUCCS {{262 0 0-2968 {}} {260 0 0-3281 {}}} CYCLES {}}
set a(0-3282) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-2841 XREFS 43308 LOC {2 0.6498793175060342 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3282 {}} {256 0 0-2972 {}} {258 0 0-3090 {}}} SUCCS {{262 0 0-2972 {}} {260 0 0-3282 {}}} CYCLES {}}
set a(0-3283) {NAME vin:asn(red_xy_previous(0).sva) TYPE ASSIGN PAR 0-2841 XREFS 43309 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-3283 {}} {256 0 0-3102 {}} {256 0 0-3104 {}} {256 0 0-3106 {}} {256 0 0-3108 {}} {256 0 0-3110 {}} {256 0 0-3112 {}} {256 0 0-3114 {}} {256 0 0-3116 {}} {256 0 0-3118 {}} {256 0 0-3120 {}} {256 0 0-3124 {}} {256 0 0-3138 {}} {258 0 0-3140 {}}} SUCCS {{262 0 0-3102 {}} {262 0 0-3104 {}} {262 0 0-3106 {}} {262 0 0-3108 {}} {262 0 0-3110 {}} {262 0 0-3112 {}} {262 0 0-3114 {}} {262 0 0-3116 {}} {262 0 0-3118 {}} {262 0 0-3120 {}} {262 0 0-3124 {}} {262 0 0-3138 {}} {260 0 0-3283 {}}} CYCLES {}}
set a(0-3284) {NAME vin:asn(red_xy_previous(1).sva) TYPE ASSIGN PAR 0-2841 XREFS 43310 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-3284 {}} {256 0 0-3141 {}} {258 0 0-3143 {}}} SUCCS {{262 0 0-3141 {}} {260 0 0-3284 {}}} CYCLES {}}
set a(0-3285) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-2841 XREFS 43311 LOC {3 0.49973840001308006 3 0.6615775169211242 3 0.6615775169211242 3 0.6615775169211242} PREDS {{260 0 0-3285 {}} {256 0 0-3162 {}} {256 0 0-3164 {}} {256 0 0-3166 {}} {256 0 0-3168 {}} {256 0 0-3170 {}} {256 0 0-3172 {}} {256 0 0-3174 {}} {256 0 0-3176 {}} {256 0 0-3178 {}} {256 0 0-3180 {}} {256 0 0-3184 {}} {256 0 0-3198 {}} {258 0 0-3200 {}}} SUCCS {{262 0 0-3162 {}} {262 0 0-3164 {}} {262 0 0-3166 {}} {262 0 0-3168 {}} {262 0 0-3170 {}} {262 0 0-3172 {}} {262 0 0-3174 {}} {262 0 0-3176 {}} {262 0 0-3178 {}} {262 0 0-3180 {}} {262 0 0-3184 {}} {262 0 0-3198 {}} {260 0 0-3285 {}}} CYCLES {}}
set a(0-3286) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-2841 XREFS 43312 LOC {3 0.49973840001308006 4 0.9308181284590936 4 0.9308181284590936 5 0.40364405481779725} PREDS {{260 0 0-3286 {}} {256 0 0-3201 {}} {258 0 0-3203 {}}} SUCCS {{262 0 0-3201 {}} {260 0 0-3286 {}}} CYCLES {}}
set a(0-2841) {CHI {0-2842 0-2843 0-2844 0-2845 0-2846 0-2847 0-2848 0-2849 0-2850 0-2851 0-2852 0-2853 0-2854 0-2855 0-2856 0-2857 0-2858 0-2859 0-2860 0-2861 0-2862 0-2863 0-2864 0-2865 0-2866 0-2867 0-2868 0-2869 0-2870 0-2871 0-2872 0-2873 0-2874 0-2875 0-2876 0-2877 0-2878 0-2879 0-2880 0-2881 0-2882 0-2883 0-2884 0-2885 0-2886 0-2887 0-2888 0-2889 0-2890 0-2891 0-2892 0-2893 0-2894 0-2895 0-2896 0-2897 0-2898 0-2899 0-2900 0-2901 0-2902 0-2903 0-2904 0-2905 0-2906 0-2907 0-2908 0-2909 0-2910 0-2911 0-2912 0-2913 0-2914 0-2915 0-2916 0-2917 0-2918 0-2919 0-2920 0-2921 0-2922 0-2923 0-2924 0-2925 0-2926 0-2927 0-2928 0-2929 0-2930 0-2931 0-2932 0-2933 0-2934 0-2935 0-2936 0-2937 0-2938 0-2939 0-2940 0-2941 0-2942 0-2943 0-2944 0-2945 0-2946 0-2947 0-2948 0-2949 0-2950 0-2951 0-2952 0-2953 0-2954 0-2955 0-2956 0-2957 0-2958 0-2959 0-2960 0-2961 0-2962 0-2963 0-2964 0-2965 0-2966 0-2967 0-2968 0-2969 0-2970 0-2971 0-2972 0-2973 0-2974 0-2975 0-2976 0-2977 0-2978 0-2979 0-2980 0-2981 0-2982 0-2983 0-2984 0-2985 0-2986 0-2987 0-2988 0-2989 0-2990 0-2991 0-2992 0-2993 0-2994 0-2995 0-2996 0-2997 0-2998 0-2999 0-3000 0-3001 0-3002 0-3003 0-3004 0-3005 0-3006 0-3007 0-3008 0-3009 0-3010 0-3011 0-3012 0-3013 0-3014 0-3015 0-3016 0-3017 0-3018 0-3019 0-3020 0-3021 0-3022 0-3023 0-3024 0-3025 0-3026 0-3027 0-3028 0-3029 0-3030 0-3031 0-3032 0-3033 0-3034 0-3035 0-3036 0-3037 0-3038 0-3039 0-3040 0-3041 0-3042 0-3043 0-3044 0-3045 0-3046 0-3047 0-3048 0-3049 0-3050 0-3051 0-3052 0-3053 0-3054 0-3055 0-3056 0-3057 0-3058 0-3059 0-3060 0-3061 0-3062 0-3063 0-3064 0-3065 0-3066 0-3067 0-3068 0-3069 0-3070 0-3071 0-3072 0-3073 0-3074 0-3075 0-3076 0-3077 0-3078 0-3079 0-3080 0-3081 0-3082 0-3083 0-3084 0-3085 0-3086 0-3087 0-3088 0-3089 0-3090 0-3091 0-3092 0-3093 0-3094 0-3095 0-3096 0-3097 0-3098 0-3099 0-3100 0-3101 0-3102 0-3103 0-3104 0-3105 0-3106 0-3107 0-3108 0-3109 0-3110 0-3111 0-3112 0-3113 0-3114 0-3115 0-3116 0-3117 0-3118 0-3119 0-3120 0-3121 0-3122 0-3123 0-3124 0-3125 0-3126 0-3127 0-3128 0-3129 0-3130 0-3131 0-3132 0-3133 0-3134 0-3135 0-3136 0-3137 0-3138 0-3139 0-3140 0-3141 0-3142 0-3143 0-3144 0-3145 0-3146 0-3147 0-3148 0-3149 0-3150 0-3151 0-3152 0-3153 0-3154 0-3155 0-3156 0-3157 0-3158 0-3159 0-3160 0-3161 0-3162 0-3163 0-3164 0-3165 0-3166 0-3167 0-3168 0-3169 0-3170 0-3171 0-3172 0-3173 0-3174 0-3175 0-3176 0-3177 0-3178 0-3179 0-3180 0-3181 0-3182 0-3183 0-3184 0-3185 0-3186 0-3187 0-3188 0-3189 0-3190 0-3191 0-3192 0-3193 0-3194 0-3195 0-3196 0-3197 0-3198 0-3199 0-3200 0-3201 0-3202 0-3203 0-3204 0-3205 0-3206 0-3207 0-3208 0-3209 0-3210 0-3211 0-3212 0-3213 0-3214 0-3215 0-3216 0-3217 0-3218 0-3219 0-3220 0-3221 0-3222 0-3223 0-3224 0-3225 0-3226 0-3227 0-3228 0-3229 0-3230 0-3231 0-3232 0-3233 0-3234 0-3235 0-3236 0-3237 0-3238 0-3239 0-3240 0-3241 0-3242 0-3243 0-3244 0-3245 0-3246 0-3247 0-3248 0-3249 0-3250 0-3251 0-3252 0-3253 0-3254 0-3255 0-3256 0-3257 0-3258 0-3259 0-3260 0-3261 0-3262 0-3263 0-3264 0-3265 0-3266 0-3267 0-3268 0-3269 0-3270 0-3271 0-3272 0-3273 0-3274 0-3275 0-3276 0-3277 0-3278 0-3279 0-3280 0-3281 0-3282 0-3283 0-3284 0-3285 0-3286} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-2830 XREFS 43313 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-2839 {}} {258 0 0-2838 {}} {258 0 0-2837 {}} {774 0 0-2841 {}} {258 0 0-2836 {}} {258 0 0-2835 {}} {258 0 0-2834 {}} {258 0 0-2833 {}} {258 0 0-2832 {}} {258 0 0-2831 {}} {259 0 0-2840 {}}} SUCCS {{772 0 0-2831 {}} {772 0 0-2832 {}} {772 0 0-2833 {}} {772 0 0-2834 {}} {772 0 0-2835 {}} {772 0 0-2836 {}} {772 0 0-2837 {}} {772 0 0-2838 {}} {772 0 0-2839 {}} {772 0 0-2840 {}} {774 0 0-2841 {}}} CYCLES {}}
set a(0-2830) {CHI {0-2831 0-2832 0-2833 0-2834 0-2835 0-2836 0-2837 0-2838 0-2839 0-2840 0-2841} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 43314 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2830-TOTALCYCLES) {5}
set a(0-2830-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-2869 0-2898} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-2871 0-2886 0-2894 0-3023 0-3058} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-2884 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-2902 0-2991 0-3016} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-2910 0-2913} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-2963 0-2967 0-2971 0-2975} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) {0-2978 0-3011} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-2985 0-2996 0-3003} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-3017 0-3020} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-3053 0-3055 0-3088 0-3090 0-3125 0-3140 0-3143 0-3185 0-3200 0-3203} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-3128 0-3149 0-3188 0-3209 0-3228 0-3255} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) {0-3131 0-3191} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-3135 0-3195} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-3216 0-3235 0-3243 0-3262} mgc_ioport.mgc_out_stdreg(4,8) 0-3268 mgc_ioport.mgc_out_stdreg(2,30) 0-3276}
set a(0-2830-PROC_NAME) {core}
set a(0-2830-HIER_NAME) {/markers/core}
set a(TOP) {0-2830}

