
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Dec  2 08:30:44 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                  
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   234          10  {sys_clk}                                       
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5274           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        266           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        252           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    3071           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)    3092           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in                     6.734        {0 3.367}      Declared                 11232           0  {pix_clk_in}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1713           1  {rgmii_rxc}                                     
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     166.500 MHz         20.000          6.006         13.994
 ddrphy_clkin               100.000 MHz     125.423 MHz         10.000          7.973          2.027
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     252.461 MHz         11.900          3.961          7.939
 cmos2_pclk                  84.034 MHz     327.332 MHz         11.900          3.055          8.845
 cmos1_pclk_16bit            42.017 MHz      75.335 MHz         23.800         13.274          5.263
 cmos2_pclk_16bit            42.017 MHz      61.162 MHz         23.800         16.350          3.725
 pix_clk                     78.000 MHz     125.987 MHz         12.821          7.937          4.883
 cfg_clk                     10.000 MHz     175.840 MHz        100.000          5.687         94.313
 clk_25M                     25.000 MHz     284.252 MHz         40.000          3.518         36.482
 pix_clk_in                 148.500 MHz     156.666 MHz          6.734          6.383          0.351
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     108.425 MHz       1000.000          9.223        990.777
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.994       0.000              0            773
 ddrphy_clkin           ddrphy_clkin                 2.027       0.000              0          19578
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   7.939       0.000              0             64
 cmos2_pclk             cmos2_pclk                   8.845       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             5.263       0.000              0          20183
 cmos2_pclk_16bit       cmos2_pclk_16bit             3.725       0.000              0          20341
 pix_clk                pix_clk                      4.883       0.000              0           1576
 cfg_clk                cfg_clk                     94.313       0.000              0           1233
 clk_25M                clk_25M                     36.482       0.000              0             31
 pix_clk_in             pix_clk_in                   0.351       0.000              0          15155
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   990.777       0.000              0           5491
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.333      -0.334              2            773
 ddrphy_clkin           ddrphy_clkin                -0.167      -1.631             22          19578
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.140       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.114       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.267     -24.199            326          20183
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.273     -25.777            300          20341
 pix_clk                pix_clk                      0.323       0.000              0           1576
 cfg_clk                cfg_clk                      0.343       0.000              0           1233
 clk_25M                clk_25M                      0.428       0.000              0             31
 pix_clk_in             pix_clk_in                   0.023       0.000              0          15155
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.157       0.000              0           5491
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.086       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.977       0.000              0           2314
 cmos1_pclk_16bit       cmos1_pclk_16bit             5.227       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             5.805       0.000              0            395
 pix_clk                pix_clk                      9.307       0.000              0             56
 cfg_clk                cfg_clk                     96.749       0.000              0              1
 pix_clk_in             pix_clk_in                   2.856       0.000              0             16
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.648       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.293       0.000              0           2314
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.631       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.314       0.000              0            395
 pix_clk                pix_clk                      0.715       0.000              0             56
 cfg_clk                cfg_clk                      1.514       0.000              0              1
 pix_clk_in             pix_clk_in                   1.368       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            234
 ddrphy_clkin                                        3.100       0.000              0           5274
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.530       0.000              0             41
 cmos1_pclk_16bit                                   10.000       0.000              0           3071
 cmos2_pclk_16bit                                   10.000       0.000              0           3092
 pix_clk                                             4.893       0.000              0            266
 cfg_clk                                            49.102       0.000              0            252
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.229       0.000              0          11232
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1713
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.694       0.000              0            773
 ddrphy_clkin           ddrphy_clkin                 4.198       0.000              0          19578
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.975       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.622       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.014       0.000              0          20183
 cmos2_pclk_16bit       cmos2_pclk_16bit             6.126       0.000              0          20341
 pix_clk                pix_clk                      6.996       0.000              0           1576
 cfg_clk                cfg_clk                     95.976       0.000              0           1233
 clk_25M                clk_25M                     37.409       0.000              0             31
 pix_clk_in             pix_clk_in                   2.094       0.000              0          15155
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.421       0.000              0           5491
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.118      -0.118              1            773
 ddrphy_clkin           ddrphy_clkin                -0.173      -3.595             60          19578
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.065       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.042       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.245     -57.797            891          20183
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.249     -56.882            843          20341
 pix_clk                pix_clk                      0.259       0.000              0           1576
 cfg_clk                cfg_clk                      0.268       0.000              0           1233
 clk_25M                clk_25M                      0.337       0.000              0             31
 pix_clk_in             pix_clk_in                  -0.019      -1.789            375          15155
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.113       0.000              0           5491
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.801       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.340       0.000              0           2314
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.012       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.508       0.000              0            395
 pix_clk                pix_clk                     10.339       0.000              0             56
 cfg_clk                cfg_clk                     97.641       0.000              0              1
 pix_clk_in             pix_clk_in                   3.927       0.000              0             16
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.478       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.176       0.000              0           2314
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.398       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.184       0.000              0            395
 pix_clk                pix_clk                      0.535       0.000              0             56
 cfg_clk                cfg_clk                      1.103       0.000              0              1
 pix_clk_in             pix_clk_in                   0.836       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            234
 ddrphy_clkin                                        3.480       0.000              0           5274
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.614       0.000              0             41
 cmos1_pclk_16bit                                   10.380       0.000              0           3071
 cmos2_pclk_16bit                                   10.380       0.000              0           3092
 pix_clk                                             5.197       0.000              0            266
 cfg_clk                                            49.282       0.000              0            252
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.457       0.000              0          11232
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1713
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_38_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_220/Q3                    tco                   0.286       5.713 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.151       7.864         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.197       8.061 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.623       9.684         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_221/Y0                    td                    0.285       9.969 r       _N26612_inv/gateop_perm/Z
                                   net (fanout=8)        0.753      10.722         _N26612          
                                   td                    0.458      11.180 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.180         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18835
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.180         Logic Levels: 2  
                                                                                   Logic: 1.226ns(21.311%), Route: 4.527ns(78.689%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_34_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_38_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_220/Q3                    tco                   0.286       5.713 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.151       7.864         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.197       8.061 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.623       9.684         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_221/Y0                    td                    0.285       9.969 r       _N26612_inv/gateop_perm/Z
                                   net (fanout=8)        0.608      10.577         _N26612          
                                   td                    0.477      11.054 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.054         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18831
 CLMS_34_229/COUT                  td                    0.058      11.112 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.112         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18833
 CLMS_34_233/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.112         Logic Levels: 3  
                                                                                   Logic: 1.303ns(22.920%), Route: 4.382ns(77.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_34_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  11.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_38_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_220/Q3                    tco                   0.286       5.713 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.151       7.864         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.197       8.061 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.623       9.684         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_221/Y0                    td                    0.285       9.969 r       _N26612_inv/gateop_perm/Z
                                   net (fanout=8)        0.608      10.577         _N26612          
                                   td                    0.477      11.054 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.054         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18831
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.054         Logic Levels: 2  
                                                                                   Logic: 1.245ns(22.125%), Route: 4.382ns(77.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_34_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.191                          
 Data arrival time                                                  11.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.137                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_width/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_scaler_width/btn_deb_1d/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.073       2.276         nt_sys_clk       
 CLMA_318_304/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_318_304/Q0                   tco                   0.226       2.502 r       key_ctl_scaler_width/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.638       3.140         key_ctl_scaler_width/btn_deb
 CLMA_302_293/M3                                                           r       key_ctl_scaler_width/btn_deb_1d/opit_0/D

 Data arrival time                                                   3.140         Logic Levels: 0  
                                                                                   Logic: 0.226ns(26.157%), Route: 0.638ns(73.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      2.284       3.738         nt_sys_clk       
 CLMA_302_293/CLK                                                          r       key_ctl_scaler_width/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.251       3.487                          
 clock uncertainty                                       0.000       3.487                          

 Hold time                                              -0.014       3.473                          

 Data required time                                                  3.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.473                          
 Data arrival time                                                   3.140                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.333                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.536  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  2.389
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.186       2.389         nt_sys_clk       
 CLMA_322_308/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMA_322_308/Q0                   tco                   0.222       2.611 f       key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.219       2.830         key_ctl_scaler_width/u_btn_deb/cnt[0] [0]
 CLMA_318_308/A0                                                           f       key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I00

 Data arrival time                                                   2.830         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.340%), Route: 0.219ns(49.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.823       3.277         nt_sys_clk       
 CLMA_318_308/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.352       2.925                          
 clock uncertainty                                       0.000       2.925                          

 Hold time                                              -0.094       2.831                          

 Data required time                                                  2.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.831                          
 Data arrival time                                                   2.830                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.001                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_height/u_btn_deb/cnt[0][14]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_scaler_height/u_btn_deb/cnt[0][18]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.470
  Launch Clock Delay      :  2.580
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.377       2.580         nt_sys_clk       
 CLMA_282_128/CLK                                                          r       key_ctl_scaler_height/u_btn_deb/cnt[0][14]/opit_0_A2Q21/CLK

 CLMA_282_128/Q0                   tco                   0.222       2.802 f       key_ctl_scaler_height/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       2.887         key_ctl_scaler_height/u_btn_deb/cnt[0] [13]
                                   td                    0.236       3.123 r       key_ctl_scaler_height/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.123         key_ctl_scaler_height/u_btn_deb/_N19461
 CLMA_282_128/COUT                 td                    0.049       3.172 f       key_ctl_scaler_height/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.172         key_ctl_scaler_height/u_btn_deb/_N19463
 CLMA_282_132/CIN                                                          f       key_ctl_scaler_height/u_btn_deb/cnt[0][18]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.172         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.642%), Route: 0.085ns(14.358%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      2.016       3.470         nt_sys_clk       
 CLMA_282_132/CLK                                                          r       key_ctl_scaler_height/u_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       3.219                          
 clock uncertainty                                       0.000       3.219                          

 Hold time                                              -0.082       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.035                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.980
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.611      10.980         ntclkbufg_1      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_24/QB0[3]                  tco                   2.307      13.287 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.486      14.773         fram_buf/wr_buf/wr_cell3/rd_wdata [49]
 CLMA_30_121/Y0                    td                    0.196      14.969 f       fram_buf/wr_buf/N42_19[49]/gateop_perm/Z
                                   net (fanout=1)        1.504      16.473         fram_buf/wr_buf/_N42385
 CLMA_30_217/Y2                    td                    0.210      16.683 r       fram_buf/wr_buf/N42_20[49]/gateop_perm/Z
                                   net (fanout=1)        0.804      17.487         fram_buf/wr_buf/_N42641
 CLMS_22_249/Y1                    td                    0.460      17.947 r       fram_buf/wr_buf/N42_21[49]/gateop_perm/Z
                                   net (fanout=2)        0.456      18.403         axi_wdata[49]    
 CLMS_14_245/B4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.403         Logic Levels: 3  
                                                                                   Logic: 3.173ns(42.746%), Route: 4.250ns(57.254%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.531      20.386         ntclkbufg_1      
 CLMS_14_245/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.120      20.430                          

 Data required time                                                 20.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.430                          
 Data arrival time                                                  18.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.027                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 DRM_82_108/CLKB[0]                                                        r       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_82_108/QA0[16]                tco                   2.351      13.305 f       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[16]
                                   net (fanout=1)        2.398      15.703         fram_buf/ddr_wdata4 [15]
 CLMS_78_301/Y2                    td                    0.210      15.913 r       fram_buf/wr_buf/N42_19[15]/gateop_perm/Z
                                   net (fanout=1)        0.474      16.387         fram_buf/wr_buf/_N42351
 CLMA_90_301/Y1                    td                    0.468      16.855 r       fram_buf/wr_buf/N42_20[15]/gateop_perm/Z
                                   net (fanout=1)        0.662      17.517         fram_buf/wr_buf/_N42607
 CLMA_78_304/Y3                    td                    0.210      17.727 r       fram_buf/wr_buf/N42_21[15]/gateop_perm/Z
                                   net (fanout=2)        0.796      18.523         axi_wdata[15]    
 CLMA_50_304/B4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.523         Logic Levels: 3  
                                                                                   Logic: 3.239ns(42.793%), Route: 4.330ns(57.207%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.652      20.507         ntclkbufg_1      
 CLMA_50_304/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.120      20.551                          

 Data required time                                                 20.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.551                          
 Data arrival time                                                  18.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.028                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[215]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 DRM_82_108/CLKB[0]                                                        r       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_82_108/QB0[7]                 tco                   2.307      13.261 f       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOB[7]
                                   net (fanout=1)        3.358      16.619         fram_buf/ddr_wdata4 [23]
 CLMS_38_321/Y3                    td                    0.210      16.829 r       fram_buf/wr_buf/N42_19[23]/gateop_perm/Z
                                   net (fanout=1)        0.266      17.095         fram_buf/wr_buf/_N42359
 CLMS_38_325/Y3                    td                    0.459      17.554 r       fram_buf/wr_buf/N42_20[23]/gateop_perm/Z
                                   net (fanout=1)        0.256      17.810         fram_buf/wr_buf/_N42615
 CLMS_38_325/Y2                    td                    0.210      18.020 r       fram_buf/wr_buf/N42_21[23]/gateop_perm/Z
                                   net (fanout=2)        0.481      18.501         axi_wdata[23]    
 CLMA_38_308/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[215]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.501         Logic Levels: 3  
                                                                                   Logic: 3.186ns(42.215%), Route: 4.361ns(57.785%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.652      20.507         ntclkbufg_1      
 CLMA_38_308/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[215]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.121      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.550                          
 Data arrival time                                                  18.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.996
  Launch Clock Delay      :  10.418
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.563      10.418         ntclkbufg_1      
 CLMS_50_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_50_41/Q0                     tco                   0.222      10.640 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.237      10.877         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_46_41/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0

 Data arrival time                                                  10.877         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.366%), Route: 0.237ns(51.634%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.627      10.996         ntclkbufg_1      
 CLMS_46_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.464                          
 clock uncertainty                                       0.200      10.664                          

 Hold time                                               0.380      11.044                          

 Data required time                                                 11.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.044                          
 Data arrival time                                                  10.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_41/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.996
  Launch Clock Delay      :  10.418
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.563      10.418         ntclkbufg_1      
 CLMS_50_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_50_41/Q0                     tco                   0.222      10.640 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.237      10.877         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_46_41/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_41/ram16x1d/WADM0

 Data arrival time                                                  10.877         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.366%), Route: 0.237ns(51.634%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.627      10.996         ntclkbufg_1      
 CLMS_46_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_41/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.464                          
 clock uncertainty                                       0.200      10.664                          

 Hold time                                               0.380      11.044                          

 Data required time                                                 11.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.044                          
 Data arrival time                                                  10.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.993
  Launch Clock Delay      :  10.412
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.557      10.412         ntclkbufg_1      
 CLMS_10_77/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/CLK

 CLMS_10_77/Q0                     tco                   0.222      10.634 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/Q
                                   net (fanout=2)        0.238      10.872         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [27]
 CLMS_10_69/BD                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WD

 Data arrival time                                                  10.872         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.261%), Route: 0.238ns(51.739%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.624      10.993         ntclkbufg_1      
 CLMS_10_69/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.454                          
 clock uncertainty                                       0.200      10.654                          

 Hold time                                               0.380      11.034                          

 Data required time                                                 11.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.034                          
 Data arrival time                                                  10.872                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_230_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_13/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.570       6.380         cmos1_href_d0    
 CLMS_226_25/Y2                    td                    0.494       6.874 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=15)       1.705       8.579         cmos1_8_16bit/N11
 CLMA_286_108/CE                                                           f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   8.579         Logic Levels: 1  
                                                                                   Logic: 0.783ns(25.605%), Route: 2.275ns(74.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N293            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_286_108/CLK                                                          r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.939                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_230_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_13/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.570       6.380         cmos1_href_d0    
 CLMS_226_25/Y2                    td                    0.494       6.874 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=15)       1.705       8.579         cmos1_8_16bit/N11
 CLMA_286_108/CE                                                           f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.579         Logic Levels: 1  
                                                                                   Logic: 0.783ns(25.605%), Route: 2.275ns(74.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N293            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_286_108/CLK                                                          r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.939                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_230_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_13/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.570       6.380         cmos1_href_d0    
 CLMS_226_25/Y2                    td                    0.494       6.874 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=15)       1.705       8.579         cmos1_8_16bit/N11
 CLMA_286_108/CE                                                           f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   8.579         Logic Levels: 1  
                                                                                   Logic: 0.783ns(25.605%), Route: 2.275ns(74.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N293            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_286_108/CLK                                                          r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.939                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_230_25/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_230_25/Q3                    tco                   0.221       5.409 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.494         cmos1_8_16bit/cnt [1]
 CLMA_230_25/D4                                                            f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.494         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_230_25/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.034       5.354                          

 Data required time                                                  5.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.354                          
 Data arrival time                                                   5.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMA_250_81/Q2                    tco                   0.224       5.412 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.085       5.497         cmos1_8_16bit/de_i_r
 CLMA_250_81/A4                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.035       5.353                          

 Data required time                                                  5.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.353                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_250_81/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         cmos1_8_16bit/de_out1
 CLMA_250_81/A1                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.121       5.267                          

 Data required time                                                  5.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.267                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_230_9/Y0                     tco                   0.375       6.587 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.606       7.193         cmos2_href_d0    
 CLMA_230_40/Y1                    td                    0.197       7.390 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.974       8.364         cmos2_8_16bit/N11
 CLMA_262_16/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   8.364         Logic Levels: 1  
                                                                                   Logic: 0.572ns(26.580%), Route: 1.580ns(73.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.829      15.929         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.460         ntclkbufg_7      
 CLMA_262_16/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   8.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.845                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_230_9/Y0                     tco                   0.375       6.587 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.606       7.193         cmos2_href_d0    
 CLMA_230_40/Y1                    td                    0.197       7.390 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.974       8.364         cmos2_8_16bit/N11
 CLMA_262_16/CE                                                            f       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   8.364         Logic Levels: 1  
                                                                                   Logic: 0.572ns(26.580%), Route: 1.580ns(73.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.829      15.929         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.460         ntclkbufg_7      
 CLMA_262_16/CLK                                                           r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   8.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.845                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_230_9/Y0                     tco                   0.375       6.587 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.606       7.193         cmos2_href_d0    
 CLMA_230_40/Y1                    td                    0.197       7.390 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.974       8.364         cmos2_8_16bit/N11
 CLMA_262_16/CE                                                            f       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE

 Data arrival time                                                   8.364         Logic Levels: 1  
                                                                                   Logic: 0.572ns(26.580%), Route: 1.580ns(73.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.829      15.929         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.460         ntclkbufg_7      
 CLMA_262_16/CLK                                                           r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   8.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.845                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.560
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.829       4.029         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.029 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.560         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_230_9/Q2                     tco                   0.228       5.788 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.101       5.889         cmos2_d_d0[0]    
 CLMA_230_8/M1                                                             r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/D

 Data arrival time                                                   5.889         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_230_8/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.589                          
 clock uncertainty                                       0.200       5.789                          

 Hold time                                              -0.014       5.775                          

 Data required time                                                  5.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.775                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.560
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.829       4.029         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.029 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.560         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_230_9/Q0                     tco                   0.226       5.786 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.103       5.889         cmos2_d_d0[3]    
 CLMA_230_8/M0                                                             r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   5.889         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_230_8/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.589                          
 clock uncertainty                                       0.200       5.789                          

 Hold time                                              -0.014       5.775                          

 Data required time                                                  5.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.775                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.560
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.829       4.029         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.029 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.560         ntclkbufg_7      
 CLMA_242_24/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_242_24/Q3                    tco                   0.221       5.781 f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.866         cmos2_8_16bit/de_out1
 CLMA_242_24/D4                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.866         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_242_24/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.652       5.560                          
 clock uncertainty                                       0.200       5.760                          

 Hold time                                              -0.034       5.726                          

 Data required time                                                  5.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.726                          
 Data arrival time                                                   5.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.254
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N293            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.728      18.154         ntclkbufg_3      
 CLMA_286_293/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_286_293/Q0                   tco                   0.318      18.472 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=30)       0.131      18.603         cmos1_mix/saturation_de
 CLMA_286_293/Y3                   td                    0.468      19.071 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.479      20.550         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMS_282_165/Y1                   td                    0.460      21.010 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.814      21.824         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMS_290_153/Y3                   td                    0.197      22.021 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.889      23.910         cmos1_mix/u_up_median_filter/_N22099
 CLMS_270_241/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WE

 Data arrival time                                                  23.910         Logic Levels: 3  
                                                                                   Logic: 1.443ns(25.069%), Route: 4.313ns(74.931%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N293            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531      29.364         ntclkbufg_3      
 CLMS_270_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WCLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.434      29.173                          

 Data required time                                                 29.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.173                          
 Data arrival time                                                  23.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.263                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  6.056
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.642       6.056         ntclkbufg_3      
 DRM_82_68/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_68/QA0[4]                  tco                   2.351       8.407 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[4]
                                   net (fanout=1)        3.834      12.241         cmos1_mix/gamma_data_square [7]
 CLMA_294_152/B4                                                           f       cmos1_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.241         Logic Levels: 0  
                                                                                   Logic: 2.351ns(38.011%), Route: 3.834ns(61.989%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.142      13.118 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.118         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.166 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.988      14.154         _N293            
 IOCKGATE_86_20/OUT                td                    0.249      14.403 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.403         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.403 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.625      16.028         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.028 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.552      17.580         ntclkbufg_3      
 CLMA_294_152/CLK                                                          f       cmos1_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.286      17.866                          
 clock uncertainty                                      -0.250      17.616                          

 Setup time                                             -0.076      17.540                          

 Data required time                                                 17.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.540                          
 Data arrival time                                                  12.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.299                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_12_3/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.254
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N293            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.728      18.154         ntclkbufg_3      
 CLMA_286_293/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_286_293/Q0                   tco                   0.318      18.472 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=30)       0.131      18.603         cmos1_mix/saturation_de
 CLMA_286_293/Y3                   td                    0.468      19.071 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.479      20.550         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMS_282_165/Y1                   td                    0.460      21.010 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.763      21.773         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_286_149/Y2                   td                    0.196      21.969 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_12_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.646      23.615         cmos1_mix/u_up_median_filter/_N22039
 CLMS_274_241/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_12_3/ram32x1dp/WE

 Data arrival time                                                  23.615         Logic Levels: 3  
                                                                                   Logic: 1.442ns(26.405%), Route: 4.019ns(73.595%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N293            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531      29.364         ntclkbufg_3      
 CLMS_274_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_12_3/ram32x1dp/WCLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.434      29.173                          

 Data required time                                                 29.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.173                          
 Data arrival time                                                  23.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.558                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_0/ram32x1dp/WADM0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N293            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531       5.564         ntclkbufg_3      
 CLMA_198_52/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_198_52/Q0                    tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.120       5.906         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_198_53/M0                                                            f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_0/ram32x1dp/WADM0

 Data arrival time                                                   5.906         Logic Levels: 0  
                                                                                   Logic: 0.222ns(64.912%), Route: 0.120ns(35.088%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.585       5.999         ntclkbufg_3      
 CLMS_198_53/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_0/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.267                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_5/ram32x1dp/WADM0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N293            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531       5.564         ntclkbufg_3      
 CLMA_198_52/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_198_52/Q0                    tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.120       5.906         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_198_53/M0                                                            f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_5/ram32x1dp/WADM0

 Data arrival time                                                   5.906         Logic Levels: 0  
                                                                                   Logic: 0.222ns(64.912%), Route: 0.120ns(35.088%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.585       5.999         ntclkbufg_3      
 CLMS_198_53/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_5/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.267                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_10_0/ram32x1dp/WADM0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  5.685
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N293            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.652       5.685         ntclkbufg_3      
 CLMA_298_296/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_296/Q0                   tco                   0.222       5.907 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=516)      0.120       6.027         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_298_297/M0                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_10_0/ram32x1dp/WADM0

 Data arrival time                                                   6.027         Logic Levels: 0  
                                                                                   Logic: 0.222ns(64.912%), Route: 0.120ns(35.088%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.708       6.122         ntclkbufg_3      
 CLMS_298_297/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_10_0/ram32x1dp/WCLK
 clock pessimism                                        -0.408       5.714                          
 clock uncertainty                                       0.200       5.914                          

 Hold time                                               0.380       6.294                          

 Data required time                                                  6.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.294                          
 Data arrival time                                                   6.027                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.267                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.232
  Launch Clock Delay      :  11.962
  Clock Pessimism Removal :  1.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.251      19.716         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.064 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.064         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.064 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.252         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.252 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.610      23.862         ntclkbufg_2      
 CLMA_254_16/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_254_16/Q0                    tco                   0.287      24.149 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.615      25.764         cmos2_mix/saturation_de
 CLMS_242_117/Y3                   td                    0.315      26.079 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       2.163      28.242         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.477      28.719 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      28.719         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13363
 CLMA_226_196/COUT                 td                    0.058      28.777 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      28.777         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13365
 CLMA_226_200/Y0                   td                    0.269      29.046 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.407      29.453         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [9]
 CLMA_226_204/Y0                   td                    0.210      29.663 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.642      30.305         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [9]
 CLMA_214_196/Y0                   td                    0.502      30.807 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.778      31.585         _N277            
 CLMA_226_204/C4                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  31.585         Logic Levels: 5  
                                                                                   Logic: 2.118ns(27.425%), Route: 5.605ns(72.575%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100      30.100         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.349 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.349         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.349 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.501         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.501 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.531      34.032         ntclkbufg_2      
 CLMA_226_204/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.651      35.683                          
 clock uncertainty                                      -0.250      35.433                          

 Setup time                                             -0.123      35.310                          

 Data required time                                                 35.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.310                          
 Data arrival time                                                  31.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.725                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.232
  Launch Clock Delay      :  11.962
  Clock Pessimism Removal :  1.667

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.251      19.716         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.064 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.064         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.064 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.252         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.252 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.610      23.862         ntclkbufg_2      
 CLMA_254_16/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_254_16/Q0                    tco                   0.287      24.149 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.759      25.908         cmos2_mix/saturation_de
 CLMA_226_116/Y0                   td                    0.196      26.104 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.540      27.644         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag
 CLMA_274_76/COUT                  td                    0.502      28.146 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      28.146         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14415
 CLMA_274_80/Y1                    td                    0.498      28.644 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.268      28.912         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [6]
 CLMS_274_77/Y3                    td                    0.468      29.380 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[6]/gateop_perm/Z
                                   net (fanout=1)        0.747      30.127         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [6]
 CLMA_282_88/COUT                  td                    0.348      30.475 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.475         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_282_92/Y0                    td                    0.159      30.634 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.254      30.888         _N280            
 CLMA_282_92/C1                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  30.888         Logic Levels: 6  
                                                                                   Logic: 2.458ns(34.984%), Route: 4.568ns(65.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100      30.100         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.349 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.349         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.349 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.501         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.501 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.531      34.032         ntclkbufg_2      
 CLMA_282_92/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.667      35.699                          
 clock uncertainty                                      -0.250      35.449                          

 Setup time                                             -0.234      35.215                          

 Data required time                                                 35.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.215                          
 Data arrival time                                                  30.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.327                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_3/ram32x1dp/WE
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.353
  Launch Clock Delay      :  11.962
  Clock Pessimism Removal :  1.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.251      19.716         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.064 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.064         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.064 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.252         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.252 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.610      23.862         ntclkbufg_2      
 CLMA_254_16/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_254_16/Q0                    tco                   0.287      24.149 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.615      25.764         cmos2_mix/saturation_de
 CLMS_242_117/Y3                   td                    0.315      26.079 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.245      27.324         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMS_222_185/Y3                   td                    0.459      27.783 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.668      28.451         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_242_192/Y2                   td                    0.492      28.943 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.559      30.502         cmos2_mix/u_up_median_filter/_N24438
 CLMS_222_277/RS                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_3/ram32x1dp/WE

 Data arrival time                                                  30.502         Logic Levels: 3  
                                                                                   Logic: 1.553ns(23.389%), Route: 5.087ns(76.611%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100      30.100         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.349 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.349         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.349 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.501         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.501 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      34.153         ntclkbufg_2      
 CLMS_222_277/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_3/ram32x1dp/WCLK
 clock pessimism                                         1.651      35.804                          
 clock uncertainty                                      -0.250      35.554                          

 Setup time                                             -0.434      35.120                          

 Data required time                                                 35.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.120                          
 Data arrival time                                                  30.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.618                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_4/ram32x1dp/WADM0
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.614
  Launch Clock Delay      :  10.353
  Clock Pessimism Removal :  -1.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100       6.300         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.549 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.549         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.549 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.701         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.701 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      10.353         ntclkbufg_2      
 CLMA_190_316/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_190_316/Q0                   tco                   0.222      10.575 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.114      10.689         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_190_317/M0                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_4/ram32x1dp/WADM0

 Data arrival time                                                  10.689         Logic Levels: 0  
                                                                                   Logic: 0.222ns(66.071%), Route: 0.114ns(33.929%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.708      11.614         ntclkbufg_2      
 CLMS_190_317/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_4/ram32x1dp/WCLK
 clock pessimism                                        -1.232      10.382                          
 clock uncertainty                                       0.200      10.582                          

 Hold time                                               0.380      10.962                          

 Data required time                                                 10.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.962                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.273                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_5/ram32x1dp/WADM0
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.614
  Launch Clock Delay      :  10.353
  Clock Pessimism Removal :  -1.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100       6.300         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.549 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.549         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.549 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.701         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.701 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      10.353         ntclkbufg_2      
 CLMA_190_316/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_190_316/Q0                   tco                   0.222      10.575 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.114      10.689         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_190_317/M0                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_5/ram32x1dp/WADM0

 Data arrival time                                                  10.689         Logic Levels: 0  
                                                                                   Logic: 0.222ns(66.071%), Route: 0.114ns(33.929%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.708      11.614         ntclkbufg_2      
 CLMS_190_317/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_5/ram32x1dp/WCLK
 clock pessimism                                        -1.232      10.382                          
 clock uncertainty                                       0.200      10.582                          

 Hold time                                               0.380      10.962                          

 Data required time                                                 10.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.962                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.273                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_6/ram32x1dp/WADM0
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.614
  Launch Clock Delay      :  10.353
  Clock Pessimism Removal :  -1.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100       6.300         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.549 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.549         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.549 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.701         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.701 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      10.353         ntclkbufg_2      
 CLMA_190_316/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_190_316/Q0                   tco                   0.222      10.575 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.114      10.689         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_190_317/M0                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_6/ram32x1dp/WADM0

 Data arrival time                                                  10.689         Logic Levels: 0  
                                                                                   Logic: 0.222ns(66.071%), Route: 0.114ns(33.929%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.708      11.614         ntclkbufg_2      
 CLMS_190_317/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_6/ram32x1dp/WCLK
 clock pessimism                                        -1.232      10.382                          
 clock uncertainty                                       0.200      10.582                          

 Hold time                                               0.380      10.962                          

 Data required time                                                 10.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.962                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.273                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[11]/opit_0_MUX4TO1Q/S0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708       5.084         ntclkbufg_4      
 DRM_54_316/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_316/QB0[1]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        2.974      10.365         fram_buf/rd_buf/rotate_cell/rd_data2 [27]
 CLMA_230_260/Y3                   td                    0.287      10.652 r       fram_buf/rd_buf/rotate_cell/N150_5[27]/gateop_perm/Z
                                   net (fanout=1)        0.269      10.921         fram_buf/rd_buf/rd_data4 [27]
 CLMA_230_257/Y3                   td                    0.459      11.380 r       fram_buf/rd_buf/N32_9[59]/gateop_perm/Z
                                   net (fanout=1)        0.937      12.317         fram_buf/rd_buf/_N41167
 CLMA_242_220/D3                                                           r       fram_buf/rd_buf/genblk1.read_data[11]/opit_0_MUX4TO1Q/S0

 Data arrival time                                                  12.317         Logic Levels: 2  
                                                                                   Logic: 3.053ns(42.209%), Route: 4.180ns(57.791%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_242_220/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.377      17.200                          

 Data required time                                                 17.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.200                          
 Data arrival time                                                  12.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.883                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/S0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708       5.084         ntclkbufg_4      
 DRM_54_316/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_316/QB0[0]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.871      10.262         fram_buf/rd_buf/rotate_cell/rd_data2 [26]
 CLMA_242_260/Y3                   td                    0.459      10.721 r       fram_buf/rd_buf/rotate_cell/N150_5[26]/gateop_perm/Z
                                   net (fanout=1)        0.527      11.248         fram_buf/rd_buf/rd_data4 [26]
 CLMA_230_253/Y3                   td                    0.210      11.458 r       fram_buf/rd_buf/N32_9[58]/gateop_perm/Z
                                   net (fanout=1)        0.681      12.139         fram_buf/rd_buf/_N41166
 CLMA_242_220/C3                                                           r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/S0

 Data arrival time                                                  12.139         Logic Levels: 2  
                                                                                   Logic: 2.976ns(42.183%), Route: 4.079ns(57.817%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_242_220/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.398      17.179                          

 Data required time                                                 17.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.179                          
 Data arrival time                                                  12.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.040                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[1]/opit_0_MUX4TO1Q/S0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708       5.084         ntclkbufg_4      
 DRM_278_336/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_336/QB0[1]                tco                   2.307       7.391 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.191       8.582         fram_buf/rd_buf/rotate_cell/rd_data2 [17]
 CLMA_230_345/Y0                   td                    0.196       8.778 f       fram_buf/rd_buf/rotate_cell/N150_5[17]/gateop_perm/Z
                                   net (fanout=1)        2.317      11.095         fram_buf/rd_buf/rd_data4 [17]
 CLMA_242_184/Y3                   td                    0.210      11.305 r       fram_buf/rd_buf/N32_9[49]/gateop_perm/Z
                                   net (fanout=1)        0.752      12.057         fram_buf/rd_buf/_N41157
 CLMA_230_169/A3                                                           r       fram_buf/rd_buf/genblk1.read_data[1]/opit_0_MUX4TO1Q/S0

 Data arrival time                                                  12.057         Logic Levels: 2  
                                                                                   Logic: 2.713ns(38.907%), Route: 4.260ns(61.093%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_230_169/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[1]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.397      17.180                          

 Data required time                                                 17.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.180                          
 Data arrival time                                                  12.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.123                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rotate_180_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_data_1d[23]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_174_136/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rotate_180_2d/opit_0/CLK

 CLMA_174_136/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/rd_cell2/rotate_180_2d/opit_0/Q
                                   net (fanout=51)       0.095       4.934         fram_buf/rd_buf/rd_cell2/rotate_180_2d
 CLMS_174_137/B4                                                           f       fram_buf/rd_buf/rd_cell2/rd_data_1d[23]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.934         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.032%), Route: 0.095ns(29.968%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMS_174_137/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_data_1d[23]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.035       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                   4.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMS_130_165/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_165/Q3                   tco                   0.221       4.838 f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.087       4.925         sync_vg/v_count [0]
 CLMS_130_165/D4                                                           f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMS_130_165/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_138_176/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_138_176/Q3                   tco                   0.221       4.838 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.927         sync_vg/h_count [0]
 CLMA_138_176/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_138_176/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_302_61/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK

 CLMA_302_61/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.555       5.799         ms72xx_ctl/ms7210_ctl/delay_cnt [13]
 CLMA_302_52/Y3                    td                    0.287       6.086 r       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.543       6.629         ms72xx_ctl/ms7210_ctl/_N105427
 CLMA_302_52/Y1                    td                    0.304       6.933 r       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.413       7.346         ms72xx_ctl/ms7210_ctl/_N105441
 CLMS_298_61/Y3                    td                    0.468       7.814 r       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.581       8.395         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_302_73/Y2                    td                    0.210       8.605 r       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=2)        0.797       9.402         ms72xx_ctl/ms7210_ctl/N539
 CLMA_302_49/RSCO                  td                    0.137       9.539 r       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.539         ntR813           
 CLMA_302_53/RSCO                  td                    0.137       9.676 r       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.676         ntR812           
 CLMA_302_57/RSCO                  td                    0.137       9.813 r       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.813         ntR811           
 CLMA_302_61/RSCO                  td                    0.137       9.950 r       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.950         ntR810           
 CLMA_302_69/RSCO                  td                    0.137      10.087 r       ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.087         ntR809           
 CLMA_302_73/RSCI                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.087         Logic Levels: 9  
                                                                                   Logic: 2.243ns(43.706%), Route: 2.889ns(56.294%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531     104.613         ntclkbufg_5      
 CLMA_302_73/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Setup time                                             -0.376     104.400                          

 Data required time                                                104.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.400                          
 Data arrival time                                                  10.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.313                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_302_61/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK

 CLMA_302_61/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.555       5.799         ms72xx_ctl/ms7210_ctl/delay_cnt [13]
 CLMA_302_52/Y3                    td                    0.287       6.086 r       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.543       6.629         ms72xx_ctl/ms7210_ctl/_N105427
 CLMA_302_52/Y1                    td                    0.304       6.933 r       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.413       7.346         ms72xx_ctl/ms7210_ctl/_N105441
 CLMS_298_61/Y3                    td                    0.468       7.814 r       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.581       8.395         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_302_73/Y2                    td                    0.210       8.605 r       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=2)        0.797       9.402         ms72xx_ctl/ms7210_ctl/N539
 CLMA_302_49/RSCO                  td                    0.137       9.539 r       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.539         ntR813           
 CLMA_302_53/RSCO                  td                    0.137       9.676 r       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.676         ntR812           
 CLMA_302_57/RSCO                  td                    0.137       9.813 r       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.813         ntR811           
 CLMA_302_61/RSCO                  td                    0.137       9.950 r       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.950         ntR810           
 CLMA_302_69/RSCO                  td                    0.137      10.087 r       ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.087         ntR809           
 CLMA_302_73/RSCI                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                  10.087         Logic Levels: 9  
                                                                                   Logic: 2.243ns(43.706%), Route: 2.889ns(56.294%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531     104.613         ntclkbufg_5      
 CLMA_302_73/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Setup time                                             -0.376     104.400                          

 Data required time                                                104.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.400                          
 Data arrival time                                                  10.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.313                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_302_61/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK

 CLMA_302_61/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.555       5.799         ms72xx_ctl/ms7210_ctl/delay_cnt [13]
 CLMA_302_52/Y3                    td                    0.287       6.086 r       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.543       6.629         ms72xx_ctl/ms7210_ctl/_N105427
 CLMA_302_52/Y1                    td                    0.304       6.933 r       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.413       7.346         ms72xx_ctl/ms7210_ctl/_N105441
 CLMS_298_61/Y3                    td                    0.468       7.814 r       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.581       8.395         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_302_73/Y2                    td                    0.210       8.605 r       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=2)        0.797       9.402         ms72xx_ctl/ms7210_ctl/N539
 CLMA_302_49/RSCO                  td                    0.137       9.539 r       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.539         ntR813           
 CLMA_302_53/RSCO                  td                    0.137       9.676 r       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.676         ntR812           
 CLMA_302_57/RSCO                  td                    0.137       9.813 r       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.813         ntR811           
 CLMA_302_61/RSCO                  td                    0.137       9.950 r       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.950         ntR810           
 CLMA_302_69/RSCI                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   9.950         Logic Levels: 8  
                                                                                   Logic: 2.106ns(42.162%), Route: 2.889ns(57.838%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531     104.613         ntclkbufg_5      
 CLMA_302_69/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Setup time                                             -0.376     104.400                          

 Data required time                                                104.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.400                          
 Data arrival time                                                   9.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.450                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531       4.613         ntclkbufg_5      
 CLMA_322_56/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_322_56/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.922         ms72xx_ctl/iic_dri_rx/twr_cnt [0]
 CLMA_322_56/D4                                                            f       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_322_56/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531       4.613         ntclkbufg_5      
 CLMA_310_100/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMA_310_100/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.089       4.923         ms72xx_ctl/iic_dri_tx/trans_byte [2]
 CLMA_310_100/D4                                                           f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_310_100/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531       4.613         ntclkbufg_5      
 CLMA_302_89/CLK                                                           r       ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_89/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.923         ms72xx_ctl/ms7210_ctl/dri_cnt [4]
 CLMA_302_89/D4                                                            f       ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_302_89/CLK                                                           r       ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.577       5.822         coms1_reg_config/clock_20k_cnt [4]
 CLMS_186_13/Y2                    td                    0.478       6.300 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.307       6.607         coms1_reg_config/_N1969
 CLMS_186_21/Y1                    td                    0.304       6.911 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.564       7.475         coms1_reg_config/N8
                                   td                    0.477       7.952 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.952         coms1_reg_config/_N16625
 CLMA_190_12/COUT                  td                    0.058       8.010 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         coms1_reg_config/_N16627
                                   td                    0.058       8.068 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.068         coms1_reg_config/_N16629
 CLMA_190_16/COUT                  td                    0.058       8.126 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.126         coms1_reg_config/_N16631
 CLMA_190_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.126         Logic Levels: 4  
                                                                                   Logic: 1.721ns(54.307%), Route: 1.448ns(45.693%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N295            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_190_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   8.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.482                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.577       5.822         coms1_reg_config/clock_20k_cnt [4]
 CLMS_186_13/Y2                    td                    0.478       6.300 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.307       6.607         coms1_reg_config/_N1969
 CLMS_186_21/Y1                    td                    0.304       6.911 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.564       7.475         coms1_reg_config/N8
                                   td                    0.477       7.952 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.952         coms1_reg_config/_N16625
 CLMA_190_12/COUT                  td                    0.058       8.010 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         coms1_reg_config/_N16627
                                   td                    0.058       8.068 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.068         coms1_reg_config/_N16629
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.068         Logic Levels: 3  
                                                                                   Logic: 1.663ns(53.455%), Route: 1.448ns(46.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N295            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   8.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.543                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.577       5.822         coms1_reg_config/clock_20k_cnt [4]
 CLMS_186_13/Y2                    td                    0.478       6.300 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.307       6.607         coms1_reg_config/_N1969
 CLMS_186_21/Y1                    td                    0.304       6.911 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.564       7.475         coms1_reg_config/N8
                                   td                    0.477       7.952 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.952         coms1_reg_config/_N16625
 CLMA_190_12/COUT                  td                    0.058       8.010 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         coms1_reg_config/_N16627
 CLMA_190_16/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.010         Logic Levels: 3  
                                                                                   Logic: 1.605ns(52.571%), Route: 1.448ns(47.429%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N295            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   8.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.598                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_190_16/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_190_16/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_190_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_20/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_190_20/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_190_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_190_12/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.287       6.722 f       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=640)      1.960       8.682         hdmi_in/offset_x [4]
 CLMA_182_281/L7OUT                td                    0.533       9.215 f       hdmi_in/u_delay_laps/N3211_111[6]_muxf7/Fother
                                   net (fanout=1)        0.000       9.215         L7OUT35          
 CLMA_182_280/Y3                   td                    0.159       9.374 f       hdmi_in/u_delay_laps/N3211_127[6]_muxf8/F
                                   net (fanout=1)        2.082      11.456         hdmi_in/u_delay_laps/_N30855
 CLMA_110_244/Y6CD                 td                    0.257      11.713 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.731      12.444         hdmi_rgb[6]      
 CLMS_102_249/M0                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/D

 Data arrival time                                                  12.444         Logic Levels: 3  
                                                                                   Logic: 1.236ns(20.569%), Route: 4.773ns(79.431%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N292            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531      12.685         ntclkbufg_0      
 CLMS_102_249/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.088      12.795                          

 Data required time                                                 12.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.795                          
 Data arrival time                                                  12.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.289       6.724 r       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=640)      1.898       8.622         hdmi_in/offset_x [4]
 CLMS_78_237/Y6CD                  td                    0.452       9.074 r       hdmi_in/u_delay_laps/N3211_93[5]_muxf6/F
                                   net (fanout=1)        1.064      10.138         hdmi_in/u_delay_laps/_N30038
 CLMA_110_204/Y2                   td                    0.492      10.630 f       hdmi_in/u_delay_laps/N3211_95[5]/gateop_perm/Z
                                   net (fanout=1)        0.901      11.531         hdmi_in/u_delay_laps/_N30086
 CLMS_122_181/Y6AB                 td                    0.263      11.794 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.421      12.215         hdmi_rgb[5]      
 CLMA_126_184/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D

 Data arrival time                                                  12.215         Logic Levels: 3  
                                                                                   Logic: 1.496ns(25.882%), Route: 4.284ns(74.118%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N292            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531      12.685         ntclkbufg_0      
 CLMA_126_184/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.088      12.795                          

 Data required time                                                 12.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.795                          
 Data arrival time                                                  12.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[24]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.287       6.722 f       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=640)      2.019       8.741         hdmi_in/offset_x [4]
 CLMA_126_317/Y1                   td                    0.608       9.349 f       hdmi_in/u_delay_laps/N3211_62[13]_muxf7/F
                                   net (fanout=1)        2.254      11.603         hdmi_in/u_delay_laps/_N29302
 CLMS_150_209/Y6AB                 td                    0.451      12.054 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[8]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.119      12.173         hdmi_rgb[13]     
 CLMA_150_208/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[24]/opit_0/D

 Data arrival time                                                  12.173         Logic Levels: 2  
                                                                                   Logic: 1.346ns(23.458%), Route: 4.392ns(76.542%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N292            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531      12.685         ntclkbufg_0      
 CLMA_150_208/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[24]/opit_0/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.088      12.795                          

 Data required time                                                 12.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.795                          
 Data arrival time                                                  12.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[130][3]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[131][3]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_190_192/CLK                                                          r       hdmi_in/u_delay_laps/data[130][3]/opit_0_inv/CLK

 CLMA_190_192/Q3                   tco                   0.221       6.172 f       hdmi_in/u_delay_laps/data[130][3]/opit_0_inv/Q
                                   net (fanout=1)        0.084       6.256         hdmi_in/u_delay_laps/data[130] [3]
 CLMS_190_193/AD                                                           f       hdmi_in/u_delay_laps/data[131][3]/opit_0_inv/D

 Data arrival time                                                   6.256         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMS_190_193/CLK                                                          r       hdmi_in/u_delay_laps/data[131][3]/opit_0_inv/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                               0.053       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.023                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[206][20]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[207][20]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_162_88/CLK                                                           r       hdmi_in/u_delay_laps/data[206][20]/opit_0_inv/CLK

 CLMA_162_88/Q3                    tco                   0.221       6.172 f       hdmi_in/u_delay_laps/data[206][20]/opit_0_inv/Q
                                   net (fanout=1)        0.084       6.256         hdmi_in/u_delay_laps/data[206] [20]
 CLMS_162_89/AD                                                            f       hdmi_in/u_delay_laps/data[207][20]/opit_0_inv/D

 Data arrival time                                                   6.256         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMS_162_89/CLK                                                           r       hdmi_in/u_delay_laps/data[207][20]/opit_0_inv/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                               0.053       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.023                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[538][23]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[539][23]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_138_156/CLK                                                          r       hdmi_in/u_delay_laps/data[538][23]/opit_0_inv/CLK

 CLMA_138_156/Q3                   tco                   0.221       6.172 f       hdmi_in/u_delay_laps/data[538][23]/opit_0_inv/Q
                                   net (fanout=1)        0.084       6.256         hdmi_in/u_delay_laps/data[538] [23]
 CLMA_138_157/AD                                                           f       hdmi_in/u_delay_laps/data[539][23]/opit_0_inv/D

 Data arrival time                                                   6.256         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_138_157/CLK                                                          r       hdmi_in/u_delay_laps/data[539][23]/opit_0_inv/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                               0.053       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.023                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_290_268/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_290_268/Q0                   tco                   0.289      10.442 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.269      10.711         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_286_269/Y3                   td                    0.468      11.179 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.560      11.739         ethernet_test/eth_udp_test/_N109049
 CLMA_294_276/Y0                   td                    0.341      12.080 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.401      12.481         ethernet_test/eth_udp_test/_N109073
 CLMA_286_281/Y3                   td                    0.468      12.949 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        1.610      14.559         ethernet_test/eth_udp_test/N710 [5]
 CLMS_294_221/Y3                   td                    0.273      14.832 r       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.752      15.584         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.474      16.058 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.058         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_294_220/COUT                 td                    0.058      16.116 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.116         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_294_224/Y0                   td                    0.269      16.385 r       ethernet_test/eth_udp_test/N94.eq_4/gateop/Y
                                   net (fanout=1)        0.266      16.651         ethernet_test/eth_udp_test/N94
 CLMS_290_225/Y2                   td                    0.295      16.946 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.928      17.874         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_290_268/RSCO                 td                    0.147      18.021 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.021         ntR542           
 CLMA_290_272/RSCO                 td                    0.147      18.168 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.168         ntR541           
 CLMA_290_276/RSCO                 td                    0.147      18.315 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.315         ntR540           
 CLMA_290_280/RSCO                 td                    0.147      18.462 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.462         ntR539           
 CLMA_290_284/RSCO                 td                    0.147      18.609 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.609         ntR538           
 CLMA_290_288/RSCO                 td                    0.147      18.756 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.756         ntR537           
 CLMA_290_292/RSCO                 td                    0.147      18.903 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.903         ntR536           
 CLMA_290_296/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  18.903         Logic Levels: 14 
                                                                                   Logic: 3.964ns(45.303%), Route: 4.786ns(54.697%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_290_296/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  18.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.777                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_290_268/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_290_268/Q0                   tco                   0.289      10.442 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.269      10.711         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_286_269/Y3                   td                    0.468      11.179 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.560      11.739         ethernet_test/eth_udp_test/_N109049
 CLMA_294_276/Y0                   td                    0.341      12.080 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.401      12.481         ethernet_test/eth_udp_test/_N109073
 CLMA_286_281/Y3                   td                    0.468      12.949 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        1.610      14.559         ethernet_test/eth_udp_test/N710 [5]
 CLMS_294_221/Y3                   td                    0.273      14.832 r       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.752      15.584         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.474      16.058 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.058         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_294_220/COUT                 td                    0.058      16.116 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.116         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_294_224/Y0                   td                    0.269      16.385 r       ethernet_test/eth_udp_test/N94.eq_4/gateop/Y
                                   net (fanout=1)        0.266      16.651         ethernet_test/eth_udp_test/N94
 CLMS_290_225/Y2                   td                    0.295      16.946 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.928      17.874         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_290_268/RSCO                 td                    0.147      18.021 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.021         ntR542           
 CLMA_290_272/RSCO                 td                    0.147      18.168 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.168         ntR541           
 CLMA_290_276/RSCO                 td                    0.147      18.315 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.315         ntR540           
 CLMA_290_280/RSCO                 td                    0.147      18.462 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.462         ntR539           
 CLMA_290_284/RSCO                 td                    0.147      18.609 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.609         ntR538           
 CLMA_290_288/RSCO                 td                    0.147      18.756 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.756         ntR537           
 CLMA_290_292/RSCO                 td                    0.147      18.903 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.903         ntR536           
 CLMA_290_296/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  18.903         Logic Levels: 14 
                                                                                   Logic: 3.964ns(45.303%), Route: 4.786ns(54.697%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_290_296/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  18.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.777                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_290_268/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_290_268/Q0                   tco                   0.289      10.442 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.269      10.711         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_286_269/Y3                   td                    0.468      11.179 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.560      11.739         ethernet_test/eth_udp_test/_N109049
 CLMA_294_276/Y0                   td                    0.341      12.080 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.401      12.481         ethernet_test/eth_udp_test/_N109073
 CLMA_286_281/Y3                   td                    0.468      12.949 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        1.610      14.559         ethernet_test/eth_udp_test/N710 [5]
 CLMS_294_221/Y3                   td                    0.273      14.832 r       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.752      15.584         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.474      16.058 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.058         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_294_220/COUT                 td                    0.058      16.116 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.116         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_294_224/Y0                   td                    0.269      16.385 r       ethernet_test/eth_udp_test/N94.eq_4/gateop/Y
                                   net (fanout=1)        0.266      16.651         ethernet_test/eth_udp_test/N94
 CLMS_290_225/Y2                   td                    0.295      16.946 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.928      17.874         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_290_268/RSCO                 td                    0.147      18.021 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.021         ntR542           
 CLMA_290_272/RSCO                 td                    0.147      18.168 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.168         ntR541           
 CLMA_290_276/RSCO                 td                    0.147      18.315 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.315         ntR540           
 CLMA_290_280/RSCO                 td                    0.147      18.462 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.462         ntR539           
 CLMA_290_284/RSCO                 td                    0.147      18.609 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.609         ntR538           
 CLMA_290_288/RSCO                 td                    0.147      18.756 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.756         ntR537           
 CLMA_290_292/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  18.756         Logic Levels: 13 
                                                                                   Logic: 3.817ns(44.368%), Route: 4.786ns(55.632%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_290_292/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  18.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.924                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WADM3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_314_220/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_220/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.351       9.019         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [3]
 CLMS_310_213/M3                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WADM3

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_310_213/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Hold time                                               0.380       8.862                          

 Data required time                                                  8.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.862                          
 Data arrival time                                                   9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_314_220/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_220/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.351       9.019         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [3]
 CLMS_310_213/M3                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM3

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_310_213/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WCLK
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Hold time                                               0.380       8.862                          

 Data required time                                                  8.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.862                          
 Data arrival time                                                   9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_314_220/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_220/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.351       9.019         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [3]
 CLMS_310_213/M3                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM3

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_310_213/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WCLK
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Hold time                                               0.380       8.862                          

 Data required time                                                  8.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.862                          
 Data arrival time                                                   9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_322_32/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_322_32/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=693)      4.904      10.620         u_DDR3_50H/ddr_rstn
 CLMA_10_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                  10.620         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.565%), Route: 4.904ns(94.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_10_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                  10.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_322_32/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_322_32/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=693)      4.904      10.620         u_DDR3_50H/ddr_rstn
 CLMA_10_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS

 Data arrival time                                                  10.620         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.565%), Route: 4.904ns(94.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_10_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                  10.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_322_32/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_322_32/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=693)      4.746      10.462         u_DDR3_50H/ddr_rstn
 CLMS_10_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                  10.462         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.740%), Route: 4.746ns(94.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_10_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                  10.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_38_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.348       5.667         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_38_200/RSCO                  td                    0.105       5.772 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.772         ntR1632          
 CLMA_38_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.772         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.597%), Route: 0.348ns(51.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_38_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.348       5.667         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_38_200/RSCO                  td                    0.105       5.772 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.772         ntR1632          
 CLMA_38_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.772         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.597%), Route: 0.348ns(51.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_38_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.348       5.667         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_38_200/RSCO                  td                    0.105       5.772 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.772         ntR1632          
 CLMA_38_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.772         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.597%), Route: 0.348ns(51.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      4.398      15.639         nt_ddr_init_done 
 DRM_278_316/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  15.639         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.126%), Route: 4.398ns(93.874%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.652      20.507         ntclkbufg_1      
 DRM_278_316/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                          -0.055      20.616                          

 Data required time                                                 20.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.616                          
 Data arrival time                                                  15.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      4.377      15.618         nt_ddr_init_done 
 DRM_306_316/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  15.618         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.154%), Route: 4.377ns(93.846%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.652      20.507         ntclkbufg_1      
 DRM_306_316/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                          -0.055      20.616                          

 Data required time                                                 20.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.616                          
 Data arrival time                                                  15.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      4.346      15.587         nt_ddr_init_done 
 DRM_306_356/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  15.587         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.195%), Route: 4.346ns(93.805%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.652      20.507         ntclkbufg_1      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                          -0.055      20.616                          

 Data required time                                                 20.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.616                          
 Data arrival time                                                  15.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.531      10.386         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      0.319      10.927         nt_ddr_init_done 
 DRM_82_148/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  10.927         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 DRM_82_148/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.012      10.634                          

 Data required time                                                 10.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.634                          
 Data arrival time                                                  10.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.531      10.386         ntclkbufg_1      
 CLMS_14_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_209/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=5)        0.312      10.922         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_204/RSCO                  td                    0.105      11.027 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.027         ntR1686          
 CLMA_10_208/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.027         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.326%), Route: 0.312ns(48.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMA_10_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.531      10.386         ntclkbufg_1      
 CLMS_14_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_209/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=5)        0.312      10.922         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_204/RSCO                  td                    0.105      11.027 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.027         ntR1686          
 CLMA_10_208/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.027         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.326%), Route: 0.312ns(48.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMA_10_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[4]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N293            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.610      18.036         ntclkbufg_3      
 CLMA_74_148/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_74_148/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.255      18.609         cmos1_mix/saturation_vs
 CLMS_74_149/Y0                    td                    0.196      18.805 f       cmos1_mix/N5/gateop_perm/Z
                                   net (fanout=158)      3.344      22.149         cmos1_mix/median_filter_rst
 CLMA_274_276/RSCO                 td                    0.147      22.296 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      22.296         ntR155           
 CLMA_274_280/RSCO                 td                    0.147      22.443 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      22.443         ntR154           
 CLMA_274_284/RSCO                 td                    0.147      22.590 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      22.590         ntR153           
 CLMA_274_288/RSCO                 td                    0.147      22.737 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      22.737         ntR152           
 CLMA_274_292/RSCO                 td                    0.147      22.884 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      22.884         ntR151           
 CLMA_274_296/RSCO                 td                    0.147      23.031 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      23.031         ntR150           
 CLMA_274_300/RSCO                 td                    0.147      23.178 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      23.178         ntR149           
 CLMA_274_304/RSCO                 td                    0.147      23.325 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.325         ntR148           
 CLMA_274_308/RSCO                 td                    0.147      23.472 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.472         ntR147           
 CLMA_274_316/RSCO                 td                    0.147      23.619 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.619         ntR146           
 CLMA_274_320/RSCO                 td                    0.147      23.766 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.766         ntR145           
 CLMA_274_324/RSCO                 td                    0.147      23.913 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.913         ntR144           
 CLMA_274_328/RSCO                 td                    0.147      24.060 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.060         ntR143           
 CLMA_274_332/RSCO                 td                    0.147      24.207 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.207         ntR142           
 CLMA_274_336/RSCO                 td                    0.147      24.354 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.354         ntR141           
 CLMA_274_340/RSCO                 td                    0.147      24.501 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      24.501         ntR140           
 CLMA_274_344/RSCI                                                         f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  24.501         Logic Levels: 17 
                                                                                   Logic: 2.866ns(44.331%), Route: 3.599ns(55.669%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N293            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.652      29.485         ntclkbufg_3      
 CLMA_274_344/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                           0.000      29.728                          

 Data required time                                                 29.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.728                          
 Data arrival time                                                  24.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.227                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[5]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N293            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.610      18.036         ntclkbufg_3      
 CLMA_74_148/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_74_148/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.255      18.609         cmos1_mix/saturation_vs
 CLMS_74_149/Y0                    td                    0.196      18.805 f       cmos1_mix/N5/gateop_perm/Z
                                   net (fanout=158)      3.344      22.149         cmos1_mix/median_filter_rst
 CLMA_274_276/RSCO                 td                    0.147      22.296 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      22.296         ntR155           
 CLMA_274_280/RSCO                 td                    0.147      22.443 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      22.443         ntR154           
 CLMA_274_284/RSCO                 td                    0.147      22.590 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      22.590         ntR153           
 CLMA_274_288/RSCO                 td                    0.147      22.737 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      22.737         ntR152           
 CLMA_274_292/RSCO                 td                    0.147      22.884 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      22.884         ntR151           
 CLMA_274_296/RSCO                 td                    0.147      23.031 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      23.031         ntR150           
 CLMA_274_300/RSCO                 td                    0.147      23.178 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      23.178         ntR149           
 CLMA_274_304/RSCO                 td                    0.147      23.325 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.325         ntR148           
 CLMA_274_308/RSCO                 td                    0.147      23.472 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.472         ntR147           
 CLMA_274_316/RSCO                 td                    0.147      23.619 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.619         ntR146           
 CLMA_274_320/RSCO                 td                    0.147      23.766 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.766         ntR145           
 CLMA_274_324/RSCO                 td                    0.147      23.913 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.913         ntR144           
 CLMA_274_328/RSCO                 td                    0.147      24.060 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.060         ntR143           
 CLMA_274_332/RSCO                 td                    0.147      24.207 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.207         ntR142           
 CLMA_274_336/RSCO                 td                    0.147      24.354 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.354         ntR141           
 CLMA_274_340/RSCO                 td                    0.147      24.501 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      24.501         ntR140           
 CLMA_274_344/RSCI                                                         f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  24.501         Logic Levels: 17 
                                                                                   Logic: 2.866ns(44.331%), Route: 3.599ns(55.669%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N293            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.652      29.485         ntclkbufg_3      
 CLMA_274_344/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                           0.000      29.728                          

 Data required time                                                 29.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.728                          
 Data arrival time                                                  24.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.227                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[7]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N293            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.610      18.036         ntclkbufg_3      
 CLMA_74_148/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_74_148/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.255      18.609         cmos1_mix/saturation_vs
 CLMS_74_149/Y0                    td                    0.196      18.805 f       cmos1_mix/N5/gateop_perm/Z
                                   net (fanout=158)      3.344      22.149         cmos1_mix/median_filter_rst
 CLMA_274_276/RSCO                 td                    0.147      22.296 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      22.296         ntR155           
 CLMA_274_280/RSCO                 td                    0.147      22.443 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      22.443         ntR154           
 CLMA_274_284/RSCO                 td                    0.147      22.590 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      22.590         ntR153           
 CLMA_274_288/RSCO                 td                    0.147      22.737 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      22.737         ntR152           
 CLMA_274_292/RSCO                 td                    0.147      22.884 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      22.884         ntR151           
 CLMA_274_296/RSCO                 td                    0.147      23.031 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      23.031         ntR150           
 CLMA_274_300/RSCO                 td                    0.147      23.178 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      23.178         ntR149           
 CLMA_274_304/RSCO                 td                    0.147      23.325 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.325         ntR148           
 CLMA_274_308/RSCO                 td                    0.147      23.472 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.472         ntR147           
 CLMA_274_316/RSCO                 td                    0.147      23.619 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.619         ntR146           
 CLMA_274_320/RSCO                 td                    0.147      23.766 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.766         ntR145           
 CLMA_274_324/RSCO                 td                    0.147      23.913 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      23.913         ntR144           
 CLMA_274_328/RSCO                 td                    0.147      24.060 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.060         ntR143           
 CLMA_274_332/RSCO                 td                    0.147      24.207 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.207         ntR142           
 CLMA_274_336/RSCO                 td                    0.147      24.354 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      24.354         ntR141           
 CLMA_274_340/RSCO                 td                    0.147      24.501 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      24.501         ntR140           
 CLMA_274_344/RSCI                                                         f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[7]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  24.501         Logic Levels: 17 
                                                                                   Logic: 2.866ns(44.331%), Route: 3.599ns(55.669%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N293            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.652      29.485         ntclkbufg_3      
 CLMA_274_344/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                           0.000      29.728                          

 Data required time                                                 29.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.728                          
 Data arrival time                                                  24.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.227                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N293            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531       5.564         ntclkbufg_3      
 CLMA_46_184/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_46_184/Q1                    tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.643       6.431         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.431         Logic Levels: 0  
                                                                                   Logic: 0.224ns(25.836%), Route: 0.643ns(74.164%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.585       5.999         ntclkbufg_3      
 DRM_26_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.631                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N293            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531       5.564         ntclkbufg_3      
 CLMA_46_184/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_46_184/Q1                    tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.821       6.614         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.614         Logic Levels: 0  
                                                                                   Logic: 0.229ns(21.810%), Route: 0.821ns(78.190%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.585       5.999         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N293            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.531       5.564         ntclkbufg_3      
 CLMA_46_184/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_46_184/Q1                    tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.910       6.703         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.703         Logic Levels: 0  
                                                                                   Logic: 0.229ns(20.105%), Route: 0.910ns(79.895%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N293            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.585       5.999         ntclkbufg_3      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.931                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.353
  Launch Clock Delay      :  11.962
  Clock Pessimism Removal :  1.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.251      19.716         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.064 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.064         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.064 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.252         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.252 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.610      23.862         ntclkbufg_2      
 CLMA_214_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_214_44/Q0                    tco                   0.318      24.180 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.261      24.441         cmos2_mix/saturation_vs
 CLMA_214_44/Y3                    td                    0.197      24.638 f       cmos2_mix/N5/gateop_perm/Z
                                   net (fanout=168)      4.494      29.132         cmos2_mix/median_filter_rst
 CLMA_78_324/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.132         Logic Levels: 1  
                                                                                   Logic: 0.515ns(9.772%), Route: 4.755ns(90.228%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100      30.100         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.349 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.349         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.349 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.501         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.501 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      34.153         ntclkbufg_2      
 CLMA_78_324/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.651      35.804                          
 clock uncertainty                                      -0.250      35.554                          

 Recovery time                                          -0.617      34.937                          

 Data required time                                                 34.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.937                          
 Data arrival time                                                  29.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.353
  Launch Clock Delay      :  11.962
  Clock Pessimism Removal :  1.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.251      19.716         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.064 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.064         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.064 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.252         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.252 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.610      23.862         ntclkbufg_2      
 CLMA_214_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_214_44/Q0                    tco                   0.318      24.180 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.261      24.441         cmos2_mix/saturation_vs
 CLMA_214_44/Y3                    td                    0.197      24.638 f       cmos2_mix/N5/gateop_perm/Z
                                   net (fanout=168)      4.494      29.132         cmos2_mix/median_filter_rst
 CLMA_78_324/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  29.132         Logic Levels: 1  
                                                                                   Logic: 0.515ns(9.772%), Route: 4.755ns(90.228%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100      30.100         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.349 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.349         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.349 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.501         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.501 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      34.153         ntclkbufg_2      
 CLMA_78_324/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.651      35.804                          
 clock uncertainty                                      -0.250      35.554                          

 Recovery time                                          -0.617      34.937                          

 Data required time                                                 34.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.937                          
 Data arrival time                                                  29.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.353
  Launch Clock Delay      :  11.962
  Clock Pessimism Removal :  1.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.251      19.716         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.064 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.064         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.064 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.252         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.252 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.610      23.862         ntclkbufg_2      
 CLMA_214_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_214_44/Q0                    tco                   0.318      24.180 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.261      24.441         cmos2_mix/saturation_vs
 CLMA_214_44/Y3                    td                    0.197      24.638 f       cmos2_mix/N5/gateop_perm/Z
                                   net (fanout=168)      4.494      29.132         cmos2_mix/median_filter_rst
 CLMA_78_324/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  29.132         Logic Levels: 1  
                                                                                   Logic: 0.515ns(9.772%), Route: 4.755ns(90.228%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100      30.100         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.349 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.349         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.349 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.501         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.501 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.652      34.153         ntclkbufg_2      
 CLMA_78_324/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.651      35.804                          
 clock uncertainty                                      -0.250      35.554                          

 Recovery time                                          -0.617      34.937                          

 Data required time                                                 34.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.937                          
 Data arrival time                                                  29.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.232
  Clock Pessimism Removal :  -1.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100       6.300         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.549 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.549         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.549 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.701         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.701 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.531      10.232         ntclkbufg_2      
 CLMA_78_156/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_78_156/Q2                    tco                   0.224      10.456 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.326      10.782         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.782         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.727%), Route: 0.326ns(59.273%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.585      11.491         ntclkbufg_2      
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.223      10.268                          
 clock uncertainty                                       0.200      10.468                          

 Removal time                                            0.000      10.468                          

 Data required time                                                 10.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.468                          
 Data arrival time                                                  10.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.232
  Clock Pessimism Removal :  -1.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100       6.300         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.549 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.549         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.549 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.701         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.701 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.531      10.232         ntclkbufg_2      
 CLMA_78_156/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_78_156/Q2                    tco                   0.224      10.456 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.489      10.945         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.945         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.417%), Route: 0.489ns(68.583%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.585      11.491         ntclkbufg_2      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.223      10.268                          
 clock uncertainty                                       0.200      10.468                          

 Removal time                                            0.000      10.468                          

 Data required time                                                 10.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.468                          
 Data arrival time                                                  10.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.477                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.232
  Clock Pessimism Removal :  -1.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.100       6.300         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.549 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.549         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.549 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.701         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.701 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.531      10.232         ntclkbufg_2      
 CLMA_78_156/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_78_156/Q2                    tco                   0.228      10.460 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.644      11.104         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.104         Logic Levels: 0  
                                                                                   Logic: 0.228ns(26.147%), Route: 0.644ns(73.853%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.585      11.491         ntclkbufg_2      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.223      10.268                          
 clock uncertainty                                       0.200      10.468                          

 Removal time                                           -0.028      10.440                          

 Data required time                                                 10.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.440                          
 Data arrival time                                                  11.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.287       5.248 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       3.101       8.349         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_306_336/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.349         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.471%), Route: 3.101ns(91.529%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652      17.558         ntclkbufg_4      
 DRM_306_336/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   8.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.307                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.287       5.248 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       3.066       8.314         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_316/RSTB[0]                                                        f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.314         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.559%), Route: 3.066ns(91.441%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652      17.558         ntclkbufg_4      
 DRM_54_316/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   8.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.342                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.287       5.248 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.923       8.171         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_4/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.171         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.941%), Route: 2.923ns(91.059%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 DRM_142_4/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.042      17.535                          

 Data required time                                                 17.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.535                          
 Data arrival time                                                   8.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.364                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.541       5.380         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.380         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.096%), Route: 0.541ns(70.904%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.663       5.502         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_212/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.502         Logic Levels: 0  
                                                                                   Logic: 0.222ns(25.085%), Route: 0.663ns(74.915%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.837                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.851       5.690         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_148/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.690         Logic Levels: 0  
                                                                                   Logic: 0.222ns(20.690%), Route: 0.851ns(79.310%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_148/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_322_36/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_322_36/Q3                    tco                   0.288       5.243 r       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.401       5.644         rstn_1ms[4]      
 CLMA_318_40/Y0                    td                    0.487       6.131 r       N158_11/gateop_perm/Z
                                   net (fanout=2)        0.457       6.588         _N105271         
 CLMA_322_32/Y1                    td                    0.290       6.878 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.525       7.403         ms72xx_ctl/N0_rnmt
 CLMA_318_40/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.403         Logic Levels: 2  
                                                                                   Logic: 1.065ns(43.505%), Route: 1.383ns(56.495%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531     104.613         ntclkbufg_5      
 CLMA_318_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   7.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.749                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N295            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.531       4.613         ntclkbufg_5      
 CLMA_322_28/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_322_28/Q0                    tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.329       5.164         rstn_1ms[0]      
 CLMA_322_32/Y1                    td                    0.330       5.494 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.443       5.937         ms72xx_ctl/N0_rnmt
 CLMA_318_40/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.937         Logic Levels: 1  
                                                                                   Logic: 0.552ns(41.692%), Route: 0.772ns(58.308%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N295            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      1.585       4.955         ntclkbufg_5      
 CLMA_318_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.226       4.423                          

 Data required time                                                  4.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.423                          
 Data arrival time                                                   5.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.514                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.351      10.075         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.075         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.940%), Route: 3.351ns(92.060%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N292            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.652      12.806         ntclkbufg_0      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                  10.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.856                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.652       9.376         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_272/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.376         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.827%), Route: 2.652ns(90.173%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N292            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.652      12.806         ntclkbufg_0      
 DRM_26_272/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.555                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.001
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.317       9.041         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.041         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.090%), Route: 2.317ns(88.910%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N292            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.581      12.735         ntclkbufg_0      
 DRM_82_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.165                          
 clock uncertainty                                      -0.250      12.915                          

 Recovery time                                          -0.055      12.860                          

 Data required time                                                 12.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.860                          
 Data arrival time                                                   9.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.819                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.558
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.229       6.180 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.488       7.668         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_252/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.668         Logic Levels: 0  
                                                                                   Logic: 0.229ns(13.337%), Route: 1.488ns(86.663%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.708       6.558         ntclkbufg_0      
 DRM_178_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.128                          
 clock uncertainty                                       0.200       6.328                          

 Removal time                                           -0.028       6.300                          

 Data required time                                                  6.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.300                          
 Data arrival time                                                   7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.368                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.229       6.180 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.411       7.591         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.591         Logic Levels: 0  
                                                                                   Logic: 0.229ns(13.963%), Route: 1.411ns(86.037%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.585       6.435         ntclkbufg_0      
 DRM_26_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   7.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.432                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.459
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.229       6.180 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.457       7.637         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_68/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.637         Logic Levels: 0  
                                                                                   Logic: 0.229ns(13.582%), Route: 1.457ns(86.418%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.609       6.459         ntclkbufg_0      
 DRM_54_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.029                          
 clock uncertainty                                       0.200       6.229                          

 Removal time                                           -0.028       6.201                          

 Data required time                                                  6.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.201                          
 Data arrival time                                                   7.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      2.743      13.984         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.123 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.123         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.976 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      18.063         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  18.063         Logic Levels: 2  
                                                                                   Logic: 4.279ns(60.191%), Route: 2.830ns(39.809%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.585      10.954         ntclkbufg_1      
 CLMA_38_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK

 CLMA_38_208/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/Q
                                   net (fanout=1)        0.493      11.735         u_DDR3_50H/u_ddrphy_top/calib_rst
 CLMA_30_216/Y2                    td                    0.341      12.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop/Z
                                   net (fanout=1)        1.748      13.824         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      13.963 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.963         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      17.866 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      17.962         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  17.962         Logic Levels: 3  
                                                                                   Logic: 4.671ns(66.652%), Route: 2.337ns(33.348%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.708      11.077         ntclkbufg_1      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.375      11.739         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.878 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.878         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      15.731 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      15.828         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  15.828         Logic Levels: 2  
                                                                                   Logic: 4.279ns(90.065%), Route: 0.472ns(9.935%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_134_181/CLK        key_ctl_panning_x/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_134_181/CLK        key_ctl_panning_x/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_134_181/CLK        key_ctl_panning_x/key_push_cnt[6]/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_34_61/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_74_137/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_74_137/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_74_137/CLK         cmos1_8_16bit/vs_i_reg/opit_0/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.530       5.950           0.420           High Pulse Width  CLMA_230_41/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.530       5.950           0.420           Low Pulse Width   CLMA_230_41/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.530       5.950           0.420           High Pulse Width  CLMA_230_41/CLK         cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_174_73/CLK         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_174_73/CLK         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_170_69/CLK         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_94_293/CLK         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_94_293/CLK         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_94_293/CLK         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_190_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_190_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_190_20/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.229       3.367           1.138           High Pulse Width  APM_258_80/CLK          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.229       3.367           1.138           Low Pulse Width   APM_258_80/CLK          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.229       3.367           1.138           Low Pulse Width   APM_258_52/CLK          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5_m1/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_310_209/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_310_209/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_310_213/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_38_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_220/Q3                    tco                   0.220       3.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.533       5.120         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.271 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.147       6.418         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_221/Y0                    td                    0.226       6.644 f       _N26612_inv/gateop_perm/Z
                                   net (fanout=8)        0.376       7.020         _N26612          
                                   td                    0.368       7.388 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.388         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18831
 CLMS_34_229/COUT                  td                    0.044       7.432 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.432         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18833
                                   td                    0.044       7.476 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.476         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18835
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.476         Logic Levels: 3  
                                                                                   Logic: 1.053ns(25.627%), Route: 3.056ns(74.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_34_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_38_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_220/Q3                    tco                   0.220       3.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.533       5.120         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.271 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.147       6.418         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_221/Y0                    td                    0.226       6.644 f       _N26612_inv/gateop_perm/Z
                                   net (fanout=8)        0.376       7.020         _N26612          
                                   td                    0.368       7.388 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.388         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18831
 CLMS_34_229/COUT                  td                    0.044       7.432 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.432         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18833
 CLMS_34_233/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.432         Logic Levels: 3  
                                                                                   Logic: 1.009ns(24.822%), Route: 3.056ns(75.178%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_34_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_38_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_220/Q3                    tco                   0.220       3.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.533       5.120         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.271 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.147       6.418         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_221/Y0                    td                    0.226       6.644 f       _N26612_inv/gateop_perm/Z
                                   net (fanout=8)        0.376       7.020         _N26612          
                                   td                    0.368       7.388 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.388         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18831
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.388         Logic Levels: 2  
                                                                                   Logic: 0.965ns(23.999%), Route: 3.056ns(76.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_34_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.115      23.183                          

 Data required time                                                 23.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.183                          
 Data arrival time                                                   7.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.795                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_width/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_scaler_width/btn_deb_1d/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.720  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.433
  Launch Clock Delay      :  1.557
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      0.682       1.557         nt_sys_clk       
 CLMA_318_304/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_318_304/Q0                   tco                   0.182       1.739 r       key_ctl_scaler_width/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.409       2.148         key_ctl_scaler_width/btn_deb
 CLMA_302_293/M3                                                           r       key_ctl_scaler_width/btn_deb_1d/opit_0/D

 Data arrival time                                                   2.148         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.795%), Route: 0.409ns(69.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.402       2.433         nt_sys_clk       
 CLMA_302_293/CLK                                                          r       key_ctl_scaler_width/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.156       2.277                          
 clock uncertainty                                       0.000       2.277                          

 Hold time                                              -0.011       2.266                          

 Data required time                                                  2.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.266                          
 Data arrival time                                                   2.148                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.118                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.141
  Launch Clock Delay      :  1.627
  Clock Pessimism Removal :  -0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      0.752       1.627         nt_sys_clk       
 CLMA_322_308/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMA_322_308/Q0                   tco                   0.182       1.809 r       key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.143       1.952         key_ctl_scaler_width/u_btn_deb/cnt[0] [0]
 CLMA_318_308/A0                                                           r       key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I00

 Data arrival time                                                   1.952         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.000%), Route: 0.143ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.110       2.141         nt_sys_clk       
 CLMA_318_308/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.200       1.941                          
 clock uncertainty                                       0.000       1.941                          

 Hold time                                              -0.077       1.864                          

 Data required time                                                  1.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.864                          
 Data arrival time                                                   1.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.088                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_height/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_scaler_height/btn_deb_1d/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.556
  Launch Clock Delay      :  1.764
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      0.889       1.764         nt_sys_clk       
 CLMA_286_125/CLK                                                          r       key_ctl_scaler_height/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_286_125/Q3                   tco                   0.182       1.946 r       key_ctl_scaler_height/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.512       2.458         key_ctl_scaler_height/btn_deb
 CLMA_282_68/M0                                                            r       key_ctl_scaler_height/btn_deb_1d/opit_0/D

 Data arrival time                                                   2.458         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.225%), Route: 0.512ns(73.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=167)      1.525       2.556         nt_sys_clk       
 CLMA_282_68/CLK                                                           r       key_ctl_scaler_height/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.182       2.374                          
 clock uncertainty                                       0.000       2.374                          

 Hold time                                              -0.011       2.363                          

 Data required time                                                  2.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.363                          
 Data arrival time                                                   2.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.757
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.946       6.757         ntclkbufg_1      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_24/QB0[3]                  tco                   1.780       8.537 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.019       9.556         fram_buf/wr_buf/wr_cell3/rd_wdata [49]
 CLMA_30_121/Y0                    td                    0.150       9.706 f       fram_buf/wr_buf/N42_19[49]/gateop_perm/Z
                                   net (fanout=1)        1.045      10.751         fram_buf/wr_buf/_N42385
 CLMA_30_217/Y2                    td                    0.150      10.901 f       fram_buf/wr_buf/N42_20[49]/gateop_perm/Z
                                   net (fanout=1)        0.533      11.434         fram_buf/wr_buf/_N42641
 CLMS_22_249/Y1                    td                    0.355      11.789 r       fram_buf/wr_buf/N42_21[49]/gateop_perm/Z
                                   net (fanout=2)        0.277      12.066         axi_wdata[49]    
 CLMS_14_245/B4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.066         Logic Levels: 3  
                                                                                   Logic: 2.435ns(45.866%), Route: 2.874ns(54.134%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.895      16.387         ntclkbufg_1      
 CLMS_14_245/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.092      16.264                          

 Data required time                                                 16.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.264                          
 Data arrival time                                                  12.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.198                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[241]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.757
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.946       6.757         ntclkbufg_1      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_24/QB0[7]                  tco                   1.780       8.537 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/QB0[7]
                                   net (fanout=2)        1.240       9.777         fram_buf/wr_buf/wr_cell3/rd_wdata [113]
 CLMA_30_136/Y3                    td                    0.151       9.928 f       fram_buf/wr_buf/N42_19[113]/gateop_perm/Z
                                   net (fanout=1)        0.907      10.835         fram_buf/wr_buf/_N42449
 CLMA_30_216/Y3                    td                    0.151      10.986 f       fram_buf/wr_buf/N42_20[113]/gateop_perm/Z
                                   net (fanout=1)        0.655      11.641         fram_buf/wr_buf/_N42705
 CLMS_18_249/Y1                    td                    0.151      11.792 f       fram_buf/wr_buf/N42_21[113]/gateop/Z
                                   net (fanout=2)        0.174      11.966         axi_wdata[113]   
 CLMA_14_248/A1                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[241]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  11.966         Logic Levels: 3  
                                                                                   Logic: 2.233ns(42.868%), Route: 2.976ns(57.132%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.895      16.387         ntclkbufg_1      
 CLMA_14_248/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[241]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.191      16.165                          

 Data required time                                                 16.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.165                          
 Data arrival time                                                  11.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.199                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[241]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.757
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.946       6.757         ntclkbufg_1      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_24/QB0[3]                  tco                   1.780       8.537 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.019       9.556         fram_buf/wr_buf/wr_cell3/rd_wdata [49]
 CLMA_30_121/Y0                    td                    0.150       9.706 f       fram_buf/wr_buf/N42_19[49]/gateop_perm/Z
                                   net (fanout=1)        1.045      10.751         fram_buf/wr_buf/_N42385
 CLMA_30_217/Y2                    td                    0.150      10.901 f       fram_buf/wr_buf/N42_20[49]/gateop_perm/Z
                                   net (fanout=1)        0.533      11.434         fram_buf/wr_buf/_N42641
 CLMS_22_249/Y1                    td                    0.359      11.793 f       fram_buf/wr_buf/N42_21[49]/gateop_perm/Z
                                   net (fanout=2)        0.270      12.063         axi_wdata[49]    
 CLMS_14_245/C4                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[241]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.063         Logic Levels: 3  
                                                                                   Logic: 2.439ns(45.967%), Route: 2.867ns(54.033%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.895      16.387         ntclkbufg_1      
 CLMS_14_245/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[241]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.078      16.278                          

 Data required time                                                 16.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.278                          
 Data arrival time                                                  12.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.768
  Launch Clock Delay      :  6.410
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.918       6.410         ntclkbufg_1      
 CLMS_10_77/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/CLK

 CLMS_10_77/Q0                     tco                   0.179       6.589 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/Q
                                   net (fanout=2)        0.165       6.754         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [27]
 CLMS_10_69/BD                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WD

 Data arrival time                                                   6.754         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.035%), Route: 0.165ns(47.965%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.957       6.768         ntclkbufg_1      
 CLMS_10_69/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.434                          
 clock uncertainty                                       0.200       6.634                          

 Hold time                                               0.293       6.927                          

 Data required time                                                  6.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.927                          
 Data arrival time                                                   6.754                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.771
  Launch Clock Delay      :  6.414
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.922       6.414         ntclkbufg_1      
 CLMS_50_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_50_41/Q0                     tco                   0.179       6.593 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.168       6.761         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_46_41/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0

 Data arrival time                                                   6.761         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.585%), Route: 0.168ns(48.415%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.960       6.771         ntclkbufg_1      
 CLMS_46_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.441                          
 clock uncertainty                                       0.200       6.641                          

 Hold time                                               0.293       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   6.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_41/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.771
  Launch Clock Delay      :  6.414
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.922       6.414         ntclkbufg_1      
 CLMS_50_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_50_41/Q0                     tco                   0.179       6.593 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.168       6.761         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_46_41/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_41/ram16x1d/WADM0

 Data arrival time                                                   6.761         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.585%), Route: 0.168ns(48.415%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.960       6.771         ntclkbufg_1      
 CLMS_46_41/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_41/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.441                          
 clock uncertainty                                       0.200       6.641                          

 Hold time                                               0.293       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   6.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_230_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_13/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.374       3.970         cmos1_href_d0    
 CLMS_226_25/Y2                    td                    0.381       4.351 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=15)       0.972       5.323         cmos1_8_16bit/N11
 CLMA_302_29/CECO                  td                    0.132       5.455 f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       5.455         ntR2207          
 CLMA_302_33/CECI                                                          f       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CE

 Data arrival time                                                   5.455         Logic Levels: 2  
                                                                                   Logic: 0.734ns(35.288%), Route: 1.346ns(64.712%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N293            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_302_33/CLK                                                           r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.576      14.430                          

 Data required time                                                 14.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.430                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.975                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_230_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_13/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.374       3.970         cmos1_href_d0    
 CLMS_226_25/Y2                    td                    0.381       4.351 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=15)       1.179       5.530         cmos1_8_16bit/N11
 CLMA_302_76/CE                                                            f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   5.530         Logic Levels: 1  
                                                                                   Logic: 0.602ns(27.935%), Route: 1.553ns(72.065%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N293            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_302_76/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   5.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.000                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_230_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_13/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.374       3.970         cmos1_href_d0    
 CLMS_226_25/Y2                    td                    0.381       4.351 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=15)       1.178       5.529         cmos1_8_16bit/N11
 CLMA_294_92/CE                                                            f       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CE

 Data arrival time                                                   5.529         Logic Levels: 1  
                                                                                   Logic: 0.602ns(27.948%), Route: 1.552ns(72.052%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N293            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_294_92/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.001                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMA_230_25/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_230_25/Q3                    tco                   0.178       3.350 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.409         cmos1_8_16bit/cnt [1]
 CLMA_230_25/D4                                                            f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.409         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_230_25/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.028       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                   3.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMA_250_81/Q2                    tco                   0.180       3.352 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.059       3.411         cmos1_8_16bit/de_i_r
 CLMA_250_81/A4                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.029       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.067                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_250_81/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.062       3.416         cmos1_8_16bit/de_out1
 CLMA_250_81/A1                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N293            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_250_81/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.093       3.279                          

 Data required time                                                  3.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.279                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.518
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.868         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_230_9/Y0                     tco                   0.283       4.151 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.426       4.577         cmos2_href_d0    
 CLMA_230_40/Y1                    td                    0.151       4.728 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.673       5.401         cmos2_8_16bit/N11
 CLMA_262_16/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   5.401         Logic Levels: 1  
                                                                                   Logic: 0.434ns(28.311%), Route: 1.099ns(71.689%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.751      14.523         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.523 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.418         ntclkbufg_7      
 CLMA_262_16/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.331      15.749                          
 clock uncertainty                                      -0.250      15.499                          

 Setup time                                             -0.476      15.023                          

 Data required time                                                 15.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.023                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.622                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.518
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.868         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_230_9/Y0                     tco                   0.283       4.151 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.426       4.577         cmos2_href_d0    
 CLMA_230_40/Y1                    td                    0.151       4.728 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.673       5.401         cmos2_8_16bit/N11
 CLMA_262_16/CE                                                            f       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   5.401         Logic Levels: 1  
                                                                                   Logic: 0.434ns(28.311%), Route: 1.099ns(71.689%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.751      14.523         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.523 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.418         ntclkbufg_7      
 CLMA_262_16/CLK                                                           r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.331      15.749                          
 clock uncertainty                                      -0.250      15.499                          

 Setup time                                             -0.476      15.023                          

 Data required time                                                 15.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.023                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.622                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.518
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.868         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_230_9/Y0                     tco                   0.283       4.151 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.426       4.577         cmos2_href_d0    
 CLMA_230_40/Y1                    td                    0.151       4.728 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.673       5.401         cmos2_8_16bit/N11
 CLMA_262_16/CE                                                            f       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE

 Data arrival time                                                   5.401         Logic Levels: 1  
                                                                                   Logic: 0.434ns(28.311%), Route: 1.099ns(71.689%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.751      14.523         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.523 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.418         ntclkbufg_7      
 CLMA_262_16/CLK                                                           r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                         0.331      15.749                          
 clock uncertainty                                      -0.250      15.499                          

 Setup time                                             -0.476      15.023                          

 Data required time                                                 15.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.023                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.622                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.751       2.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.518         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_230_9/Q0                     tco                   0.182       3.700 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.064       3.764         cmos2_d_d0[3]    
 CLMA_230_8/M0                                                             r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.868         ntclkbufg_7      
 CLMA_230_8/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.335       3.533                          
 clock uncertainty                                       0.200       3.733                          

 Hold time                                              -0.011       3.722                          

 Data required time                                                  3.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.722                          
 Data arrival time                                                   3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.751       2.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.518         ntclkbufg_7      
 CLMA_230_9/CLK                                                            r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_230_9/Q2                     tco                   0.183       3.701 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.064       3.765         cmos2_d_d0[0]    
 CLMA_230_8/M1                                                             r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/D

 Data arrival time                                                   3.765         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.089%), Route: 0.064ns(25.911%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.868         ntclkbufg_7      
 CLMA_230_8/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.335       3.533                          
 clock uncertainty                                       0.200       3.733                          

 Hold time                                              -0.011       3.722                          

 Data required time                                                  3.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.722                          
 Data arrival time                                                   3.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.751       2.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.518         ntclkbufg_7      
 CLMA_242_24/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_242_24/Q3                    tco                   0.178       3.696 f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.755         cmos2_8_16bit/de_out1
 CLMA_242_24/D4                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.755         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.868         ntclkbufg_7      
 CLMA_242_24/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.350       3.518                          
 clock uncertainty                                       0.200       3.718                          

 Hold time                                              -0.028       3.690                          

 Data required time                                                  3.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.690                          
 Data arrival time                                                   3.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  3.747
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.972       3.747         ntclkbufg_3      
 DRM_82_68/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_68/QA0[4]                  tco                   1.815       5.562 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[4]
                                   net (fanout=1)        2.709       8.271         cmos1_mix/gamma_data_square [7]
 CLMA_294_152/B4                                                           f       cmos1_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.271         Logic Levels: 0  
                                                                                   Logic: 1.815ns(40.119%), Route: 2.709ns(59.881%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.784      12.760 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.760         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.798 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.549      13.347         _N293            
 IOCKGATE_86_20/OUT                td                    0.200      13.547 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.547         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.547 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.925      14.472         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.472 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.918      15.390         ntclkbufg_3      
 CLMA_294_152/CLK                                                          f       cmos1_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      15.593                          
 clock uncertainty                                      -0.250      15.343                          

 Setup time                                             -0.058      15.285                          

 Data required time                                                 15.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.285                          
 Data arrival time                                                   8.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.014                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N293            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.053      15.773         ntclkbufg_3      
 CLMA_286_293/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_286_293/Q0                   tco                   0.245      16.018 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=30)       0.080      16.098         cmos1_mix/saturation_de
 CLMA_286_293/Y3                   td                    0.360      16.458 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.018      17.476         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMS_282_165/Y1                   td                    0.359      17.835 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.512      18.347         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMS_290_153/Y3                   td                    0.151      18.498 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.295      19.793         cmos1_mix/u_up_median_filter/_N22099
 CLMS_270_241/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WE

 Data arrival time                                                  19.793         Logic Levels: 3  
                                                                                   Logic: 1.115ns(27.736%), Route: 2.905ns(72.264%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N293            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.895      27.229         ntclkbufg_3      
 CLMS_270_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WCLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.292      26.973                          

 Data required time                                                 26.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.973                          
 Data arrival time                                                  19.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.180                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  3.747
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.972       3.747         ntclkbufg_3      
 DRM_82_68/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_68/QA0[7]                  tco                   1.815       5.562 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[7]
                                   net (fanout=2)        2.482       8.044         cmos1_mix/gamma_data_square [10]
 CLMA_290_132/D4                                                           f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.044         Logic Levels: 0  
                                                                                   Logic: 1.815ns(42.239%), Route: 2.482ns(57.761%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.784      12.760 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.760         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.798 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.549      13.347         _N293            
 IOCKGATE_86_20/OUT                td                    0.200      13.547 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.547         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.547 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.925      14.472         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.472 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.918      15.390         ntclkbufg_3      
 CLMA_290_132/CLK                                                          f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      15.593                          
 clock uncertainty                                      -0.250      15.343                          

 Setup time                                             -0.057      15.286                          

 Data required time                                                 15.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.286                          
 Data arrival time                                                   8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.242                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_0/ram32x1dp/WADM0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N293            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.895       3.429         ntclkbufg_3      
 CLMA_198_52/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_198_52/Q0                    tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.084       3.692         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_198_53/M0                                                            f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_0/ram32x1dp/WADM0

 Data arrival time                                                   3.692         Logic Levels: 0  
                                                                                   Logic: 0.179ns(68.061%), Route: 0.084ns(31.939%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.925       3.700         ntclkbufg_3      
 CLMS_198_53/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_0/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.245                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_5/ram32x1dp/WADM0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N293            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.895       3.429         ntclkbufg_3      
 CLMA_198_52/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_198_52/Q0                    tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.084       3.692         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_198_53/M0                                                            f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_5/ram32x1dp/WADM0

 Data arrival time                                                   3.692         Logic Levels: 0  
                                                                                   Logic: 0.179ns(68.061%), Route: 0.084ns(31.939%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.925       3.700         ntclkbufg_3      
 CLMS_198_53/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_9_5/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.245                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_10_0/ram32x1dp/WADM0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N293            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.005       3.539         ntclkbufg_3      
 CLMA_298_296/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_296/Q0                   tco                   0.179       3.718 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=516)      0.084       3.802         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_298_297/M0                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_10_0/ram32x1dp/WADM0

 Data arrival time                                                   3.802         Logic Levels: 0  
                                                                                   Logic: 0.179ns(68.061%), Route: 0.084ns(31.939%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.037       3.812         ntclkbufg_3      
 CLMS_298_297/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_10_0/ram32x1dp/WCLK
 clock pessimism                                        -0.258       3.554                          
 clock uncertainty                                       0.200       3.754                          

 Hold time                                               0.293       4.047                          

 Data required time                                                  4.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.047                          
 Data arrival time                                                   3.802                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.245                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.614
  Launch Clock Delay      :  7.949
  Clock Pessimism Removal :  1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.353      17.339         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.607 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.607 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.899         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.899 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.950      19.849         ntclkbufg_2      
 CLMA_254_16/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_254_16/Q0                    tco                   0.221      20.070 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.122      21.192         cmos2_mix/saturation_de
 CLMS_242_117/Y3                   td                    0.243      21.435 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.496      22.931         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.368      23.299 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.299         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13363
 CLMA_226_196/COUT                 td                    0.044      23.343 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.343         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13365
 CLMA_226_200/Y0                   td                    0.206      23.549 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.259      23.808         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [9]
 CLMA_226_204/Y0                   td                    0.162      23.970 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.393      24.363         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [9]
 CLMA_214_196/Y0                   td                    0.387      24.750 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.474      25.224         _N277            
 CLMA_226_204/C4                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  25.224         Logic Levels: 5  
                                                                                   Logic: 1.631ns(30.344%), Route: 3.744ns(69.656%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364      28.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.236 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.236         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.236 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.519         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.519 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.895      30.414         ntclkbufg_2      
 CLMA_226_204/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.280      31.694                          
 clock uncertainty                                      -0.250      31.444                          

 Setup time                                             -0.094      31.350                          

 Data required time                                                 31.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.350                          
 Data arrival time                                                  25.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.126                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.614
  Launch Clock Delay      :  7.949
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.353      17.339         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.607 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.607 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.899         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.899 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.950      19.849         ntclkbufg_2      
 CLMA_254_16/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_254_16/Q0                    tco                   0.221      20.070 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.227      21.297         cmos2_mix/saturation_de
 CLMA_226_116/Y0                   td                    0.150      21.447 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.078      22.525         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag
 CLMA_274_76/COUT                  td                    0.387      22.912 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.912         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14415
 CLMA_274_80/Y1                    td                    0.383      23.295 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.161      23.456         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [6]
 CLMS_274_77/Y3                    td                    0.360      23.816 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[6]/gateop_perm/Z
                                   net (fanout=1)        0.490      24.306         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [6]
 CLMA_282_88/COUT                  td                    0.268      24.574 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.574         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_282_92/Y0                    td                    0.113      24.687 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.152      24.839         _N280            
 CLMA_282_92/C1                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  24.839         Logic Levels: 6  
                                                                                   Logic: 1.882ns(37.715%), Route: 3.108ns(62.285%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364      28.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.236 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.236         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.236 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.519         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.519 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.895      30.414         ntclkbufg_2      
 CLMA_282_92/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      31.706                          
 clock uncertainty                                      -0.250      31.456                          

 Setup time                                             -0.190      31.266                          

 Data required time                                                 31.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.266                          
 Data arrival time                                                  24.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.427                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_3/ram32x1dp/WE
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  7.949
  Clock Pessimism Removal :  1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.353      17.339         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.607 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.607 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.899         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.899 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.950      19.849         ntclkbufg_2      
 CLMA_254_16/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_254_16/Q0                    tco                   0.221      20.070 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.122      21.192         cmos2_mix/saturation_de
 CLMS_242_117/Y3                   td                    0.243      21.435 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       0.883      22.318         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMS_222_185/Y3                   td                    0.358      22.676 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.449      23.125         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_242_192/Y2                   td                    0.379      23.504 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.086      24.590         cmos2_mix/u_up_median_filter/_N24438
 CLMS_222_277/RS                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_3/ram32x1dp/WE

 Data arrival time                                                  24.590         Logic Levels: 3  
                                                                                   Logic: 1.201ns(25.332%), Route: 3.540ns(74.668%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364      28.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.236 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.236         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.236 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.519         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.519 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005      30.524         ntclkbufg_2      
 CLMS_222_277/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_31_3/ram32x1dp/WCLK
 clock pessimism                                         1.280      31.804                          
 clock uncertainty                                      -0.250      31.554                          

 Setup time                                             -0.292      31.262                          

 Data required time                                                 31.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.262                          
 Data arrival time                                                  24.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.672                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_4/ram32x1dp/WADM0
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.381
  Launch Clock Delay      :  6.724
  Clock Pessimism Removal :  -0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364       4.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.436 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.436         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.436 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.719         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.719 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005       6.724         ntclkbufg_2      
 CLMA_190_316/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_190_316/Q0                   tco                   0.179       6.903 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.080       6.983         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_190_317/M0                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_4/ram32x1dp/WADM0

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.179ns(69.112%), Route: 0.080ns(30.888%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.742       4.770         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.038 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.038         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.038 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.344         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.344 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.037       7.381         ntclkbufg_2      
 CLMS_190_317/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_4/ram32x1dp/WCLK
 clock pessimism                                        -0.642       6.739                          
 clock uncertainty                                       0.200       6.939                          

 Hold time                                               0.293       7.232                          

 Data required time                                                  7.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.232                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.249                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_5/ram32x1dp/WADM0
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.381
  Launch Clock Delay      :  6.724
  Clock Pessimism Removal :  -0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364       4.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.436 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.436         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.436 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.719         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.719 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005       6.724         ntclkbufg_2      
 CLMA_190_316/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_190_316/Q0                   tco                   0.179       6.903 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.080       6.983         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_190_317/M0                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_5/ram32x1dp/WADM0

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.179ns(69.112%), Route: 0.080ns(30.888%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.742       4.770         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.038 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.038         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.038 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.344         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.344 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.037       7.381         ntclkbufg_2      
 CLMS_190_317/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_5/ram32x1dp/WCLK
 clock pessimism                                        -0.642       6.739                          
 clock uncertainty                                       0.200       6.939                          

 Hold time                                               0.293       7.232                          

 Data required time                                                  7.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.232                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.249                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_6/ram32x1dp/WADM0
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.381
  Launch Clock Delay      :  6.724
  Clock Pessimism Removal :  -0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364       4.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.436 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.436         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.436 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.719         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.719 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005       6.724         ntclkbufg_2      
 CLMA_190_316/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_190_316/Q0                   tco                   0.179       6.903 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.080       6.983         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [0]
 CLMS_190_317/M0                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_6/ram32x1dp/WADM0

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.179ns(69.112%), Route: 0.080ns(30.888%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.742       4.770         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.038 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.038         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.038 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.344         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.344 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.037       7.381         ntclkbufg_2      
 CLMS_190_317/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_6/ram32x1dp/WCLK
 clock pessimism                                        -0.642       6.739                          
 clock uncertainty                                       0.200       6.939                          

 Hold time                                               0.293       7.232                          

 Data required time                                                  7.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.232                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.249                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[11]/opit_0_MUX4TO1Q/S0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       3.205         ntclkbufg_4      
 DRM_54_316/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_316/QB0[1]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        2.099       7.084         fram_buf/rd_buf/rotate_cell/rd_data2 [27]
 CLMA_230_260/Y3                   td                    0.222       7.306 f       fram_buf/rd_buf/rotate_cell/N150_5[27]/gateop_perm/Z
                                   net (fanout=1)        0.170       7.476         fram_buf/rd_buf/rd_data4 [27]
 CLMA_230_257/Y3                   td                    0.358       7.834 f       fram_buf/rd_buf/N32_9[59]/gateop_perm/Z
                                   net (fanout=1)        0.616       8.450         fram_buf/rd_buf/_N41167
 CLMA_242_220/D3                                                           f       fram_buf/rd_buf/genblk1.read_data[11]/opit_0_MUX4TO1Q/S0

 Data arrival time                                                   8.450         Logic Levels: 2  
                                                                                   Logic: 2.360ns(44.995%), Route: 2.885ns(55.005%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_242_220/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.287      15.446                          

 Data required time                                                 15.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.446                          
 Data arrival time                                                   8.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.996                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/S0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       3.205         ntclkbufg_4      
 DRM_54_316/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_316/QB0[0]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.017       7.002         fram_buf/rd_buf/rotate_cell/rd_data2 [26]
 CLMA_242_260/Y3                   td                    0.354       7.356 r       fram_buf/rd_buf/rotate_cell/N150_5[26]/gateop_perm/Z
                                   net (fanout=1)        0.325       7.681         fram_buf/rd_buf/rd_data4 [26]
 CLMA_230_253/Y3                   td                    0.151       7.832 f       fram_buf/rd_buf/N32_9[58]/gateop_perm/Z
                                   net (fanout=1)        0.464       8.296         fram_buf/rd_buf/_N41166
 CLMA_242_220/C3                                                           f       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/S0

 Data arrival time                                                   8.296         Logic Levels: 2  
                                                                                   Logic: 2.285ns(44.883%), Route: 2.806ns(55.117%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_242_220/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.308      15.425                          

 Data required time                                                 15.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.425                          
 Data arrival time                                                   8.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.129                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[1]/opit_0_MUX4TO1Q/S0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       3.205         ntclkbufg_4      
 DRM_278_336/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_336/QB0[1]                tco                   1.780       4.985 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.805       5.790         fram_buf/rd_buf/rotate_cell/rd_data2 [17]
 CLMA_230_345/Y0                   td                    0.150       5.940 f       fram_buf/rd_buf/rotate_cell/N150_5[17]/gateop_perm/Z
                                   net (fanout=1)        1.625       7.565         fram_buf/rd_buf/rd_data4 [17]
 CLMA_242_184/Y3                   td                    0.151       7.716 f       fram_buf/rd_buf/N32_9[49]/gateop_perm/Z
                                   net (fanout=1)        0.509       8.225         fram_buf/rd_buf/_N41157
 CLMA_230_169/A3                                                           f       fram_buf/rd_buf/genblk1.read_data[1]/opit_0_MUX4TO1Q/S0

 Data arrival time                                                   8.225         Logic Levels: 2  
                                                                                   Logic: 2.081ns(41.454%), Route: 2.939ns(58.546%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_230_169/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[1]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.308      15.425                          

 Data required time                                                 15.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.425                          
 Data arrival time                                                   8.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.200                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rotate_180_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_data_1d[23]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_174_136/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rotate_180_2d/opit_0/CLK

 CLMA_174_136/Q0                   tco                   0.179       3.065 f       fram_buf/rd_buf/rd_cell2/rotate_180_2d/opit_0/Q
                                   net (fanout=51)       0.066       3.131         fram_buf/rd_buf/rd_cell2/rotate_180_2d
 CLMS_174_137/B4                                                           f       fram_buf/rd_buf/rd_cell2/rd_data_1d[23]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMS_174_137/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_data_1d[23]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.029       2.872                          

 Data required time                                                  2.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.872                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADB0[2]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_182_220/CLK                                                          r       fram_buf/rd_buf/rd_cell3/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_220/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/rd_cell3/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.164       3.232         fram_buf/rd_buf/rd_cell3/rd_addr [0]
 DRM_178_212/ADB0[2]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADB0[2]

 Data arrival time                                                   3.232         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.601%), Route: 0.164ns(47.399%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.061       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                   3.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMS_130_165/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_165/Q3                   tco                   0.178       3.064 f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.061       3.125         sync_vg/v_count [0]
 CLMS_130_165/D4                                                           f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMS_130_165/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_302_61/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK

 CLMA_302_61/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.357       3.667         ms72xx_ctl/ms7210_ctl/delay_cnt [13]
 CLMA_302_52/Y3                    td                    0.222       3.889 f       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.349       4.238         ms72xx_ctl/ms7210_ctl/_N105427
 CLMA_302_52/Y1                    td                    0.244       4.482 f       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.267       4.749         ms72xx_ctl/ms7210_ctl/_N105441
 CLMS_298_61/Y3                    td                    0.360       5.109 f       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.374       5.483         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_302_73/Y2                    td                    0.150       5.633 f       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=2)        0.481       6.114         ms72xx_ctl/ms7210_ctl/N539
 CLMA_302_49/RSCO                  td                    0.113       6.227 f       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.227         ntR813           
 CLMA_302_53/RSCO                  td                    0.113       6.340 f       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.340         ntR812           
 CLMA_302_57/RSCO                  td                    0.113       6.453 f       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.453         ntR811           
 CLMA_302_61/RSCO                  td                    0.113       6.566 f       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.566         ntR810           
 CLMA_302_69/RSCO                  td                    0.113       6.679 f       ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.679         ntR809           
 CLMA_302_73/RSCI                                                          f       ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.679         Logic Levels: 9  
                                                                                   Logic: 1.762ns(49.081%), Route: 1.828ns(50.919%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895     102.882         ntclkbufg_5      
 CLMA_302_73/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.269     102.655                          

 Data required time                                                102.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.655                          
 Data arrival time                                                   6.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.976                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_302_61/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK

 CLMA_302_61/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.357       3.667         ms72xx_ctl/ms7210_ctl/delay_cnt [13]
 CLMA_302_52/Y3                    td                    0.222       3.889 f       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.349       4.238         ms72xx_ctl/ms7210_ctl/_N105427
 CLMA_302_52/Y1                    td                    0.244       4.482 f       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.267       4.749         ms72xx_ctl/ms7210_ctl/_N105441
 CLMS_298_61/Y3                    td                    0.360       5.109 f       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.374       5.483         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_302_73/Y2                    td                    0.150       5.633 f       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=2)        0.481       6.114         ms72xx_ctl/ms7210_ctl/N539
 CLMA_302_49/RSCO                  td                    0.113       6.227 f       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.227         ntR813           
 CLMA_302_53/RSCO                  td                    0.113       6.340 f       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.340         ntR812           
 CLMA_302_57/RSCO                  td                    0.113       6.453 f       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.453         ntR811           
 CLMA_302_61/RSCO                  td                    0.113       6.566 f       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.566         ntR810           
 CLMA_302_69/RSCO                  td                    0.113       6.679 f       ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.679         ntR809           
 CLMA_302_73/RSCI                                                          f       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   6.679         Logic Levels: 9  
                                                                                   Logic: 1.762ns(49.081%), Route: 1.828ns(50.919%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895     102.882         ntclkbufg_5      
 CLMA_302_73/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.269     102.655                          

 Data required time                                                102.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.655                          
 Data arrival time                                                   6.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.976                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_302_61/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/CLK

 CLMA_302_61/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.357       3.667         ms72xx_ctl/ms7210_ctl/delay_cnt [13]
 CLMA_302_52/Y3                    td                    0.222       3.889 f       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.349       4.238         ms72xx_ctl/ms7210_ctl/_N105427
 CLMA_302_52/Y1                    td                    0.244       4.482 f       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.267       4.749         ms72xx_ctl/ms7210_ctl/_N105441
 CLMS_298_61/Y3                    td                    0.360       5.109 f       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.374       5.483         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_302_73/Y2                    td                    0.150       5.633 f       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=2)        0.481       6.114         ms72xx_ctl/ms7210_ctl/N539
 CLMA_302_49/RSCO                  td                    0.113       6.227 f       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.227         ntR813           
 CLMA_302_53/RSCO                  td                    0.113       6.340 f       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.340         ntR812           
 CLMA_302_57/RSCO                  td                    0.113       6.453 f       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.453         ntR811           
 CLMA_302_61/RSCO                  td                    0.113       6.566 f       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.566         ntR810           
 CLMA_302_69/RSCI                                                          f       ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   6.566         Logic Levels: 8  
                                                                                   Logic: 1.649ns(47.426%), Route: 1.828ns(52.574%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895     102.882         ntclkbufg_5      
 CLMA_302_69/CLK                                                           r       ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.269     102.655                          

 Data required time                                                102.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.655                          
 Data arrival time                                                   6.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.089                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895       2.882         ntclkbufg_5      
 CLMA_322_56/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_322_56/Q3                    tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.122         ms72xx_ctl/iic_dri_rx/twr_cnt [0]
 CLMA_322_56/D4                                                            f       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_322_56/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895       2.882         ntclkbufg_5      
 CLMA_310_100/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMA_310_100/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.063       3.123         ms72xx_ctl/iic_dri_tx/trans_byte [2]
 CLMA_310_100/D4                                                           f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.123         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_310_100/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895       2.882         ntclkbufg_5      
 CLMA_302_72/CLK                                                           r       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_302_72/Q0                    tco                   0.179       3.061 f       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.123         ms72xx_ctl/iic_dri_tx/twr_cnt [2]
 CLMA_302_72/B4                                                            f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.123         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_302_72/CLK                                                           r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.029       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.394       3.713         coms1_reg_config/clock_20k_cnt [4]
 CLMS_186_13/Y2                    td                    0.379       4.092 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.185       4.277         coms1_reg_config/_N1969
 CLMS_186_21/Y1                    td                    0.244       4.521 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.372       4.893         coms1_reg_config/N8
                                   td                    0.368       5.261 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.261         coms1_reg_config/_N16625
 CLMA_190_12/COUT                  td                    0.044       5.305 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.305         coms1_reg_config/_N16627
                                   td                    0.044       5.349 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.349         coms1_reg_config/_N16629
 CLMA_190_16/COUT                  td                    0.044       5.393 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.393         coms1_reg_config/_N16631
 CLMA_190_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.393         Logic Levels: 4  
                                                                                   Logic: 1.343ns(58.544%), Route: 0.951ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N295            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_190_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.409                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.394       3.713         coms1_reg_config/clock_20k_cnt [4]
 CLMS_186_13/Y2                    td                    0.379       4.092 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.185       4.277         coms1_reg_config/_N1969
 CLMS_186_21/Y1                    td                    0.244       4.521 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.372       4.893         coms1_reg_config/N8
                                   td                    0.368       5.261 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.261         coms1_reg_config/_N16625
 CLMA_190_12/COUT                  td                    0.044       5.305 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.305         coms1_reg_config/_N16627
                                   td                    0.044       5.349 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.349         coms1_reg_config/_N16629
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.349         Logic Levels: 3  
                                                                                   Logic: 1.299ns(57.733%), Route: 0.951ns(42.267%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N295            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.457                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.394       3.713         coms1_reg_config/clock_20k_cnt [4]
 CLMS_186_13/Y2                    td                    0.379       4.092 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.185       4.277         coms1_reg_config/_N1969
 CLMS_186_21/Y1                    td                    0.244       4.521 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.372       4.893         coms1_reg_config/N8
                                   td                    0.368       5.261 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.261         coms1_reg_config/_N16625
 CLMA_190_12/COUT                  td                    0.044       5.305 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.305         coms1_reg_config/_N16627
 CLMA_190_16/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.305         Logic Levels: 3  
                                                                                   Logic: 1.255ns(56.890%), Route: 0.951ns(43.110%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N295            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.497                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_190_12/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.062       3.136         coms1_reg_config/clock_20k_cnt [1]
 CLMA_190_12/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_190_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_190_16/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [5]
 CLMA_190_16/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_190_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_190_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_20/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [9]
 CLMA_190_20/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_190_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.221       4.241 f       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=640)      1.392       5.633         hdmi_in/offset_x [4]
 CLMA_182_281/L7OUT                td                    0.411       6.044 f       hdmi_in/u_delay_laps/N3211_111[6]_muxf7/Fother
                                   net (fanout=1)        0.000       6.044         L7OUT35          
 CLMA_182_280/Y3                   td                    0.123       6.167 f       hdmi_in/u_delay_laps/N3211_127[6]_muxf8/F
                                   net (fanout=1)        1.468       7.635         hdmi_in/u_delay_laps/_N30855
 CLMA_110_244/Y6CD                 td                    0.198       7.833 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.490       8.323         hdmi_rgb[6]      
 CLMS_102_249/M0                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/D

 Data arrival time                                                   8.323         Logic Levels: 3  
                                                                                   Logic: 0.953ns(22.147%), Route: 3.350ns(77.853%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895      10.458         ntclkbufg_0      
 CLMS_102_249/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.068      10.417                          

 Data required time                                                 10.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.417                          
 Data arrival time                                                   8.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.094                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N19/gopapm/CLK
Endpoint    : hdmi_in/u_image_scaler_b/u1_bilinear_gray/u2_cal_bilinear_data/N11/gopapm/X[11]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 APM_206_92/CLK                                                            r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N19/gopapm/CLK

 APM_206_92/P[13]                  tco                   0.809       4.829 f       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N19/gopapm/P[13]
                                   net (fanout=1)        0.902       5.731         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/multi11 [13]
                                   td                    0.365       6.096 f       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.096         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/_N17834
 CLMA_226_32/COUT                  td                    0.044       6.140 r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.140         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/_N17836
                                   td                    0.044       6.184 r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.184         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/_N17838
 CLMA_226_36/COUT                  td                    0.044       6.228 r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.228         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/_N17840
                                   td                    0.044       6.272 r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.272         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/_N17842
 CLMA_226_40/Y3                    td                    0.365       6.637 f       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27_11/gateop_A2/Y1
                                   net (fanout=1)        0.777       7.414         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u1_cal_bilinear_weight/N27 [11]
 APM_206_80/X[11]                                                          f       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u2_cal_bilinear_data/N11/gopapm/X[11]

 Data arrival time                                                   7.414         Logic Levels: 3  
                                                                                   Logic: 1.715ns(50.530%), Route: 1.679ns(49.470%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895      10.458         ntclkbufg_0      
 APM_206_80/CLK                                                            r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u2_cal_bilinear_data/N11/gopapm/CLK
 clock pessimism                                         0.281      10.739                          
 clock uncertainty                                      -0.250      10.489                          

 Setup time                                             -0.805       9.684                          

 Data required time                                                  9.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.684                          
 Data arrival time                                                   7.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.270                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.221       4.241 f       hdmi_in/N727_1_doreg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=640)      1.329       5.570         hdmi_in/offset_x [4]
 CLMS_78_237/Y6CD                  td                    0.356       5.926 f       hdmi_in/u_delay_laps/N3211_93[5]_muxf6/F
                                   net (fanout=1)        0.702       6.628         hdmi_in/u_delay_laps/_N30038
 CLMA_110_204/Y2                   td                    0.379       7.007 f       hdmi_in/u_delay_laps/N3211_95[5]/gateop_perm/Z
                                   net (fanout=1)        0.613       7.620         hdmi_in/u_delay_laps/_N30086
 CLMS_122_181/Y6AB                 td                    0.202       7.822 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.284       8.106         hdmi_rgb[5]      
 CLMA_126_184/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D

 Data arrival time                                                   8.106         Logic Levels: 3  
                                                                                   Logic: 1.158ns(28.341%), Route: 2.928ns(71.659%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895      10.458         ntclkbufg_0      
 CLMA_126_184/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.068      10.417                          

 Data required time                                                 10.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.417                          
 Data arrival time                                                   8.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.311                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[130][3]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[131][3]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_190_192/CLK                                                          r       hdmi_in/u_delay_laps/data[130][3]/opit_0_inv/CLK

 CLMA_190_192/Q3                   tco                   0.178       3.902 f       hdmi_in/u_delay_laps/data[130][3]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.960         hdmi_in/u_delay_laps/data[130] [3]
 CLMS_190_193/AD                                                           f       hdmi_in/u_delay_laps/data[131][3]/opit_0_inv/D

 Data arrival time                                                   3.960         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMS_190_193/CLK                                                          r       hdmi_in/u_delay_laps/data[131][3]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                               0.040       3.979                          

 Data required time                                                  3.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.979                          
 Data arrival time                                                   3.960                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.019                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[206][20]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[207][20]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_162_88/CLK                                                           r       hdmi_in/u_delay_laps/data[206][20]/opit_0_inv/CLK

 CLMA_162_88/Q3                    tco                   0.178       3.902 f       hdmi_in/u_delay_laps/data[206][20]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.960         hdmi_in/u_delay_laps/data[206] [20]
 CLMS_162_89/AD                                                            f       hdmi_in/u_delay_laps/data[207][20]/opit_0_inv/D

 Data arrival time                                                   3.960         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMS_162_89/CLK                                                           r       hdmi_in/u_delay_laps/data[207][20]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                               0.040       3.979                          

 Data required time                                                  3.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.979                          
 Data arrival time                                                   3.960                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.019                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[538][23]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[539][23]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_138_156/CLK                                                          r       hdmi_in/u_delay_laps/data[538][23]/opit_0_inv/CLK

 CLMA_138_156/Q3                   tco                   0.178       3.902 f       hdmi_in/u_delay_laps/data[538][23]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.960         hdmi_in/u_delay_laps/data[538] [23]
 CLMA_138_157/AD                                                           f       hdmi_in/u_delay_laps/data[539][23]/opit_0_inv/D

 Data arrival time                                                   3.960         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_138_157/CLK                                                          r       hdmi_in/u_delay_laps/data[539][23]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                               0.040       3.979                          

 Data required time                                                  3.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.979                          
 Data arrival time                                                   3.960                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.019                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_290_268/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_290_268/Q0                   tco                   0.221       7.067 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.171       7.238         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_286_269/Y3                   td                    0.360       7.598 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.365       7.963         ethernet_test/eth_udp_test/_N109049
 CLMA_294_276/Y0                   td                    0.264       8.227 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.268       8.495         ethernet_test/eth_udp_test/_N109073
 CLMA_286_281/Y3                   td                    0.360       8.855 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        1.103       9.958         ethernet_test/eth_udp_test/N710 [5]
 CLMS_294_221/Y3                   td                    0.211      10.169 f       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.486      10.655         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.365      11.020 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.020         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_294_220/COUT                 td                    0.044      11.064 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.064         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_294_224/Y0                   td                    0.206      11.270 f       ethernet_test/eth_udp_test/N94.eq_4/gateop/Y
                                   net (fanout=1)        0.170      11.440         ethernet_test/eth_udp_test/N94
 CLMS_290_225/Y2                   td                    0.227      11.667 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.633      12.300         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_290_268/RSCO                 td                    0.113      12.413 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.413         ntR542           
 CLMA_290_272/RSCO                 td                    0.113      12.526 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.526         ntR541           
 CLMA_290_276/RSCO                 td                    0.113      12.639 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.639         ntR540           
 CLMA_290_280/RSCO                 td                    0.113      12.752 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.752         ntR539           
 CLMA_290_284/RSCO                 td                    0.113      12.865 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.865         ntR538           
 CLMA_290_288/RSCO                 td                    0.113      12.978 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.978         ntR537           
 CLMA_290_292/RSCO                 td                    0.113      13.091 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.091         ntR536           
 CLMA_290_296/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  13.091         Logic Levels: 14 
                                                                                   Logic: 3.049ns(48.823%), Route: 3.196ns(51.177%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_290_296/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  13.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.421                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_290_268/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_290_268/Q0                   tco                   0.221       7.067 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.171       7.238         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_286_269/Y3                   td                    0.360       7.598 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.365       7.963         ethernet_test/eth_udp_test/_N109049
 CLMA_294_276/Y0                   td                    0.264       8.227 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.268       8.495         ethernet_test/eth_udp_test/_N109073
 CLMA_286_281/Y3                   td                    0.360       8.855 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        1.103       9.958         ethernet_test/eth_udp_test/N710 [5]
 CLMS_294_221/Y3                   td                    0.211      10.169 f       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.486      10.655         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.365      11.020 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.020         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_294_220/COUT                 td                    0.044      11.064 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.064         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_294_224/Y0                   td                    0.206      11.270 f       ethernet_test/eth_udp_test/N94.eq_4/gateop/Y
                                   net (fanout=1)        0.170      11.440         ethernet_test/eth_udp_test/N94
 CLMS_290_225/Y2                   td                    0.227      11.667 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.633      12.300         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_290_268/RSCO                 td                    0.113      12.413 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.413         ntR542           
 CLMA_290_272/RSCO                 td                    0.113      12.526 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.526         ntR541           
 CLMA_290_276/RSCO                 td                    0.113      12.639 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.639         ntR540           
 CLMA_290_280/RSCO                 td                    0.113      12.752 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.752         ntR539           
 CLMA_290_284/RSCO                 td                    0.113      12.865 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.865         ntR538           
 CLMA_290_288/RSCO                 td                    0.113      12.978 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.978         ntR537           
 CLMA_290_292/RSCO                 td                    0.113      13.091 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.091         ntR536           
 CLMA_290_296/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  13.091         Logic Levels: 14 
                                                                                   Logic: 3.049ns(48.823%), Route: 3.196ns(51.177%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_290_296/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  13.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.421                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.925       6.734         ethernet_test/rgmii_clk
 DRM_54_148/CLKB[0]                                                        r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_148/QB0[0]                 tco                   1.780       8.514 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.644      11.158         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rec_ram_rdata [0]
 CLMS_270_229/Y2                   td                    0.264      11.422 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.675      12.097         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27683
 CLMS_282_241/Y2                   td                    0.264      12.361 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[0]/gateop/F
                                   net (fanout=1)        0.173      12.534         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27699
 CLMS_282_237/Y3                   td                    0.221      12.755 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[0]/gateop_perm/Z
                                   net (fanout=1)        0.305      13.060         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27715
 CLMA_290_244/A4                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.060         Logic Levels: 3  
                                                                                   Logic: 2.529ns(39.978%), Route: 3.797ns(60.022%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMA_290_244/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.093    1006.561                          

 Data required time                                               1006.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.561                          
 Data arrival time                                                  13.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.501                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WADM3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_314_220/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_220/Q0                   tco                   0.179       5.829 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.246       6.075         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [3]
 CLMS_310_213/M3                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WADM3

 Data arrival time                                                   6.075         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.118%), Route: 0.246ns(57.882%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.925       6.734         ethernet_test/rgmii_clk
 CLMS_310_213/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Hold time                                               0.293       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_314_220/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_220/Q0                   tco                   0.179       5.829 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.246       6.075         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [3]
 CLMS_310_213/M3                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM3

 Data arrival time                                                   6.075         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.118%), Route: 0.246ns(57.882%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.925       6.734         ethernet_test/rgmii_clk
 CLMS_310_213/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WCLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Hold time                                               0.293       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_314_220/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_220/Q0                   tco                   0.179       5.829 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.246       6.075         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [3]
 CLMS_310_213/M3                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM3

 Data arrival time                                                   6.075         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.118%), Route: 0.246ns(57.882%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     0.925       6.734         ethernet_test/rgmii_clk
 CLMS_310_213/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WCLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Hold time                                               0.293       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_322_32/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_322_32/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=693)      3.420       7.010         u_DDR3_50H/ddr_rstn
 CLMA_10_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   7.010         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.121%), Route: 3.420ns(93.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_10_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_322_32/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_322_32/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=693)      3.420       7.010         u_DDR3_50H/ddr_rstn
 CLMA_10_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS

 Data arrival time                                                   7.010         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.121%), Route: 3.420ns(93.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_10_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_322_32/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_322_32/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=693)      3.311       6.901         u_DDR3_50H/ddr_rstn
 CLMS_10_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.901         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.310%), Route: 3.311ns(93.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_10_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_38_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.217       3.566         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_38_200/RSCO                  td                    0.092       3.658 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.658         ntR1632          
 CLMA_38_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.658         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.984%), Route: 0.217ns(44.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_38_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.217       3.566         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_38_200/RSCO                  td                    0.092       3.658 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.658         ntR1632          
 CLMA_38_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   3.658         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.984%), Route: 0.217ns(44.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_38_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.217       3.566         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_38_200/RSCO                  td                    0.092       3.658 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.658         ntR1632          
 CLMA_38_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.658         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.984%), Route: 0.217ns(44.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      3.127      10.084         nt_ddr_init_done 
 DRM_278_316/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.084         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.601%), Route: 3.127ns(93.399%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.005      16.497         ntclkbufg_1      
 DRM_278_316/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                          -0.042      16.424                          

 Data required time                                                 16.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.424                          
 Data arrival time                                                  10.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      3.096      10.053         nt_ddr_init_done 
 DRM_306_316/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.053         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.663%), Route: 3.096ns(93.337%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.005      16.497         ntclkbufg_1      
 DRM_306_316/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                          -0.042      16.424                          

 Data required time                                                 16.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.424                          
 Data arrival time                                                  10.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      3.075      10.032         nt_ddr_init_done 
 DRM_306_356/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.032         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.705%), Route: 3.075ns(93.295%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     1.005      16.497         ntclkbufg_1      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                          -0.042      16.424                          

 Data required time                                                 16.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.424                          
 Data arrival time                                                  10.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.895       6.387         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      0.224       6.790         nt_ddr_init_done 
 DRM_82_148/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.417%), Route: 0.224ns(55.583%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 DRM_82_148/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.008       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.895       6.387         ntclkbufg_1      
 CLMS_14_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_209/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=5)        0.203       6.774         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_204/RSCO                  td                    0.092       6.866 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.866         ntR1686          
 CLMA_10_208/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.866         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.620%), Route: 0.203ns(42.380%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMA_10_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.895       6.387         ntclkbufg_1      
 CLMS_14_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_209/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=5)        0.203       6.774         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_204/RSCO                  td                    0.092       6.866 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.866         ntR1686          
 CLMA_10_208/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.866         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.620%), Route: 0.203ns(42.380%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMA_10_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[4]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N293            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.950      15.670         ntclkbufg_3      
 CLMA_74_148/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_74_148/Q0                    tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.150      16.065         cmos1_mix/saturation_vs
 CLMS_74_149/Y0                    td                    0.150      16.215 f       cmos1_mix/N5/gateop_perm/Z
                                   net (fanout=158)      2.340      18.555         cmos1_mix/median_filter_rst
 CLMA_274_276/RSCO                 td                    0.113      18.668 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      18.668         ntR155           
 CLMA_274_280/RSCO                 td                    0.113      18.781 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      18.781         ntR154           
 CLMA_274_284/RSCO                 td                    0.113      18.894 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      18.894         ntR153           
 CLMA_274_288/RSCO                 td                    0.113      19.007 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      19.007         ntR152           
 CLMA_274_292/RSCO                 td                    0.113      19.120 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.120         ntR151           
 CLMA_274_296/RSCO                 td                    0.113      19.233 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.233         ntR150           
 CLMA_274_300/RSCO                 td                    0.113      19.346 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.346         ntR149           
 CLMA_274_304/RSCO                 td                    0.113      19.459 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.459         ntR148           
 CLMA_274_308/RSCO                 td                    0.113      19.572 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.572         ntR147           
 CLMA_274_316/RSCO                 td                    0.113      19.685 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.685         ntR146           
 CLMA_274_320/RSCO                 td                    0.113      19.798 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.798         ntR145           
 CLMA_274_324/RSCO                 td                    0.113      19.911 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.911         ntR144           
 CLMA_274_328/RSCO                 td                    0.113      20.024 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.024         ntR143           
 CLMA_274_332/RSCO                 td                    0.113      20.137 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.137         ntR142           
 CLMA_274_336/RSCO                 td                    0.113      20.250 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.250         ntR141           
 CLMA_274_340/RSCO                 td                    0.113      20.363 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      20.363         ntR140           
 CLMA_274_344/RSCI                                                         f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  20.363         Logic Levels: 17 
                                                                                   Logic: 2.203ns(46.942%), Route: 2.490ns(53.058%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N293            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.005      27.339         ntclkbufg_3      
 CLMA_274_344/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                           0.000      27.375                          

 Data required time                                                 27.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.375                          
 Data arrival time                                                  20.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.012                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[5]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N293            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.950      15.670         ntclkbufg_3      
 CLMA_74_148/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_74_148/Q0                    tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.150      16.065         cmos1_mix/saturation_vs
 CLMS_74_149/Y0                    td                    0.150      16.215 f       cmos1_mix/N5/gateop_perm/Z
                                   net (fanout=158)      2.340      18.555         cmos1_mix/median_filter_rst
 CLMA_274_276/RSCO                 td                    0.113      18.668 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      18.668         ntR155           
 CLMA_274_280/RSCO                 td                    0.113      18.781 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      18.781         ntR154           
 CLMA_274_284/RSCO                 td                    0.113      18.894 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      18.894         ntR153           
 CLMA_274_288/RSCO                 td                    0.113      19.007 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      19.007         ntR152           
 CLMA_274_292/RSCO                 td                    0.113      19.120 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.120         ntR151           
 CLMA_274_296/RSCO                 td                    0.113      19.233 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.233         ntR150           
 CLMA_274_300/RSCO                 td                    0.113      19.346 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.346         ntR149           
 CLMA_274_304/RSCO                 td                    0.113      19.459 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.459         ntR148           
 CLMA_274_308/RSCO                 td                    0.113      19.572 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.572         ntR147           
 CLMA_274_316/RSCO                 td                    0.113      19.685 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.685         ntR146           
 CLMA_274_320/RSCO                 td                    0.113      19.798 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.798         ntR145           
 CLMA_274_324/RSCO                 td                    0.113      19.911 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.911         ntR144           
 CLMA_274_328/RSCO                 td                    0.113      20.024 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.024         ntR143           
 CLMA_274_332/RSCO                 td                    0.113      20.137 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.137         ntR142           
 CLMA_274_336/RSCO                 td                    0.113      20.250 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.250         ntR141           
 CLMA_274_340/RSCO                 td                    0.113      20.363 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      20.363         ntR140           
 CLMA_274_344/RSCI                                                         f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  20.363         Logic Levels: 17 
                                                                                   Logic: 2.203ns(46.942%), Route: 2.490ns(53.058%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N293            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.005      27.339         ntclkbufg_3      
 CLMA_274_344/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                           0.000      27.375                          

 Data required time                                                 27.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.375                          
 Data arrival time                                                  20.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.012                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[7]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N293            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.950      15.670         ntclkbufg_3      
 CLMA_74_148/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_74_148/Q0                    tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.150      16.065         cmos1_mix/saturation_vs
 CLMS_74_149/Y0                    td                    0.150      16.215 f       cmos1_mix/N5/gateop_perm/Z
                                   net (fanout=158)      2.340      18.555         cmos1_mix/median_filter_rst
 CLMA_274_276/RSCO                 td                    0.113      18.668 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      18.668         ntR155           
 CLMA_274_280/RSCO                 td                    0.113      18.781 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      18.781         ntR154           
 CLMA_274_284/RSCO                 td                    0.113      18.894 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      18.894         ntR153           
 CLMA_274_288/RSCO                 td                    0.113      19.007 f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      19.007         ntR152           
 CLMA_274_292/RSCO                 td                    0.113      19.120 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.120         ntR151           
 CLMA_274_296/RSCO                 td                    0.113      19.233 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.233         ntR150           
 CLMA_274_300/RSCO                 td                    0.113      19.346 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      19.346         ntR149           
 CLMA_274_304/RSCO                 td                    0.113      19.459 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[4]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.459         ntR148           
 CLMA_274_308/RSCO                 td                    0.113      19.572 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.572         ntR147           
 CLMA_274_316/RSCO                 td                    0.113      19.685 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.685         ntR146           
 CLMA_274_320/RSCO                 td                    0.113      19.798 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.798         ntR145           
 CLMA_274_324/RSCO                 td                    0.113      19.911 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      19.911         ntR144           
 CLMA_274_328/RSCO                 td                    0.113      20.024 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.024         ntR143           
 CLMA_274_332/RSCO                 td                    0.113      20.137 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.137         ntR142           
 CLMA_274_336/RSCO                 td                    0.113      20.250 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      20.250         ntR141           
 CLMA_274_340/RSCO                 td                    0.113      20.363 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      20.363         ntR140           
 CLMA_274_344/RSCI                                                         f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[7]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  20.363         Logic Levels: 17 
                                                                                   Logic: 2.203ns(46.942%), Route: 2.490ns(53.058%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N293            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     1.005      27.339         ntclkbufg_3      
 CLMA_274_344/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                           0.000      27.375                          

 Data required time                                                 27.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.375                          
 Data arrival time                                                  20.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.012                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N293            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.895       3.429         ntclkbufg_3      
 CLMA_46_184/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_46_184/Q1                    tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.411       4.024         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.024         Logic Levels: 0  
                                                                                   Logic: 0.184ns(30.924%), Route: 0.411ns(69.076%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.925       3.700         ntclkbufg_3      
 DRM_26_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N293            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.895       3.429         ntclkbufg_3      
 CLMA_46_184/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_46_184/Q1                    tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.527       4.140         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.184ns(25.879%), Route: 0.527ns(74.121%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.925       3.700         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.514                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N293            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.895       3.429         ntclkbufg_3      
 CLMA_46_184/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_46_184/Q1                    tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.583       4.196         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.196         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.990%), Route: 0.583ns(76.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N293            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3071)     0.925       3.700         ntclkbufg_3      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.570                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  7.949
  Clock Pessimism Removal :  1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.353      17.339         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.607 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.607 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.899         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.899 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.950      19.849         ntclkbufg_2      
 CLMA_214_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_214_44/Q0                    tco                   0.245      20.094 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.155      20.249         cmos2_mix/saturation_vs
 CLMA_214_44/Y3                    td                    0.151      20.400 f       cmos2_mix/N5/gateop_perm/Z
                                   net (fanout=168)      3.170      23.570         cmos2_mix/median_filter_rst
 CLMA_78_324/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  23.570         Logic Levels: 1  
                                                                                   Logic: 0.396ns(10.642%), Route: 3.325ns(89.358%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364      28.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.236 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.236         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.236 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.519         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.519 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005      30.524         ntclkbufg_2      
 CLMA_78_324/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.280      31.804                          
 clock uncertainty                                      -0.250      31.554                          

 Recovery time                                          -0.476      31.078                          

 Data required time                                                 31.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.078                          
 Data arrival time                                                  23.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.508                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  7.949
  Clock Pessimism Removal :  1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.353      17.339         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.607 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.607 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.899         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.899 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.950      19.849         ntclkbufg_2      
 CLMA_214_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_214_44/Q0                    tco                   0.245      20.094 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.155      20.249         cmos2_mix/saturation_vs
 CLMA_214_44/Y3                    td                    0.151      20.400 f       cmos2_mix/N5/gateop_perm/Z
                                   net (fanout=168)      3.170      23.570         cmos2_mix/median_filter_rst
 CLMA_78_324/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  23.570         Logic Levels: 1  
                                                                                   Logic: 0.396ns(10.642%), Route: 3.325ns(89.358%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364      28.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.236 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.236         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.236 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.519         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.519 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005      30.524         ntclkbufg_2      
 CLMA_78_324/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.280      31.804                          
 clock uncertainty                                      -0.250      31.554                          

 Recovery time                                          -0.476      31.078                          

 Data required time                                                 31.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.078                          
 Data arrival time                                                  23.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.508                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  7.949
  Clock Pessimism Removal :  1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.353      17.339         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.607 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.607 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.899         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.899 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.950      19.849         ntclkbufg_2      
 CLMA_214_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_214_44/Q0                    tco                   0.245      20.094 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.155      20.249         cmos2_mix/saturation_vs
 CLMA_214_44/Y3                    td                    0.151      20.400 f       cmos2_mix/N5/gateop_perm/Z
                                   net (fanout=168)      3.170      23.570         cmos2_mix/median_filter_rst
 CLMA_78_324/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  23.570         Logic Levels: 1  
                                                                                   Logic: 0.396ns(10.642%), Route: 3.325ns(89.358%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364      28.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.236 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.236         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.236 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.519         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.519 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     1.005      30.524         ntclkbufg_2      
 CLMA_78_324/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.280      31.804                          
 clock uncertainty                                      -0.250      31.554                          

 Recovery time                                          -0.476      31.078                          

 Data required time                                                 31.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.078                          
 Data arrival time                                                  23.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.508                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.269
  Launch Clock Delay      :  6.614
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364       4.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.436 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.436         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.436 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.719         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.719 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.895       6.614         ntclkbufg_2      
 CLMA_78_156/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_78_156/Q2                    tco                   0.180       6.794 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.223       7.017         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.017         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.665%), Route: 0.223ns(55.335%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.742       4.770         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.038 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.038         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.038 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.344         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.344 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.925       7.269         ntclkbufg_2      
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.636       6.633                          
 clock uncertainty                                       0.200       6.833                          

 Removal time                                            0.000       6.833                          

 Data required time                                                  6.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.833                          
 Data arrival time                                                   7.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.269
  Launch Clock Delay      :  6.614
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364       4.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.436 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.436         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.436 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.719         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.719 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.895       6.614         ntclkbufg_2      
 CLMA_78_156/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_78_156/Q2                    tco                   0.183       6.797 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.296       7.093         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.093         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.205%), Route: 0.296ns(61.795%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.742       4.770         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.038 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.038         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.038 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.344         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.344 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.925       7.269         ntclkbufg_2      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.636       6.633                          
 clock uncertainty                                       0.200       6.833                          

 Removal time                                           -0.022       6.811                          

 Data required time                                                  6.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.811                          
 Data arrival time                                                   7.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.269
  Launch Clock Delay      :  6.614
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.364       4.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.436 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.436         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.436 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.719         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.719 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.895       6.614         ntclkbufg_2      
 CLMA_78_156/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_78_156/Q2                    tco                   0.183       6.797 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.414       7.211         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.211         Logic Levels: 0  
                                                                                   Logic: 0.183ns(30.653%), Route: 0.414ns(69.347%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.742       4.770         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.038 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.038         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.038 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.344         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.344 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3092)     0.925       7.269         ntclkbufg_2      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.636       6.633                          
 clock uncertainty                                       0.200       6.833                          

 Removal time                                           -0.022       6.811                          

 Data required time                                                  6.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.811                          
 Data arrival time                                                   7.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.400                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.221       3.314 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.159       5.473         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_306_336/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.473         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.286%), Route: 2.159ns(90.714%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.005      15.816         ntclkbufg_4      
 DRM_306_336/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   5.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.339                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.221       3.314 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.155       5.469         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_316/RSTB[0]                                                        f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.469         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.301%), Route: 2.155ns(90.699%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.005      15.816         ntclkbufg_4      
 DRM_54_316/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   5.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.343                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.221       3.314 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.021       5.335         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_4/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.335         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.857%), Route: 2.021ns(90.143%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 DRM_142_4/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   5.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.367                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.179       3.065 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.383       3.448         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.448         Logic Levels: 0  
                                                                                   Logic: 0.179ns(31.851%), Route: 0.383ns(68.149%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.008       2.913                          

 Data required time                                                  2.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.913                          
 Data arrival time                                                   3.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.535                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.179       3.065 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.461       3.526         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_212/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.179ns(27.969%), Route: 0.461ns(72.031%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.008       2.913                          

 Data required time                                                  2.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.913                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.613                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_186_192/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.506       3.574         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_192/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.574         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.453%), Route: 0.506ns(73.547%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_234_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_322_36/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_322_36/Q3                    tco                   0.220       3.309 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.255       3.564         rstn_1ms[4]      
 CLMA_318_40/Y0                    td                    0.380       3.944 f       N158_11/gateop_perm/Z
                                   net (fanout=2)        0.284       4.228         _N105271         
 CLMA_322_32/Y1                    td                    0.224       4.452 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.351       4.803         ms72xx_ctl/N0_rnmt
 CLMA_318_40/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.803         Logic Levels: 2  
                                                                                   Logic: 0.824ns(48.075%), Route: 0.890ns(51.925%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895     102.882         ntclkbufg_5      
 CLMA_318_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   4.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.641                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N295            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.895       2.882         ntclkbufg_5      
 CLMA_322_28/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_322_28/Q0                    tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.210       3.274         rstn_1ms[0]      
 CLMA_322_32/Y1                    td                    0.265       3.539 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.278       3.817         ms72xx_ctl/N0_rnmt
 CLMA_318_40/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.817         Logic Levels: 1  
                                                                                   Logic: 0.447ns(47.807%), Route: 0.488ns(52.193%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N295            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=252)      0.925       3.089         ntclkbufg_5      
 CLMA_318_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.372       6.615         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.593%), Route: 2.372ns(91.407%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.005      10.568         ntclkbufg_0      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.927                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.863       6.106         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_272/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.690%), Route: 1.863ns(89.310%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.005      10.568         ntclkbufg_0      
 DRM_26_272/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.436                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.637       5.880         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.880         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.989%), Route: 1.637ns(88.011%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.937      10.500         ntclkbufg_0      
 DRM_82_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.766                          
 clock uncertainty                                      -0.250      10.516                          

 Recovery time                                          -0.042      10.474                          

 Data required time                                                 10.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.474                          
 Data arrival time                                                   5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.594                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.972       4.880         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_252/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.880         Logic Levels: 0  
                                                                                   Logic: 0.184ns(15.917%), Route: 0.972ns(84.083%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         1.037       4.132         ntclkbufg_0      
 DRM_178_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          

 Removal time                                           -0.022       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                   4.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.836                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.937       4.845         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.845         Logic Levels: 0  
                                                                                   Logic: 0.184ns(16.414%), Route: 0.937ns(83.586%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.925       4.020         ntclkbufg_0      
 DRM_26_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_138_140/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_138_140/Q1                   tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.982       4.890         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_68/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.890         Logic Levels: 0  
                                                                                   Logic: 0.184ns(15.780%), Route: 0.982ns(84.220%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N292            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11232)
                                                         0.944       4.039         ntclkbufg_0      
 DRM_54_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.773                          
 clock uncertainty                                       0.200       3.973                          

 Removal time                                           -0.022       3.951                          

 Data required time                                                  3.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.951                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_78_153/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=233)      1.917       8.874         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.980 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.980         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      12.218 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.305         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.305         Logic Levels: 2  
                                                                                   Logic: 3.565ns(64.015%), Route: 2.004ns(35.985%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N295            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5274)     0.925       6.736         ntclkbufg_1      
 CLMA_38_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK

 CLMA_38_208/Q3                    tco                   0.222       6.958 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/Q
                                   net (fanout=1)        0.300       7.258         u_DDR3_50H/u_ddrphy_top/calib_rst
 CLMA_30_216/Y2                    td                    0.264       7.522 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop/Z
                                   net (fanout=1)        1.195       8.717         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       8.823 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.823         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.052 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.148         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.148         Logic Levels: 3  
                                                                                   Logic: 3.821ns(70.602%), Route: 1.591ns(29.398%)
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N294            
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1699)     1.053       6.916         ethernet_test/rgmii_clk
 IOL_323_374/CLK_SYS                                                       f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_134_181/CLK        key_ctl_panning_x/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_134_181/CLK        key_ctl_panning_x/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_134_181/CLK        key_ctl_panning_x/key_push_cnt[6]/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_34_61/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_74_137/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_74_137/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_74_137/CLK         cmos1_8_16bit/vs_i_reg/opit_0/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.614       5.950           0.336           High Pulse Width  CLMA_230_41/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.614       5.950           0.336           Low Pulse Width   CLMA_230_41/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.614       5.950           0.336           High Pulse Width  CLMA_230_41/CLK         cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_174_73/CLK         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_174_73/CLK         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_170_69/CLK         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_94_293/CLK         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_94_293/CLK         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_94_293/CLK         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_190_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_190_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_190_20/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.457       3.367           0.910           High Pulse Width  APM_258_80/CLK          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.457       3.367           0.910           Low Pulse Width   APM_258_80/CLK          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.457       3.367           0.910           Low Pulse Width   APM_258_52/CLK          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5_m1/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_310_209/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_310_209/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_310_213/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,683 MB
Total CPU time to report_timing completion : 0h:0m:13s
Process Total CPU time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:25s
