<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Calculator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder1bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder1bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder1bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder1bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder1bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder1bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder1bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder1bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder1bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder1bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder1bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder1bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder1bit_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder1bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder1bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder8bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder8bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder8bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder8bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder8bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder8bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder8bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder8bit.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder8bit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu8bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu8bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu8bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu8bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu8bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu8bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu8bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu8bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu8bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu8bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu8bit_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu8bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu8bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu8bit_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu8bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu8bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and8bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="and8bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="and8bit.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mul8bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mul8bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mul8bit.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/alu8bit_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/alu8bit_synthesis.v"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="register.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu8bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_alu8bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_alu8bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu8bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xor8bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="xor8bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="xor8bit.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477896894" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477896894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477897111" xil_pn:in_ck="923274166385426419" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477897111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder1bit.v"/>
      <outfile xil_pn:name="adder8bit.v"/>
      <outfile xil_pn:name="alu8bit.v"/>
      <outfile xil_pn:name="and8bit.v"/>
      <outfile xil_pn:name="mul8bit.v"/>
      <outfile xil_pn:name="test_alu8bit.v"/>
      <outfile xil_pn:name="xor8bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1477896894" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6736963883360947919" xil_pn:start_ts="1477896894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477896894" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5100816880491090555" xil_pn:start_ts="1477896894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477896894" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7371885130580000765" xil_pn:start_ts="1477896894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477897111" xil_pn:in_ck="923274166385426419" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477897111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder1bit.v"/>
      <outfile xil_pn:name="adder8bit.v"/>
      <outfile xil_pn:name="alu8bit.v"/>
      <outfile xil_pn:name="and8bit.v"/>
      <outfile xil_pn:name="mul8bit.v"/>
      <outfile xil_pn:name="test_alu8bit.v"/>
      <outfile xil_pn:name="xor8bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1477897114" xil_pn:in_ck="923274166385426419" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2462531566139206702" xil_pn:start_ts="1477897111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_alu8bit_beh.prj"/>
      <outfile xil_pn:name="test_alu8bit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477897114" xil_pn:in_ck="1479291648917640071" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5702961105528810673" xil_pn:start_ts="1477897114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_alu8bit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1477720123" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477720123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477752789" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2693381339110648668" xil_pn:start_ts="1477752789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477752789" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7371885130580000765" xil_pn:start_ts="1477752789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477752789" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477752789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477752789" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4691634807112562864" xil_pn:start_ts="1477752789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477752789" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1477752789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477752789" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2072097631177137209" xil_pn:start_ts="1477752789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477895468" xil_pn:in_ck="-2997438239987529129" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2620676597264302343" xil_pn:start_ts="1477895435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu8bit.lso"/>
      <outfile xil_pn:name="alu8bit.ngc"/>
      <outfile xil_pn:name="alu8bit.ngr"/>
      <outfile xil_pn:name="alu8bit.prj"/>
      <outfile xil_pn:name="alu8bit.stx"/>
      <outfile xil_pn:name="alu8bit.syr"/>
      <outfile xil_pn:name="alu8bit.xst"/>
      <outfile xil_pn:name="alu8bit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477894388" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981259585024347" xil_pn:start_ts="1477894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477894430" xil_pn:in_ck="153742669139623839" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6082289932669921445" xil_pn:start_ts="1477894420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu8bit.bld"/>
      <outfile xil_pn:name="alu8bit.ngd"/>
      <outfile xil_pn:name="alu8bit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1477894442" xil_pn:in_ck="153742669139623840" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="3373610943407121171" xil_pn:start_ts="1477894430">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu8bit_map.map"/>
      <outfile xil_pn:name="alu8bit_map.mrp"/>
    </transform>
    <transform xil_pn:end_ts="1477894392" xil_pn:in_ck="153742669139623839" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8512194188041890451" xil_pn:start_ts="1477894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/alu8bit_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/alu8bit_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
