// Seed: 1954688674
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    output wor id_9,
    output supply1 id_10,
    input wire id_11,
    output wor id_12,
    input supply0 id_13
);
  supply0 id_15 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    output supply0 id_7
    , id_10,
    output tri id_8
);
  always_latch @(negedge id_3) @(posedge 1);
  module_0(
      id_1, id_6, id_4, id_8, id_8, id_6, id_1, id_4, id_4, id_1, id_1, id_4, id_2, id_4
  );
endmodule
