verilog xil_defaultlib --include "../../../../matrixAccelerator.srcs/sources_1/bd/Convolution_Accel/ipshared/ec67/hdl" --include "../../../../matrixAccelerator.srcs/sources_1/bd/Convolution_Accel/ipshared/2d50/hdl" --include "../../../../matrixAccelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0" \
"../../../bd/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/sim/Convolution_Accel_matrixAccTopDevice_0_0.v" \
"../../../bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/sim/Convolution_Accel_processing_system7_0_0.v" \
"../../../bd/Convolution_Accel/ip/Convolution_Accel_xlslice_0_0/sim/Convolution_Accel_xlslice_0_0.v" \
"../../../bd/Convolution_Accel/ip/Convolution_Accel_xlslice_0_1/sim/Convolution_Accel_xlslice_0_1.v" \
"../../../bd/Convolution_Accel/ip/Convolution_Accel_xlslice_1_0/sim/Convolution_Accel_xlslice_1_0.v" \
"../../../bd/Convolution_Accel/ip/Convolution_Accel_xlconcat_0_0/sim/Convolution_Accel_xlconcat_0_0.v" \
"../../../bd/Convolution_Accel/sim/Convolution_Accel.v" \

verilog xil_defaultlib "glbl.v"

nosort
