# OpenFile test_adder16.v
vlib work
vlog test_adder16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:47 on Oct 08,2020
# vlog -reportprogress 300 test_adder16.v 
# -- Compiling module adder16
# -- Compiling module test
# ** Error (suppressible): test_adder16.v(7): (vlog-2388) 'x' already declared in this scope (test).
# ** Error (suppressible): test_adder16.v(7): (vlog-2388) 'y' already declared in this scope (test).
# End time: 16:04:47 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /pub1/jikken/eda4/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/vlog failed.
vlog test_adder16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:32 on Oct 08,2020
# vlog -reportprogress 300 test_adder16.v 
# -- Compiling module adder16
# -- Compiling module test
# ** Error: (vlog-13069) test_adder16.v(8): near "wire": syntax error, unexpected wire, expecting ';'.
# End time: 16:05:32 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /pub1/jikken/eda4/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/vlog failed.
vlog test_adder16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:45 on Oct 08,2020
# vlog -reportprogress 300 test_adder16.v 
# -- Compiling module adder16
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:05:45 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim test
# vsim test 
# Start time: 16:06:26 on Oct 08,2020
# Loading work.test
# Loading work.adder16
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 20ns
# End time: 16:34:36 on Oct 08,2020, Elapsed time: 0:28:10
# Errors: 0, Warnings: 0
