# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0" \
"../../../../TheSNESRedo.gen/sources_1/ip/blk_mem_gen_vram/sim/blk_mem_gen_vram.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/blk_mem_gen_aram/sim/blk_mem_gen_aram.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/blk_mem_rom/blk_mem_rom_sim_netlist.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/blk_mem_brr_buf/sim/blk_mem_brr_buf.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/blk_mem_gen_oam/sim/blk_mem_gen_oam.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/blk_mem_gen_cgram/sim/blk_mem_gen_cgram.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../TheSNESRedo.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sources_1/new/HOAM.v" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sources_1/new/REGRAM.v" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sources_1/new/SPR_BUF.v" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sources_1/new/WRAM.v" \

sv xil_defaultlib  --include "../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sources_1/new/SNES_toplevel.sv" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" \
"../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sim_1/new/simulation_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
