45c548642b56 ("drm/i915/dsb: Use DSB for plane/color management updates")
a6d4d9776e1e ("drm/i915: Plumb 'dsb' all way to the color commit hooks")
01389846f7d6 ("drm/i915: Plumb 'dsb' all way to the plane hooks")
b0413571bc44 ("drm/i915/dsb: Generate the DSB buffer in commit_tail()")
b7e247b3c927 ("drm/i915: Prepare clear color before wait_for_dependencies()")
84d2d0430f08 ("drm/i915/color: Extract intel_color_modeset()")
b5d4657e192b ("drm/i915/dsb: Use chained DSBs for LUT programming")
07226d09a200 ("drm/i915/dsb: s/dsb/dsb_color_vblank/")
a6c8dfbfcd01 ("drm/i915/dsb: Plumb the whole atomic state into intel_dsb_prepare()")
42c8065d83fa ("drm/i915: Pass the whole atomic state to intel_color_prepare_commit()")
91103ca3750c ("drm/i915: Add async flip tracepoint")
1eb28818c241 ("drm/i915/display: Wa 16021440873 is writing wrong register")
81d604f44b18 ("drm/i915/dsb: Pass DSB engine ID to intel_dsb_prepare()")
738f3d86182e ("drm/i915/dsb: Move DSB ID definition to the header")
7f57f21510de ("drm/i915/dsb: Polish the DSB ID enum")
5f128aa1052e ("drm/i915: Plumb the entire atomic state into intel_color_check()")
9871927034d1 ("drm/i915: Add separate defines for cursor WM/DDB register bits")
0ff7639bb1a6 ("drm/i915: Rename selective fetch plane registers")
04c09e4b879b ("drm/i915: Simplify PIPESRC_ERLY_TPT definition")
199bc8c175d7 ("drm/i915: Add separate define for SEL_FETCH_CUR_CTL()")
