#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  3 14:23:26 2023
# Process ID: 5548
# Current directory: E:/Vivado_project/final/new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13148 E:\Vivado_project\final\new\new.xpr
# Log file: E:/Vivado_project/final/new/vivado.log
# Journal file: E:/Vivado_project/final/new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_project/final/new/new.xpr
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name instr_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {instr_memory1} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips instr_memory1]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
catch { config_ip_cache -export [get_ips -all instr_memory1] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
launch_runs -jobs 4 instr_memory1_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property part xc7a35tcsg324-1 [current_project]
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -reset -force -quiet
remove_files  -fileset instr_memory1 e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name instr_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {instr_memory1} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips instr_memory1]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
catch { config_ip_cache -export [get_ips -all instr_memory1] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
launch_runs -jobs 4 instr_memory1_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  E:/Vivado_project/final/data_memory1/data_memory1.srcs/sources_1/new [current_project]
update_ip_catalog
create_ip -name data_memory -vendor xilinx.com -library user -version 1.0 -module_name data_memory_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci]
catch { config_ip_cache -export [get_ips -all data_memory_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci]
launch_runs -jobs 4 data_memory_0_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name data_memory -vendor xilinx.com -library user -version 1.0 -module_name data_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_memory1}] [get_ips data_memory1]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci] -no_script -reset -force -quiet
remove_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci] -no_script -reset -force -quiet
remove_files  -fileset data_memory_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0
create_ip -name data_memory -vendor xilinx.com -library user -version 1.0 -module_name data_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_memory1}] [get_ips data_memory1]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
catch { config_ip_cache -export [get_ips -all data_memory1] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v w ]
add_files E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.USE_LOCKED {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz]
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
launch_runs -jobs 4 clk_wiz_synth_1
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 ms
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
run 10 ms
run 10 ms
close_sim
