

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sat May 28 22:09:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        ?|        ?|         3|          1|          1|      ?|       yes|
        | + VITIS_LOOP_69_4                  |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_70_5                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_90_6                  |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_91_7                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_96_8_VITIS_LOOP_97_9  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_103_10                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_107_11                |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_108_12              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_119_13                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 6
  * Pipeline-8: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
  Pipeline-2 : II = 2, D = 8, States = { 33 34 35 36 37 38 39 40 }
  Pipeline-3 : II = 1, D = 3, States = { 42 43 44 }
  Pipeline-4 : II = 1, D = 3, States = { 52 53 54 }
  Pipeline-5 : II = 1, D = 3, States = { 60 61 62 }
  Pipeline-6 : II = 1, D = 3, States = { 74 75 76 }
  Pipeline-7 : II = 1, D = 6, States = { 82 83 84 85 86 87 }
  Pipeline-8 : II = 2, D = 10, States = { 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 60 89 101 
14 --> 41 15 
15 --> 16 29 
16 --> 17 
17 --> 18 28 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 25 
28 --> 15 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 41 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 
41 --> 42 
42 --> 45 43 
43 --> 44 
44 --> 42 
45 --> 46 
46 --> 47 13 
47 --> 48 
48 --> 49 59 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 46 
60 --> 63 61 
61 --> 62 
62 --> 60 
63 --> 46 64 
64 --> 65 78 
65 --> 66 
66 --> 67 77 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 77 75 
75 --> 76 
76 --> 74 
77 --> 64 
78 --> 79 46 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 82 
88 --> 78 
89 --> 90 
90 --> 101 91 
91 --> 101 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 91 
101 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 102 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 103 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 104 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 105 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 106 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 107 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 108 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 109 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 110 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 111 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 112 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:38]   --->   Operation 113 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:39]   --->   Operation 114 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 115 [1/1] (2.55ns)   --->   "%sub_ln41 = sub i32 0, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 115 'sub' 'sub_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln41, i32 5, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 116 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:43]   --->   Operation 117 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 118 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_20, void @empty_21, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_27, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_1, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_30, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_2, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_31, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_23, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_3, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_12, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_6, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_19, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 160 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i27 %trunc_ln41_1" [fcc_combined/main.cpp:41]   --->   Operation 161 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.40ns)   --->   "%sub_ln41_1 = sub i28 0, i28 %zext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 162 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%trunc_ln41_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %ydim_read, i32 5, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 163 'partselect' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%zext_ln41_1 = zext i27 %trunc_ln41_2" [fcc_combined/main.cpp:41]   --->   Operation 164 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln41 = select i1 %tmp, i28 %sub_ln41_1, i28 %zext_ln41_1" [fcc_combined/main.cpp:41]   --->   Operation 165 'select' 'select_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%sext_ln41 = sext i28 %select_ln41" [fcc_combined/main.cpp:41]   --->   Operation 166 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.43ns) (out node of the LUT)   --->   "%num_iters = add i29 %sext_ln41, i29 1" [fcc_combined/main.cpp:41]   --->   Operation 167 'add' 'num_iters' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge354, void %.lr.ph353" [fcc_combined/main.cpp:43]   --->   Operation 168 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:43]   --->   Operation 169 'partselect' 'trunc_ln1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:43]   --->   Operation 170 'sext' 'sext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [fcc_combined/main.cpp:43]   --->   Operation 171 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 172 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 173 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 174 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 175 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 176 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 177 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 178 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [fcc_combined/main.cpp:43]   --->   Operation 180 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split29, i31 0, void %.lr.ph353" [fcc_combined/main.cpp:43]   --->   Operation 181 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [fcc_combined/main.cpp:43]   --->   Operation 182 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43" [fcc_combined/main.cpp:43]   --->   Operation 184 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 185 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %.split29, void %._crit_edge354.loopexit" [fcc_combined/main.cpp:43]   --->   Operation 186 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [fcc_combined/main.cpp:44]   --->   Operation 187 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 188 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:44]   --->   Operation 188 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:43]   --->   Operation 189 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 190 'zext' 'zext_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44" [fcc_combined/main.cpp:44]   --->   Operation 191 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:44]   --->   Operation 192 'store' 'store_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge354"   --->   Operation 194 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (2.47ns)   --->   "%cmp36319 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 195 'icmp' 'cmp36319' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 196 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i29 %num_iters" [fcc_combined/main.cpp:49]   --->   Operation 197 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.99ns)   --->   "%xor_ln49 = xor i32 %ydim_read, i32 4294967295" [fcc_combined/main.cpp:49]   --->   Operation 198 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 199 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i32 %xdim_read" [fcc_combined/main.cpp:96]   --->   Operation 200 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [fcc_combined/main.cpp:49]   --->   Operation 201 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%indvars_iv30 = phi i32 %indvars_iv_next31, void %._crit_edge343, i32 4294967263, void %._crit_edge354"   --->   Operation 202 'phi' 'indvars_iv30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%indvars_iv28 = phi i32 %indvars_iv_next29, void %._crit_edge343, i32 4294967295, void %._crit_edge354"   --->   Operation 203 'phi' 'indvars_iv28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln49, void %._crit_edge343, i32 0, void %._crit_edge354" [fcc_combined/main.cpp:49]   --->   Operation 204 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49" [fcc_combined/main.cpp:49]   --->   Operation 205 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %k, i32 1" [fcc_combined/main.cpp:49]   --->   Operation 206 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split27, void %._crit_edge349.loopexit" [fcc_combined/main.cpp:49]   --->   Operation 207 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (2.47ns)   --->   "%empty_42 = icmp_sgt  i32 %indvars_iv30, i32 %xor_ln49" [fcc_combined/main.cpp:49]   --->   Operation 208 'icmp' 'empty_42' <Predicate = (!icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%smax32 = select i1 %empty_42, i32 %indvars_iv30, i32 %xor_ln49" [fcc_combined/main.cpp:49]   --->   Operation 209 'select' 'smax32' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (2.55ns) (out node of the LUT)   --->   "%empty_43 = sub i32 %indvars_iv28, i32 %smax32" [fcc_combined/main.cpp:49]   --->   Operation 210 'sub' 'empty_43' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast9 = sext i32 %empty_43" [fcc_combined/main.cpp:49]   --->   Operation 211 'sext' 'p_cast9' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:49]   --->   Operation 212 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %k" [fcc_combined/main.cpp:53]   --->   Operation 213 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (6.91ns)   --->   "%mul_ln53 = mul i26 %trunc_ln53, i26 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 214 'mul' 'mul_ln53' <Predicate = (!icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i26.i5, i26 %mul_ln53, i5 0" [fcc_combined/main.cpp:53]   --->   Operation 215 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln53 = shl i32 %k, i32 5" [fcc_combined/main.cpp:53]   --->   Operation 216 'shl' 'shl_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i32 %k" [fcc_combined/main.cpp:53]   --->   Operation 217 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln53_1, i5 0" [fcc_combined/main.cpp:53]   --->   Operation 218 'bitconcatenate' 'trunc_ln53_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %shl_ln53, i32 32" [fcc_combined/main.cpp:53]   --->   Operation 219 'add' 'add_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_sgt  i32 %add_ln53, i32 %ydim_read" [fcc_combined/main.cpp:53]   --->   Operation 220 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %ydim_read, i32 %shl_ln53" [fcc_combined/main.cpp:53]   --->   Operation 221 'sub' 'sub_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 32" [fcc_combined/main.cpp:53]   --->   Operation 222 'select' 'ub' <Predicate = (!icmp_ln49)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %fwprop_read, void, void %.lr.ph322.preheader" [fcc_combined/main.cpp:63]   --->   Operation 223 'br' 'br_ln63' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph322"   --->   Operation 224 'br' 'br_ln0' <Predicate = (!icmp_ln49 & fwprop_read)> <Delay = 1.58>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %debugip_read, void %._crit_edge, void" [fcc_combined/main.cpp:117]   --->   Operation 225 'br' 'br_ln117' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 226 [2/2] (6.91ns)   --->   "%mul156 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 226 'mul' 'mul156' <Predicate = (icmp_ln49 & debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.47>
ST_14 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:90]   --->   Operation 227 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %._crit_edge303, void %.lr.ph292.preheader" [fcc_combined/main.cpp:90]   --->   Operation 228 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.58ns)   --->   "%br_ln90 = br void %.lr.ph292" [fcc_combined/main.cpp:90]   --->   Operation 229 'br' 'br_ln90' <Predicate = (icmp_ln90)> <Delay = 1.58>

State 15 <SV = 12> <Delay = 6.97>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%i_3 = phi i64 %add_ln90, void %._crit_edge288, i64 0, void %.lr.ph292.preheader" [fcc_combined/main.cpp:90]   --->   Operation 230 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (3.52ns)   --->   "%add_ln90 = add i64 %i_3, i64 1" [fcc_combined/main.cpp:90]   --->   Operation 231 'add' 'add_ln90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (2.77ns)   --->   "%icmp_ln90_1 = icmp_eq  i64 %i_3, i64 %p_cast9" [fcc_combined/main.cpp:90]   --->   Operation 232 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %.split8, void %.lr.ph302.preheader" [fcc_combined/main.cpp:90]   --->   Operation 233 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %i_3" [fcc_combined/main.cpp:90]   --->   Operation 234 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (6.91ns)   --->   "%empty_49 = mul i31 %trunc_ln90, i31 %trunc_ln49" [fcc_combined/main.cpp:90]   --->   Operation 235 'mul' 'empty_49' <Predicate = (!icmp_ln90_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i64 %p_cast9" [fcc_combined/main.cpp:96]   --->   Operation 236 'zext' 'zext_ln96_1' <Predicate = (icmp_ln90_1)> <Delay = 0.00>
ST_15 : Operation 237 [5/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 237 'mul' 'mul_ln96' <Predicate = (icmp_ln90_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 238 [1/2] (6.91ns)   --->   "%empty_49 = mul i31 %trunc_ln90, i31 %trunc_ln49" [fcc_combined/main.cpp:90]   --->   Operation 238 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 5.07>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:90]   --->   Operation 239 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (2.52ns)   --->   "%empty_50 = add i31 %empty_49, i31 %shl_ln" [fcc_combined/main.cpp:90]   --->   Operation 240 'add' 'empty_50' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_50, i1 0" [fcc_combined/main.cpp:90]   --->   Operation 241 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_2, i32 %dwt_read" [fcc_combined/main.cpp:90]   --->   Operation 242 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %cmp36319, void %._crit_edge288, void %.lr.ph287" [fcc_combined/main.cpp:91]   --->   Operation 243 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_51, i32 1, i32 31" [fcc_combined/main.cpp:91]   --->   Operation 244 'partselect' 'trunc_ln7' <Predicate = (cmp36319)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:91]   --->   Operation 245 'sext' 'sext_ln91' <Predicate = (cmp36319)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln91" [fcc_combined/main.cpp:91]   --->   Operation 246 'getelementptr' 'gmem_addr_1' <Predicate = (cmp36319)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i64 %i_3" [fcc_combined/main.cpp:92]   --->   Operation 247 'trunc' 'trunc_ln92' <Predicate = (cmp36319)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 248 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 248 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 249 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 249 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 250 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 250 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 251 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 251 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i5 %trunc_ln92" [fcc_combined/main.cpp:92]   --->   Operation 252 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 253 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 254 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 254 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 255 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 255 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 256 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 256 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 257 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 257 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 258 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 258 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln92 = mul i15 %zext_ln92, i15 1000" [fcc_combined/main.cpp:92]   --->   Operation 259 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [fcc_combined/main.cpp:91]   --->   Operation 260 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 25 <SV = 22> <Delay = 2.52>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln91, void %.split6, i31 0, void %.lr.ph287" [fcc_combined/main.cpp:91]   --->   Operation 261 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %j, i31 1" [fcc_combined/main.cpp:91]   --->   Operation 262 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:91]   --->   Operation 263 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:91]   --->   Operation 265 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 266 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split6, void %._crit_edge288.loopexit" [fcc_combined/main.cpp:91]   --->   Operation 267 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %j" [fcc_combined/main.cpp:92]   --->   Operation 268 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (1.94ns)   --->   "%add_ln92 = add i15 %mul_ln92, i15 %trunc_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 269 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 270 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 270 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 3.25>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:91]   --->   Operation 271 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i15 %add_ln92" [fcc_combined/main.cpp:92]   --->   Operation 272 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 273 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 %gmem_addr_1_read, i15 %dwbuf_V_addr" [fcc_combined/main.cpp:92]   --->   Operation 274 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 275 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 28 <SV = 23> <Delay = 0.00>
ST_28 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge288"   --->   Operation 276 'br' 'br_ln0' <Predicate = (cmp36319)> <Delay = 0.00>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph292"   --->   Operation 277 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.97>
ST_29 : Operation 278 [4/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 278 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 6.97>
ST_30 : Operation 279 [3/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 279 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 6.97>
ST_31 : Operation 280 [2/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 280 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 6.97>
ST_32 : Operation 281 [1/5] (6.97ns)   --->   "%mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96" [fcc_combined/main.cpp:96]   --->   Operation 281 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51" [fcc_combined/main.cpp:96]   --->   Operation 282 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 33 <SV = 17> <Delay = 5.25>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i96 0, void %.lr.ph302.preheader, i96 %add_ln96_2, void %._crit_edge298.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 283 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%i_5 = phi i64 0, void %.lr.ph302.preheader, i64 %select_ln96_3, void %._crit_edge298.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 284 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph302.preheader, i32 %add_ln97, void %._crit_edge298.loopexit" [fcc_combined/main.cpp:97]   --->   Operation 285 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 286 [1/1] (4.43ns)   --->   "%add_ln96_2 = add i96 %indvar_flatten, i96 1" [fcc_combined/main.cpp:96]   --->   Operation 286 'add' 'add_ln96_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 288 [1/1] (3.12ns)   --->   "%icmp_ln96 = icmp_eq  i96 %indvar_flatten, i96 %mul_ln96" [fcc_combined/main.cpp:96]   --->   Operation 288 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %._crit_edge298.loopexit, void %._crit_edge303.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 289 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (3.52ns)   --->   "%add_ln96 = add i64 %i_5, i64 1" [fcc_combined/main.cpp:96]   --->   Operation 290 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 291 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i32 %j_1, i32 %xdim_read" [fcc_combined/main.cpp:97]   --->   Operation 291 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [1/1] (0.69ns)   --->   "%select_ln96 = select i1 %icmp_ln97, i32 0, i32 %j_1" [fcc_combined/main.cpp:96]   --->   Operation 292 'select' 'select_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96" [fcc_combined/main.cpp:96]   --->   Operation 293 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 294 'trunc' 'trunc_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 295 [1/1] (0.68ns)   --->   "%select_ln96_2 = select i1 %icmp_ln97, i10 %trunc_ln96, i10 %trunc_ln96_1" [fcc_combined/main.cpp:96]   --->   Operation 295 'select' 'select_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%select_ln96_1_v_cast = zext i10 %select_ln96_2" [fcc_combined/main.cpp:96]   --->   Operation 296 'zext' 'select_ln96_1_v_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 297 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000" [fcc_combined/main.cpp:96]   --->   Operation 297 'mul' 'mul_ln1118' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln96"   --->   Operation 298 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i15 %trunc_ln1118"   --->   Operation 299 'zext' 'zext_ln1118' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 300 [1/1] (0.00ns)   --->   "%dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 300 'getelementptr' 'dx_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 301 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 301 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_33 : Operation 302 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 302 'load' 'x_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 34 <SV = 18> <Delay = 3.41>
ST_34 : Operation 303 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000" [fcc_combined/main.cpp:96]   --->   Operation 303 'mul' 'mul_ln1118' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 304 [1/1] (1.73ns)   --->   "%add_ln96_1 = add i10 %select_ln96_2, i10 %trunc_ln53_2" [fcc_combined/main.cpp:96]   --->   Operation 304 'add' 'add_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i10 %add_ln96_1" [fcc_combined/main.cpp:96]   --->   Operation 305 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln96_2" [fcc_combined/main.cpp:96]   --->   Operation 306 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 307 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:96]   --->   Operation 307 'load' 'dy_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_34 : Operation 308 [1/1] (1.48ns)   --->   "%select_ln96_3 = select i1 %icmp_ln97, i64 %add_ln96, i64 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 308 'select' 'select_ln96_3' <Predicate = (!icmp_ln96)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 309 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 309 'load' 'x_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_34 : Operation 310 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %select_ln96, i32 1" [fcc_combined/main.cpp:97]   --->   Operation 310 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 2.10>
ST_35 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i10 %select_ln96_2" [fcc_combined/main.cpp:96]   --->   Operation 311 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_35 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000" [fcc_combined/main.cpp:96]   --->   Operation 312 'mul' 'mul_ln1118' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 313 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln96_3" [fcc_combined/main.cpp:96]   --->   Operation 313 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_35 : Operation 314 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:96]   --->   Operation 314 'load' 'dy_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_35 : Operation 315 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:96]   --->   Operation 315 'load' 'dy_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_35 : Operation 316 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i15 %mul_ln1118, i15 %trunc_ln1118"   --->   Operation 316 'add' 'add_ln1118' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 317 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 317 'load' 'x_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 36 <SV = 20> <Delay = 5.35>
ST_36 : Operation 318 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:96]   --->   Operation 318 'load' 'dy_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_36 : Operation 319 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:96]   --->   Operation 319 'load' 'dy_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:96]   --->   Operation 320 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 321 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i15 %mul_ln1118, i15 %trunc_ln1118"   --->   Operation 321 'add' 'add_ln1118' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i15 %add_ln1118"   --->   Operation 322 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 323 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 324 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 325 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i15 %wbuf_V_addr"   --->   Operation 325 'load' 'wbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_36 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %x_load_1"   --->   Operation 326 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_36 : Operation 327 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1"   --->   Operation 327 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 328 [2/2] (3.25ns)   --->   "%lhs_2 = load i15 %dwbuf_V_addr_1"   --->   Operation 328 'load' 'lhs_2' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 37 <SV = 21> <Delay = 4.30>
ST_37 : Operation 329 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:96]   --->   Operation 329 'load' 'dy_load_1' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i16 %dy_load_1" [fcc_combined/main.cpp:96]   --->   Operation 330 'sext' 'sext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_37 : Operation 331 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i15 %wbuf_V_addr"   --->   Operation 331 'load' 'wbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_37 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %wbuf_V_load"   --->   Operation 332 'sext' 'sext_ln1192' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_37 : Operation 333 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96"   --->   Operation 333 'mul' 'mul_ln1192' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 334 [3/3] (1.68ns)   --->   "%lhs = load i10 %dx_addr_2"   --->   Operation 334 'load' 'lhs' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 335 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1"   --->   Operation 335 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 336 [1/2] (3.25ns)   --->   "%lhs_2 = load i15 %dwbuf_V_addr_1"   --->   Operation 336 'load' 'lhs_2' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 38 <SV = 22> <Delay = 2.10>
ST_38 : Operation 337 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96"   --->   Operation 337 'mul' 'mul_ln1192' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 338 [2/3] (1.68ns)   --->   "%lhs = load i10 %dx_addr_2"   --->   Operation 338 'load' 'lhs' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1"   --->   Operation 339 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 340 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_38 : Operation 341 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 341 'add' 'ret_V_1' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 342 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96"   --->   Operation 342 'mul' 'mul_ln1192' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 343 [1/3] (1.68ns)   --->   "%lhs = load i10 %dx_addr_2"   --->   Operation 343 'load' 'lhs' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 344 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 344 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_39 : Operation 345 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 345 'add' 'ret_V' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 346 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 346 'add' 'ret_V_1' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 347 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i15 %dwbuf_V_addr_1"   --->   Operation 348 'store' 'store_ln708' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 40 <SV = 24> <Delay = 5.35>
ST_40 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_8_VITIS_LOOP_97_9_str"   --->   Operation 349 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 350 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 350 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:97]   --->   Operation 351 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 352 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 352 'add' 'ret_V' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 353 'partselect' 'trunc_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_40 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln, i10 %dx_addr_2"   --->   Operation 354 'store' 'store_ln708' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_40 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 1.58>
ST_41 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge303"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_41 : Operation 357 [1/1] (1.58ns)   --->   "%br_ln103 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:103]   --->   Operation 357 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>

State 42 <SV = 19> <Delay = 3.25>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%i_7 = phi i31 0, void %._crit_edge303, i31 %add_ln103, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:103]   --->   Operation 358 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (2.52ns)   --->   "%add_ln103 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:103]   --->   Operation 359 'add' 'add_ln103' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%i_7_cast = zext i31 %i_7" [fcc_combined/main.cpp:103]   --->   Operation 360 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 361 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 362 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i32 %i_7_cast, i32 %ydim_read" [fcc_combined/main.cpp:103]   --->   Operation 362 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 363 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 363 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge308.loopexit" [fcc_combined/main.cpp:103]   --->   Operation 364 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_7"   --->   Operation 365 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 366 'zext' 'zext_ln703' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 367 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 367 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 368 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 368 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_42 : Operation 369 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 369 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_42 : Operation 370 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 370 'load' 'dy_load' <Predicate = (!icmp_ln103)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 43 <SV = 20> <Delay = 3.25>
ST_43 : Operation 371 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 371 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 372 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 372 'load' 'dy_load' <Predicate = (!icmp_ln103)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 44 <SV = 21> <Delay = 7.01>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:103]   --->   Operation 373 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_44 : Operation 374 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 374 'load' 'dy_load' <Predicate = (!icmp_ln103)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_44 : Operation 375 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 375 'add' 'add_ln703' <Predicate = (!icmp_ln103)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 376 'store' 'store_ln703' <Predicate = (!icmp_ln103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_44 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 377 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 45 <SV = 20> <Delay = 1.58>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln90, void %._crit_edge343, void %.lr.ph317.preheader" [fcc_combined/main.cpp:107]   --->   Operation 378 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (1.58ns)   --->   "%br_ln107 = br void %.lr.ph317" [fcc_combined/main.cpp:107]   --->   Operation 379 'br' 'br_ln107' <Predicate = (icmp_ln90)> <Delay = 1.58>

State 46 <SV = 21> <Delay = 6.91>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%i_8 = phi i64 %add_ln107, void %._crit_edge313, i64 0, void %.lr.ph317.preheader" [fcc_combined/main.cpp:107]   --->   Operation 380 'phi' 'i_8' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (3.52ns)   --->   "%add_ln107 = add i64 %i_8, i64 1" [fcc_combined/main.cpp:107]   --->   Operation 381 'add' 'add_ln107' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 382 [1/1] (2.77ns)   --->   "%icmp_ln107 = icmp_eq  i64 %i_8, i64 %p_cast9" [fcc_combined/main.cpp:107]   --->   Operation 382 'icmp' 'icmp_ln107' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split16, void %._crit_edge343.loopexit" [fcc_combined/main.cpp:107]   --->   Operation 383 'br' 'br_ln107' <Predicate = (!fwprop_read & icmp_ln90)> <Delay = 0.00>
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %i_8" [fcc_combined/main.cpp:107]   --->   Operation 384 'trunc' 'trunc_ln107' <Predicate = (!fwprop_read & icmp_ln90 & !icmp_ln107)> <Delay = 0.00>
ST_46 : Operation 385 [2/2] (6.91ns)   --->   "%empty_55 = mul i31 %trunc_ln107, i31 %trunc_ln49" [fcc_combined/main.cpp:107]   --->   Operation 385 'mul' 'empty_55' <Predicate = (!fwprop_read & icmp_ln90 & !icmp_ln107)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge343"   --->   Operation 386 'br' 'br_ln0' <Predicate = (!fwprop_read & icmp_ln90 & icmp_ln107)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (2.55ns)   --->   "%indvars_iv_next31 = add i32 %indvars_iv30, i32 4294967264"   --->   Operation 387 'add' 'indvars_iv_next31' <Predicate = (icmp_ln107) | (!icmp_ln90) | (fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 388 [1/1] (2.55ns)   --->   "%indvars_iv_next29 = add i32 %indvars_iv28, i32 4294967264"   --->   Operation 388 'add' 'indvars_iv_next29' <Predicate = (icmp_ln107) | (!icmp_ln90) | (fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 389 'br' 'br_ln0' <Predicate = (icmp_ln107) | (!icmp_ln90) | (fwprop_read)> <Delay = 0.00>

State 47 <SV = 22> <Delay = 6.91>
ST_47 : Operation 390 [1/2] (6.91ns)   --->   "%empty_55 = mul i31 %trunc_ln107, i31 %trunc_ln49" [fcc_combined/main.cpp:107]   --->   Operation 390 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 5.07>
ST_48 : Operation 391 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [fcc_combined/main.cpp:107]   --->   Operation 391 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 392 [1/1] (2.52ns)   --->   "%empty_56 = add i31 %empty_55, i31 %shl_ln" [fcc_combined/main.cpp:107]   --->   Operation 392 'add' 'empty_56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_56, i1 0" [fcc_combined/main.cpp:107]   --->   Operation 393 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 394 [1/1] (2.55ns)   --->   "%empty_57 = add i32 %tmp_4, i32 %dwt_read" [fcc_combined/main.cpp:107]   --->   Operation 394 'add' 'empty_57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %cmp36319, void %._crit_edge313, void %.lr.ph312" [fcc_combined/main.cpp:108]   --->   Operation 395 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_57, i32 1, i32 31" [fcc_combined/main.cpp:108]   --->   Operation 396 'partselect' 'trunc_ln3' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i31 %trunc_ln3" [fcc_combined/main.cpp:108]   --->   Operation 397 'sext' 'sext_ln108' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln108" [fcc_combined/main.cpp:108]   --->   Operation 398 'getelementptr' 'gmem_addr_3' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i64 %i_8" [fcc_combined/main.cpp:109]   --->   Operation 399 'trunc' 'trunc_ln109' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i5 %trunc_ln109" [fcc_combined/main.cpp:109]   --->   Operation 400 'zext' 'zext_ln109' <Predicate = (cmp36319)> <Delay = 0.00>
ST_48 : Operation 401 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 401 'mul' 'mul_ln109' <Predicate = (cmp36319)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 24> <Delay = 2.15>
ST_49 : Operation 402 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 402 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 25> <Delay = 2.15>
ST_50 : Operation 403 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 403 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 26> <Delay = 7.30>
ST_51 : Operation 404 [1/1] (7.30ns)   --->   "%empty_58 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:108]   --->   Operation 404 'writereq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 405 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109 = mul i15 %zext_ln109, i15 1000" [fcc_combined/main.cpp:109]   --->   Operation 405 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln108 = br void" [fcc_combined/main.cpp:108]   --->   Operation 406 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 52 <SV = 27> <Delay = 5.19>
ST_52 : Operation 407 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln108, void %.split14, i31 0, void %.lr.ph312" [fcc_combined/main.cpp:108]   --->   Operation 407 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 408 [1/1] (2.52ns)   --->   "%add_ln108 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:108]   --->   Operation 408 'add' 'add_ln108' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 409 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:108]   --->   Operation 409 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 411 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:108]   --->   Operation 411 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 412 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 412 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split14, void %._crit_edge313.loopexit" [fcc_combined/main.cpp:108]   --->   Operation 413 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i31 %j_4" [fcc_combined/main.cpp:109]   --->   Operation 414 'trunc' 'trunc_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 415 [1/1] (1.94ns)   --->   "%add_ln109 = add i15 %mul_ln109, i15 %trunc_ln109_1" [fcc_combined/main.cpp:109]   --->   Operation 415 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i15 %add_ln109" [fcc_combined/main.cpp:109]   --->   Operation 416 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 417 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln109_1" [fcc_combined/main.cpp:109]   --->   Operation 417 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 418 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i15 %dwbuf_V_addr_2" [fcc_combined/main.cpp:109]   --->   Operation 418 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 53 <SV = 28> <Delay = 3.25>
ST_53 : Operation 419 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i15 %dwbuf_V_addr_2" [fcc_combined/main.cpp:109]   --->   Operation 419 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>

State 54 <SV = 29> <Delay = 7.30>
ST_54 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fcc_combined/main.cpp:108]   --->   Operation 420 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 421 [1/1] (7.30ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:109]   --->   Operation 421 'write' 'write_ln109' <Predicate = (!icmp_ln108)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 55 <SV = 28> <Delay = 7.30>
ST_55 : Operation 423 [5/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 423 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 29> <Delay = 7.30>
ST_56 : Operation 424 [4/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 424 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 30> <Delay = 7.30>
ST_57 : Operation 425 [3/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 425 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 426 [2/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 426 'writeresp' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 427 [1/5] (7.30ns)   --->   "%empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:107]   --->   Operation 427 'writeresp' 'empty_60' <Predicate = (cmp36319)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln107 = br void %._crit_edge313" [fcc_combined/main.cpp:107]   --->   Operation 428 'br' 'br_ln107' <Predicate = (cmp36319)> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph317"   --->   Operation 429 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 60 <SV = 11> <Delay = 5.72>
ST_60 : Operation 430 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln65, void %.split18, i32 0, void %.lr.ph322.preheader" [fcc_combined/main.cpp:65]   --->   Operation 430 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 431 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %i_1, i32 1" [fcc_combined/main.cpp:65]   --->   Operation 431 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 432 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i_1, i32 %xdim_read" [fcc_combined/main.cpp:65]   --->   Operation 433 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split18, void %._crit_edge323.loopexit" [fcc_combined/main.cpp:65]   --->   Operation 434 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %i_1" [fcc_combined/main.cpp:66]   --->   Operation 435 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %trunc_ln66" [fcc_combined/main.cpp:66]   --->   Operation 436 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 437 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 437 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 438 [3/3] (3.25ns)   --->   "%store_ln66 = store i16 0, i10 %dx_addr" [fcc_combined/main.cpp:66]   --->   Operation 438 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 61 <SV = 12> <Delay = 3.25>
ST_61 : Operation 439 [2/3] (3.25ns)   --->   "%store_ln66 = store i16 0, i10 %dx_addr" [fcc_combined/main.cpp:66]   --->   Operation 439 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 62 <SV = 13> <Delay = 3.25>
ST_62 : Operation 440 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:65]   --->   Operation 440 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_62 : Operation 441 [1/3] (3.25ns)   --->   "%store_ln66 = store i16 0, i10 %dx_addr" [fcc_combined/main.cpp:66]   --->   Operation 441 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_62 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph322"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 63 <SV = 12> <Delay = 2.47>
ST_63 : Operation 443 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:69]   --->   Operation 443 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %._crit_edge343, void %.lr.ph332.preheader" [fcc_combined/main.cpp:69]   --->   Operation 444 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 445 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.lr.ph332" [fcc_combined/main.cpp:69]   --->   Operation 445 'br' 'br_ln69' <Predicate = (icmp_ln69)> <Delay = 1.58>

State 64 <SV = 13> <Delay = 6.91>
ST_64 : Operation 446 [1/1] (0.00ns)   --->   "%i_4 = phi i64 %add_ln69, void %._crit_edge328, i64 0, void %.lr.ph332.preheader" [fcc_combined/main.cpp:69]   --->   Operation 446 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 447 [1/1] (3.52ns)   --->   "%add_ln69 = add i64 %i_4, i64 1" [fcc_combined/main.cpp:69]   --->   Operation 447 'add' 'add_ln69' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 448 [1/1] (2.77ns)   --->   "%icmp_ln69_1 = icmp_eq  i64 %i_4, i64 %p_cast9" [fcc_combined/main.cpp:69]   --->   Operation 448 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %.split22, void %.lr.ph342.preheader" [fcc_combined/main.cpp:69]   --->   Operation 449 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %i_4" [fcc_combined/main.cpp:69]   --->   Operation 450 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_64 : Operation 451 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %trunc_ln69, i31 %trunc_ln49" [fcc_combined/main.cpp:69]   --->   Operation 451 'mul' 'empty_44' <Predicate = (!icmp_ln69_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln76 = br void %.lr.ph342" [fcc_combined/main.cpp:76]   --->   Operation 452 'br' 'br_ln76' <Predicate = (icmp_ln69_1)> <Delay = 1.58>

State 65 <SV = 14> <Delay = 6.91>
ST_65 : Operation 453 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %trunc_ln69, i31 %trunc_ln49" [fcc_combined/main.cpp:69]   --->   Operation 453 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 15> <Delay = 5.07>
ST_66 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [fcc_combined/main.cpp:69]   --->   Operation 454 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 455 [1/1] (2.52ns)   --->   "%empty_45 = add i31 %empty_44, i31 %shl_ln" [fcc_combined/main.cpp:69]   --->   Operation 455 'add' 'empty_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0" [fcc_combined/main.cpp:69]   --->   Operation 456 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 457 [1/1] (2.55ns)   --->   "%empty_46 = add i32 %tmp_3, i32 %wt_read" [fcc_combined/main.cpp:69]   --->   Operation 457 'add' 'empty_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %cmp36319, void %._crit_edge328, void %.lr.ph327" [fcc_combined/main.cpp:70]   --->   Operation 458 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31" [fcc_combined/main.cpp:70]   --->   Operation 459 'partselect' 'trunc_ln2' <Predicate = (cmp36319)> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:70]   --->   Operation 460 'sext' 'sext_ln70' <Predicate = (cmp36319)> <Delay = 0.00>
ST_66 : Operation 461 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln70" [fcc_combined/main.cpp:70]   --->   Operation 461 'getelementptr' 'gmem_addr_2' <Predicate = (cmp36319)> <Delay = 0.00>
ST_66 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i64 %i_4" [fcc_combined/main.cpp:71]   --->   Operation 462 'trunc' 'trunc_ln71' <Predicate = (cmp36319)> <Delay = 0.00>

State 67 <SV = 16> <Delay = 7.30>
ST_67 : Operation 463 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 463 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 17> <Delay = 7.30>
ST_68 : Operation 464 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 464 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 18> <Delay = 7.30>
ST_69 : Operation 465 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 465 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 19> <Delay = 7.30>
ST_70 : Operation 466 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 466 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %trunc_ln71" [fcc_combined/main.cpp:71]   --->   Operation 467 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 468 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 468 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 20> <Delay = 7.30>
ST_71 : Operation 469 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 469 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 470 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 470 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 21> <Delay = 7.30>
ST_72 : Operation 471 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 471 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 472 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 472 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 22> <Delay = 7.30>
ST_73 : Operation 473 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 473 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 474 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 %zext_ln71, i15 1000" [fcc_combined/main.cpp:71]   --->   Operation 474 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 475 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [fcc_combined/main.cpp:70]   --->   Operation 475 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 74 <SV = 23> <Delay = 2.52>
ST_74 : Operation 476 [1/1] (0.00ns)   --->   "%j_2 = phi i31 %add_ln70, void %.split20, i31 0, void %.lr.ph327" [fcc_combined/main.cpp:70]   --->   Operation 476 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 477 [1/1] (2.52ns)   --->   "%add_ln70 = add i31 %j_2, i31 1" [fcc_combined/main.cpp:70]   --->   Operation 477 'add' 'add_ln70' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 478 [1/1] (0.00ns)   --->   "%j_2_cast = zext i31 %j_2" [fcc_combined/main.cpp:70]   --->   Operation 478 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 479 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %j_2_cast, i32 %xdim_read" [fcc_combined/main.cpp:70]   --->   Operation 480 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 481 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 481 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split20, void %._crit_edge328.loopexit" [fcc_combined/main.cpp:70]   --->   Operation 482 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i31 %j_2" [fcc_combined/main.cpp:71]   --->   Operation 483 'trunc' 'trunc_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_74 : Operation 484 [1/1] (1.94ns)   --->   "%add_ln71 = add i15 %mul_ln71, i15 %trunc_ln71_1" [fcc_combined/main.cpp:71]   --->   Operation 484 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 24> <Delay = 7.30>
ST_75 : Operation 485 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:71]   --->   Operation 485 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 25> <Delay = 3.25>
ST_76 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fcc_combined/main.cpp:70]   --->   Operation 486 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_76 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i15 %add_ln71" [fcc_combined/main.cpp:71]   --->   Operation 487 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_76 : Operation 488 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln71_1" [fcc_combined/main.cpp:71]   --->   Operation 488 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_76 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %gmem_addr_2_read, i15 %wbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 489 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_76 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 490 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 77 <SV = 24> <Delay = 0.00>
ST_77 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge328"   --->   Operation 491 'br' 'br_ln0' <Predicate = (cmp36319)> <Delay = 0.00>
ST_77 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph332"   --->   Operation 492 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 78 <SV = 14> <Delay = 3.52>
ST_78 : Operation 493 [1/1] (0.00ns)   --->   "%i_6 = phi i64 %add_ln76, void %._crit_edge338.loopexit, i64 0, void %.lr.ph342.preheader" [fcc_combined/main.cpp:76]   --->   Operation 493 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 494 [1/1] (3.52ns)   --->   "%add_ln76 = add i64 %i_6, i64 1" [fcc_combined/main.cpp:76]   --->   Operation 494 'add' 'add_ln76' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 495 [1/1] (2.77ns)   --->   "%icmp_ln76 = icmp_eq  i64 %i_6, i64 %p_cast9" [fcc_combined/main.cpp:76]   --->   Operation 495 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split25, void %._crit_edge343.loopexit45" [fcc_combined/main.cpp:76]   --->   Operation 496 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %i_6" [fcc_combined/main.cpp:78]   --->   Operation 497 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i10 %trunc_ln78" [fcc_combined/main.cpp:78]   --->   Operation 498 'zext' 'zext_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 499 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 499 'mul' 'mul_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge343"   --->   Operation 500 'br' 'br_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 79 <SV = 15> <Delay = 2.15>
ST_79 : Operation 501 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 501 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 16> <Delay = 4.98>
ST_80 : Operation 502 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 502 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 503 [1/1] (1.73ns)   --->   "%add_ln78 = add i10 %trunc_ln78, i10 %trunc_ln53_2" [fcc_combined/main.cpp:78]   --->   Operation 503 'add' 'add_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %add_ln78" [fcc_combined/main.cpp:78]   --->   Operation 504 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 505 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln78_1" [fcc_combined/main.cpp:78]   --->   Operation 505 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 506 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:78]   --->   Operation 506 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln78_1" [fcc_combined/main.cpp:78]   --->   Operation 507 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>

State 81 <SV = 17> <Delay = 3.25>
ST_81 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [fcc_combined/main.cpp:76]   --->   Operation 508 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 509 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln78 = mul i15 %zext_ln78, i15 1000" [fcc_combined/main.cpp:78]   --->   Operation 509 'mul' 'mul_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 510 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:78]   --->   Operation 510 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_81 : Operation 511 [1/1] (1.58ns)   --->   "%br_ln80 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:80]   --->   Operation 511 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 82 <SV = 18> <Delay = 2.55>
ST_82 : Operation 512 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.split25, i32 %add_ln80, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:80]   --->   Operation 512 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 513 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %j_3, i32 1" [fcc_combined/main.cpp:80]   --->   Operation 513 'add' 'add_ln80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 514 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:80]   --->   Operation 514 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge338.loopexit" [fcc_combined/main.cpp:80]   --->   Operation 515 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %j_3"   --->   Operation 516 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_82 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i15 %trunc_ln1116"   --->   Operation 517 'zext' 'zext_ln1116' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_82 : Operation 518 [1/1] (1.94ns)   --->   "%add_ln1116 = add i15 %mul_ln78, i15 %trunc_ln1116"   --->   Operation 518 'add' 'add_ln1116' <Predicate = (!icmp_ln80)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 519 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 519 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_82 : Operation 520 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 520 'load' 'x_load_2' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 83 <SV = 19> <Delay = 3.25>
ST_83 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i15 %add_ln1116"   --->   Operation 521 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_83 : Operation 522 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 522 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_83 : Operation 523 [2/2] (3.25ns)   --->   "%r_V = load i15 %wbuf_V_addr_2"   --->   Operation 523 'load' 'r_V' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_83 : Operation 524 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 524 'load' 'x_load_2' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 84 <SV = 20> <Delay = 4.30>
ST_84 : Operation 525 [1/2] (3.25ns)   --->   "%r_V = load i15 %wbuf_V_addr_2"   --->   Operation 525 'load' 'r_V' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32000> <RAM>
ST_84 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 526 'sext' 'sext_ln727' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_84 : Operation 527 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 527 'load' 'x_load_2' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_84 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load_2"   --->   Operation 528 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_84 : Operation 529 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 529 'mul' 'mul_ln727' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 21> <Delay = 1.05>
ST_85 : Operation 530 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 530 'mul' 'mul_ln727' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 22> <Delay = 2.10>
ST_86 : Operation 531 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split25, i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:78]   --->   Operation 531 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 532 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 532 'mul' 'mul_ln727' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 533 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 533 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_86 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 534 'add' 'ret_V_2' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 23> <Delay = 4.20>
ST_87 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln81 = store i16 %rhs, i10 %y_addr" [fcc_combined/main.cpp:81]   --->   Operation 535 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_87 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 537 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [fcc_combined/main.cpp:80]   --->   Operation 537 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_87 : Operation 538 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 538 'add' 'ret_V_2' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_2, i32 13, i32 28"   --->   Operation 539 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_87 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 540 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 88 <SV = 24> <Delay = 0.00>
ST_88 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph342"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 89 <SV = 11> <Delay = 6.91>
ST_89 : Operation 542 [1/2] (6.91ns)   --->   "%mul156 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 542 'mul' 'mul156' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 12> <Delay = 2.47>
ST_90 : Operation 543 [1/1] (2.47ns)   --->   "%icmp_ln119 = icmp_sgt  i32 %mul156, i32 0" [fcc_combined/main.cpp:119]   --->   Operation 543 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:119]   --->   Operation 544 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %mul156" [fcc_combined/main.cpp:119]   --->   Operation 545 'trunc' 'trunc_ln119' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [fcc_combined/main.cpp:119]   --->   Operation 546 'partselect' 'trunc_ln4' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:119]   --->   Operation 547 'sext' 'sext_ln119' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [fcc_combined/main.cpp:119]   --->   Operation 548 'partselect' 'trunc_ln119_1' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i31 %trunc_ln119_1" [fcc_combined/main.cpp:119]   --->   Operation 549 'sext' 'sext_ln119_1' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_90 : Operation 550 [1/1] (1.58ns)   --->   "%br_ln119 = br void" [fcc_combined/main.cpp:119]   --->   Operation 550 'br' 'br_ln119' <Predicate = (icmp_ln119)> <Delay = 1.58>

State 91 <SV = 13> <Delay = 2.52>
ST_91 : Operation 551 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln119, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:120]   --->   Operation 551 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 552 [1/1] (2.52ns)   --->   "%add_ln119 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:119]   --->   Operation 552 'add' 'add_ln119' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 553 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 553 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 554 [1/1] (2.47ns)   --->   "%icmp_ln119_1 = icmp_eq  i31 %i_2, i31 %trunc_ln119" [fcc_combined/main.cpp:119]   --->   Operation 554 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 555 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 555 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119_1, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:119]   --->   Operation 556 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i31 %i_2" [fcc_combined/main.cpp:120]   --->   Operation 557 'zext' 'zext_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 558 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln120" [fcc_combined/main.cpp:120]   --->   Operation 558 'getelementptr' 'x_addr' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 559 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:120]   --->   Operation 559 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_91 : Operation 560 [1/1] (2.52ns)   --->   "%add_ln120 = add i32 %zext_ln120, i32 %sext_ln119" [fcc_combined/main.cpp:120]   --->   Operation 560 'add' 'add_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 561 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln120" [fcc_combined/main.cpp:120]   --->   Operation 561 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 562 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln120" [fcc_combined/main.cpp:121]   --->   Operation 562 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_91 : Operation 563 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 563 'load' 'dx_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_91 : Operation 564 [1/1] (2.52ns)   --->   "%add_ln121 = add i32 %zext_ln120, i32 %sext_ln119_1" [fcc_combined/main.cpp:121]   --->   Operation 564 'add' 'add_ln121' <Predicate = (!icmp_ln119_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 565 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln121" [fcc_combined/main.cpp:121]   --->   Operation 565 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 92 <SV = 14> <Delay = 1.68>
ST_92 : Operation 566 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:120]   --->   Operation 566 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_92 : Operation 567 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 567 'load' 'dx_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 93 <SV = 15> <Delay = 7.30>
ST_93 : Operation 568 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:120]   --->   Operation 568 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_93 : Operation 569 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [fcc_combined/main.cpp:120]   --->   Operation 569 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 570 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 570 'load' 'dx_load' <Predicate = (!icmp_ln119_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 94 <SV = 16> <Delay = 7.30>
ST_94 : Operation 571 [1/1] (7.30ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load, i2 3" [fcc_combined/main.cpp:120]   --->   Operation 571 'write' 'write_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 572 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [fcc_combined/main.cpp:121]   --->   Operation 572 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 17> <Delay = 7.30>
ST_95 : Operation 573 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 573 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 574 [1/1] (7.30ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [fcc_combined/main.cpp:121]   --->   Operation 574 'write' 'write_ln121' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 18> <Delay = 7.30>
ST_96 : Operation 575 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 575 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 576 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 576 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 19> <Delay = 7.30>
ST_97 : Operation 577 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 577 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 578 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 578 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 20> <Delay = 7.30>
ST_98 : Operation 579 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 579 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 580 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 580 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 21> <Delay = 7.30>
ST_99 : Operation 581 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:120]   --->   Operation 581 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 582 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 582 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 22> <Delay = 7.30>
ST_100 : Operation 583 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:119]   --->   Operation 583 'specloopname' 'specloopname_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_100 : Operation 584 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:121]   --->   Operation 584 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 585 'br' 'br_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 101 <SV = 14> <Delay = 0.00>
ST_101 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 586 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln119)> <Delay = 0.00>
ST_101 : Operation 587 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [fcc_combined/main.cpp:127]   --->   Operation 587 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'ydim' [60]  (1 ns)
	'sub' operation ('sub_ln41', fcc_combined/main.cpp:41) [73]  (2.55 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fcc_combined/main.cpp:43) [88]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 9>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:43) with incoming values : ('add_ln43', fcc_combined/main.cpp:43) [92]  (0 ns)
	'add' operation ('add_ln43', fcc_combined/main.cpp:43) [93]  (2.52 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:44) [103]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:44) [102]  (0 ns)
	'store' operation ('store_ln44', fcc_combined/main.cpp:44) of variable 'gmem_addr_read', fcc_combined/main.cpp:44 on array 'bbuf.V', fcc_combined/main.cpp:36 [104]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('cmp36319') [109]  (2.47 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'phi' operation ('k', fcc_combined/main.cpp:49) with incoming values : ('add_ln49', fcc_combined/main.cpp:49) [119]  (0 ns)
	'mul' operation ('mul_ln53', fcc_combined/main.cpp:53) [130]  (6.92 ns)

 <State 14>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln90', fcc_combined/main.cpp:90) [141]  (2.47 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln96', fcc_combined/main.cpp:96) [190]  (6.98 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_49', fcc_combined/main.cpp:90) [153]  (6.91 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_50', fcc_combined/main.cpp:90) [154]  (2.52 ns)
	'add' operation ('empty_51', fcc_combined/main.cpp:90) [156]  (2.55 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:91) [162]  (7.3 ns)

 <State 25>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:91) with incoming values : ('add_ln91', fcc_combined/main.cpp:91) [168]  (0 ns)
	'add' operation ('add_ln91', fcc_combined/main.cpp:91) [169]  (2.52 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:92) [181]  (7.3 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', fcc_combined/main.cpp:92) [180]  (0 ns)
	'store' operation ('store_ln92', fcc_combined/main.cpp:92) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:92 on array 'dwbuf.V', fcc_combined/main.cpp:38 [182]  (3.25 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln96', fcc_combined/main.cpp:96) [190]  (6.98 ns)

 <State 30>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln96', fcc_combined/main.cpp:96) [190]  (6.98 ns)

 <State 31>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln96', fcc_combined/main.cpp:96) [190]  (6.98 ns)

 <State 32>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln96', fcc_combined/main.cpp:96) [190]  (6.98 ns)

 <State 33>: 5.26ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:96) with incoming values : ('select_ln96_3', fcc_combined/main.cpp:96) [194]  (0 ns)
	'add' operation ('add_ln96', fcc_combined/main.cpp:96) [201]  (3.52 ns)
	'select' operation ('select_ln96_2', fcc_combined/main.cpp:96) [207]  (0.687 ns)
	'mul' operation of DSP[224] ('mul_ln1118', fcc_combined/main.cpp:96) [210]  (1.05 ns)

 <State 34>: 3.41ns
The critical path consists of the following:
	'add' operation ('add_ln96_1', fcc_combined/main.cpp:96) [214]  (1.73 ns)
	'getelementptr' operation ('dy_addr_1', fcc_combined/main.cpp:96) [216]  (0 ns)
	'load' operation ('dy_load_2', fcc_combined/main.cpp:96) on array 'dy' [217]  (1.68 ns)

 <State 35>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[224] ('mul_ln1118', fcc_combined/main.cpp:96) [210]  (0 ns)
	'add' operation of DSP[224] ('add_ln1118') [224]  (2.1 ns)

 <State 36>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[224] ('add_ln1118') [224]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr') [226]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:35 [228]  (3.25 ns)

 <State 37>: 4.3ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:35 [228]  (3.25 ns)
	'mul' operation of DSP[234] ('mul_ln1192') [230]  (1.05 ns)

 <State 38>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[243] ('mul_ln1192_1') [240]  (0 ns)
	'add' operation of DSP[243] ('ret.V') [243]  (2.1 ns)

 <State 39>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[243] ('ret.V') [243]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dwbuf.V', fcc_combined/main.cpp:38 [245]  (3.25 ns)

 <State 40>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[234] ('ret.V') [234]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln' on array 'dx' [236]  (3.25 ns)

 <State 41>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:103) with incoming values : ('add_ln103', fcc_combined/main.cpp:103) [253]  (1.59 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:103) with incoming values : ('add_ln103', fcc_combined/main.cpp:103) [253]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [264]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:39 [265]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:39 [265]  (3.25 ns)

 <State 44>: 7.01ns
The critical path consists of the following:
	'load' operation ('dy_load') on array 'dy' [267]  (1.68 ns)
	'add' operation ('add_ln703') [268]  (2.08 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:39 [269]  (3.25 ns)

 <State 45>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:107) with incoming values : ('add_ln107', fcc_combined/main.cpp:107) [276]  (1.59 ns)

 <State 46>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:107) with incoming values : ('add_ln107', fcc_combined/main.cpp:107) [276]  (0 ns)
	'mul' operation ('empty_55', fcc_combined/main.cpp:107) [283]  (6.91 ns)

 <State 47>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_55', fcc_combined/main.cpp:107) [283]  (6.91 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_56', fcc_combined/main.cpp:107) [284]  (2.52 ns)
	'add' operation ('empty_57', fcc_combined/main.cpp:107) [286]  (2.55 ns)

 <State 49>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[295] ('mul_ln109', fcc_combined/main.cpp:109) [295]  (2.15 ns)

 <State 50>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[295] ('mul_ln109', fcc_combined/main.cpp:109) [295]  (2.15 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:108) [292]  (7.3 ns)

 <State 52>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:108) with incoming values : ('add_ln108', fcc_combined/main.cpp:108) [298]  (0 ns)
	'add' operation ('add_ln109', fcc_combined/main.cpp:109) [308]  (1.94 ns)
	'getelementptr' operation ('dwbuf_V_addr_2', fcc_combined/main.cpp:109) [310]  (0 ns)
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:109) on array 'dwbuf.V', fcc_combined/main.cpp:38 [311]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:109) on array 'dwbuf.V', fcc_combined/main.cpp:38 [311]  (3.25 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fcc_combined/main.cpp:109) [312]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:107) [315]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:107) [315]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:107) [315]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:107) [315]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:107) [315]  (7.3 ns)

 <State 60>: 5.73ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:65) with incoming values : ('add_ln65', fcc_combined/main.cpp:65) [324]  (0 ns)
	'getelementptr' operation ('dx_addr', fcc_combined/main.cpp:66) [333]  (0 ns)
	'store' operation ('store_ln66', fcc_combined/main.cpp:66) of constant 0 on array 'dx' [334]  (3.25 ns)
	blocking operation 2.47 ns on control path)

 <State 61>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln66', fcc_combined/main.cpp:66) of constant 0 on array 'dx' [334]  (3.25 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln66', fcc_combined/main.cpp:66) of constant 0 on array 'dx' [334]  (3.25 ns)

 <State 63>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln69', fcc_combined/main.cpp:69) [337]  (2.47 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:69) with incoming values : ('add_ln69', fcc_combined/main.cpp:69) [342]  (0 ns)
	'mul' operation ('empty_44', fcc_combined/main.cpp:69) [349]  (6.91 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_44', fcc_combined/main.cpp:69) [349]  (6.91 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_45', fcc_combined/main.cpp:69) [350]  (2.52 ns)
	'add' operation ('empty_46', fcc_combined/main.cpp:69) [352]  (2.55 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:70) [358]  (7.3 ns)

 <State 74>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:70) with incoming values : ('add_ln70', fcc_combined/main.cpp:70) [364]  (0 ns)
	'add' operation ('add_ln70', fcc_combined/main.cpp:70) [365]  (2.52 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:71) [377]  (7.3 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1', fcc_combined/main.cpp:71) [376]  (0 ns)
	'store' operation ('store_ln71', fcc_combined/main.cpp:71) of variable 'gmem_addr_2_read', fcc_combined/main.cpp:71 on array 'wbuf.V', fcc_combined/main.cpp:35 [378]  (3.25 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 3.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:76) with incoming values : ('add_ln76', fcc_combined/main.cpp:76) [387]  (0 ns)
	'add' operation ('add_ln76', fcc_combined/main.cpp:76) [388]  (3.52 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[395] ('mul_ln78', fcc_combined/main.cpp:78) [395]  (2.15 ns)

 <State 80>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln78', fcc_combined/main.cpp:78) [396]  (1.73 ns)
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:78) [398]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:78) on array 'bbuf.V', fcc_combined/main.cpp:36 [399]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:78) on array 'bbuf.V', fcc_combined/main.cpp:36 [399]  (3.25 ns)

 <State 82>: 2.55ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:80) with incoming values : ('add_ln80', fcc_combined/main.cpp:80) [404]  (0 ns)
	'add' operation ('add_ln80', fcc_combined/main.cpp:80) [405]  (2.55 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_2') [416]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:35 [417]  (3.25 ns)

 <State 84>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:35 [417]  (3.25 ns)
	'mul' operation of DSP[424] ('mul_ln727') [422]  (1.05 ns)

 <State 85>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[424] ('mul_ln727') [422]  (1.05 ns)

 <State 86>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:78) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:78) ('trunc_ln708_2') [403]  (0 ns)
	'add' operation of DSP[424] ('ret.V') [424]  (2.1 ns)

 <State 87>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[424] ('ret.V') [424]  (2.1 ns)
	'phi' operation ('rhs', fcc_combined/main.cpp:78) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:78) ('trunc_ln708_2') [403]  (0 ns)
	'add' operation of DSP[424] ('ret.V') [424]  (2.1 ns)

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul156') [438]  (6.91 ns)

 <State 90>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln119', fcc_combined/main.cpp:119) [439]  (2.47 ns)

 <State 91>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:120) with incoming values : ('add_ln119', fcc_combined/main.cpp:119) [449]  (0 ns)
	'add' operation ('add_ln119', fcc_combined/main.cpp:119) [450]  (2.52 ns)

 <State 92>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load', fcc_combined/main.cpp:120) on array 'x' [459]  (1.68 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:120) [462]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (fcc_combined/main.cpp:120) [463]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:120) [464]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:120) [464]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:120) [464]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:120) [464]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:120) [464]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:121) [471]  (7.3 ns)

 <State 101>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
