//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Tue Sep  2 19:52:27 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n127_3,
  ff_border_detect_14,
  n1177_9,
  w_status_border_detect,
  w_pre_vram_refresh,
  ff_vram_refresh,
  ff_v_active_8,
  ff_color_latched,
  w_sprite_collision,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n961_39,
  n962_37,
  ff_vram_address_16_7,
  n959_44,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n127_3;
input ff_border_detect_14;
input n1177_9;
input w_status_border_detect;
input w_pre_vram_refresh;
input ff_vram_refresh;
input ff_v_active_8;
input ff_color_latched;
input w_sprite_collision;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n961_39;
output n962_37;
output ff_vram_address_16_7;
output n959_44;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n255_8;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n961_40;
wire n961_41;
wire n962_36;
wire n962_38;
wire n962_39;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire n966_43;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_vram_address_13_7;
wire n1061_11;
wire n1061_12;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n391_5;
wire n959_41;
wire n960_38;
wire n960_39;
wire n964_37;
wire n965_43;
wire n965_44;
wire n1061_13;
wire n1061_14;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1064_15;
wire n1064_16;
wire n387_6;
wire n392_6;
wire n919_6;
wire n1795_5;
wire ff_vram_address_inc_8;
wire ff_vram_write_8;
wire n1664_6;
wire n202_6;
wire n201_6;
wire n1064_18;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_10;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n959_46;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire ff_vram_valid_11;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n47_8;
wire n254_10;
wire n923_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s31 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT3 n966_s32 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_46),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT3 n960_s22 (
    .F(n960_36),
    .I0(n959_46),
    .I1(w_status_border_position[6]),
    .I2(n960_37) 
);
defparam n960_s22.INIT=8'h0D;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n961_39),
    .I1(w_sprite_collision_y[5]),
    .I2(n961_40),
    .I3(n961_41) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(n962_36),
    .I1(n962_37),
    .I2(n962_38),
    .I3(n962_39) 
);
defparam n962_s21.INIT=16'h0B00;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n961_39),
    .I1(w_sprite_collision_y[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_46),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s34 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s34.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(n966_42),
    .I1(n966_43),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'h77F0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(n127_3),
    .I2(ff_vram_valid_11),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_10),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(ff_border_detect_14),
    .I1(n1061_11),
    .I2(n1061_12),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h40FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s33 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s33.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(ff_border_detect_14),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(n1064_18),
    .I1(ff_line_interrupt_enable),
    .I2(ff_border_detect_14) 
);
defparam n1064_s4.INIT=8'h5C;
  LUT3 n255_s3 (
    .F(n255_8),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n255_s3.INIT=8'hF4;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_41),
    .I3(n962_37) 
);
defparam n959_s25.INIT=16'h0700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n961_39),
    .I2(w_status_color[7]),
    .I3(n959_44) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(n960_39),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s23.INIT=16'h0C0A;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s23.INIT=16'h1000;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n962_37) 
);
defparam n961_s24.INIT=16'h7F00;
  LUT4 n961_s25 (
    .F(n961_41),
    .I0(w_status_color[5]),
    .I1(n959_44),
    .I2(w_status_border_position[5]),
    .I3(n959_46) 
);
defparam n961_s25.INIT=16'hB0BB;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s22.INIT=16'hCA00;
  LUT2 n962_s23 (
    .F(n962_37),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n962_s23.INIT=4'h1;
  LUT2 n962_s24 (
    .F(n962_38),
    .I0(w_status_border_position[4]),
    .I1(n959_46) 
);
defparam n962_s24.INIT=4'h4;
  LUT4 n962_s25 (
    .F(n962_39),
    .I0(w_sprite_collision_y[4]),
    .I1(n961_39),
    .I2(w_status_color[4]),
    .I3(n959_44) 
);
defparam n962_s25.INIT=16'hB0BB;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n962_37) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_status_color[3]),
    .I1(n959_44),
    .I2(w_status_border_position[3]),
    .I3(n959_46) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(n965_43),
    .I2(n965_44),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s24.INIT=16'h0F77;
  LUT3 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=8'h35;
  LUT2 n966_s28 (
    .F(n966_43),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n966_s28.INIT=4'h1;
  LUT2 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh) 
);
defparam ff_vram_valid_s4.INIT=4'h1;
  LUT2 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s6.INIT=4'h1;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s5 (
    .F(n1061_11),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1061_13) 
);
defparam n1061_s5.INIT=16'h1000;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(n1061_14),
    .I1(n1061_15),
    .I2(n1061_16),
    .I3(n1061_17) 
);
defparam n1061_s6.INIT=16'h8000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s5.INIT=16'h9009;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(ff_border_detect_14),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[1]),
    .I3(n1064_15) 
);
defparam n1064_s6.INIT=16'h4100;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_v_active_8),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h9000;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(ff_color_latched),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'hC500;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=16'h3FF5;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3500;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT2 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=4'h8;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s26.INIT=16'hC0AF;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s7.INIT=16'h0100;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s8.INIT=16'h0100;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1061_s9.INIT=16'h4000;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1061_s10.INIT=16'h1000;
  LUT3 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]) 
);
defparam n1061_s11.INIT=8'h01;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=16'h4000;
  LUT4 ff_vram_address_inc_s4 (
    .F(ff_vram_address_inc_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_address_inc_s4.INIT=16'h10FF;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_11),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1064_s11 (
    .F(n1064_18),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1064_s11.INIT=16'h0004;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s6.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n959_s30 (
    .F(n959_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s30.INIT=16'h0004;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s7.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_11),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(w_pulse2),
    .D(n255_8),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s30 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s29 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_9,
  reg_50hz_mode,
  ff_v_en_8,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_9;
input reg_50hz_mode;
input ff_v_en_8;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_5;
wire n380_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n429_8;
wire n429_9;
wire n428_8;
wire n428_9;
wire n427_8;
wire n427_9;
wire n159_8;
wire n103_8;
wire n100_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_6;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire n380_7;
wire n380_9;
wire n380_10;
wire ff_v_active_9;
wire ff_v_active_10;
wire n138_8;
wire ff_interleaving_page_12;
wire n101_10;
wire n103_10;
wire n380_12;
wire n156_10;
wire n157_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n452_8;
wire n58_10;
wire n59_9;
wire n95_12;
wire n98_10;
wire n100_10;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_8),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y_0[8]),
    .I2(w_screen_pos_y_0[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n380_4),
    .I1(ff_blink_counter_3_9),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(ff_interleaving_page_9),
    .I1(ff_interleaving_page_12),
    .I2(ff_blink_counter_3_10),
    .I3(ff_blink_counter_3_8) 
);
defparam ff_interleaving_page_s3.INIT=16'h4F00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT3 n390_s1 (
    .F(n390_6),
    .I0(ff_blink_counter_3_9),
    .I1(n390_7),
    .I2(reg_interleaving_mode) 
);
defparam n390_s1.INIT=8'h40;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(ff_interleaving_page_12),
    .I1(n430_8),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(ff_interleaving_page_12),
    .I1(n429_8),
    .I2(n429_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'hD000;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(ff_interleaving_page_12),
    .I1(n428_8),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'hD000;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_10) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_10),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_half_count[5]),
    .I1(n100_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y[4]),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n430_8),
    .I1(n427_8),
    .I2(n428_8),
    .I3(n429_8) 
);
defparam ff_interleaving_page_s4.INIT=16'h0001;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h7F80;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s3.INIT=8'hCA;
  LUT3 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n429_s3.INIT=8'hCA;
  LUT2 n429_s4 (
    .F(n429_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n429_s4.INIT=4'h9;
  LUT3 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n428_s3.INIT=8'hCA;
  LUT3 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n428_s4.INIT=8'hE1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n100_s3 (
    .F(n100_8),
    .I0(ff_half_count[4]),
    .I1(n101_10) 
);
defparam n100_s3.INIT=4'h8;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_10) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n138_s3.INIT=4'h4;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(w_v_count[7]),
    .I1(n380_7),
    .I2(n103_9),
    .I3(n380_12) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(reg_50hz_mode),
    .I1(n380_9),
    .I2(n380_10),
    .I3(ff_v_en_8) 
);
defparam n380_s3.INIT=16'h1000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT3 n380_s4 (
    .F(n380_7),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n380_s4.INIT=8'h07;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s6.INIT=16'hEFF7;
  LUT2 n380_s7 (
    .F(n380_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]) 
);
defparam n380_s7.INIT=4'h1;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n138_s4.INIT=16'h0100;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam ff_interleaving_page_s6.INIT=16'h0001;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n380_s8 (
    .F(n380_12),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n380_s8.INIT=16'h1000;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n156_s4.INIT=16'h8000;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s4.INIT=16'h7F80;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n100_s4 (
    .F(n100_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[5]),
    .I3(n100_8) 
);
defparam n100_s4.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_4colors_mode,
  w_next_0_4,
  n440_5,
  n438_7,
  w_screen_v_active,
  n6_8,
  reg_display_on,
  w_4colors_mode_5,
  w_address_s_16_9,
  n317_8,
  n88_10,
  n1245_5,
  reg_left_mask,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_address_s_16_6,
  w_address_s_16_7,
  ff_vram_address_16_7,
  w_address_s_6_10,
  w_sprite_mode2,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  n776_23,
  n256_11,
  n256_12,
  n772_35,
  n776_26,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_4colors_mode;
input w_next_0_4;
input n440_5;
input n438_7;
input w_screen_v_active;
input n6_8;
input reg_display_on;
input w_4colors_mode_5;
input w_address_s_16_9;
input n317_8;
input n88_10;
input n1245_5;
input reg_left_mask;
input w_sprite_mode2_4;
input w_sprite_mode2_5;
input w_address_s_16_6;
input w_address_s_16_7;
input ff_vram_address_16_7;
input w_address_s_6_10;
input w_sprite_mode2;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [7:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output n776_23;
output n256_11;
output n256_12;
output n772_35;
output n776_26;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram4_3_6;
wire ff_screen_h_in_active_9;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_6;
wire n1346_6;
wire n1347_6;
wire n1348_6;
wire n1349_5;
wire n1349_6;
wire n1350_5;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_6;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_5;
wire n1370_5;
wire n1371_5;
wire n1372_5;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_5;
wire n772_30;
wire n772_31;
wire n772_32;
wire n773_30;
wire n773_31;
wire n774_30;
wire n774_31;
wire n775_30;
wire n775_31;
wire n776_24;
wire n776_25;
wire n777_23;
wire n777_24;
wire n777_25;
wire n778_23;
wire n779_23;
wire n779_24;
wire n779_25;
wire n804_26;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n976_14;
wire n976_15;
wire n977_14;
wire n977_15;
wire n978_14;
wire n978_15;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_next_vram4_3_7;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire n182_8;
wire n179_8;
wire n706_8;
wire n705_7;
wire n704_7;
wire n704_8;
wire n703_7;
wire n703_9;
wire n702_7;
wire n702_8;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n690_7;
wire n690_8;
wire n511_7;
wire n511_8;
wire n138_9;
wire n256_10;
wire n256_13;
wire n1345_7;
wire n1345_8;
wire n1346_7;
wire n1347_7;
wire n1348_7;
wire n1349_7;
wire n1349_8;
wire n1350_7;
wire n1350_8;
wire n1351_6;
wire n1351_7;
wire n1352_6;
wire n1352_7;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_7;
wire n1357_8;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1361_6;
wire n1362_6;
wire n1363_6;
wire n1364_6;
wire n1365_7;
wire n1369_6;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1390_7;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n772_33;
wire n772_34;
wire n772_36;
wire n773_32;
wire n774_32;
wire n775_32;
wire n776_28;
wire n777_26;
wire n777_27;
wire n778_24;
wire n779_26;
wire n779_27;
wire n779_28;
wire n975_16;
wire n976_16;
wire n977_16;
wire n978_16;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n991_19;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_36;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_28;
wire n1342_28;
wire n1343_28;
wire n1343_29;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_11;
wire ff_next_vram6_7_11;
wire n706_9;
wire n706_12;
wire n705_8;
wire n705_9;
wire n704_9;
wire n704_10;
wire n703_10;
wire n703_11;
wire n702_9;
wire n702_10;
wire n702_11;
wire n701_9;
wire n700_10;
wire n699_10;
wire n698_10;
wire n696_10;
wire n696_12;
wire n696_13;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_13;
wire n695_14;
wire n695_16;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n693_9;
wire n693_11;
wire n692_10;
wire n692_11;
wire n691_9;
wire n691_10;
wire n691_11;
wire n691_12;
wire n690_9;
wire n511_9;
wire n511_10;
wire n1345_9;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1349_9;
wire n1353_7;
wire n1354_7;
wire n1355_7;
wire n1356_7;
wire n1357_9;
wire n1357_10;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1365_8;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_8;
wire n1373_9;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1377_7;
wire n1378_7;
wire n1379_7;
wire n1380_7;
wire n1381_8;
wire n1385_7;
wire n1386_7;
wire n1387_7;
wire n1388_7;
wire n1389_8;
wire n1389_9;
wire n1390_8;
wire n1391_8;
wire n1392_8;
wire n1393_7;
wire n1394_7;
wire n1395_7;
wire n1396_7;
wire n1397_8;
wire n777_28;
wire n778_25;
wire n1341_29;
wire n1342_29;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n706_13;
wire n706_14;
wire n706_15;
wire n706_16;
wire n706_17;
wire n705_10;
wire n705_11;
wire n704_11;
wire n704_12;
wire n704_13;
wire n703_12;
wire n703_13;
wire n702_13;
wire n700_12;
wire n699_11;
wire n698_12;
wire n697_12;
wire n695_17;
wire n695_18;
wire n694_16;
wire n694_17;
wire n693_12;
wire n693_14;
wire n693_15;
wire n691_13;
wire n691_15;
wire n690_10;
wire n511_13;
wire n701_11;
wire n699_12;
wire n691_16;
wire n696_17;
wire n701_15;
wire n178_10;
wire n692_15;
wire n693_17;
wire n694_19;
wire n706_19;
wire n698_14;
wire ff_next_vram6_7_13;
wire n138_11;
wire ff_pattern7_7_7;
wire n706_21;
wire ff_next_vram4_7_11;
wire ff_next_vram1_7_11;
wire ff_next_vram0_7_9;
wire n1342_31;
wire n1341_31;
wire n701_17;
wire n700_14;
wire n511_15;
wire n692_17;
wire n691_18;
wire n692_19;
wire n693_19;
wire n696_19;
wire n702_15;
wire n695_20;
wire n706_23;
wire n1357_12;
wire n1350_10;
wire n779_31;
wire n703_16;
wire ff_next_vram6_3_9;
wire n1348_10;
wire n1347_10;
wire n1346_10;
wire n1345_11;
wire n703_18;
wire n776_30;
wire ff_next_vram4_7_13;
wire ff_next_vram6_7_15;
wire n1627_7;
wire n511_17;
wire ff_next_vram3_7_10;
wire n1337_38;
wire n1368_8;
wire n1367_8;
wire n1366_8;
wire n1365_10;
wire n511_19;
wire n1400_9;
wire n1399_9;
wire n1398_9;
wire n1392_10;
wire n1391_10;
wire n1390_10;
wire n1389_11;
wire n1384_9;
wire n1383_9;
wire n1382_9;
wire n1376_10;
wire n1375_10;
wire n1374_10;
wire n1373_11;
wire n1360_10;
wire n1359_10;
wire n1358_10;
wire n1357_14;
wire n1352_9;
wire n1351_9;
wire n1350_12;
wire n998_19;
wire ff_next_vram3_3_10;
wire n182_11;
wire ff_pos_x_5_14;
wire n697_14;
wire ff_next_vram2_3_11;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s15 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s15.INIT=8'hCA;
  LUT2 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_11),
    .I1(n1345_6) 
);
defparam n1345_s1.INIT=4'hE;
  LUT2 n1346_s1 (
    .F(n1346_4),
    .I0(n1346_10),
    .I1(n1346_6) 
);
defparam n1346_s1.INIT=4'hE;
  LUT2 n1347_s1 (
    .F(n1347_4),
    .I0(n1347_10),
    .I1(n1347_6) 
);
defparam n1347_s1.INIT=4'hE;
  LUT2 n1348_s1 (
    .F(n1348_4),
    .I0(n1348_10),
    .I1(n1348_6) 
);
defparam n1348_s1.INIT=4'hE;
  LUT4 n1349_s1 (
    .F(n1349_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1349_5),
    .I3(n1349_6) 
);
defparam n1349_s1.INIT=16'hF044;
  LUT2 n1353_s1 (
    .F(n1353_4),
    .I0(n1345_11),
    .I1(n1353_5) 
);
defparam n1353_s1.INIT=4'hE;
  LUT2 n1354_s1 (
    .F(n1354_4),
    .I0(n1346_10),
    .I1(n1354_5) 
);
defparam n1354_s1.INIT=4'hE;
  LUT2 n1355_s1 (
    .F(n1355_4),
    .I0(n1347_10),
    .I1(n1355_5) 
);
defparam n1355_s1.INIT=4'hE;
  LUT2 n1356_s1 (
    .F(n1356_4),
    .I0(n1348_10),
    .I1(n1356_5) 
);
defparam n1356_s1.INIT=4'hE;
  LUT2 n1361_s1 (
    .F(n1361_4),
    .I0(n1345_11),
    .I1(n1361_5) 
);
defparam n1361_s1.INIT=4'hE;
  LUT2 n1362_s1 (
    .F(n1362_4),
    .I0(n1346_10),
    .I1(n1362_5) 
);
defparam n1362_s1.INIT=4'hE;
  LUT2 n1363_s1 (
    .F(n1363_4),
    .I0(n1347_10),
    .I1(n1363_5) 
);
defparam n1363_s1.INIT=4'hE;
  LUT2 n1364_s1 (
    .F(n1364_4),
    .I0(n1348_10),
    .I1(n1364_5) 
);
defparam n1364_s1.INIT=4'hE;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_10),
    .I1(n1365_6),
    .I2(n1349_6),
    .I3(n1357_12) 
);
defparam n1365_s1.INIT=16'hFFE0;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1366_8),
    .I1(n1366_6),
    .I2(n1349_6),
    .I3(n1350_10) 
);
defparam n1366_s1.INIT=16'hFFE0;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1367_8),
    .I1(n1367_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1349_6) 
);
defparam n1367_s1.INIT=16'h11F0;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1368_8),
    .I1(n1368_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1349_6) 
);
defparam n1368_s1.INIT=16'h11F0;
  LUT2 n1369_s1 (
    .F(n1369_4),
    .I0(n1345_11),
    .I1(n1369_5) 
);
defparam n1369_s1.INIT=4'hE;
  LUT2 n1370_s1 (
    .F(n1370_4),
    .I0(n1346_10),
    .I1(n1370_5) 
);
defparam n1370_s1.INIT=4'hE;
  LUT2 n1371_s1 (
    .F(n1371_4),
    .I0(n1347_10),
    .I1(n1371_5) 
);
defparam n1371_s1.INIT=4'hE;
  LUT2 n1372_s1 (
    .F(n1372_4),
    .I0(n1348_10),
    .I1(n1372_5) 
);
defparam n1372_s1.INIT=4'hE;
  LUT2 n1377_s1 (
    .F(n1377_4),
    .I0(n1345_11),
    .I1(n1377_5) 
);
defparam n1377_s1.INIT=4'hE;
  LUT2 n1378_s1 (
    .F(n1378_4),
    .I0(n1346_10),
    .I1(n1378_5) 
);
defparam n1378_s1.INIT=4'hE;
  LUT2 n1379_s1 (
    .F(n1379_4),
    .I0(n1347_10),
    .I1(n1379_5) 
);
defparam n1379_s1.INIT=4'hE;
  LUT2 n1380_s1 (
    .F(n1380_4),
    .I0(n1348_10),
    .I1(n1380_5) 
);
defparam n1380_s1.INIT=4'hE;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1381_5),
    .I3(n1349_6) 
);
defparam n1381_s1.INIT=16'hF044;
  LUT2 n1385_s1 (
    .F(n1385_4),
    .I0(n1345_11),
    .I1(n1385_5) 
);
defparam n1385_s1.INIT=4'hE;
  LUT2 n1386_s1 (
    .F(n1386_4),
    .I0(n1346_10),
    .I1(n1386_5) 
);
defparam n1386_s1.INIT=4'hE;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n1347_10),
    .I1(n1387_5) 
);
defparam n1387_s1.INIT=4'hE;
  LUT2 n1388_s1 (
    .F(n1388_4),
    .I0(n1348_10),
    .I1(n1388_5) 
);
defparam n1388_s1.INIT=4'hE;
  LUT2 n1393_s1 (
    .F(n1393_4),
    .I0(n1345_11),
    .I1(n1393_5) 
);
defparam n1393_s1.INIT=4'hE;
  LUT2 n1394_s1 (
    .F(n1394_4),
    .I0(n1346_10),
    .I1(n1394_5) 
);
defparam n1394_s1.INIT=4'hE;
  LUT2 n1395_s1 (
    .F(n1395_4),
    .I0(n1347_10),
    .I1(n1395_5) 
);
defparam n1395_s1.INIT=4'hE;
  LUT2 n1396_s1 (
    .F(n1396_4),
    .I0(n1348_10),
    .I1(n1396_5) 
);
defparam n1396_s1.INIT=4'hE;
  LUT4 n1397_s1 (
    .F(n1397_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1397_5),
    .I3(n1349_6) 
);
defparam n1397_s1.INIT=16'hF044;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_31),
    .I2(n772_32) 
);
defparam n772_s21.INIT=8'h3A;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(n773_30),
    .I1(n773_31),
    .I2(n772_32) 
);
defparam n773_s21.INIT=8'h3A;
  LUT3 n774_s21 (
    .F(n774_29),
    .I0(n774_30),
    .I1(n774_31),
    .I2(n772_32) 
);
defparam n774_s21.INIT=8'h3A;
  LUT3 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n775_31),
    .I2(n772_32) 
);
defparam n775_s21.INIT=8'h3A;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(n776_23),
    .I1(n752_9),
    .I2(n776_24),
    .I3(n776_25) 
);
defparam n776_s18.INIT=16'hEF00;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n777_23),
    .I1(n777_24),
    .I2(w_screen_mode_vram_rdata[2]),
    .I3(n777_25) 
);
defparam n777_s18.INIT=16'hFB00;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(n777_23),
    .I1(n777_24),
    .I2(w_screen_mode_vram_rdata[1]),
    .I3(n778_23) 
);
defparam n778_s18.INIT=16'hFB00;
  LUT3 n779_s18 (
    .F(n779_22),
    .I0(n779_23),
    .I1(n779_24),
    .I2(n779_25) 
);
defparam n779_s18.INIT=8'h01;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n967_17),
    .I1(n748_9),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hC5;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n968_17),
    .I1(n749_9),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hC5;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n969_17),
    .I1(n750_9),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hC5;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n970_17),
    .I1(n751_9),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hC5;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n971_18),
    .I1(n752_9),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hCA;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n753_9),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hCA;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n973_18),
    .I1(n754_9),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hCA;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n755_9),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hCA;
  LUT3 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(ff_phase[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT3 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(ff_phase[1]) 
);
defparam n976_s9.INIT=8'h35;
  LUT3 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(ff_phase[1]) 
);
defparam n977_s9.INIT=8'h35;
  LUT3 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(ff_phase[1]) 
);
defparam n978_s9.INIT=8'h35;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h3A;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h3A;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h3A;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h3A;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n983_15),
    .I1(n748_9),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hC5;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n749_9),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hC5;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n750_9),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hC5;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n751_9),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hC5;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_16),
    .I1(n752_9),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hCA;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n988_16),
    .I1(n753_9),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hCA;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n989_16),
    .I1(n754_9),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hCA;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n990_16),
    .I1(n755_9),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hCA;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1337_38) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1337_38) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1337_38) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1337_38) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1337_38) 
);
defparam n1341_s21.INIT=16'hF044;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1337_38) 
);
defparam n1342_s21.INIT=16'hF044;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1337_38) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1337_38) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT2 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(ff_next_vram4_3_7),
    .I1(ff_next_vram4_7_11) 
);
defparam ff_next_vram4_3_s2.INIT=4'h4;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(n256_9),
    .I1(ff_screen_h_in_active_10) 
);
defparam ff_screen_h_in_active_s4.INIT=4'h7;
  LUT2 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(n998_19),
    .I1(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=4'h4;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_next_vram6_7_15),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]),
    .I3(ff_next_vram6_7_13) 
);
defparam ff_next_vram6_7_s3.INIT=16'hCA00;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_26),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(n440_5),
    .I1(ff_next_vram4_7_13),
    .I2(ff_phase[2]),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=16'hFF80;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_26),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT4 n706_s1 (
    .F(n706_6),
    .I0(n706_21),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n706_8),
    .I3(n438_7) 
);
defparam n706_s1.INIT=16'h4F00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n706_21),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n705_7),
    .I3(n438_7) 
);
defparam n705_s1.INIT=16'h4F00;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n438_7) 
);
defparam n704_s1.INIT=8'hB0;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_16),
    .I2(n703_9),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT3 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n438_7) 
);
defparam n702_s1.INIT=8'hD0;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(w_pos_x[5]),
    .I2(n701_8),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'h8F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'h4F00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT3 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n438_7) 
);
defparam n693_s1.INIT=8'hD0;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n696_8),
    .I2(n692_8),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT3 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n438_7) 
);
defparam n691_s1.INIT=8'hD0;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h7800;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(n256_12),
    .I3(n256_13) 
);
defparam n256_s4.INIT=16'h35FF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s3 (
    .F(n1345_6),
    .I0(n1345_7),
    .I1(ff_pattern1[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1345_s3.INIT=16'h5C00;
  LUT4 n1346_s3 (
    .F(n1346_6),
    .I0(n1346_7),
    .I1(ff_pattern1[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1346_s3.INIT=16'h5C00;
  LUT4 n1347_s3 (
    .F(n1347_6),
    .I0(n1347_7),
    .I1(ff_pattern1[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1347_s3.INIT=16'h5C00;
  LUT4 n1348_s3 (
    .F(n1348_6),
    .I0(n1348_7),
    .I1(ff_pattern1[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1348_s3.INIT=16'h5C00;
  LUT4 n1349_s2 (
    .F(n1349_5),
    .I0(n1349_7),
    .I1(n1349_8),
    .I2(ff_pattern1[3]),
    .I3(n1345_8) 
);
defparam n1349_s2.INIT=16'hEEF0;
  LUT2 n1349_s3 (
    .F(n1349_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1349_s3.INIT=4'h8;
  LUT4 n1350_s2 (
    .F(n1350_5),
    .I0(n1350_7),
    .I1(n1350_8),
    .I2(ff_pattern1[2]),
    .I3(n1345_8) 
);
defparam n1350_s2.INIT=16'hEEF0;
  LUT4 n1351_s2 (
    .F(n1351_5),
    .I0(n1351_6),
    .I1(n1351_7),
    .I2(ff_pattern1[1]),
    .I3(n1345_8) 
);
defparam n1351_s2.INIT=16'hEEF0;
  LUT4 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_6),
    .I1(n1352_7),
    .I2(ff_pattern1[0]),
    .I3(n1345_8) 
);
defparam n1352_s2.INIT=16'hEEF0;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(n1353_6),
    .I1(ff_pattern2[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1353_s2.INIT=16'h5C00;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_6),
    .I1(ff_pattern2[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1354_s2.INIT=16'h5C00;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_6),
    .I1(ff_pattern2[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1355_s2.INIT=16'h5C00;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(ff_pattern2[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1356_s2.INIT=16'h5C00;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_7),
    .I1(n1357_8),
    .I2(ff_pattern2[3]),
    .I3(n1345_8) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(ff_pattern2[2]),
    .I3(n1345_8) 
);
defparam n1358_s2.INIT=16'hEEF0;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(ff_pattern2[1]),
    .I3(n1345_8) 
);
defparam n1359_s2.INIT=16'hEEF0;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_pattern2[0]),
    .I3(n1345_8) 
);
defparam n1360_s2.INIT=16'hEEF0;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern3[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1361_s2.INIT=16'h5C00;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(ff_pattern3[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1362_s2.INIT=16'h5C00;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(ff_pattern3[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1363_s2.INIT=16'h5C00;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(ff_pattern3[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1364_s2.INIT=16'h5C00;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_7),
    .I3(n1345_8) 
);
defparam n1365_s3.INIT=16'hCA00;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_7),
    .I3(n1345_8) 
);
defparam n1366_s3.INIT=16'hCA00;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_7),
    .I3(n1345_8) 
);
defparam n1367_s3.INIT=16'h3500;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_7),
    .I3(n1345_8) 
);
defparam n1368_s3.INIT=16'h3500;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_6),
    .I1(ff_pattern4[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1369_s2.INIT=16'h5C00;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n1370_6),
    .I1(ff_pattern4[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1370_s2.INIT=16'h5C00;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n1371_6),
    .I1(ff_pattern4[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1371_s2.INIT=16'h5C00;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n1372_6),
    .I1(ff_pattern4[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1372_s2.INIT=16'h5C00;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(ff_pattern4[3]),
    .I3(n1345_8) 
);
defparam n1373_s2.INIT=16'hEEF0;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(ff_pattern4[2]),
    .I3(n1345_8) 
);
defparam n1374_s2.INIT=16'hEEF0;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(ff_pattern4[1]),
    .I3(n1345_8) 
);
defparam n1375_s2.INIT=16'hEEF0;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(ff_pattern4[0]),
    .I3(n1345_8) 
);
defparam n1376_s2.INIT=16'hEEF0;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(n1377_6),
    .I1(ff_pattern5[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1377_s2.INIT=16'h5C00;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(ff_pattern5[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1378_s2.INIT=16'h5C00;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(ff_pattern5[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1379_s2.INIT=16'h5C00;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(ff_pattern5[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1380_s2.INIT=16'h5C00;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern5[3]),
    .I3(n1345_8) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(ff_pattern5[2]),
    .I3(n1345_8) 
);
defparam n1382_s2.INIT=16'hEEF0;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(ff_pattern5[1]),
    .I3(n1345_8) 
);
defparam n1383_s2.INIT=16'hEEF0;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(ff_pattern5[0]),
    .I3(n1345_8) 
);
defparam n1384_s2.INIT=16'hEEF0;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern6[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1385_s2.INIT=16'h5C00;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(ff_pattern6[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1386_s2.INIT=16'h5C00;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(ff_pattern6[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1387_s2.INIT=16'h5C00;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(ff_pattern6[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1388_s2.INIT=16'h5C00;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern6[3]),
    .I3(n1345_8) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_7),
    .I2(ff_pattern6[2]),
    .I3(n1345_8) 
);
defparam n1390_s2.INIT=16'hEEF0;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(n1345_8) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[0]),
    .I3(n1345_8) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern7[7]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1393_s2.INIT=16'h5C00;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1394_s2.INIT=16'h5C00;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1395_s2.INIT=16'h5C00;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(ff_pattern7[4]),
    .I2(n1345_8),
    .I3(n1349_6) 
);
defparam n1396_s2.INIT=16'h5C00;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern7[3]),
    .I3(n1345_8) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(ff_pattern7[2]),
    .I3(n1345_8) 
);
defparam n1398_s2.INIT=16'hEEF0;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(ff_pattern7[1]),
    .I3(n1345_8) 
);
defparam n1399_s2.INIT=16'hEEF0;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(ff_pattern7[0]),
    .I3(n1345_8) 
);
defparam n1400_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT3 n772_s22 (
    .F(n772_30),
    .I0(n772_33),
    .I1(n748_9),
    .I2(n772_34) 
);
defparam n772_s22.INIT=8'hAC;
  LUT4 n772_s23 (
    .F(n772_31),
    .I0(n748_9),
    .I1(n776_24),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s23.INIT=16'h0777;
  LUT3 n772_s24 (
    .F(n772_32),
    .I0(n772_35),
    .I1(reg_screen_mode[2]),
    .I2(n772_36) 
);
defparam n772_s24.INIT=8'h0D;
  LUT3 n773_s22 (
    .F(n773_30),
    .I0(n773_32),
    .I1(n749_9),
    .I2(n772_34) 
);
defparam n773_s22.INIT=8'hAC;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(n749_9),
    .I1(n776_24),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_vram_interleave) 
);
defparam n773_s23.INIT=16'h0777;
  LUT3 n774_s22 (
    .F(n774_30),
    .I0(n774_32),
    .I1(n750_9),
    .I2(n772_34) 
);
defparam n774_s22.INIT=8'hAC;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(n750_9),
    .I1(n776_24),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s23.INIT=16'h0777;
  LUT3 n775_s22 (
    .F(n775_30),
    .I0(n775_32),
    .I1(n751_9),
    .I2(n772_34) 
);
defparam n775_s22.INIT=8'hAC;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(n751_9),
    .I1(n776_24),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_vram_interleave) 
);
defparam n775_s23.INIT=16'h0777;
  LUT2 n776_s19 (
    .F(n776_23),
    .I0(reg_screen_mode[2]),
    .I1(n772_35) 
);
defparam n776_s19.INIT=4'h4;
  LUT3 n776_s20 (
    .F(n776_24),
    .I0(n776_26),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5) 
);
defparam n776_s20.INIT=8'h07;
  LUT4 n776_s21 (
    .F(n776_25),
    .I0(w_address_s_16_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n776_30),
    .I3(n776_28) 
);
defparam n776_s21.INIT=16'h000D;
  LUT3 n777_s19 (
    .F(n777_23),
    .I0(w_vram_interleave),
    .I1(w_4colors_mode_5),
    .I2(n317_8) 
);
defparam n777_s19.INIT=8'h01;
  LUT2 n777_s20 (
    .F(n777_24),
    .I0(n772_34),
    .I1(n777_26) 
);
defparam n777_s20.INIT=4'h6;
  LUT3 n777_s21 (
    .F(n777_25),
    .I0(w_address_s_16_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n777_27) 
);
defparam n777_s21.INIT=8'hD0;
  LUT3 n778_s19 (
    .F(n778_23),
    .I0(w_address_s_16_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n778_24) 
);
defparam n778_s19.INIT=8'hD0;
  LUT4 n779_s19 (
    .F(n779_23),
    .I0(n779_26),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n777_23),
    .I3(n777_24) 
);
defparam n779_s19.INIT=16'h030A;
  LUT4 n779_s20 (
    .F(n779_24),
    .I0(n779_27),
    .I1(n755_9),
    .I2(n772_32),
    .I3(n772_34) 
);
defparam n779_s20.INIT=16'h0A03;
  LUT4 n779_s21 (
    .F(n779_25),
    .I0(n755_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n779_28),
    .I3(n779_31) 
);
defparam n779_s21.INIT=16'h3500;
  LUT3 n804_s20 (
    .F(n804_26),
    .I0(n777_26),
    .I1(n772_34),
    .I2(n777_23) 
);
defparam n804_s20.INIT=8'hE0;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s10.INIT=16'h0777;
  LUT3 n975_s11 (
    .F(n975_15),
    .I0(ff_next_vram4_3_7),
    .I1(n748_9),
    .I2(n975_16) 
);
defparam n975_s11.INIT=8'h70;
  LUT4 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s10.INIT=16'h0777;
  LUT3 n976_s11 (
    .F(n976_15),
    .I0(ff_next_vram4_3_7),
    .I1(n749_9),
    .I2(n976_16) 
);
defparam n976_s11.INIT=8'h70;
  LUT4 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s10.INIT=16'h0777;
  LUT3 n977_s11 (
    .F(n977_15),
    .I0(ff_next_vram4_3_7),
    .I1(n750_9),
    .I2(n977_16) 
);
defparam n977_s11.INIT=8'h70;
  LUT4 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s10.INIT=16'h0777;
  LUT3 n978_s11 (
    .F(n978_15),
    .I0(ff_next_vram4_3_7),
    .I1(n751_9),
    .I2(n978_16) 
);
defparam n978_s11.INIT=8'h70;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s11.INIT=8'hCA;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(ff_next_vram4_3_7),
    .I1(n752_9),
    .I2(n979_17) 
);
defparam n979_s12.INIT=8'h70;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s11.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(ff_next_vram4_3_7),
    .I1(n753_9),
    .I2(n980_17) 
);
defparam n980_s12.INIT=8'h70;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s11.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(ff_next_vram4_3_7),
    .I1(n754_9),
    .I2(n981_17) 
);
defparam n981_s12.INIT=8'h70;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s11.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(ff_next_vram4_3_7),
    .I1(n755_9),
    .I2(n982_17) 
);
defparam n982_s12.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_26),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT3 n991_s13 (
    .F(n991_17),
    .I0(n991_18),
    .I1(ff_next_vram4[7]),
    .I2(n991_19) 
);
defparam n991_s13.INIT=8'h07;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(n991_18),
    .I1(ff_next_vram4[6]),
    .I2(n992_17) 
);
defparam n992_s12.INIT=8'h07;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(n991_18),
    .I1(ff_next_vram4[5]),
    .I2(n993_17) 
);
defparam n993_s12.INIT=8'h07;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(n991_18),
    .I1(ff_next_vram4[4]),
    .I2(n994_17) 
);
defparam n994_s12.INIT=8'h07;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n1337_36),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram7[7]) 
);
defparam n1337_s24.INIT=16'h7077;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n1338_35),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram7[6]) 
);
defparam n1338_s24.INIT=16'h7077;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n1339_35),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram7[5]) 
);
defparam n1339_s24.INIT=16'h7077;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n1340_35),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram7[4]) 
);
defparam n1340_s24.INIT=16'h7077;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_31),
    .I1(n1341_28),
    .I2(n772_32) 
);
defparam n1341_s22.INIT=8'hCA;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_31),
    .I1(n1342_28),
    .I2(n772_32) 
);
defparam n1342_s22.INIT=8'hCA;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(n1343_28),
    .I1(ff_next_vram7[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1343_s22.INIT=16'hAC00;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1343_29) 
);
defparam n1343_s23.INIT=16'h0A0C;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(n1344_28),
    .I1(ff_next_vram7[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1344_s22.INIT=16'hAC00;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1343_29) 
);
defparam n1344_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_8) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT2 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram0_7_s3.INIT=4'h4;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0110;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(n777_26),
    .I1(n772_32),
    .I2(n772_34),
    .I3(n777_23) 
);
defparam ff_next_vram4_3_s3.INIT=16'hCA00;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n256_12),
    .I1(n182_8),
    .I2(ff_state_1_7),
    .I3(ff_screen_h_in_active_11) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h0BBB;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n804_26),
    .I1(n772_32),
    .I2(ff_phase[1]),
    .I3(n317_8) 
);
defparam ff_next_vram1_7_s4.INIT=16'hF08C;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(n317_8),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT3 n706_s3 (
    .F(n706_8),
    .I0(n706_23),
    .I1(ff_next_vram0[3]),
    .I2(n706_12) 
);
defparam n706_s3.INIT=8'h70;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n706_23),
    .I1(ff_next_vram0[4]),
    .I2(n705_8),
    .I3(n705_9) 
);
defparam n705_s2.INIT=16'h0007;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pos_x[5]),
    .I2(n704_9),
    .I3(n696_8) 
);
defparam n704_s2.INIT=16'h8F00;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n706_9),
    .I1(n706_19),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n704_10) 
);
defparam n704_s3.INIT=16'h1F00;
  LUT2 n703_s2 (
    .F(n703_7),
    .I0(n703_10),
    .I1(ff_next_vram0[0]) 
);
defparam n703_s2.INIT=4'h4;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(w_pos_x[3]),
    .I1(n701_7),
    .I2(ff_next_vram0[6]),
    .I3(n706_23) 
);
defparam n703_s4.INIT=16'h0777;
  LUT3 n702_s2 (
    .F(n702_7),
    .I0(n703_10),
    .I1(ff_next_vram0[1]),
    .I2(n702_9) 
);
defparam n702_s2.INIT=8'hB0;
  LUT3 n702_s3 (
    .F(n702_8),
    .I0(n702_10),
    .I1(n702_11),
    .I2(n696_8) 
);
defparam n702_s3.INIT=8'hB0;
  LUT3 n701_s2 (
    .F(n701_7),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n701_s2.INIT=8'h10;
  LUT3 n701_s3 (
    .F(n701_8),
    .I0(n703_10),
    .I1(ff_next_vram0[2]),
    .I2(n701_9) 
);
defparam n701_s3.INIT=8'h0B;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_10),
    .I3(n696_8) 
);
defparam n700_s2.INIT=16'hF800;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(reg_color_table_base[6]),
    .I1(n706_19),
    .I2(n690_7),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s3.INIT=16'h8F00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(w_pos_x[6]),
    .I1(n701_7),
    .I2(reg_color_table_base[6]),
    .I3(n706_23) 
);
defparam n700_s4.INIT=16'h0777;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_10),
    .I3(n696_8) 
);
defparam n699_s2.INIT=16'h8F00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(reg_color_table_base[7]),
    .I1(n706_19),
    .I2(n690_7),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s3.INIT=16'h8F00;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[7]),
    .I1(n701_7),
    .I2(reg_color_table_base[7]),
    .I3(n706_23) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_10),
    .I3(n696_8) 
);
defparam n698_s2.INIT=16'h8F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(reg_color_table_base[8]),
    .I1(n706_19),
    .I2(n690_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s3.INIT=16'h8F00;
  LUT3 n698_s4 (
    .F(n698_9),
    .I0(n706_23),
    .I1(reg_color_table_base[8]),
    .I2(n698_14) 
);
defparam n698_s4.INIT=8'h07;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n697_14),
    .I3(n696_8) 
);
defparam n697_s2.INIT=16'h8F00;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(reg_color_table_base[9]),
    .I1(n706_19),
    .I2(n690_7),
    .I3(ff_next_vram0[6]) 
);
defparam n697_s3.INIT=16'h8F00;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n701_7),
    .I2(reg_color_table_base[9]),
    .I3(n706_23) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(ff_next_vram4_3_7),
    .I1(n696_10),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n696_17) 
);
defparam n696_s2.INIT=16'h1F00;
  LUT3 n696_s3 (
    .F(n696_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n696_s3.INIT=8'h01;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n706_9),
    .I1(n696_12),
    .I2(ff_next_vram0[7]),
    .I3(n696_13) 
);
defparam n696_s4.INIT=16'h4F00;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n695_11),
    .I2(n696_8),
    .I3(n695_12) 
);
defparam n695_s2.INIT=16'hF0B0;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_13),
    .I1(n695_14),
    .I2(n695_20),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n695_s3.INIT=16'hF400;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n701_7),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n695_16) 
);
defparam n695_s4.INIT=16'h007F;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n694_10),
    .I1(n695_14),
    .I2(n695_20),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n694_s2.INIT=16'hF400;
  LUT3 n694_s3 (
    .F(n694_8),
    .I0(n694_11),
    .I1(n694_12),
    .I2(n696_8) 
);
defparam n694_s3.INIT=8'hD0;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_13),
    .I1(n694_14),
    .I2(reg_color_table_base[12]),
    .I3(n694_19) 
);
defparam n694_s4.INIT=16'h00BF;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n693_9) 
);
defparam n693_s2.INIT=8'hB0;
  LUT3 n693_s3 (
    .F(n693_8),
    .I0(n693_17),
    .I1(n693_11),
    .I2(n696_8) 
);
defparam n693_s3.INIT=8'hB0;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n776_23),
    .I1(w_pattern_name_t2[14]),
    .I2(n692_17),
    .I3(n692_10) 
);
defparam n692_s2.INIT=16'h0007;
  LUT3 n692_s3 (
    .F(n692_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n692_11) 
);
defparam n692_s3.INIT=8'hB0;
  LUT3 n691_s2 (
    .F(n691_7),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n691_9) 
);
defparam n691_s2.INIT=8'hB0;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n691_10),
    .I1(n691_11),
    .I2(n691_12),
    .I3(n696_8) 
);
defparam n691_s3.INIT=16'hFB00;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n991_18),
    .I1(n256_12),
    .I2(n695_14),
    .I3(n695_20) 
);
defparam n690_s2.INIT=16'h004F;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n991_18),
    .I1(n694_14),
    .I2(reg_color_table_base[16]),
    .I3(n690_9) 
);
defparam n690_s3.INIT=16'h7F00;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(n777_24),
    .I1(w_vram_interleave),
    .I2(n511_9),
    .I3(n511_10) 
);
defparam n511_s2.INIT=16'h2F00;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(ff_next_vram4_7_13),
    .I1(ff_phase[2]),
    .I2(n511_15),
    .I3(n511_19) 
);
defparam n511_s3.INIT=16'h0B00;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n256_12),
    .I2(ff_screen_h_in_active_11) 
);
defparam n138_s4.INIT=8'h0E;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n88_10) 
);
defparam n256_s6.INIT=8'h40;
  LUT3 n256_s7 (
    .F(n256_12),
    .I0(n772_35),
    .I1(reg_screen_mode[2]),
    .I2(n317_8) 
);
defparam n256_s7.INIT=8'h0D;
  LUT4 n256_s8 (
    .F(n256_13),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_5) 
);
defparam n256_s8.INIT=16'h1000;
  LUT4 n1345_s4 (
    .F(n1345_7),
    .I0(n1345_9),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram0[7]) 
);
defparam n1345_s4.INIT=16'h7077;
  LUT3 n1345_s5 (
    .F(n1345_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s5.INIT=8'h40;
  LUT4 n1346_s4 (
    .F(n1346_7),
    .I0(n1346_8),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram0[6]) 
);
defparam n1346_s4.INIT=16'h7077;
  LUT4 n1347_s4 (
    .F(n1347_7),
    .I0(n1347_8),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram0[5]) 
);
defparam n1347_s4.INIT=16'h7077;
  LUT4 n1348_s4 (
    .F(n1348_7),
    .I0(n1348_8),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram0[4]) 
);
defparam n1348_s4.INIT=16'h7077;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(n1345_9),
    .I1(ff_next_vram0[3]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1349_s4.INIT=16'hAC00;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1349_9) 
);
defparam n1349_s5.INIT=16'h0C0A;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1350_s4.INIT=16'hAC00;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1349_9) 
);
defparam n1350_s5.INIT=16'h0C0A;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1351_s3.INIT=16'hAC00;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1349_9) 
);
defparam n1351_s4.INIT=16'h0C0A;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1352_s3.INIT=16'hAC00;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1349_9) 
);
defparam n1352_s4.INIT=16'h0C0A;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n1353_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram1[7]) 
);
defparam n1353_s3.INIT=16'h7077;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1354_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram1[6]) 
);
defparam n1354_s3.INIT=16'h7077;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(n1355_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram1[5]) 
);
defparam n1355_s3.INIT=16'h7077;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1356_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram1[4]) 
);
defparam n1356_s3.INIT=16'h7077;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(n1357_9),
    .I1(ff_next_vram1[3]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1357_s4.INIT=16'hAC00;
  LUT4 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1357_10) 
);
defparam n1357_s5.INIT=16'h0C0A;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(n1358_8),
    .I1(ff_next_vram1[2]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1358_s3.INIT=16'hAC00;
  LUT4 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1357_10) 
);
defparam n1358_s4.INIT=16'h0C0A;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(n1359_8),
    .I1(ff_next_vram1[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1359_s3.INIT=16'hAC00;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1357_10) 
);
defparam n1359_s4.INIT=16'h0C0A;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(n1360_8),
    .I1(ff_next_vram1[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1360_s3.INIT=16'hAC00;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1357_10) 
);
defparam n1360_s4.INIT=16'h0C0A;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(n1361_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram2[7]) 
);
defparam n1361_s3.INIT=16'h7077;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(n1362_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram2[6]) 
);
defparam n1362_s3.INIT=16'h7077;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(n1363_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram2[5]) 
);
defparam n1363_s3.INIT=16'h7077;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(n1364_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram2[4]) 
);
defparam n1364_s3.INIT=16'h7077;
  LUT2 n1365_s4 (
    .F(n1365_7),
    .I0(n772_36),
    .I1(n1365_8) 
);
defparam n1365_s4.INIT=4'h4;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n1369_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram3[7]) 
);
defparam n1369_s3.INIT=16'h7077;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(n1370_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram3[6]) 
);
defparam n1370_s3.INIT=16'h7077;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(n1371_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram3[5]) 
);
defparam n1371_s3.INIT=16'h7077;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(n1372_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram3[4]) 
);
defparam n1372_s3.INIT=16'h7077;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(n1373_8),
    .I1(ff_next_vram3[3]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1373_s3.INIT=16'hAC00;
  LUT4 n1373_s4 (
    .F(n1373_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1373_s4.INIT=16'h0C0A;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(n1374_8),
    .I1(ff_next_vram3[2]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1374_s3.INIT=16'hAC00;
  LUT4 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1374_s4.INIT=16'h0C0A;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(n1375_8),
    .I1(ff_next_vram3[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1375_s3.INIT=16'hAC00;
  LUT4 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1375_s4.INIT=16'h0C0A;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(n1376_8),
    .I1(ff_next_vram3[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1376_s3.INIT=16'hAC00;
  LUT4 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1376_s4.INIT=16'h0C0A;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n1377_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram4[7]) 
);
defparam n1377_s3.INIT=16'h7077;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(n1378_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram4[6]) 
);
defparam n1378_s3.INIT=16'h7077;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(n1379_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram4[5]) 
);
defparam n1379_s3.INIT=16'h7077;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(n1380_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram4[4]) 
);
defparam n1380_s3.INIT=16'h7077;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1381_s3.INIT=16'hAC00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1381_s4.INIT=16'h0A0C;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1382_s3.INIT=16'hAC00;
  LUT4 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1382_s4.INIT=16'h0A0C;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1383_s3.INIT=16'hAC00;
  LUT4 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1383_s4.INIT=16'h0A0C;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1384_s3.INIT=16'hAC00;
  LUT4 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1384_s4.INIT=16'h0A0C;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(n1385_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram5[7]) 
);
defparam n1385_s3.INIT=16'h7077;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(n1386_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram5[6]) 
);
defparam n1386_s3.INIT=16'h7077;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(n1387_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram5[5]) 
);
defparam n1387_s3.INIT=16'h7077;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(n1388_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram5[4]) 
);
defparam n1388_s3.INIT=16'h7077;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1389_8),
    .I1(ff_next_vram5[3]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1389_s3.INIT=16'hAC00;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1389_s4.INIT=16'h0A0C;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(n1390_8),
    .I1(ff_next_vram5[2]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1390_s3.INIT=16'hAC00;
  LUT4 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1390_s4.INIT=16'h0A0C;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(n1391_8),
    .I1(ff_next_vram5[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1391_s3.INIT=16'hAC00;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1391_s4.INIT=16'h0A0C;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(n1392_8),
    .I1(ff_next_vram5[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1392_s3.INIT=16'hAC00;
  LUT4 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1392_s4.INIT=16'h0A0C;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(n1393_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram6[7]) 
);
defparam n1393_s3.INIT=16'h7077;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(n1394_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram6[6]) 
);
defparam n1394_s3.INIT=16'h7077;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(n1395_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram6[5]) 
);
defparam n1395_s3.INIT=16'h7077;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(n1396_7),
    .I1(n776_23),
    .I2(n776_24),
    .I3(ff_next_vram6[4]) 
);
defparam n1396_s3.INIT=16'h7077;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1397_s3.INIT=16'hAC00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1397_s4.INIT=16'h0A0C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1398_s3.INIT=16'hAC00;
  LUT4 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1398_s4.INIT=16'h0A0C;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1399_s3.INIT=16'hAC00;
  LUT4 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1399_s4.INIT=16'h0A0C;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(n776_24),
    .I3(n772_32) 
);
defparam n1400_s3.INIT=16'hAC00;
  LUT4 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1400_s4.INIT=16'h0A0C;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'hAC;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(n776_26),
    .I3(ff_next_vram3_7_8) 
);
defparam n772_s26.INIT=16'h008F;
  LUT4 n772_s27 (
    .F(n772_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam n772_s27.INIT=16'h1000;
  LUT4 n772_s28 (
    .F(n772_36),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s28.INIT=16'h0100;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'hCA;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'hCA;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'hCA;
  LUT3 n776_s22 (
    .F(n776_26),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n776_s22.INIT=8'h10;
  LUT4 n776_s24 (
    .F(n776_28),
    .I0(w_screen_mode_vram_address[1]),
    .I1(n776_23),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[3]) 
);
defparam n776_s24.INIT=16'h00F4;
  LUT4 n777_s22 (
    .F(n777_26),
    .I0(w_sprite_mode2_4),
    .I1(w_sprite_mode2_5),
    .I2(n317_8),
    .I3(reg_screen_mode[3]) 
);
defparam n777_s22.INIT=16'hBB0F;
  LUT4 n777_s23 (
    .F(n777_27),
    .I0(n753_9),
    .I1(n776_24),
    .I2(n777_28),
    .I3(n776_23) 
);
defparam n777_s23.INIT=16'hF0BB;
  LUT4 n778_s20 (
    .F(n778_24),
    .I0(n754_9),
    .I1(n776_24),
    .I2(n778_25),
    .I3(n776_23) 
);
defparam n778_s20.INIT=16'hF0BB;
  LUT3 n779_s22 (
    .F(n779_26),
    .I0(n755_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n777_26) 
);
defparam n779_s22.INIT=8'h35;
  LUT3 n779_s23 (
    .F(n779_27),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n779_s23.INIT=8'h35;
  LUT2 n779_s24 (
    .F(n779_28),
    .I0(n772_34),
    .I1(n777_26) 
);
defparam n779_s24.INIT=4'h1;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[7]),
    .I2(n776_24),
    .I3(ff_next_vram2[7]) 
);
defparam n975_s12.INIT=16'hB0BB;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[6]),
    .I2(n776_24),
    .I3(ff_next_vram2[6]) 
);
defparam n976_s12.INIT=16'hB0BB;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[5]),
    .I2(n776_24),
    .I3(ff_next_vram2[5]) 
);
defparam n977_s12.INIT=16'hB0BB;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[4]),
    .I2(n776_24),
    .I3(ff_next_vram2[4]) 
);
defparam n978_s12.INIT=16'hB0BB;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[3]),
    .I2(n776_24),
    .I3(ff_next_vram2[3]) 
);
defparam n979_s13.INIT=16'hB0BB;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[2]),
    .I2(n776_24),
    .I3(ff_next_vram2[2]) 
);
defparam n980_s13.INIT=16'hB0BB;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[1]),
    .I2(n776_24),
    .I3(ff_next_vram2[1]) 
);
defparam n981_s13.INIT=16'hB0BB;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[0]),
    .I2(n776_24),
    .I3(ff_next_vram2[0]) 
);
defparam n982_s13.INIT=16'hB0BB;
  LUT4 n991_s14 (
    .F(n991_18),
    .I0(n777_26),
    .I1(n772_34),
    .I2(n777_23),
    .I3(n772_32) 
);
defparam n991_s14.INIT=16'hE000;
  LUT4 n991_s15 (
    .F(n991_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n991_s15.INIT=16'h0C0A;
  LUT4 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=16'h0C0A;
  LUT4 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=16'h0C0A;
  LUT4 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=16'h0C0A;
  LUT3 n1337_s26 (
    .F(n1337_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s26.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1341_s24 (
    .F(n1341_28),
    .I0(n1341_29),
    .I1(ff_next_vram7[3]),
    .I2(n776_24) 
);
defparam n1341_s24.INIT=8'hAC;
  LUT3 n1342_s24 (
    .F(n1342_28),
    .I0(n1342_29),
    .I1(ff_next_vram7[2]),
    .I2(n776_24) 
);
defparam n1342_s24.INIT=8'hAC;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT2 n1343_s25 (
    .F(n1343_29),
    .I0(ff_next_vram5[0]),
    .I1(n772_34) 
);
defparam n1343_s25.INIT=4'h8;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(n256_12),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT2 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram6_7_s6.INIT=4'h1;
  LUT3 n706_s4 (
    .F(n706_9),
    .I0(n991_18),
    .I1(n256_12),
    .I2(n695_14) 
);
defparam n706_s4.INIT=8'hB0;
  LUT4 n706_s7 (
    .F(n706_12),
    .I0(n706_15),
    .I1(n776_23),
    .I2(n706_16),
    .I3(n706_17) 
);
defparam n706_s7.INIT=16'h00EF;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_10),
    .I1(n705_11),
    .I2(n772_32),
    .I3(n706_16) 
);
defparam n705_s3.INIT=16'h3A00;
  LUT2 n705_s4 (
    .F(n705_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n695_20) 
);
defparam n705_s4.INIT=4'h8;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n776_23),
    .I1(ff_pos_x[1]),
    .I2(n704_11),
    .I3(n704_12) 
);
defparam n704_s4.INIT=16'h0700;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(n694_14),
    .I1(n706_14),
    .I2(ff_next_vram0[5]),
    .I3(n704_13) 
);
defparam n704_s5.INIT=16'h7F00;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n991_18),
    .I1(n256_12),
    .I2(n695_14),
    .I3(n703_12) 
);
defparam n703_s5.INIT=16'h004F;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(ff_next_vram4_3_7),
    .I1(w_pos_x[6]),
    .I2(n703_13),
    .I3(n703_18) 
);
defparam n703_s6.INIT=16'h0070;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n706_14),
    .I1(n702_15),
    .I2(w_pos_x[4]),
    .I3(n701_7) 
);
defparam n702_s4.INIT=16'h0777;
  LUT3 n702_s5 (
    .F(n702_10),
    .I0(n702_13),
    .I1(w_pos_x[5]),
    .I2(w_address_s_16_9) 
);
defparam n702_s5.INIT=8'hCA;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(w_pos_x[7]),
    .I1(n804_26),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n776_23) 
);
defparam n702_s6.INIT=16'h0F77;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(ff_next_vram4_3_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_15),
    .I3(n696_8) 
);
defparam n701_s4.INIT=16'h8F00;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(n317_8),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(n700_14),
    .I3(n700_12) 
);
defparam n700_s5.INIT=16'hDDD8;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(w_address_s_16_6),
    .I1(w_address_s_16_7),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n699_11) 
);
defparam n699_s5.INIT=16'hBF00;
  LUT3 n698_s5 (
    .F(n698_10),
    .I0(w_address_s_16_9),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n698_12) 
);
defparam n698_s5.INIT=8'h70;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_vram_interleave),
    .I1(n317_8),
    .I2(n772_32),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n696_s5.INIT=16'h1000;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n777_24),
    .I1(n706_13),
    .I2(reg_color_table_base[10]),
    .I3(n695_20) 
);
defparam n696_s7.INIT=16'h007F;
  LUT4 n696_s8 (
    .F(n696_13),
    .I0(n706_14),
    .I1(n696_19),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n701_7) 
);
defparam n696_s8.INIT=16'h0777;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(n779_28),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n779_31) 
);
defparam n695_s5.INIT=16'hD000;
  LUT3 n695_s6 (
    .F(n695_11),
    .I0(n317_8),
    .I1(w_pattern_name_t1[11]),
    .I2(n695_17) 
);
defparam n695_s6.INIT=8'h07;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(w_pattern_name_t2[11]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n772_32),
    .I3(n772_34) 
);
defparam n695_s7.INIT=16'h0A0C;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n777_24),
    .I1(n779_31),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n695_18) 
);
defparam n695_s8.INIT=16'h007F;
  LUT3 n695_s9 (
    .F(n695_14),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n695_s9.INIT=8'h10;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(n779_31),
    .I1(n694_14),
    .I2(reg_color_table_base[11]),
    .I3(n695_13) 
);
defparam n695_s11.INIT=16'h0080;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(n777_24),
    .I1(n779_31),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n695_18) 
);
defparam n694_s5.INIT=16'h007F;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(n777_23),
    .I1(n694_16),
    .I2(w_pattern_name_t2[12]),
    .I3(n776_23) 
);
defparam n694_s6.INIT=16'h0BBB;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_next_vram6_7_15),
    .I2(ff_next_vram4_3_7),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n694_s7.INIT=16'hF800;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n777_24),
    .I1(n779_31),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n706_14) 
);
defparam n694_s8.INIT=16'h007F;
  LUT3 n694_s9 (
    .F(n694_14),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n694_s9.INIT=8'h40;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n693_12),
    .I1(n701_7),
    .I2(n991_18),
    .I3(n693_19) 
);
defparam n693_s4.INIT=16'h0777;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n804_26),
    .I2(w_pattern_name_t2[13]),
    .I3(n776_23) 
);
defparam n693_s6.INIT=16'h0F77;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n779_31),
    .I2(ff_next_vram4_3_7),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s5.INIT=16'hF800;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n693_14),
    .I1(n701_7),
    .I2(n991_18),
    .I3(n692_19) 
);
defparam n692_s6.INIT=16'h0777;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n691_13),
    .I1(n701_7),
    .I2(n991_18),
    .I3(n691_18) 
);
defparam n691_s4.INIT=16'h0777;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(w_vram_interleave),
    .I1(n317_8),
    .I2(n772_32),
    .I3(n691_15) 
);
defparam n691_s5.INIT=16'h1000;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n804_26),
    .I2(w_pattern_name_t2[15]),
    .I3(n776_23) 
);
defparam n691_s6.INIT=16'h0F77;
  LUT2 n691_s7 (
    .F(n691_12),
    .I0(w_pattern_name_t1[15]),
    .I1(n317_8) 
);
defparam n691_s7.INIT=4'h8;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(ff_next_vram6_7_11),
    .I1(n691_15),
    .I2(n690_10),
    .I3(w_vram_interleave) 
);
defparam n690_s4.INIT=16'h770F;
  LUT4 n511_s4 (
    .F(n511_9),
    .I0(ff_vram_address_16_7),
    .I1(reg_screen_mode[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n511_s4.INIT=16'hD000;
  LUT4 n511_s5 (
    .F(n511_10),
    .I0(w_sprite_mode2_4),
    .I1(w_address_s_16_7),
    .I2(ff_next_vram3_7_8),
    .I3(n511_13) 
);
defparam n511_s5.INIT=16'h00F4;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s6.INIT=8'hAC;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'hCA;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'hCA;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'hCA;
  LUT2 n1349_s6 (
    .F(n1349_9),
    .I0(ff_next_vram1[6]),
    .I1(n772_34) 
);
defparam n1349_s6.INIT=4'h4;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1353_s4.INIT=8'hAC;
  LUT3 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1354_s4.INIT=8'hAC;
  LUT3 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1355_s4.INIT=8'hAC;
  LUT3 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1356_s4.INIT=8'hAC;
  LUT3 n1357_s6 (
    .F(n1357_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s6.INIT=8'hAC;
  LUT2 n1357_s7 (
    .F(n1357_10),
    .I0(ff_next_vram1[4]),
    .I1(n772_34) 
);
defparam n1357_s7.INIT=4'h4;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'hAC;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'hAC;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'hAC;
  LUT4 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram1[5]),
    .I1(n776_24),
    .I2(ff_next_vram1[2]),
    .I3(n776_23) 
);
defparam n1365_s5.INIT=16'h0F77;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'hAC;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'hAC;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'hAC;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT2 n1373_s6 (
    .F(n1373_9),
    .I0(ff_next_vram1[0]),
    .I1(n772_34) 
);
defparam n1373_s6.INIT=4'h4;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1377_s4.INIT=8'hAC;
  LUT3 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1378_s4.INIT=8'hAC;
  LUT3 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1379_s4.INIT=8'hAC;
  LUT3 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1380_s4.INIT=8'hAC;
  LUT2 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram5[6]),
    .I1(n772_34) 
);
defparam n1381_s5.INIT=4'h8;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1386_s4.INIT=8'hAC;
  LUT3 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1387_s4.INIT=8'hAC;
  LUT3 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1388_s4.INIT=8'hAC;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s5.INIT=8'hAC;
  LUT2 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram5[4]),
    .I1(n772_34) 
);
defparam n1389_s6.INIT=4'h8;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'hAC;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'hAC;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'hAC;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'hAC;
  LUT3 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1396_s4.INIT=8'hAC;
  LUT2 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram5[2]),
    .I1(n772_34) 
);
defparam n1397_s5.INIT=4'h8;
  LUT3 n777_s24 (
    .F(n777_28),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n777_s24.INIT=8'hCA;
  LUT3 n778_s21 (
    .F(n778_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n778_s21.INIT=8'hCA;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n706_s8 (
    .F(n706_13),
    .I0(n772_32),
    .I1(n777_23),
    .I2(n694_14) 
);
defparam n706_s8.INIT=8'h80;
  LUT4 n706_s9 (
    .F(n706_14),
    .I0(n772_32),
    .I1(n772_34),
    .I2(n777_23),
    .I3(n777_26) 
);
defparam n706_s9.INIT=16'h8000;
  LUT4 n706_s10 (
    .F(n706_15),
    .I0(n772_34),
    .I1(ff_pos_x[0]),
    .I2(w_pos_x[3]),
    .I3(n777_23) 
);
defparam n706_s10.INIT=16'h0FBB;
  LUT3 n706_s11 (
    .F(n706_16),
    .I0(w_4colors_mode_5),
    .I1(w_address_s_6_10),
    .I2(n696_8) 
);
defparam n706_s11.INIT=8'h10;
  LUT2 n706_s12 (
    .F(n706_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n695_20) 
);
defparam n706_s12.INIT=4'h8;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n772_34) 
);
defparam n705_s5.INIT=8'hAC;
  LUT4 n705_s6 (
    .F(n705_11),
    .I0(n772_34),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n777_23) 
);
defparam n705_s6.INIT=16'h0FBB;
  LUT2 n704_s6 (
    .F(n704_11),
    .I0(w_pos_x[3]),
    .I1(w_address_s_16_9) 
);
defparam n704_s6.INIT=4'h8;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(ff_pos_x[2]),
    .I1(n317_8),
    .I2(w_pos_x[2]),
    .I3(w_vram_interleave) 
);
defparam n704_s7.INIT=16'h0777;
  LUT4 n704_s8 (
    .F(n704_13),
    .I0(w_pos_x[2]),
    .I1(n701_7),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n695_20) 
);
defparam n704_s8.INIT=16'h0777;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(n772_34),
    .I1(n777_26),
    .I2(n777_23),
    .I3(n694_14) 
);
defparam n703_s7.INIT=16'h6000;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(n317_8),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_16_9) 
);
defparam n703_s8.INIT=16'h0777;
  LUT3 n702_s8 (
    .F(n702_13),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(n772_34),
    .I2(n777_26) 
);
defparam n702_s8.INIT=8'h02;
  LUT3 n700_s7 (
    .F(n700_12),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n772_35) 
);
defparam n700_s7.INIT=8'h40;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(reg_screen_mode[2]),
    .I1(n772_35),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n699_12) 
);
defparam n699_s6.INIT=16'h00BF;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(w_pattern_name_t1[8]),
    .I1(n317_8),
    .I2(w_pattern_name_t2[8]),
    .I3(n776_23) 
);
defparam n698_s7.INIT=16'h0777;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(w_pattern_name_t1[9]),
    .I1(n317_8),
    .I2(w_pattern_name_t2[9]),
    .I3(n776_23) 
);
defparam n697_s7.INIT=16'h0777;
  LUT4 n695_s12 (
    .F(n695_17),
    .I0(n777_23),
    .I1(n772_34),
    .I2(n777_26),
    .I3(n694_17) 
);
defparam n695_s12.INIT=16'h4000;
  LUT3 n695_s13 (
    .F(n695_18),
    .I0(n317_8),
    .I1(n772_34),
    .I2(w_sprite_mode2) 
);
defparam n695_s13.INIT=8'h0E;
  LUT3 n694_s11 (
    .F(n694_16),
    .I0(w_pattern_name_t1[12]),
    .I1(n772_34),
    .I2(n777_26) 
);
defparam n694_s11.INIT=8'h02;
  LUT2 n694_s12 (
    .F(n694_17),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n694_s12.INIT=4'h8;
  LUT2 n693_s7 (
    .F(n693_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n693_s7.INIT=4'h8;
  LUT2 n693_s9 (
    .F(n693_14),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n693_s9.INIT=4'h8;
  LUT3 n693_s10 (
    .F(n693_15),
    .I0(w_pattern_name_t1[13]),
    .I1(n772_34),
    .I2(n777_26) 
);
defparam n693_s10.INIT=8'h02;
  LUT2 n691_s8 (
    .F(n691_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n691_s8.INIT=4'h8;
  LUT4 n691_s10 (
    .F(n691_15),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n691_16),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s10.INIT=16'h0B00;
  LUT3 n690_s5 (
    .F(n690_10),
    .I0(reg_pattern_name_table_base[16]),
    .I1(n256_12),
    .I2(n696_8) 
);
defparam n690_s5.INIT=8'h80;
  LUT3 n511_s8 (
    .F(n511_13),
    .I0(ff_phase[1]),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]) 
);
defparam n511_s8.INIT=8'h10;
  LUT3 n701_s6 (
    .F(n701_11),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(n772_35) 
);
defparam n701_s6.INIT=8'h40;
  LUT2 n699_s7 (
    .F(n699_12),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(n317_8) 
);
defparam n699_s7.INIT=4'h8;
  LUT3 n691_s11 (
    .F(n691_16),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n691_s11.INIT=8'h70;
  LUT4 n696_s11 (
    .F(n696_17),
    .I0(n776_23),
    .I1(w_pattern_name_t2[10]),
    .I2(w_pattern_name_t1[10]),
    .I3(n317_8) 
);
defparam n696_s11.INIT=16'h0777;
  LUT4 n701_s9 (
    .F(n701_15),
    .I0(n701_11),
    .I1(n701_17),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(n317_8) 
);
defparam n701_s9.INIT=16'h0111;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n692_s9 (
    .F(n692_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t1[14]),
    .I3(n772_34) 
);
defparam n692_s9.INIT=16'h770F;
  LUT4 n693_s11 (
    .F(n693_17),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram6_7_15),
    .I3(n693_15) 
);
defparam n693_s11.INIT=16'h8F80;
  LUT3 n694_s13 (
    .F(n694_19),
    .I0(n701_7),
    .I1(reg_pattern_name_table_base[11]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n694_s13.INIT=8'h80;
  LUT4 n706_s13 (
    .F(n706_19),
    .I0(n777_24),
    .I1(n772_32),
    .I2(n777_23),
    .I3(n694_14) 
);
defparam n706_s13.INIT=16'h8000;
  LUT4 n698_s8 (
    .F(n698_14),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n698_s8.INIT=16'h0008;
  LUT3 ff_next_vram6_7_s7 (
    .F(ff_next_vram6_7_13),
    .I0(n440_5),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram6_7_s7.INIT=8'h02;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n256_12),
    .I3(ff_screen_h_in_active_11) 
);
defparam n138_s5.INIT=16'h0054;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n706_s14 (
    .F(n706_21),
    .I0(n991_18),
    .I1(n256_12),
    .I2(n695_14),
    .I3(n706_19) 
);
defparam n706_s14.INIT=16'h004F;
  LUT4 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_11),
    .I0(ff_next_vram4_7_13),
    .I1(ff_phase[2]),
    .I2(n440_5),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram4_7_s6.INIT=16'hFF20;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_11),
    .I0(ff_phase[0]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s5.INIT=16'h0400;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0100;
  LUT4 n1342_s26 (
    .F(n1342_31),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1342_s26.INIT=16'hACCC;
  LUT4 n1341_s26 (
    .F(n1341_31),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1341_s26.INIT=16'hACCC;
  LUT4 n701_s10 (
    .F(n701_17),
    .I0(w_address_s_16_6),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(w_pos_x[6]) 
);
defparam n701_s10.INIT=16'h0100;
  LUT4 n700_s8 (
    .F(n700_14),
    .I0(w_address_s_16_6),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(w_pos_x[7]) 
);
defparam n700_s8.INIT=16'h0100;
  LUT4 n511_s9 (
    .F(n511_15),
    .I0(n776_24),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n511_s9.INIT=16'h0100;
  LUT4 n692_s10 (
    .F(n692_17),
    .I0(n772_34),
    .I1(n777_26),
    .I2(n777_23),
    .I3(n692_15) 
);
defparam n692_s10.INIT=16'h0009;
  LUT4 n691_s12 (
    .F(n691_18),
    .I0(reg_color_table_base[15]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n691_s12.INIT=16'h2000;
  LUT4 n692_s11 (
    .F(n692_19),
    .I0(reg_color_table_base[14]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n692_s11.INIT=16'h2000;
  LUT4 n693_s12 (
    .F(n693_19),
    .I0(reg_color_table_base[13]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n693_s12.INIT=16'h2000;
  LUT4 n696_s12 (
    .F(n696_19),
    .I0(reg_color_table_base[10]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s12.INIT=16'h2000;
  LUT4 n702_s9 (
    .F(n702_15),
    .I0(ff_next_vram0[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n702_s9.INIT=16'h2000;
  LUT4 n695_s14 (
    .F(n695_20),
    .I0(n772_36),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n695_s14.INIT=16'h2000;
  LUT4 n706_s15 (
    .F(n706_23),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n706_14) 
);
defparam n706_s15.INIT=16'h4000;
  LUT4 n1357_s8 (
    .F(n1357_12),
    .I0(n1349_6),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1357_s8.INIT=16'h4500;
  LUT4 n1350_s6 (
    .F(n1350_10),
    .I0(n1349_6),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1350_s6.INIT=16'h4500;
  LUT4 n779_s26 (
    .F(n779_31),
    .I0(n772_32),
    .I1(w_vram_interleave),
    .I2(w_4colors_mode_5),
    .I3(n317_8) 
);
defparam n779_s26.INIT=16'h0002;
  LUT4 n703_s10 (
    .F(n703_16),
    .I0(n703_11),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n703_s10.INIT=16'h0001;
  LUT4 ff_next_vram6_3_s3 (
    .F(ff_next_vram6_3_9),
    .I0(n777_26),
    .I1(n772_34),
    .I2(n777_23),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram6_3_s3.INIT=16'h1F00;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(n1349_6),
    .I1(reg_backdrop_color[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1348_s6.INIT=16'h4000;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(n1349_6),
    .I1(reg_backdrop_color[5]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1347_s6.INIT=16'h4000;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(n1349_6),
    .I1(reg_backdrop_color[6]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1346_s6.INIT=16'h4000;
  LUT4 n1345_s7 (
    .F(n1345_11),
    .I0(n1349_6),
    .I1(reg_backdrop_color[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1345_s7.INIT=16'h4000;
  LUT3 n703_s11 (
    .F(n703_18),
    .I0(ff_pos_x[2]),
    .I1(reg_screen_mode[2]),
    .I2(n772_35) 
);
defparam n703_s11.INIT=8'h20;
  LUT4 n776_s25 (
    .F(n776_30),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[2]),
    .I3(n772_35) 
);
defparam n776_s25.INIT=16'h0400;
  LUT4 ff_next_vram4_7_s7 (
    .F(ff_next_vram4_7_13),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(reg_screen_mode[2]),
    .I3(n772_35) 
);
defparam ff_next_vram4_7_s7.INIT=16'h0100;
  LUT4 ff_next_vram6_7_s8 (
    .F(ff_next_vram6_7_15),
    .I0(w_vram_interleave),
    .I1(reg_screen_mode[2]),
    .I2(n772_35),
    .I3(ff_next_vram3_7_8) 
);
defparam ff_next_vram6_7_s8.INIT=16'h0045;
  LUT3 n1627_s3 (
    .F(n1627_7),
    .I0(reg_screen_mode[2]),
    .I1(n772_35),
    .I2(w_4colors_mode_5) 
);
defparam n1627_s3.INIT=8'h0B;
  LUT4 n511_s10 (
    .F(n511_17),
    .I0(n511_7),
    .I1(reg_screen_mode[2]),
    .I2(n772_35),
    .I3(n511_8) 
);
defparam n511_s10.INIT=16'hBA00;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[2]),
    .I1(n772_35),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0B00;
  LUT4 n1337_s27 (
    .F(n1337_38),
    .I0(n1349_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1337_s27.INIT=16'h2000;
  LUT4 n1368_s4 (
    .F(n1368_8),
    .I0(ff_pattern3[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1368_s4.INIT=16'h4555;
  LUT4 n1367_s4 (
    .F(n1367_8),
    .I0(ff_pattern3[1]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1367_s4.INIT=16'h4555;
  LUT4 n1366_s4 (
    .F(n1366_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1366_s4.INIT=16'hBF00;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1365_s6.INIT=16'hBF00;
  LUT4 n511_s11 (
    .F(n511_19),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n438_7) 
);
defparam n511_s11.INIT=16'h8000;
  LUT4 n1400_s5 (
    .F(n1400_9),
    .I0(n1400_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1400_s5.INIT=16'hACCC;
  LUT4 n1399_s5 (
    .F(n1399_9),
    .I0(n1399_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1399_s5.INIT=16'hACCC;
  LUT4 n1398_s5 (
    .F(n1398_9),
    .I0(n1398_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1398_s5.INIT=16'hFF80;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(n1392_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1392_s6.INIT=16'hACCC;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hACCC;
  LUT4 n1390_s6 (
    .F(n1390_10),
    .I0(n1390_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1390_s6.INIT=16'hFF80;
  LUT4 n1389_s7 (
    .F(n1389_11),
    .I0(n1389_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1357_12) 
);
defparam n1389_s7.INIT=16'hFF80;
  LUT4 n1384_s5 (
    .F(n1384_9),
    .I0(n1384_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1384_s5.INIT=16'hACCC;
  LUT4 n1383_s5 (
    .F(n1383_9),
    .I0(n1383_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1383_s5.INIT=16'hACCC;
  LUT4 n1382_s5 (
    .F(n1382_9),
    .I0(n1382_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1382_s5.INIT=16'hFF80;
  LUT4 n1376_s6 (
    .F(n1376_10),
    .I0(n1376_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1376_s6.INIT=16'hACCC;
  LUT4 n1375_s6 (
    .F(n1375_10),
    .I0(n1375_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1375_s6.INIT=16'hACCC;
  LUT4 n1374_s6 (
    .F(n1374_10),
    .I0(n1374_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1374_s6.INIT=16'hFF80;
  LUT4 n1373_s7 (
    .F(n1373_11),
    .I0(n1373_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1357_12) 
);
defparam n1373_s7.INIT=16'hFF80;
  LUT4 n1360_s6 (
    .F(n1360_10),
    .I0(n1360_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1360_s6.INIT=16'hACCC;
  LUT4 n1359_s6 (
    .F(n1359_10),
    .I0(n1359_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1359_s6.INIT=16'hACCC;
  LUT4 n1358_s6 (
    .F(n1358_10),
    .I0(n1358_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1358_s6.INIT=16'hFF80;
  LUT4 n1357_s9 (
    .F(n1357_14),
    .I0(n1357_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1357_12) 
);
defparam n1357_s9.INIT=16'hFF80;
  LUT4 n1352_s5 (
    .F(n1352_9),
    .I0(n1352_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1352_s5.INIT=16'hACCC;
  LUT4 n1351_s5 (
    .F(n1351_9),
    .I0(n1351_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1351_s5.INIT=16'hACCC;
  LUT4 n1350_s7 (
    .F(n1350_12),
    .I0(n1350_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1350_s7.INIT=16'hFF80;
  LUT4 n998_s13 (
    .F(n998_19),
    .I0(ff_phase[0]),
    .I1(n772_35),
    .I2(reg_screen_mode[2]),
    .I3(n772_36) 
);
defparam n998_s13.INIT=16'h5504;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_10),
    .I0(n776_26),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s5.INIT=16'hF800;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT3 n697_s8 (
    .F(n697_14),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_address_s_16_9),
    .I2(n697_12) 
);
defparam n697_s8.INIT=8'h70;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(n804_26),
    .I1(ff_phase[1]),
    .I2(n998_19),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s5.INIT=16'h0D00;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_17),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_14),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n776_23,
  n878_17,
  w_screen_v_active,
  ff_screen_h_active,
  reg_212lines_mode,
  w_sprite_mode2,
  n240_4,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_3,
  reg_screen_mode_4,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n317_8,
  n88_10,
  n438_7,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n776_23;
input n878_17;
input w_screen_v_active;
input ff_screen_h_active;
input reg_212lines_mode;
input w_sprite_mode2;
input n240_4;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_3;
input reg_screen_mode_4;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n317_8;
output n88_10;
output n438_7;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire n317_7;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n320_10;
wire n440_8;
wire n77_10;
wire n79_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_8),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_7) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n88_9),
    .I3(n438_7) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT4 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n776_23),
    .I2(n878_17),
    .I3(n317_8) 
);
defparam n317_s2.INIT=16'h0001;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(ff_selected_en_9),
    .I2(n88_8) 
);
defparam ff_selected_en_s4.INIT=8'h40;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 n317_s3 (
    .F(n317_8),
    .I0(reg_screen_mode_1),
    .I1(reg_screen_mode_3),
    .I2(reg_screen_mode_4),
    .I3(reg_screen_mode_0) 
);
defparam n317_s3.INIT=16'h0100;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(n240_4) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s5.INIT=16'h00F4;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(n240_4),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s6.INIT=16'hD000;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n438_s3.INIT=16'h0001;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  n438_7,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n256_11,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input n438_7;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n256_11;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_selected_q_31_8;
wire ff_current_plane_2_19;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n438_7),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_vram_valid_7),
    .I1(n1245_5),
    .I2(n256_11),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s5.INIT=16'h4004;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_13),
    .I1(ff_state_1_7) 
);
defparam n1245_s2.INIT=4'h4;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1245_6,
  reg_sprite_16x16,
  ff_active_d1,
  n240_4,
  n961_39,
  ff_border_detect_14,
  ff_vram_valid_7,
  reg_color0_opaque,
  n962_37,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n538_6,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1245_6;
input reg_sprite_16x16;
input ff_active_d1;
input n240_4;
input n961_39;
input ff_border_detect_14;
input ff_vram_valid_7;
input reg_color0_opaque;
input n962_37;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n538_6;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_13;
wire n1009_14;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT3 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6) 
);
defparam n1009_s0.INIT=8'h40;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_7),
    .I1(n1009_8),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hF53F;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]),
    .I3(n1009_12) 
);
defparam n1009_s3.INIT=16'h8F00;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n961_39),
    .I1(ff_border_detect_14) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s4.INIT=16'h0001;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s5.INIT=16'h8000;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_13) 
);
defparam n1009_s6.INIT=8'hAC;
  LUT3 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_13) 
);
defparam n1009_s7.INIT=8'hAC;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'hCA;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s9.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT3 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s10.INIT=8'hCA;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify),
    .I2(w_offset_x[3]) 
);
defparam n1009_s11.INIT=8'h10;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n962_37),
    .I3(ff_border_detect_14) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n961_39),
    .I2(ff_border_detect_14) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n961_39),
    .I2(ff_border_detect_14) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n961_39),
    .I2(ff_border_detect_14),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n961_39),
    .I1(ff_border_detect_14),
    .I2(ff_sprite_collision_8),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n776_23,
  w_screen_v_active,
  reg_212lines_mode,
  n240_4,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n256_11,
  n6_8,
  n961_39,
  ff_border_detect_14,
  reg_color0_opaque,
  n962_37,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2,
  ff_vram_valid,
  n440_5,
  n317_8,
  n88_10,
  n438_7,
  w_ic_vram_valid,
  n1245_5,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n776_23;
input w_screen_v_active;
input reg_212lines_mode;
input n240_4;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n256_11;
input n6_8;
input n961_39;
input ff_border_detect_14;
input reg_color0_opaque;
input n962_37;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2;
output ff_vram_valid;
output n440_5;
output n317_8;
output n88_10;
output n438_7;
output w_ic_vram_valid;
output n1245_5;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT3 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=8'h40;
  LUT4 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s2.INIT=16'h000E;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT4 w_sprite_mode2_s3 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_5) 
);
defparam w_sprite_mode2_s3.INIT=16'hBF00;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n776_23(n776_23),
    .n878_17(n878_17),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_212lines_mode(reg_212lines_mode),
    .w_sprite_mode2(w_sprite_mode2),
    .n240_4(n240_4),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_3(reg_screen_mode[3]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n317_8(n317_8),
    .n88_10(n88_10),
    .n438_7(n438_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n256_11(n256_11),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n961_39(n961_39),
    .ff_border_detect_14(ff_border_detect_14),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n962_37(n962_37),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n538_6(n538_6),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_9,
  reg_50hz_mode,
  ff_v_en_8,
  reg_interlace_mode,
  w_4colors_mode,
  w_next_0_4,
  n6_8,
  reg_display_on,
  w_4colors_mode_5,
  w_address_s_16_9,
  reg_left_mask,
  w_address_s_16_6,
  w_address_s_16_7,
  ff_vram_address_16_7,
  w_address_s_6_10,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_4,
  ff_reset_n2_1,
  n961_39,
  ff_border_detect_14,
  reg_color0_opaque,
  n962_37,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n256_12,
  n772_35,
  n776_26,
  ff_vram_valid,
  n317_8,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_9;
input reg_50hz_mode;
input ff_v_en_8;
input reg_interlace_mode;
input w_4colors_mode;
input w_next_0_4;
input n6_8;
input reg_display_on;
input w_4colors_mode_5;
input w_address_s_16_9;
input reg_left_mask;
input w_address_s_16_6;
input w_address_s_16_7;
input ff_vram_address_16_7;
input w_address_s_6_10;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_4;
input ff_reset_n2_1;
input n961_39;
input ff_border_detect_14;
input reg_color0_opaque;
input n962_37;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n256_12;
output n772_35;
output n776_26;
output ff_vram_valid;
output n317_8;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n776_23;
wire n256_11;
wire w_sprite_mode2_4;
wire w_sprite_mode2_5;
wire w_sprite_mode2;
wire n440_5;
wire n88_10;
wire n1245_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_9(n103_9),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_4colors_mode(w_4colors_mode),
    .w_next_0_4(w_next_0_4),
    .n440_5(n440_5),
    .n438_7(n438_7),
    .w_screen_v_active(w_screen_v_active),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_address_s_16_9(w_address_s_16_9),
    .n317_8(n317_8),
    .n88_10(n88_10),
    .n1245_5(n1245_5),
    .reg_left_mask(reg_left_mask),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_address_s_16_6(w_address_s_16_6),
    .w_address_s_16_7(w_address_s_16_7),
    .ff_vram_address_16_7(ff_vram_address_16_7),
    .w_address_s_6_10(w_address_s_6_10),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .n776_23(n776_23),
    .n256_11(n256_11),
    .n256_12(n256_12),
    .n772_35(n772_35),
    .n776_26(n776_26),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n776_23(n776_23),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n256_11(n256_11),
    .n6_8(n6_8),
    .n961_39(n961_39),
    .ff_border_detect_14(ff_border_detect_14),
    .reg_color0_opaque(reg_color0_opaque),
    .n962_37(n962_37),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2(w_sprite_mode2),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n317_8(n317_8),
    .n88_10(n88_10),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_valid_10,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  n5284_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_valid_10;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output n5284_7;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5896_4;
wire n5898_9;
wire n5900_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_11;
wire n5852_10;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5855_10;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5864_10;
wire n5865_10;
wire n5866_5;
wire n5866_6;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5883_5;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_10;
wire n6693_11;
wire ff_vram_wdata_31_9;
wire ff_vram_wdata_31_11;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_13;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire ff_vram_address_16_16;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5643_10;
wire n5643_11;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_12;
wire n5851_13;
wire n5852_11;
wire n5852_12;
wire n5852_13;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5853_16;
wire n5854_11;
wire n5855_11;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_11;
wire n5858_12;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_11;
wire n5860_12;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_11;
wire n5862_12;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_11;
wire n5864_11;
wire n5865_11;
wire n5866_7;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5868_7;
wire n5868_8;
wire n5868_11;
wire n5868_12;
wire n5869_6;
wire n5869_7;
wire n5869_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5871_7;
wire n5871_8;
wire n5871_10;
wire n5871_11;
wire n5872_7;
wire n5872_8;
wire n5872_10;
wire n5872_11;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5874_7;
wire n5874_8;
wire n5874_10;
wire n5874_11;
wire n5875_7;
wire n5875_8;
wire n5875_10;
wire n5875_11;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5877_6;
wire n5877_7;
wire n5877_8;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5880_7;
wire n5880_9;
wire n5880_10;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5882_7;
wire n5882_8;
wire n5883_6;
wire n5883_7;
wire n5883_8;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5885_7;
wire n5885_8;
wire n5885_10;
wire n5885_11;
wire n5886_7;
wire n5886_8;
wire n5886_10;
wire n5886_11;
wire n5887_6;
wire n5887_7;
wire n5887_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5889_7;
wire n5889_8;
wire n5889_10;
wire n5889_11;
wire n5890_7;
wire n5890_8;
wire n5890_10;
wire n5890_11;
wire n5891_7;
wire n5891_8;
wire n5891_10;
wire n5891_11;
wire n5892_7;
wire n5892_8;
wire n5892_10;
wire n5892_11;
wire n5893_7;
wire n5893_9;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5895_6;
wire n5895_7;
wire n5895_8;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5897_6;
wire n5897_7;
wire n5897_8;
wire n5898_13;
wire n5898_15;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_13;
wire n5900_14;
wire n5901_12;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache0_already_read_13;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache0_address_15_12;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_12;
wire ff_cache2_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache3_data_mask_3_15;
wire ff_vram_valid_10_29;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire ff_vram_address_16_17;
wire ff_vram_address_16_18;
wire n6695_13;
wire n5850_12;
wire n5850_13;
wire n5850_15;
wire n5850_16;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5852_14;
wire n5852_15;
wire n5852_16;
wire n5852_17;
wire n5853_17;
wire n5853_18;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_16;
wire n5857_12;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_16;
wire n5859_12;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5860_16;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_16;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_12;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_12;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_13;
wire n5866_14;
wire n5866_16;
wire n5866_17;
wire n5867_14;
wire n5867_15;
wire n5867_16;
wire n5867_18;
wire n5869_9;
wire n5869_12;
wire n5869_13;
wire n5876_11;
wire n5876_12;
wire n5876_14;
wire n5876_15;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5877_13;
wire n5878_10;
wire n5878_11;
wire n5878_14;
wire n5878_15;
wire n5879_10;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5880_16;
wire n5881_10;
wire n5881_11;
wire n5881_14;
wire n5881_15;
wire n5882_9;
wire n5882_10;
wire n5882_12;
wire n5882_13;
wire n5882_14;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5883_13;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5884_16;
wire n5887_9;
wire n5887_11;
wire n5887_12;
wire n5887_13;
wire n5893_11;
wire n5893_12;
wire n5893_13;
wire n5893_15;
wire n5894_11;
wire n5894_13;
wire n5894_14;
wire n5894_15;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5895_12;
wire n5895_13;
wire n5896_12;
wire n5896_13;
wire n5896_14;
wire n5896_15;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5897_13;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5899_20;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire ff_vram_wdata_31_13;
wire ff_cache0_data_mask_2_18;
wire ff_cache2_data_mask_3_17;
wire n6695_14;
wire n6695_15;
wire n5850_17;
wire n5851_18;
wire n5854_16;
wire n5855_16;
wire n5857_16;
wire n5859_16;
wire n5861_16;
wire n5863_16;
wire n5864_16;
wire n5865_16;
wire n5869_15;
wire n5869_16;
wire n5877_14;
wire n5877_15;
wire n5882_15;
wire n5882_16;
wire n5883_14;
wire n5883_15;
wire n5887_15;
wire n5895_14;
wire n5895_15;
wire n5897_14;
wire n5897_15;
wire n5898_22;
wire n5900_19;
wire ff_cache2_already_read_15;
wire ff_cache_vram_rdata_7_11;
wire n6188_10;
wire ff_flush_state_1_9;
wire ff_vram_wdata_31_15;
wire ff_cache_vram_rdata_en_11;
wire ff_cache3_address_16_18;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_17;
wire ff_cache3_already_read_14;
wire n5887_17;
wire n5869_18;
wire n5893_17;
wire ff_cache0_already_read_15;
wire n5880_18;
wire ff_cache2_already_read_17;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_13;
wire n6693_18;
wire ff_cache3_already_read_16;
wire n5898_25;
wire ff_cache1_already_read_14;
wire n5867_20;
wire ff_vram_address_16_22;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_17;
wire n6694_13;
wire n5022_10;
wire ff_cache0_already_read_19;
wire ff_vram_address_16_24;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_31_15;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache2_data_mask_3_20;
wire ff_cache3_data_31_15;
wire n5868_18;
wire ff_cache0_data_mask_2_20;
wire ff_vram_wdata_31_17;
wire n6693_20;
wire ff_flush_state_2_12;
wire n6692_11;
wire ff_cache3_data_mask_3_19;
wire n5898_27;
wire n5891_17;
wire n5890_17;
wire n5889_17;
wire n5888_18;
wire n5886_17;
wire n5885_17;
wire n5884_18;
wire n5875_17;
wire n5874_17;
wire n5873_18;
wire n5872_17;
wire n5871_17;
wire n5870_18;
wire n5869_20;
wire n5868_20;
wire n5892_17;
wire n6693_22;
wire n5867_22;
wire n5851_21;
wire n5901_22;
wire n5899_22;
wire n5897_17;
wire n5895_17;
wire n5883_17;
wire n5882_18;
wire n5877_17;
wire n5898_29;
wire n5894_17;
wire n5892_19;
wire n5888_20;
wire n5886_19;
wire n5885_19;
wire n5881_17;
wire n5875_19;
wire n5874_19;
wire n5872_19;
wire n5871_19;
wire n5870_20;
wire n5867_24;
wire n5866_19;
wire n5893_19;
wire n5891_19;
wire n5890_19;
wire n5889_19;
wire n5880_20;
wire n5873_20;
wire n5868_22;
wire n5896_18;
wire n5894_19;
wire n5892_21;
wire n5891_21;
wire n5890_21;
wire n5889_21;
wire n5884_20;
wire n5881_19;
wire n5879_17;
wire n5878_17;
wire n5876_17;
wire n5875_21;
wire n5873_22;
wire n5872_21;
wire n5871_21;
wire n5868_24;
wire n5867_26;
wire n5866_21;
wire n5850_19;
wire n5888_22;
wire n5886_21;
wire n5885_21;
wire n5874_21;
wire n5870_22;
wire n5900_22;
wire n5898_31;
wire n5865_19;
wire n5864_19;
wire n5863_19;
wire n5861_19;
wire n5859_19;
wire n5857_19;
wire n5855_19;
wire n5854_19;
wire n5851_23;
wire n5901_24;
wire n5892_23;
wire n5891_23;
wire n5890_23;
wire n5889_23;
wire n5888_24;
wire n5887_19;
wire n5886_23;
wire n5885_23;
wire n5882_20;
wire n5875_23;
wire n5874_23;
wire n5873_24;
wire n5872_23;
wire n5871_23;
wire n5870_24;
wire n5869_22;
wire n5868_26;
wire n5899_24;
wire n6411_12;
wire ff_cache1_data_mask_3_21;
wire n5896_20;
wire n5893_21;
wire n5892_25;
wire n5891_25;
wire n5890_25;
wire n5889_25;
wire n5888_26;
wire n5886_25;
wire n5885_25;
wire n5880_22;
wire n5879_19;
wire n5878_19;
wire n5876_19;
wire n5874_25;
wire n5873_26;
wire n5870_26;
wire n5868_28;
wire n5875_25;
wire n5872_25;
wire n5871_25;
wire ff_cache0_data_en_12;
wire n6694_15;
wire n5870_28;
wire n5873_28;
wire n5888_28;
wire n5023_10;
wire ff_cache1_address_16_15;
wire ff_vram_wdata_31_19;
wire n5882_22;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n101_9;
wire n102_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s3 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s3.INIT=8'hCA;
  LUT3 n100_s4 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s4.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s3.INIT=8'hCA;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s4.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s3 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s3.INIT=8'hCA;
  LUT3 n118_s4 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s4.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_21),
    .I1(n81_9),
    .I2(n5851_11) 
);
defparam n5851_s6.INIT=8'h0E;
  LUT3 n5852_s6 (
    .F(n5852_9),
    .I0(n5851_21),
    .I1(n82_9),
    .I2(n5852_10) 
);
defparam n5852_s6.INIT=8'hE0;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n83_9),
    .I2(n5853_11),
    .I3(n5853_12) 
);
defparam n5853_s6.INIT=16'h000D;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5851_21),
    .I1(n84_9),
    .I2(n5854_10) 
);
defparam n5854_s6.INIT=8'h0E;
  LUT3 n5855_s6 (
    .F(n5855_9),
    .I0(n5851_21),
    .I1(n85_9),
    .I2(n5855_10) 
);
defparam n5855_s6.INIT=8'h0E;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5853_10),
    .I1(n86_9),
    .I2(n5856_10),
    .I3(n5856_11) 
);
defparam n5856_s6.INIT=16'h000D;
  LUT3 n5857_s6 (
    .F(n5857_9),
    .I0(n5851_21),
    .I1(n87_9),
    .I2(n5857_10) 
);
defparam n5857_s6.INIT=8'h0E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5853_10),
    .I1(n88_9),
    .I2(n5858_10),
    .I3(n5858_11) 
);
defparam n5858_s6.INIT=16'h000D;
  LUT3 n5859_s6 (
    .F(n5859_9),
    .I0(n5851_21),
    .I1(n89_9),
    .I2(n5859_10) 
);
defparam n5859_s6.INIT=8'h0E;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5853_10),
    .I1(n90_9),
    .I2(n5860_10),
    .I3(n5860_11) 
);
defparam n5860_s6.INIT=16'h000D;
  LUT3 n5861_s6 (
    .F(n5861_9),
    .I0(n5851_21),
    .I1(n91_9),
    .I2(n5861_10) 
);
defparam n5861_s6.INIT=8'h0E;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5853_10),
    .I1(n92_9),
    .I2(n5862_10),
    .I3(n5862_11) 
);
defparam n5862_s6.INIT=16'h000D;
  LUT3 n5863_s6 (
    .F(n5863_9),
    .I0(n5851_21),
    .I1(n93_9),
    .I2(n5863_10) 
);
defparam n5863_s6.INIT=8'h0E;
  LUT3 n5864_s6 (
    .F(n5864_9),
    .I0(n5851_21),
    .I1(n94_9),
    .I2(n5864_10) 
);
defparam n5864_s6.INIT=8'h0E;
  LUT3 n5865_s6 (
    .F(n5865_9),
    .I0(n5851_21),
    .I1(n95_9),
    .I2(n5865_10) 
);
defparam n5865_s6.INIT=8'h0E;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5853_10) 
);
defparam n5866_s1.INIT=16'hF011;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5867_22) 
);
defparam n5867_s1.INIT=16'h11F0;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5867_22) 
);
defparam n5868_s1.INIT=16'h11F0;
  LUT3 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n99_9),
    .I2(n5867_22) 
);
defparam n5869_s1.INIT=8'hAC;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n5853_10),
    .I3(n5870_28) 
);
defparam n5870_s1.INIT=16'h00F1;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5867_22) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5867_22) 
);
defparam n5872_s1.INIT=16'h11F0;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n5853_10),
    .I3(n5873_28) 
);
defparam n5873_s1.INIT=16'h00F1;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5867_22) 
);
defparam n5874_s1.INIT=16'h11F0;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5867_22) 
);
defparam n5875_s1.INIT=16'h11F0;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5867_22) 
);
defparam n5876_s1.INIT=16'h11F0;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5867_22) 
);
defparam n5878_s1.INIT=16'h11F0;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5867_22) 
);
defparam n5879_s1.INIT=16'h11F0;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n110_9),
    .I3(n5867_22) 
);
defparam n5880_s1.INIT=16'h11F0;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5867_22) 
);
defparam n5881_s1.INIT=16'h11F0;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5853_10) 
);
defparam n5884_s1.INIT=16'hF011;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n115_9),
    .I3(n5867_22) 
);
defparam n5885_s1.INIT=16'h11F0;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5867_22) 
);
defparam n5886_s1.INIT=16'h11F0;
  LUT3 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n117_9),
    .I2(n5867_22) 
);
defparam n5887_s1.INIT=8'hAC;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n5853_10),
    .I3(n5888_28) 
);
defparam n5888_s1.INIT=16'h00F1;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5867_22) 
);
defparam n5889_s1.INIT=16'h11F0;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5867_22) 
);
defparam n5890_s1.INIT=16'h11F0;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5867_22) 
);
defparam n5891_s1.INIT=16'h11F0;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5867_22) 
);
defparam n5892_s1.INIT=16'h11F0;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5867_22) 
);
defparam n5893_s1.INIT=16'h11F0;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5867_22) 
);
defparam n5894_s1.INIT=16'h11F0;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5853_10) 
);
defparam n5896_s1.INIT=16'hF011;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5867_22),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5867_22),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_17),
    .I2(ff_cache2_already_read_15) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_19),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_20),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_19),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_vram_wdata_31_17),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(n5284_7),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_15),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_15),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_15),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_15),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_vram_wdata_31_19),
    .I2(ff_cache2_already_read_17),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache3_address_16_13) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT3 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(ff_vram_address_16_15),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_vram_wdata_31_11) 
);
defparam ff_vram_address_16_s9.INIT=8'hB0;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_22),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_vram_wdata_31_17),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_cache_flush_start),
    .I1(ff_vram_valid_8),
    .I2(ff_vram_valid_9),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF01;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT2 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT3 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_vram_address_16_12) 
);
defparam ff_vram_address_16_s10.INIT=8'h70;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_12),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n5853_10),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(ff_busy),
    .I2(n5850_11),
    .I3(w_command_vram_write) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n5850_11),
    .I2(n5851_13),
    .I3(n5853_10) 
);
defparam n5851_s8.INIT=16'h00F4;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_11),
    .I1(n5852_12),
    .I2(n5851_12),
    .I3(n5852_13) 
);
defparam n5852_s7.INIT=16'h0BBB;
  LUT2 n5853_s7 (
    .F(n5853_10),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5853_s7.INIT=4'h8;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(n5853_15),
    .I3(n5853_16) 
);
defparam n5853_s8.INIT=16'h0100;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5851_12),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5853_s9.INIT=16'h3500;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache_vram_address[13]),
    .I1(n5850_11),
    .I2(n5854_11),
    .I3(n5853_10) 
);
defparam n5854_s7.INIT=16'h00F4;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache_vram_address[12]),
    .I1(n5850_11),
    .I2(n5855_11),
    .I3(n5853_10) 
);
defparam n5855_s7.INIT=16'h00F4;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s7.INIT=16'h0100;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5851_12),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5856_s8.INIT=16'h3500;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache_vram_address[10]),
    .I1(n5850_11),
    .I2(n5857_11),
    .I3(n5853_10) 
);
defparam n5857_s7.INIT=16'h00F4;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5851_12),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5858_s7.INIT=16'h3500;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_12),
    .I1(n5858_13),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s8.INIT=16'h0100;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache_vram_address[8]),
    .I1(n5850_11),
    .I2(n5859_11),
    .I3(n5853_10) 
);
defparam n5859_s7.INIT=16'h00F4;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_12),
    .I1(n5860_13),
    .I2(n5860_14),
    .I3(n5860_15) 
);
defparam n5860_s7.INIT=16'h0100;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5851_12),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5860_s8.INIT=16'h3500;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache_vram_address[6]),
    .I1(n5850_11),
    .I2(n5861_11),
    .I3(n5853_10) 
);
defparam n5861_s7.INIT=16'h00F4;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5862_12),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s7.INIT=16'h0100;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5851_12),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5862_s8.INIT=16'h3500;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache_vram_address[4]),
    .I1(n5850_11),
    .I2(n5863_11),
    .I3(n5853_10) 
);
defparam n5863_s7.INIT=16'h00F4;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache_vram_address[3]),
    .I1(n5850_11),
    .I2(n5864_11),
    .I3(n5853_10) 
);
defparam n5864_s7.INIT=16'h00F4;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache_vram_address[2]),
    .I1(n5850_11),
    .I2(n5865_11),
    .I3(n5853_10) 
);
defparam n5865_s7.INIT=16'h00F4;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(n5866_7),
    .I3(n5866_8) 
);
defparam n5866_s2.INIT=16'hF100;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_9),
    .I1(ff_cache_vram_write),
    .I2(n5866_10),
    .I3(n5866_11) 
);
defparam n5866_s3.INIT=16'hFE00;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[30]),
    .I2(n5866_7),
    .I3(n5867_8) 
);
defparam n5867_s2.INIT=16'hF100;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_9),
    .I1(n5867_10),
    .I2(n5867_11),
    .I3(n5867_20) 
);
defparam n5867_s3.INIT=16'h7000;
  LUT3 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(n5868_18) 
);
defparam n5868_s2.INIT=8'h10;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_22),
    .I1(n6411_12),
    .I2(n5868_11),
    .I3(n5868_12) 
);
defparam n5868_s3.INIT=16'h7000;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_6),
    .I1(n6411_9),
    .I2(n5869_7),
    .I3(n5869_8) 
);
defparam n5869_s2.INIT=16'h008F;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_22),
    .I1(n6409_11),
    .I2(n5870_9),
    .I3(n5870_10) 
);
defparam n5870_s2.INIT=16'h7000;
  LUT3 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_11),
    .I1(n5868_18),
    .I2(n5870_12) 
);
defparam n5870_s3.INIT=8'h04;
  LUT3 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5868_18),
    .I2(n5871_8) 
);
defparam n5871_s2.INIT=8'h04;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_25),
    .I1(n6411_9),
    .I2(n5871_10),
    .I3(n5871_11) 
);
defparam n5871_s3.INIT=16'h7000;
  LUT3 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(n5868_18) 
);
defparam n5872_s2.INIT=8'h10;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_25),
    .I1(n6411_9),
    .I2(n5872_10),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'h7000;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_20),
    .I1(n6411_12),
    .I2(n5873_9),
    .I3(n5873_10) 
);
defparam n5873_s2.INIT=16'h7000;
  LUT3 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_11),
    .I1(n5868_18),
    .I2(n5873_12) 
);
defparam n5873_s3.INIT=8'h04;
  LUT3 n5874_s2 (
    .F(n5874_5),
    .I0(n5868_18),
    .I1(n5874_7),
    .I2(n5874_8) 
);
defparam n5874_s2.INIT=8'h80;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_21),
    .I1(n6409_11),
    .I2(n5874_10),
    .I3(n5874_11) 
);
defparam n5874_s3.INIT=16'h7000;
  LUT3 n5875_s2 (
    .F(n5875_5),
    .I0(n5868_18),
    .I1(n5875_7),
    .I2(n5875_8) 
);
defparam n5875_s2.INIT=8'h80;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_25),
    .I1(n6411_9),
    .I2(n5875_10),
    .I3(n5875_11) 
);
defparam n5875_s3.INIT=16'h7000;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5868_18) 
);
defparam n5876_s2.INIT=8'h10;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(n5866_7),
    .I3(n5876_9) 
);
defparam n5876_s3.INIT=16'hF100;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_6),
    .I1(n5877_7),
    .I2(n5877_8),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5877_s2.INIT=16'h0777;
  LUT3 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5868_18) 
);
defparam n5878_s2.INIT=8'h70;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[19]),
    .I2(n5866_7),
    .I3(n5878_9) 
);
defparam n5878_s3.INIT=16'hF100;
  LUT3 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5868_18) 
);
defparam n5879_s2.INIT=8'h10;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[18]),
    .I2(n5866_7),
    .I3(n5879_9) 
);
defparam n5879_s3.INIT=16'hF100;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[17]),
    .I2(n5866_7),
    .I3(n5880_7) 
);
defparam n5880_s2.INIT=16'hF100;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_20),
    .I1(n5880_9),
    .I2(n5880_10),
    .I3(n5880_18) 
);
defparam n5880_s3.INIT=16'h7000;
  LUT3 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5868_18) 
);
defparam n5881_s2.INIT=8'h10;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[16]),
    .I2(n5866_7),
    .I3(n5881_9) 
);
defparam n5881_s3.INIT=16'hF100;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_22),
    .I1(n5882_7),
    .I2(n5882_8),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5882_s2.INIT=16'h0BBB;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_6),
    .I1(n5883_7),
    .I2(n5883_8),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5883_s2.INIT=16'h0777;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(n5866_7),
    .I3(n5884_7) 
);
defparam n5884_s2.INIT=16'hF100;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_8),
    .I1(ff_cache_vram_write),
    .I2(n5884_9),
    .I3(n5884_10) 
);
defparam n5884_s3.INIT=16'hFE00;
  LUT3 n5885_s2 (
    .F(n5885_5),
    .I0(n5868_18),
    .I1(n5885_7),
    .I2(n5885_8) 
);
defparam n5885_s2.INIT=8'h80;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_21),
    .I1(n6409_11),
    .I2(n5885_10),
    .I3(n5885_11) 
);
defparam n5885_s3.INIT=16'h7000;
  LUT3 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5868_18) 
);
defparam n5886_s2.INIT=8'h10;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_21),
    .I1(n6409_11),
    .I2(n5886_10),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_6),
    .I1(n6411_9),
    .I2(n5887_7),
    .I3(n5887_8) 
);
defparam n5887_s2.INIT=16'h008F;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_22),
    .I1(n6409_11),
    .I2(n5888_9),
    .I3(n5888_10) 
);
defparam n5888_s2.INIT=16'h7000;
  LUT3 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_11),
    .I1(n5868_18),
    .I2(n5888_12) 
);
defparam n5888_s3.INIT=8'h04;
  LUT3 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5868_18),
    .I2(n5889_8) 
);
defparam n5889_s2.INIT=8'h04;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_19),
    .I1(n6411_12),
    .I2(n5889_10),
    .I3(n5889_11) 
);
defparam n5889_s3.INIT=16'h7000;
  LUT3 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(n5868_18) 
);
defparam n5890_s2.INIT=8'h10;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_19),
    .I1(n6411_12),
    .I2(n5890_10),
    .I3(n5890_11) 
);
defparam n5890_s3.INIT=16'h7000;
  LUT3 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5868_18),
    .I2(n5891_8) 
);
defparam n5891_s2.INIT=8'h04;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_19),
    .I1(n6411_12),
    .I2(n5891_10),
    .I3(n5891_11) 
);
defparam n5891_s3.INIT=16'h7000;
  LUT3 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_7),
    .I1(n5868_18),
    .I2(n5892_8) 
);
defparam n5892_s2.INIT=8'h04;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_17),
    .I1(n6188_8),
    .I2(n5892_10),
    .I3(n5892_11) 
);
defparam n5892_s3.INIT=16'h7000;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[4]),
    .I2(n5866_7),
    .I3(n5893_7) 
);
defparam n5893_s2.INIT=16'hF100;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_19),
    .I1(n5880_9),
    .I2(n5893_9),
    .I3(n5893_17) 
);
defparam n5893_s3.INIT=16'h0700;
  LUT3 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5868_18) 
);
defparam n5894_s2.INIT=8'hE0;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[3]),
    .I2(n5866_7),
    .I3(n5894_9) 
);
defparam n5894_s3.INIT=16'hF100;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_6),
    .I1(n5895_7),
    .I2(n5895_8),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5895_s2.INIT=16'h0777;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(n5866_7),
    .I3(n5896_7) 
);
defparam n5896_s2.INIT=16'hF100;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_8),
    .I1(ff_cache_vram_write),
    .I2(n5896_9),
    .I3(n5896_10) 
);
defparam n5896_s3.INIT=16'hFE00;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_6),
    .I1(n5897_7),
    .I2(n5897_8),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5897_s2.INIT=16'h0777;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s7.INIT=16'h5300;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_13),
    .I1(n5898_25),
    .I2(n5898_15),
    .I3(n5853_10) 
);
defparam n5898_s9.INIT=16'h00F4;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_24),
    .I1(n5899_13),
    .I2(n5899_14),
    .I3(n5898_25) 
);
defparam n5899_s7.INIT=16'hB0BB;
  LUT3 n5899_s8 (
    .F(n5899_11),
    .I0(n5899_15),
    .I1(n5899_16),
    .I2(n5867_22) 
);
defparam n5899_s8.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s7.INIT=16'h5300;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_13),
    .I1(n5898_25),
    .I2(n5900_14),
    .I3(n5853_10) 
);
defparam n5900_s9.INIT=16'h00F4;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_12),
    .I1(n5901_13),
    .I2(n5901_14),
    .I3(n5898_25) 
);
defparam n5901_s7.INIT=16'hB0BB;
  LUT3 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5867_22) 
);
defparam n5901_s8.INIT=8'h0E;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_already_read_14),
    .I1(ff_cache0_already_read_19) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_16_18),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT3 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_vram_address_16_16),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=8'hCA;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h01;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(ff_vram_address_16_16),
    .I1(n6693_18),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam n6693_s5.INIT=16'h0FEE;
  LUT2 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_wdata_31_15) 
);
defparam ff_vram_wdata_31_s6.INIT=4'h1;
  LUT3 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s8.INIT=8'h01;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_12),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h004F;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_15_12),
    .I1(ff_cache0_already_read_17),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5880_9) 
);
defparam ff_cache1_data_31_s7.INIT=16'h8000;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5880_9) 
);
defparam ff_cache1_data_23_s6.INIT=16'h8000;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5880_9) 
);
defparam ff_cache1_data_15_s6.INIT=16'h8000;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5880_9) 
);
defparam ff_cache1_data_7_s6.INIT=16'h8000;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_12),
    .I1(n5867_10),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_16_s6.INIT=16'h0F77;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache3_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache3_address_16_s6.INIT=16'h00F4;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_14),
    .I2(ff_cache3_address_16_16),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache3_address_16_s8.INIT=16'hFE00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_wdata_31_15),
    .I1(ff_vram_wdata_31_19),
    .I2(n6694_15),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_vram_address_16_s11.INIT=16'h00F4;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(ff_vram_wdata_31_19),
    .I1(ff_vram_wdata_31_15),
    .I2(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_en_s5.INIT=8'h70;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_17),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_20),
    .I1(n6188_8),
    .I2(n6693_22) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_20),
    .I1(n6411_9),
    .I2(n6693_22) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_already_read_17),
    .I1(n5641_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h0C0A;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache0_already_read_17),
    .I1(n5642_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h0C0A;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache0_already_read_17),
    .I1(n5643_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h0C0A;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n5640_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(n5641_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(n5642_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(n5643_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(ff_cache0_already_read_17),
    .I1(n5640_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h0C0A;
  LUT2 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_vram_valid_10_29),
    .I1(w_command_vram_valid) 
);
defparam ff_vram_valid_s5.INIT=4'h4;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_vram_address_16_15),
    .I1(ff_vram_address_16_16),
    .I2(w_command_vram_valid),
    .I3(ff_vram_wdata_31_17) 
);
defparam ff_vram_valid_s6.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_mask_3_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h00FE;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(n5640_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5641_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5642_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5643_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(n5640_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_already_read_17),
    .I1(ff_cache2_data_mask_3_15),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5641_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(n5642_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(n5643_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_16),
    .I0(n6693_15),
    .I1(ff_vram_address_16_17),
    .I2(ff_vram_address_16_18),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_address_16_s12.INIT=16'h00F8;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(n5850_10) 
);
defparam n6695_s7.INIT=16'h007F;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s9.INIT=16'hB0BB;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n6411_12),
    .I1(n5850_12),
    .I2(n5850_13),
    .I3(n5850_19) 
);
defparam n5850_s5.INIT=16'h7000;
  LUT4 n5850_s6 (
    .F(n5850_11),
    .I0(n5850_15),
    .I1(n5850_16),
    .I2(ff_cache0_address_15_13),
    .I3(n5868_18) 
);
defparam n5850_s6.INIT=16'h1F00;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT3 n5643_s6 (
    .F(n5643_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5643_s6.INIT=8'h40;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5850_15),
    .I1(n5850_16),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache_vram_write) 
);
defparam n5851_s9.INIT=16'h001F;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_14),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5851_17) 
);
defparam n5851_s10.INIT=16'h0100;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5852_s8.INIT=16'hAC00;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_14),
    .I1(n5852_15),
    .I2(n5852_16),
    .I3(n5852_17) 
);
defparam n5852_s9.INIT=16'h0100;
  LUT2 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache_vram_address[15]),
    .I1(ff_vram_wdata_31_17) 
);
defparam n5852_s10.INIT=4'h4;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5853_s11.INIT=16'hAC00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5853_s12.INIT=16'hAC00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(n5866_7),
    .I1(w_command_vram_address[14]),
    .I2(n5853_18),
    .I3(ff_flush_state_2_12) 
);
defparam n5853_s13.INIT=16'h0B00;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_12),
    .I1(n5854_13),
    .I2(n5854_14),
    .I3(n5854_15) 
);
defparam n5854_s8.INIT=16'h0100;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_12),
    .I1(n5855_13),
    .I2(n5855_14),
    .I3(n5855_15) 
);
defparam n5855_s8.INIT=16'h0100;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5866_7),
    .I1(w_command_vram_address[11]),
    .I2(n5856_16),
    .I3(ff_flush_state_2_12) 
);
defparam n5856_s12.INIT=16'h0B00;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_12),
    .I1(n5857_13),
    .I2(n5857_14),
    .I3(n5857_15) 
);
defparam n5857_s8.INIT=16'h0100;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5858_s9.INIT=16'hAC00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n5866_7),
    .I1(w_command_vram_address[9]),
    .I2(n5858_16),
    .I3(ff_flush_state_2_12) 
);
defparam n5858_s12.INIT=16'h0B00;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_12),
    .I1(n5859_13),
    .I2(n5859_14),
    .I3(n5859_15) 
);
defparam n5859_s8.INIT=16'h0100;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5860_s9.INIT=16'hAC00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n5866_7),
    .I1(w_command_vram_address[7]),
    .I2(n5860_16),
    .I3(ff_flush_state_2_12) 
);
defparam n5860_s12.INIT=16'h0B00;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_12),
    .I1(n5861_13),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s8.INIT=16'h0100;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5862_s9.INIT=16'hAC00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n5866_7),
    .I1(w_command_vram_address[5]),
    .I2(n5862_16),
    .I3(ff_flush_state_2_12) 
);
defparam n5862_s12.INIT=16'h0B00;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s8.INIT=16'h0100;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_12),
    .I1(n5864_13),
    .I2(n5864_14),
    .I3(n5864_15) 
);
defparam n5864_s8.INIT=16'h0100;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_12),
    .I1(n5865_13),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s8.INIT=16'h0100;
  LUT2 n5866_s4 (
    .F(n5866_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5866_s4.INIT=4'h6;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_19),
    .I1(n6411_12),
    .I2(n5866_13),
    .I3(n5866_14) 
);
defparam n5866_s5.INIT=16'h0700;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_21),
    .I1(n5866_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'h0305;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_16),
    .I1(n5866_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s7.INIT=16'h3500;
  LUT3 n5866_s8 (
    .F(n5866_11),
    .I0(n96_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5866_s8.INIT=8'h70;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_24),
    .I1(n6411_12),
    .I2(n5867_14),
    .I3(n5867_15) 
);
defparam n5867_s5.INIT=16'h0700;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s6.INIT=16'hCACC;
  LUT2 n5867_s7 (
    .F(n5867_10),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5867_s7.INIT=4'h4;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_26),
    .I1(n5867_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s8.INIT=16'h3FF5;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_20),
    .I1(n5868_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s4.INIT=16'hCA00;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_24),
    .I1(n5868_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s5.INIT=16'h0C0A;
  LUT3 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_24),
    .I1(n6409_11),
    .I2(n5868_26) 
);
defparam n5868_s8.INIT=8'h07;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_20),
    .I1(n6188_8),
    .I2(n5868_28),
    .I3(n6411_9) 
);
defparam n5868_s9.INIT=16'h0777;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s3.INIT=16'hCACC;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_20),
    .I1(n6188_8),
    .I2(n5869_22),
    .I3(n5869_12) 
);
defparam n5869_s4.INIT=16'h0700;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_20),
    .I1(n5867_10),
    .I2(n5869_13),
    .I3(n5869_18) 
);
defparam n5869_s5.INIT=16'h0700;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_20),
    .I1(n6411_12),
    .I2(n5870_26),
    .I3(n6411_9) 
);
defparam n5870_s6.INIT=16'h0777;
  LUT3 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_18),
    .I1(n6188_8),
    .I2(n5870_24) 
);
defparam n5870_s7.INIT=8'h07;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_20),
    .I1(n5870_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s8.INIT=16'hCA00;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(n5870_22),
    .I1(n5870_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s9.INIT=16'h0C0A;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_19),
    .I1(n5871_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s4.INIT=16'hCA00;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_21),
    .I1(n5871_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s5.INIT=16'h0C0A;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_17),
    .I1(n6188_8),
    .I2(n5871_23) 
);
defparam n5871_s7.INIT=8'h07;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_21),
    .I1(n6409_11),
    .I2(n5871_19),
    .I3(n6411_12) 
);
defparam n5871_s8.INIT=16'h0777;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_17),
    .I1(n5872_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s4.INIT=16'hCA00;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_21),
    .I1(n5872_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s5.INIT=16'h0C0A;
  LUT3 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_21),
    .I1(n6409_11),
    .I2(n5872_23) 
);
defparam n5872_s7.INIT=8'h07;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_17),
    .I1(n6188_8),
    .I2(n5872_19),
    .I3(n6411_12) 
);
defparam n5872_s8.INIT=16'h0777;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n5873_18),
    .I1(n6188_8),
    .I2(n5873_22),
    .I3(n6409_11) 
);
defparam n5873_s6.INIT=16'h0777;
  LUT3 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_26),
    .I1(n6411_9),
    .I2(n5873_24) 
);
defparam n5873_s7.INIT=8'h07;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_20),
    .I1(n5873_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s8.INIT=16'hCA00;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(n5873_22),
    .I1(n5873_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s9.INIT=16'h0C0A;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_21),
    .I1(n5874_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s4.INIT=16'h3FF5;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_17),
    .I1(n5874_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s5.INIT=16'hF53F;
  LUT3 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_19),
    .I1(n6411_12),
    .I2(n5874_23) 
);
defparam n5874_s7.INIT=8'h07;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_17),
    .I1(n6188_8),
    .I2(n5874_25),
    .I3(n6411_9) 
);
defparam n5874_s8.INIT=16'h0777;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_21),
    .I1(n5875_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s4.INIT=16'h3FF5;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_17),
    .I1(n5875_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s5.INIT=16'hF53F;
  LUT3 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_17),
    .I1(n6188_8),
    .I2(n5875_23) 
);
defparam n5875_s7.INIT=8'h07;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_21),
    .I1(n6409_11),
    .I2(n5875_19),
    .I3(n6411_12) 
);
defparam n5875_s8.INIT=16'h0777;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_17),
    .I1(n5876_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s4.INIT=16'h0C0A;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_12),
    .I1(n5876_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s5.INIT=16'hCA00;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_17),
    .I1(n6409_11),
    .I2(n5876_14),
    .I3(n5876_15) 
);
defparam n5876_s6.INIT=16'h0700;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_9),
    .I1(n6188_8),
    .I2(n5877_10),
    .I3(n6409_11) 
);
defparam n5877_s3.INIT=16'h0777;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[20]),
    .I2(n5866_7),
    .I3(n5877_11) 
);
defparam n5877_s4.INIT=16'hF100;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_12),
    .I1(n5877_13),
    .I2(n107_9),
    .I3(ff_cache_vram_write) 
);
defparam n5877_s5.INIT=16'h0F77;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_10),
    .I1(n5878_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s4.INIT=16'hFACF;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_17),
    .I1(n5878_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s5.INIT=16'hCFFA;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_17),
    .I1(n6409_11),
    .I2(n5878_14),
    .I3(n5878_15) 
);
defparam n5878_s6.INIT=16'h0700;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n5879_10),
    .I1(n5879_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s4.INIT=16'hCA00;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_17),
    .I1(n5879_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s5.INIT=16'h0C0A;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_17),
    .I1(n6409_11),
    .I2(n5879_14),
    .I3(n5879_15) 
);
defparam n5879_s6.INIT=16'h0700;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_20),
    .I1(n6411_12),
    .I2(n5880_12),
    .I3(n5880_13) 
);
defparam n5880_s4.INIT=16'h0700;
  LUT2 n5880_s6 (
    .F(n5880_9),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5880_s6.INIT=4'h4;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_14),
    .I1(n5880_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'h3FF5;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s4.INIT=16'hCA00;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_19),
    .I1(n5881_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s5.INIT=16'h0C0A;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_17),
    .I1(n6411_12),
    .I2(n5881_14),
    .I3(n5881_15) 
);
defparam n5881_s6.INIT=16'h0700;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_10),
    .I1(n6188_8),
    .I2(n5882_20),
    .I3(n5882_12) 
);
defparam n5882_s4.INIT=16'h0700;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_13),
    .I1(n5882_14),
    .I2(n112_9),
    .I3(ff_cache_vram_write) 
);
defparam n5882_s5.INIT=16'h0F77;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_9),
    .I1(n6411_12),
    .I2(n5883_10),
    .I3(n6411_9) 
);
defparam n5883_s3.INIT=16'h0777;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[14]),
    .I2(n5866_7),
    .I3(n5883_11) 
);
defparam n5883_s4.INIT=16'hF100;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_12),
    .I1(n5883_13),
    .I2(n113_9),
    .I3(ff_cache_vram_write) 
);
defparam n5883_s5.INIT=16'h0F77;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_20),
    .I1(n6409_11),
    .I2(n5884_12),
    .I3(n5884_13) 
);
defparam n5884_s4.INIT=16'h0700;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_20),
    .I1(n5884_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s5.INIT=16'h0305;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_18),
    .I1(n5884_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5884_s6.INIT=16'h3500;
  LUT3 n5884_s7 (
    .F(n5884_10),
    .I0(n114_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5884_s7.INIT=8'h70;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_21),
    .I1(n5885_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'h3FF5;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_17),
    .I1(n5885_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s5.INIT=16'hF53F;
  LUT3 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_19),
    .I1(n6411_12),
    .I2(n5885_23) 
);
defparam n5885_s7.INIT=8'h07;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_17),
    .I1(n6188_8),
    .I2(n5885_25),
    .I3(n6411_9) 
);
defparam n5885_s8.INIT=16'h0777;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_21),
    .I1(n5886_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s4.INIT=16'h0C0A;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_19),
    .I1(n5886_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s5.INIT=16'hCA00;
  LUT3 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_17),
    .I1(n6188_8),
    .I2(n5886_23) 
);
defparam n5886_s7.INIT=8'h07;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_19),
    .I1(n6411_12),
    .I2(n5886_25),
    .I3(n6411_9) 
);
defparam n5886_s8.INIT=16'h0777;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s3.INIT=16'hCACC;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_9),
    .I1(n6409_11),
    .I2(n5887_19),
    .I3(n5887_11) 
);
defparam n5887_s4.INIT=16'h0700;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_12),
    .I1(n5867_10),
    .I2(n5887_13),
    .I3(n5887_17) 
);
defparam n5887_s5.INIT=16'h0700;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_18),
    .I1(n6188_8),
    .I2(n5888_26),
    .I3(n6411_9) 
);
defparam n5888_s6.INIT=16'h0777;
  LUT3 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_20),
    .I1(n6411_12),
    .I2(n5888_24) 
);
defparam n5888_s7.INIT=8'h07;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_22),
    .I1(n5888_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s8.INIT=16'h0C0A;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n5888_20),
    .I1(n5888_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s9.INIT=16'hCA00;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_21),
    .I1(n5889_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s4.INIT=16'h0C0A;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_17),
    .I1(n5889_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s5.INIT=16'hCA00;
  LUT3 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_17),
    .I1(n6188_8),
    .I2(n5889_23) 
);
defparam n5889_s7.INIT=8'h07;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_21),
    .I1(n6409_11),
    .I2(n5889_25),
    .I3(n6411_9) 
);
defparam n5889_s8.INIT=16'h0777;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_17),
    .I1(n5890_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s4.INIT=16'hCA00;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_21),
    .I1(n5890_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s5.INIT=16'h0C0A;
  LUT3 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_21),
    .I1(n6409_11),
    .I2(n5890_23) 
);
defparam n5890_s7.INIT=8'h07;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_17),
    .I1(n6188_8),
    .I2(n5890_25),
    .I3(n6411_9) 
);
defparam n5890_s8.INIT=16'h0777;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_21),
    .I1(n5891_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s4.INIT=16'h0C0A;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_17),
    .I1(n5891_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s5.INIT=16'hCA00;
  LUT3 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_17),
    .I1(n6188_8),
    .I2(n5891_23) 
);
defparam n5891_s7.INIT=8'h07;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_21),
    .I1(n6409_11),
    .I2(n5891_25),
    .I3(n6411_9) 
);
defparam n5891_s8.INIT=16'h0777;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_19),
    .I1(n5892_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s4.INIT=16'hCA00;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_21),
    .I1(n5892_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s5.INIT=16'h0C0A;
  LUT3 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_19),
    .I1(n6411_12),
    .I2(n5892_23) 
);
defparam n5892_s7.INIT=8'h07;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_21),
    .I1(n6409_11),
    .I2(n5892_25),
    .I3(n6411_9) 
);
defparam n5892_s8.INIT=16'h0777;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_19),
    .I1(n6411_12),
    .I2(n5893_11),
    .I3(n5893_12) 
);
defparam n5893_s4.INIT=16'h0700;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_13),
    .I1(n5893_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s6.INIT=16'hCA00;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_19),
    .I1(n5894_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s4.INIT=16'h0305;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_17),
    .I1(n5894_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s5.INIT=16'h3500;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_17),
    .I1(n6411_12),
    .I2(n5894_14),
    .I3(n5894_15) 
);
defparam n5894_s6.INIT=16'h0700;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_9),
    .I1(n6188_8),
    .I2(n5895_10),
    .I3(n6411_9) 
);
defparam n5895_s3.INIT=16'h0777;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(n5866_7),
    .I3(n5895_11) 
);
defparam n5895_s4.INIT=16'hF100;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_12),
    .I1(n5895_13),
    .I2(n125_9),
    .I3(ff_cache_vram_write) 
);
defparam n5895_s5.INIT=16'h0F77;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_18),
    .I1(n6409_11),
    .I2(n5896_12),
    .I3(n5896_13) 
);
defparam n5896_s4.INIT=16'h0700;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_18),
    .I1(n5896_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s5.INIT=16'h0305;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_15),
    .I1(n5896_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s6.INIT=16'h3500;
  LUT3 n5896_s7 (
    .F(n5896_10),
    .I0(n126_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5896_s7.INIT=8'h70;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_9),
    .I1(n6188_8),
    .I2(n5897_10),
    .I3(n6409_11) 
);
defparam n5897_s3.INIT=16'h0777;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[0]),
    .I2(n5866_7),
    .I3(n5897_11) 
);
defparam n5897_s4.INIT=16'hF100;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_12),
    .I1(n5897_13),
    .I2(n127_9),
    .I3(ff_cache_vram_write) 
);
defparam n5897_s5.INIT=16'h0F77;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_29),
    .I1(n5898_11),
    .I2(n5898_27),
    .I3(n5898_10) 
);
defparam n5898_s10.INIT=16'h0777;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5898_18),
    .I1(n5898_19),
    .I2(n5898_20),
    .I3(n5898_21) 
);
defparam n5898_s12.INIT=16'h0100;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(n5899_17),
    .I1(n5899_18),
    .I2(n5899_19),
    .I3(n5899_20) 
);
defparam n5899_s10.INIT=16'h0001;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5898_29),
    .I1(n5899_16),
    .I2(n5898_27),
    .I3(n5899_15) 
);
defparam n5899_s11.INIT=16'h0777;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s12.INIT=16'h5300;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s13.INIT=16'h0503;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5898_29),
    .I1(n5900_11),
    .I2(n5898_27),
    .I3(n5900_10) 
);
defparam n5900_s10.INIT=16'h0777;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5900_17),
    .I3(n5900_18) 
);
defparam n5900_s11.INIT=16'h0100;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5901_s9.INIT=16'hCA00;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(n5901_17),
    .I1(n5901_18),
    .I2(n5901_19),
    .I3(n5901_24) 
);
defparam n5901_s10.INIT=16'h0001;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5898_29),
    .I1(n5901_16),
    .I2(n5898_27),
    .I3(n5901_15) 
);
defparam n5901_s11.INIT=16'h0777;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s12.INIT=16'h5300;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s13.INIT=16'h0503;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache_vram_write),
    .I1(n6693_15) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_already_read_13),
    .I2(ff_vram_wdata_31_13),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s7.INIT=16'h7F00;
  LUT2 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15) 
);
defparam ff_cache0_address_15_s8.INIT=4'h8;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(n5880_9),
    .I1(ff_vram_wdata_31_13),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h8F00;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5850_12),
    .I2(ff_cache0_address_15_13),
    .I3(n5880_9) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT2 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(n5867_16),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s7.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(n5867_10),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5853_17),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=4'h8;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(n69_3),
    .I1(ff_cache3_address_16_15),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_16_s11.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_14),
    .I3(n5643_10) 
);
defparam ff_cache3_data_31_s8.INIT=16'h004F;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_en_s6.INIT=8'h0E;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache0_data_mask_2_18),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n18_3),
    .I1(ff_cache0_address_15_12),
    .I2(n5643_11) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT3 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(n6693_20),
    .I1(n6411_9),
    .I2(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache3_data_mask_3_s10.INIT=8'hE0;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10_29),
    .I0(n355_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_valid_s7.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h000B;
  LUT3 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n5284_7),
    .I1(ff_cache2_data_mask_3_17),
    .I2(n6693_15) 
);
defparam ff_cache2_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6693_20),
    .I1(n6188_8),
    .I2(ff_cache2_data_mask_3_20),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0E00;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_17),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(ff_vram_address_16_22),
    .I3(w_cache2_hit) 
);
defparam ff_vram_address_16_s13.INIT=16'hBBF0;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_18),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_vram_address_16_24),
    .I3(n5625_9) 
);
defparam ff_vram_address_16_s14.INIT=16'hBBF0;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_14),
    .I1(n6695_15),
    .I2(ff_priority[1]) 
);
defparam n6695_s8.INIT=8'hCA;
  LUT2 n5850_s7 (
    .F(n5850_12),
    .I0(n5850_17),
    .I1(ff_cache1_data_en) 
);
defparam n5850_s7.INIT=4'h4;
  LUT4 n5850_s8 (
    .F(n5850_13),
    .I0(n6411_9),
    .I1(n5853_17),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5850_s8.INIT=16'h0777;
  LUT4 n5850_s10 (
    .F(n5850_15),
    .I0(ff_cache2_address_16_12),
    .I1(n5853_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5850_s10.INIT=16'hCA00;
  LUT4 n5850_s11 (
    .F(n5850_16),
    .I0(ff_cache0_data_mask_2_16),
    .I1(n5850_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5850_s11.INIT=16'h0C0A;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT3 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_18),
    .I1(n6188_8),
    .I2(n5851_23) 
);
defparam n5851_s14.INIT=8'h07;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5852_s12.INIT=16'hAC00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5852_s13.INIT=16'hAC00;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[15]),
    .I2(n5866_7),
    .I3(n5853_10) 
);
defparam n5852_s14.INIT=16'h00F1;
  LUT2 n5853_s14 (
    .F(n5853_17),
    .I0(n5869_9),
    .I1(ff_cache3_data_en) 
);
defparam n5853_s14.INIT=4'h4;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5853_s15.INIT=16'hAC00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5854_s9.INIT=16'hAC00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT3 n5854_s12 (
    .F(n5854_15),
    .I0(n5854_16),
    .I1(n6188_8),
    .I2(n5854_19) 
);
defparam n5854_s12.INIT=8'h07;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5855_s9.INIT=16'hAC00;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT3 n5855_s12 (
    .F(n5855_15),
    .I0(n5855_16),
    .I1(n6411_12),
    .I2(n5855_19) 
);
defparam n5855_s12.INIT=8'h07;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5856_s13.INIT=16'hAC00;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5857_s9.INIT=16'hAC00;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT3 n5857_s12 (
    .F(n5857_15),
    .I0(n5857_16),
    .I1(n6409_11),
    .I2(n5857_19) 
);
defparam n5857_s12.INIT=8'h07;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5858_s13.INIT=16'hAC00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5859_s9.INIT=16'hAC00;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT3 n5859_s12 (
    .F(n5859_15),
    .I0(n5859_16),
    .I1(n6188_8),
    .I2(n5859_19) 
);
defparam n5859_s12.INIT=8'h07;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5860_s13.INIT=16'hAC00;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5861_s9.INIT=16'hAC00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT3 n5861_s12 (
    .F(n5861_15),
    .I0(n5861_16),
    .I1(n6411_12),
    .I2(n5861_19) 
);
defparam n5861_s12.INIT=8'h07;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5862_s13.INIT=16'hAC00;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5863_s9.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT3 n5863_s12 (
    .F(n5863_15),
    .I0(n5863_16),
    .I1(n6188_8),
    .I2(n5863_19) 
);
defparam n5863_s12.INIT=8'h07;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5864_s9.INIT=16'hAC00;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT3 n5864_s12 (
    .F(n5864_15),
    .I0(n5864_16),
    .I1(n6409_11),
    .I2(n5864_19) 
);
defparam n5864_s12.INIT=8'h07;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5865_s9.INIT=16'hAC00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT3 n5865_s12 (
    .F(n5865_15),
    .I0(n5865_16),
    .I1(n6188_8),
    .I2(n5865_19) 
);
defparam n5865_s12.INIT=8'h07;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5866_s10.INIT=16'hAC00;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(n5866_16),
    .I1(n6188_8),
    .I2(n5866_17),
    .I3(n6411_9) 
);
defparam n5866_s11.INIT=16'h0777;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s13.INIT=16'hCACC;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s14.INIT=16'hCACC;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5867_s11.INIT=16'hAC00;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(n5867_9),
    .I1(n6188_8),
    .I2(n5867_18),
    .I3(n6411_9) 
);
defparam n5867_s12.INIT=16'h0777;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5867_s13.INIT=16'h8000;
  LUT4 n5867_s15 (
    .F(n5867_18),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5869_s6.INIT=16'h8000;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(n5869_15),
    .I1(n6409_11),
    .I2(n5869_16),
    .I3(n6411_12) 
);
defparam n5869_s9.INIT=16'h0777;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n5869_16),
    .I1(n5869_6),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s10.INIT=16'hCA00;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s8.INIT=16'hCACC;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s9.INIT=16'hCACC;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5876_s11.INIT=16'hAC00;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(n5876_12),
    .I1(n6188_8),
    .I2(n5876_11),
    .I3(n6411_12) 
);
defparam n5876_s12.INIT=16'h0777;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s6.INIT=16'hCACC;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s7.INIT=16'hCACC;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_14),
    .I1(n6411_12),
    .I2(n5877_15),
    .I3(n6411_9) 
);
defparam n5877_s8.INIT=16'h0777;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(n5877_9),
    .I1(n5877_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s9.INIT=16'hFACF;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(n5877_10),
    .I1(n5877_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s10.INIT=16'hCFFA;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s7.INIT=16'hCACC;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s8.INIT=16'hCACC;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5878_s11.INIT=16'hAC00;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n5878_10),
    .I1(n6188_8),
    .I2(n5878_11),
    .I3(n6411_12) 
);
defparam n5878_s12.INIT=16'h0777;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s7.INIT=16'hCACC;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s10.INIT=16'hCACC;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5879_s11.INIT=16'hAC00;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(n5879_13),
    .I1(n6188_8),
    .I2(n5879_10),
    .I3(n6411_12) 
);
defparam n5879_s12.INIT=16'h0777;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5880_s9.INIT=16'hAC00;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(n5880_16),
    .I1(n6188_8),
    .I2(n5880_14),
    .I3(n6409_11) 
);
defparam n5880_s10.INIT=16'h0777;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s11.INIT=16'hCACC;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s13.INIT=16'hCACC;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s7.INIT=16'hCACC;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s8.INIT=16'hCACC;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5881_s11.INIT=16'hAC00;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(n5881_10),
    .I1(n6188_8),
    .I2(n5881_11),
    .I3(n6411_9) 
);
defparam n5881_s12.INIT=16'h0777;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s6.INIT=16'hCACC;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s7.INIT=16'hCACC;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(n5882_15),
    .I1(n6409_11),
    .I2(n5882_16),
    .I3(n6411_9) 
);
defparam n5882_s9.INIT=16'h0777;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(n5882_15),
    .I1(n5882_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s10.INIT=16'hCFFA;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(n5882_10),
    .I1(n5882_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s11.INIT=16'hFACF;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s6.INIT=16'hCACC;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s7.INIT=16'hCACC;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_14),
    .I1(n6188_8),
    .I2(n5883_15),
    .I3(n6409_11) 
);
defparam n5883_s8.INIT=16'h0777;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_14),
    .I1(n5883_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s9.INIT=16'hFACF;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(n5883_15),
    .I1(n5883_10),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s10.INIT=16'hCFFA;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5884_s9.INIT=16'hAC00;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(n5884_14),
    .I1(n6411_12),
    .I2(n5884_16),
    .I3(n6411_9) 
);
defparam n5884_s10.INIT=16'h0777;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s11.INIT=16'hCACC;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s13.INIT=16'hCACC;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s6.INIT=16'hCACC;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_12),
    .I1(n6188_8),
    .I2(n5887_15),
    .I3(n6411_12) 
);
defparam n5887_s8.INIT=16'h0777;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s9.INIT=16'hCACC;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(n5887_15),
    .I1(n5887_6),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s10.INIT=16'hCA00;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5893_s8.INIT=16'hAC00;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(n5893_13),
    .I1(n6188_8),
    .I2(n5893_15),
    .I3(n6409_11) 
);
defparam n5893_s9.INIT=16'h0777;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s12.INIT=16'hCACC;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s8.INIT=16'hCACC;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s10.INIT=16'hCACC;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5894_s11.INIT=16'hAC00;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(n5894_11),
    .I1(n6188_8),
    .I2(n5894_13),
    .I3(n6411_9) 
);
defparam n5894_s12.INIT=16'h0777;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s6.INIT=16'hCACC;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s7.INIT=16'hCACC;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_14),
    .I1(n6409_11),
    .I2(n5895_15),
    .I3(n6411_12) 
);
defparam n5895_s8.INIT=16'h0777;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n5895_14),
    .I1(n5895_10),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s9.INIT=16'hCFFA;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(n5895_9),
    .I1(n5895_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s10.INIT=16'hFACF;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5896_s9.INIT=16'hAC00;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(n5896_15),
    .I1(n6188_8),
    .I2(n5896_14),
    .I3(n6411_12) 
);
defparam n5896_s10.INIT=16'h0777;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s11.INIT=16'hCACC;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s12.INIT=16'hCACC;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s6.INIT=16'hCACC;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s7.INIT=16'hCACC;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_14),
    .I1(n6411_12),
    .I2(n5897_15),
    .I3(n6411_9) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_9),
    .I1(n5897_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s9.INIT=16'hFACF;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n5897_10),
    .I1(n5897_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s10.INIT=16'hCFFA;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5898_s15.INIT=16'hAC00;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5898_s16.INIT=16'hAC00;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5898_s17.INIT=16'hCA00;
  LUT3 n5898_s18 (
    .F(n5898_21),
    .I0(n5898_22),
    .I1(n6411_12),
    .I2(n5898_31) 
);
defparam n5898_s18.INIT=8'h07;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5899_s14.INIT=16'hAC00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5899_s15.INIT=16'hAC00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5899_s16.INIT=16'hAC00;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5899_s17.INIT=16'hCA00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5900_s13.INIT=16'hCA00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT3 n5900_s15 (
    .F(n5900_18),
    .I0(n5900_19),
    .I1(n6188_8),
    .I2(n5900_22) 
);
defparam n5900_s15.INIT=8'h07;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5850_12),
    .I3(n6411_12) 
);
defparam n5901_s14.INIT=16'hAC00;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5853_17),
    .I3(n6411_9) 
);
defparam n5901_s15.INIT=16'hAC00;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache2_address_16_12),
    .I3(n6188_8) 
);
defparam n5901_s16.INIT=16'hAC00;
  LUT2 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_13),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en) 
);
defparam ff_vram_wdata_31_s10.INIT=4'h8;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h8000;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n5867_10),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h007F;
  LUT3 n6695_s9 (
    .F(n6695_14),
    .I0(ff_cache0_data_mask_2_18),
    .I1(n5850_17),
    .I2(ff_priority[0]) 
);
defparam n6695_s9.INIT=8'hCA;
  LUT3 n6695_s10 (
    .F(n6695_15),
    .I0(n5867_16),
    .I1(n5869_9),
    .I2(ff_priority[0]) 
);
defparam n6695_s10.INIT=8'hCA;
  LUT4 n5850_s12 (
    .F(n5850_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5850_s12.INIT=16'h8000;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5851_s15.INIT=16'hCACC;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s13.INIT=16'hCACC;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s13.INIT=16'hCACC;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s13.INIT=16'hCACC;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s13.INIT=16'hCACC;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s13.INIT=16'hCACC;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s13.INIT=16'hCACC;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s13.INIT=16'hCACC;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5865_s13.INIT=16'hCACC;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s12.INIT=16'hCACC;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s13.INIT=16'hCACC;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s11.INIT=16'hCACC;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s12.INIT=16'hCACC;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s12.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s13.INIT=16'hCACC;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s11.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s12.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s12.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s11.INIT=16'hCACC;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s12.INIT=16'hCACC;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s11.INIT=16'hCACC;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s12.INIT=16'hCACC;
  LUT4 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5898_s19.INIT=16'hCACC;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5900_s16.INIT=16'hCACC;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(ff_cache_vram_write),
    .I1(n6693_15),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache2_already_read_s10.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_vram_address_16_16),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hCA00;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 ff_flush_state_1_s3 (
    .F(ff_flush_state_1_9),
    .I0(w_command_vram_valid),
    .I1(ff_flush_state_2_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_flush_state_1_s3.INIT=16'hFFF4;
  LUT4 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s11.INIT=16'h7F00;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(n5853_10),
    .I1(ff_start),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h0001;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s12.INIT=16'h8000;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'hEF00;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(n5887_9),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5887_s13.INIT=16'hFD00;
  LUT4 n5869_s14 (
    .F(n5869_18),
    .I0(n5869_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5869_s14.INIT=16'hFD00;
  LUT4 n5893_s13 (
    .F(n5893_17),
    .I0(n5893_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5893_s13.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT4 n5880_s14 (
    .F(n5880_18),
    .I0(n5880_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5880_s14.INIT=16'hDF00;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s11.INIT=16'h0800;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s7 (
    .F(n5643_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5643_s7.INIT=16'h0EFF;
  LUT4 n6693_s11 (
    .F(n6693_18),
    .I0(ff_vram_wdata_31_15),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s11.INIT=16'hBFC0;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_vram_wdata_31_15),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s10.INIT=16'h007F;
  LUT3 n5898_s21 (
    .F(n5898_25),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5898_s21.INIT=8'h80;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT4 n5867_s16 (
    .F(n5867_20),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5867_24),
    .I3(n5868_18) 
);
defparam n5867_s16.INIT=16'hBF00;
  LUT4 ff_vram_address_16_s17 (
    .F(ff_vram_address_16_22),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_vram_address_16_s17.INIT=16'h0D00;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1011;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(n6693_22) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1000;
  LUT4 ff_vram_address_16_s18 (
    .F(ff_vram_address_16_24),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_vram_address_16_s18.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_15),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s9.INIT=16'h7077;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_15) 
);
defparam ff_cache3_data_31_s9.INIT=16'hEF00;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s14.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s12 (
    .F(ff_vram_wdata_31_17),
    .I0(n5853_10),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_wdata_31_s12.INIT=16'h0001;
  LUT4 n6693_s12 (
    .F(n6693_20),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s12.INIT=16'h0001;
  LUT4 ff_flush_state_2_s6 (
    .F(ff_flush_state_2_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5853_10) 
);
defparam ff_flush_state_2_s6.INIT=16'h00FE;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_cache3_address_16_16),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h1000;
  LUT4 n5898_s22 (
    .F(n5898_27),
    .I0(n5867_16),
    .I1(ff_cache2_data_en),
    .I2(n5853_17),
    .I3(ff_priority[0]) 
);
defparam n5898_s22.INIT=16'hF044;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s13.INIT=16'hCACC;
  LUT4 n5890_s13 (
    .F(n5890_17),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_18),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s13.INIT=16'hCACC;
  LUT4 n5885_s13 (
    .F(n5885_17),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s13.INIT=16'hCACC;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s14.INIT=16'hCACC;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s13.INIT=16'hCACC;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s13.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_18),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s13.INIT=16'hCACC;
  LUT4 n5871_s13 (
    .F(n5871_17),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s13.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5869_s15 (
    .F(n5869_20),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s15.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT4 n5892_s13 (
    .F(n5892_17),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n6693_s13 (
    .F(n6693_22),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s13.INIT=16'h0111;
  LUT4 n5867_s17 (
    .F(n5867_22),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5867_s17.INIT=16'h0777;
  LUT4 n5851_s17 (
    .F(n5851_21),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(n5851_12),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5851_s17.INIT=16'h0DDD;
  LUT4 n5901_s18 (
    .F(n5901_22),
    .I0(n5901_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5901_11) 
);
defparam n5901_s18.INIT=16'h00EA;
  LUT4 n5899_s18 (
    .F(n5899_22),
    .I0(n5899_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5899_11) 
);
defparam n5899_s18.INIT=16'h00EA;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(n5897_5),
    .I1(n127_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5897_s13.INIT=16'hCAAA;
  LUT4 n5895_s13 (
    .F(n5895_17),
    .I0(n5895_5),
    .I1(n125_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5895_s13.INIT=16'hCAAA;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(n5883_5),
    .I1(n113_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5883_s13.INIT=16'hCAAA;
  LUT4 n5882_s14 (
    .F(n5882_18),
    .I0(n5882_5),
    .I1(n112_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5882_s14.INIT=16'hCAAA;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(n5877_5),
    .I1(n107_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5877_s13.INIT=16'hCAAA;
  LUT4 n5898_s23 (
    .F(n5898_29),
    .I0(ff_cache0_data_mask_2_16),
    .I1(n5850_17),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n5898_s23.INIT=16'h30AA;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s13.INIT=16'hCACC;
  LUT4 n5892_s14 (
    .F(n5892_19),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s14.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_20),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s15.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_19),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5885_s14 (
    .F(n5885_19),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s14.INIT=16'hCACC;
  LUT4 n5881_s13 (
    .F(n5881_17),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s13.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_19),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s14.INIT=16'hCACC;
  LUT4 n5874_s14 (
    .F(n5874_19),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s14.INIT=16'hCACC;
  LUT4 n5872_s14 (
    .F(n5872_19),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s14.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_19),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 n5870_s15 (
    .F(n5870_20),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s15.INIT=16'hCACC;
  LUT4 n5867_s18 (
    .F(n5867_24),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s18.INIT=16'hCACC;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s15.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_19),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_19),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s14.INIT=16'hCACC;
  LUT4 n5880_s15 (
    .F(n5880_20),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s15.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_20),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_22),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5850_17),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5896_s14 (
    .F(n5896_18),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s14.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_19),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5892_s15 (
    .F(n5892_21),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5891_s15 (
    .F(n5891_21),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s15.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5889_s15 (
    .F(n5889_21),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s15.INIT=16'hCACC;
  LUT4 n5884_s15 (
    .F(n5884_20),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s15.INIT=16'hCACC;
  LUT4 n5881_s14 (
    .F(n5881_19),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT4 n5879_s13 (
    .F(n5879_17),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s13.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5876_s13 (
    .F(n5876_17),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_21),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5873_s16 (
    .F(n5873_22),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s16.INIT=16'hCACC;
  LUT4 n5872_s15 (
    .F(n5872_21),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s15.INIT=16'hCACC;
  LUT4 n5871_s15 (
    .F(n5871_21),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n5868_s17 (
    .F(n5868_24),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s17.INIT=16'hCACC;
  LUT4 n5867_s19 (
    .F(n5867_26),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s19.INIT=16'hCACC;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s16.INIT=16'hCACC;
  LUT4 n5850_s13 (
    .F(n5850_19),
    .I0(n6409_11),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache0_data_en),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5850_s13.INIT=16'h00DF;
  LUT4 n5888_s16 (
    .F(n5888_22),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s16.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_21),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5885_s15 (
    .F(n5885_21),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5874_s15 (
    .F(n5874_21),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s15.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_22),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5900_s18 (
    .F(n5900_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n5866_7) 
);
defparam n5900_s18.INIT=16'h00F1;
  LUT4 n5898_s24 (
    .F(n5898_31),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n5866_7) 
);
defparam n5898_s24.INIT=16'h00F1;
  LUT4 n5865_s15 (
    .F(n5865_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[2]),
    .I3(n5866_7) 
);
defparam n5865_s15.INIT=16'h00F1;
  LUT4 n5864_s15 (
    .F(n5864_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[3]),
    .I3(n5866_7) 
);
defparam n5864_s15.INIT=16'h00F1;
  LUT4 n5863_s15 (
    .F(n5863_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[4]),
    .I3(n5866_7) 
);
defparam n5863_s15.INIT=16'h00F1;
  LUT4 n5861_s15 (
    .F(n5861_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[6]),
    .I3(n5866_7) 
);
defparam n5861_s15.INIT=16'h00F1;
  LUT4 n5859_s15 (
    .F(n5859_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[8]),
    .I3(n5866_7) 
);
defparam n5859_s15.INIT=16'h00F1;
  LUT4 n5857_s15 (
    .F(n5857_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[10]),
    .I3(n5866_7) 
);
defparam n5857_s15.INIT=16'h00F1;
  LUT4 n5855_s15 (
    .F(n5855_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[12]),
    .I3(n5866_7) 
);
defparam n5855_s15.INIT=16'h00F1;
  LUT4 n5854_s15 (
    .F(n5854_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[13]),
    .I3(n5866_7) 
);
defparam n5854_s15.INIT=16'h00F1;
  LUT4 n5851_s18 (
    .F(n5851_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[16]),
    .I3(n5866_7) 
);
defparam n5851_s18.INIT=16'h00F1;
  LUT4 n5901_s19 (
    .F(n5901_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n5866_7) 
);
defparam n5901_s19.INIT=16'h00F1;
  LUT4 n5892_s16 (
    .F(n5892_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[5]),
    .I3(n5866_7) 
);
defparam n5892_s16.INIT=16'h00F1;
  LUT4 n5891_s16 (
    .F(n5891_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[6]),
    .I3(n5866_7) 
);
defparam n5891_s16.INIT=16'h00F1;
  LUT4 n5890_s16 (
    .F(n5890_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[7]),
    .I3(n5866_7) 
);
defparam n5890_s16.INIT=16'h00F1;
  LUT4 n5889_s16 (
    .F(n5889_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[8]),
    .I3(n5866_7) 
);
defparam n5889_s16.INIT=16'h00F1;
  LUT4 n5888_s17 (
    .F(n5888_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[9]),
    .I3(n5866_7) 
);
defparam n5888_s17.INIT=16'h00F1;
  LUT4 n5887_s14 (
    .F(n5887_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[10]),
    .I3(n5866_7) 
);
defparam n5887_s14.INIT=16'h00F1;
  LUT4 n5886_s16 (
    .F(n5886_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[11]),
    .I3(n5866_7) 
);
defparam n5886_s16.INIT=16'h00F1;
  LUT4 n5885_s16 (
    .F(n5885_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[12]),
    .I3(n5866_7) 
);
defparam n5885_s16.INIT=16'h00F1;
  LUT4 n5882_s15 (
    .F(n5882_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[15]),
    .I3(n5866_7) 
);
defparam n5882_s15.INIT=16'h00F1;
  LUT4 n5875_s16 (
    .F(n5875_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[22]),
    .I3(n5866_7) 
);
defparam n5875_s16.INIT=16'h00F1;
  LUT4 n5874_s16 (
    .F(n5874_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[23]),
    .I3(n5866_7) 
);
defparam n5874_s16.INIT=16'h00F1;
  LUT4 n5873_s17 (
    .F(n5873_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5866_7) 
);
defparam n5873_s17.INIT=16'h00F1;
  LUT4 n5872_s16 (
    .F(n5872_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5866_7) 
);
defparam n5872_s16.INIT=16'h00F1;
  LUT4 n5871_s16 (
    .F(n5871_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[26]),
    .I3(n5866_7) 
);
defparam n5871_s16.INIT=16'h00F1;
  LUT4 n5870_s17 (
    .F(n5870_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[27]),
    .I3(n5866_7) 
);
defparam n5870_s17.INIT=16'h00F1;
  LUT4 n5869_s16 (
    .F(n5869_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[28]),
    .I3(n5866_7) 
);
defparam n5869_s16.INIT=16'h00F1;
  LUT4 n5868_s18 (
    .F(n5868_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[29]),
    .I3(n5866_7) 
);
defparam n5868_s18.INIT=16'h00F1;
  LUT4 n5899_s19 (
    .F(n5899_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n5866_7) 
);
defparam n5899_s19.INIT=16'h00F1;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_cache1_data_mask_3_19),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h0004;
  LUT4 n5896_s15 (
    .F(n5896_20),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s15.INIT=16'hCACC;
  LUT4 n5893_s15 (
    .F(n5893_21),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s15.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_25),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5891_s17 (
    .F(n5891_25),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s17.INIT=16'hCACC;
  LUT4 n5890_s17 (
    .F(n5890_25),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s17.INIT=16'hCACC;
  LUT4 n5889_s17 (
    .F(n5889_25),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s17.INIT=16'hCACC;
  LUT4 n5888_s18 (
    .F(n5888_26),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s18.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_25),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_25),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5880_s16 (
    .F(n5880_22),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s16.INIT=16'hCACC;
  LUT4 n5879_s14 (
    .F(n5879_19),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s14.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_19),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5874_s17 (
    .F(n5874_25),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s17.INIT=16'hCACC;
  LUT4 n5873_s18 (
    .F(n5873_26),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s18.INIT=16'hCACC;
  LUT4 n5870_s18 (
    .F(n5870_26),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5868_s19 (
    .F(n5868_28),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s19.INIT=16'hCACC;
  LUT4 n5875_s17 (
    .F(n5875_25),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s17.INIT=16'hCACC;
  LUT4 n5872_s17 (
    .F(n5872_25),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s17.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_25),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5869_9),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_20) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 n5870_s19 (
    .F(n5870_28),
    .I0(n100_6),
    .I1(n100_7),
    .I2(ff_priority[1]),
    .I3(n5867_22) 
);
defparam n5870_s19.INIT=16'h0035;
  LUT4 n5873_s19 (
    .F(n5873_28),
    .I0(n103_6),
    .I1(n103_7),
    .I2(ff_priority[1]),
    .I3(n5867_22) 
);
defparam n5873_s19.INIT=16'h0035;
  LUT4 n5888_s19 (
    .F(n5888_28),
    .I0(n118_6),
    .I1(n118_7),
    .I2(ff_priority[1]),
    .I3(n5867_22) 
);
defparam n5888_s19.INIT=16'h0035;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_11),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5023_s4.INIT=16'h3F80;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache1_address_16_s9.INIT=16'h0D00;
  LUT4 ff_vram_wdata_31_s13 (
    .F(ff_vram_wdata_31_19),
    .I0(ff_cache0_already_read_17),
    .I1(n5284_7),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_vram_wdata_31_s13.INIT=16'h2022;
  LUT4 n5882_s16 (
    .F(n5882_22),
    .I0(n5882_9),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5882_s16.INIT=16'h0008;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_17),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_17),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_18),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_17),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_17),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_17),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_22),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_22),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s8 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  w_vram_interleave,
  w_4colors_mode_5,
  n959_44,
  n776_26,
  ff_port1,
  ff_bus_write,
  ff_busy,
  ff_bus_valid,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_valid_10,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_color_latched,
  w_status_command_execute,
  w_status_border_detect,
  w_next_0_4,
  w_address_s_16_6,
  w_address_s_16_7,
  w_address_s_6_10,
  w_address_s_16_9,
  ff_border_detect_14,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input w_vram_interleave;
input w_4colors_mode_5;
input n959_44;
input n776_26;
input ff_port1;
input ff_bus_write;
input ff_busy;
input ff_bus_valid;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_valid_10;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output ff_color_latched;
output w_status_command_execute;
output w_status_border_detect;
output w_next_0_4;
output w_address_s_16_6;
output w_address_s_16_7;
output w_address_s_6_10;
output w_address_s_16_9;
output ff_border_detect_14;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_16_3;
wire w_address_s_15_3;
wire w_address_s_14_3;
wire w_address_s_13_3;
wire w_address_s_12_3;
wire w_address_s_11_3;
wire w_address_s_10_3;
wire w_address_s_9_3;
wire w_address_s_8_3;
wire w_address_d_16_3;
wire w_address_d_15_3;
wire w_address_d_14_3;
wire w_address_d_13_3;
wire w_address_d_12_3;
wire w_address_d_11_3;
wire w_address_d_10_3;
wire w_address_d_9_3;
wire w_address_d_8_3;
wire n1430_6;
wire n1430_7;
wire n1431_6;
wire n1431_7;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n349_3;
wire n357_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n431_3;
wire n432_3;
wire n433_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n633_6;
wire n634_6;
wire n635_6;
wire n636_6;
wire n637_6;
wire n638_6;
wire n639_6;
wire n640_6;
wire n641_6;
wire n668_3;
wire n676_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n759_3;
wire n760_3;
wire n1015_3;
wire n1018_3;
wire n1020_3;
wire n1021_3;
wire n1054_4;
wire n1056_4;
wire n1143_3;
wire n1144_3;
wire n1145_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1152_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n1207_3;
wire n1208_3;
wire n1278_3;
wire n1296_3;
wire n1297_3;
wire n1298_3;
wire n1299_3;
wire n1300_3;
wire n1301_3;
wire n1302_3;
wire n1303_3;
wire n1887_8;
wire n1888_9;
wire n1889_8;
wire n1890_9;
wire n1799_91;
wire n1821_95;
wire n1822_93;
wire ff_sx_9_8;
wire ff_color_latched_8;
wire ff_command_execute_6;
wire n1884_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_flush_start_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_vram_valid_13;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1815_112;
wire n1772_151;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1420_9;
wire n1200_7;
wire n1199_7;
wire n306_7;
wire n1780_93;
wire n1779_92;
wire n1778_90;
wire n1777_90;
wire n1776_90;
wire n1775_90;
wire n1774_90;
wire n1773_92;
wire n1886_12;
wire n1885_13;
wire n1884_10;
wire n1883_13;
wire n1816_106;
wire n1351_9;
wire n1781_95;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire n1819_126;
wire n1790_96;
wire w_address_s_6_7;
wire w_address_s_5_7;
wire w_address_s_4_7;
wire w_address_s_3_7;
wire w_address_s_2_7;
wire w_address_s_1_7;
wire w_address_s_0_7;
wire w_address_d_6_7;
wire w_address_d_5_7;
wire w_address_d_4_7;
wire w_address_d_3_7;
wire w_address_d_2_7;
wire w_address_d_1_7;
wire w_address_d_0_7;
wire w_next_0_5;
wire n64_5;
wire n2443_4;
wire n307_4;
wire n307_5;
wire n307_6;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n633_7;
wire n668_4;
wire n2690_4;
wire n1013_4;
wire n1013_6;
wire n1014_4;
wire n1014_5;
wire n1015_4;
wire n1015_6;
wire n1016_4;
wire n1016_5;
wire n1017_4;
wire n1017_5;
wire n1018_4;
wire n1018_5;
wire n1019_4;
wire n1019_5;
wire n1020_4;
wire n1021_4;
wire n1054_5;
wire n1144_4;
wire n1145_4;
wire n1147_4;
wire n1148_4;
wire n1150_4;
wire n1201_4;
wire n1202_4;
wire n1203_4;
wire n1204_4;
wire n1205_4;
wire n1206_4;
wire n1207_4;
wire n1208_4;
wire n1278_4;
wire n1875_7;
wire n1887_9;
wire n1887_10;
wire n1887_11;
wire n1887_12;
wire n1888_10;
wire n1888_12;
wire n1888_13;
wire n1889_9;
wire n1889_10;
wire n1889_11;
wire n1890_10;
wire n1890_11;
wire n1890_12;
wire n1799_92;
wire n1799_93;
wire ff_sx_9_9;
wire ff_sx_9_10;
wire ff_color_latched_9;
wire ff_command_execute_7;
wire n1884_11;
wire n1884_13;
wire n1884_14;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_12;
wire ff_next_state_5_13;
wire ff_next_state_5_14;
wire ff_next_state_5_15;
wire ff_next_state_0_12;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_count_valid_13;
wire ff_cache_vram_write_16;
wire n1820_106;
wire n1820_107;
wire n1817_119;
wire n1817_120;
wire n1772_152;
wire n1823_16;
wire n1447_8;
wire n1447_9;
wire n1446_8;
wire n1446_9;
wire n1445_8;
wire n1445_9;
wire n1444_8;
wire n1444_9;
wire n1200_8;
wire n1780_95;
wire n1779_93;
wire n1779_94;
wire n1778_91;
wire n1778_92;
wire n1778_93;
wire n1777_91;
wire n1777_92;
wire n1776_91;
wire n1776_92;
wire n1775_91;
wire n1775_92;
wire n1774_92;
wire n1774_93;
wire n1773_93;
wire n1773_94;
wire n1886_13;
wire n1886_14;
wire n1886_15;
wire n1886_16;
wire n1885_14;
wire n1885_15;
wire n1885_16;
wire n1884_15;
wire n1883_14;
wire n1883_15;
wire n1818_115;
wire n1818_116;
wire n1816_107;
wire n1781_96;
wire n1781_97;
wire n1781_98;
wire ff_state_0_13;
wire n1819_127;
wire n1819_128;
wire n1790_97;
wire n307_7;
wire n307_8;
wire n349_5;
wire n668_5;
wire n1013_7;
wire n1013_8;
wire n1013_9;
wire n1014_6;
wire n1014_7;
wire n1015_7;
wire n1016_6;
wire n1017_6;
wire n1018_6;
wire n1019_6;
wire n1020_6;
wire n1020_7;
wire n1021_6;
wire n1021_7;
wire n1054_6;
wire n1144_5;
wire n1887_14;
wire n1887_15;
wire n1887_16;
wire n1887_18;
wire n1887_19;
wire n1887_21;
wire n1888_14;
wire n1888_15;
wire n1888_17;
wire n1888_18;
wire n1888_19;
wire n1889_13;
wire n1889_14;
wire n1889_15;
wire n1889_16;
wire n1889_17;
wire n1889_18;
wire n1890_13;
wire n1890_14;
wire n1890_16;
wire n1890_17;
wire n1890_18;
wire n1890_19;
wire ff_color_latched_10;
wire ff_color_latched_11;
wire ff_color_latched_12;
wire n1884_16;
wire ff_source_7_9;
wire ff_cache_flush_start_15;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_state_5_18;
wire ff_count_valid_14;
wire n1817_121;
wire n1817_122;
wire n1200_9;
wire n1200_10;
wire n1200_11;
wire n1780_96;
wire n1780_97;
wire n1780_98;
wire n1779_95;
wire n1779_96;
wire n1778_94;
wire n1778_95;
wire n1778_96;
wire n1778_97;
wire n1777_93;
wire n1777_94;
wire n1776_93;
wire n1776_94;
wire n1775_93;
wire n1775_94;
wire n1775_95;
wire n1774_94;
wire n1774_96;
wire n1773_96;
wire n1773_97;
wire n1886_17;
wire n1886_18;
wire n1886_20;
wire n1886_21;
wire n1885_18;
wire n1885_19;
wire n1885_20;
wire n1884_17;
wire n1884_18;
wire n1884_19;
wire n1884_20;
wire n1883_16;
wire n1818_118;
wire n307_10;
wire n1013_10;
wire n1020_8;
wire n1021_8;
wire n1887_22;
wire n1887_23;
wire n1889_19;
wire n1890_20;
wire ff_cache_vram_wdata_7_15;
wire ff_state_5_19;
wire ff_state_5_20;
wire ff_count_valid_16;
wire n1780_99;
wire n1780_100;
wire n1780_101;
wire n1779_99;
wire n1778_98;
wire n1778_99;
wire n1777_95;
wire n1776_95;
wire n1776_97;
wire n1775_96;
wire n1775_97;
wire n1775_98;
wire n1774_97;
wire n1773_98;
wire n1886_22;
wire n1885_21;
wire n1884_21;
wire n1883_17;
wire n1887_26;
wire n1780_102;
wire n1780_103;
wire n1780_104;
wire n1779_100;
wire n1778_101;
wire n1777_96;
wire n1777_97;
wire n1776_98;
wire n1887_27;
wire n1887_28;
wire n1887_29;
wire n1778_102;
wire n1778_103;
wire n1777_98;
wire ff_border_detect_10;
wire n1018_9;
wire n1143_6;
wire n1149_6;
wire ff_cache_vram_wdata_7_17;
wire n1014_10;
wire n306_10;
wire n1146_6;
wire n1774_101;
wire ff_state_5_23;
wire n1818_120;
wire n1278_7;
wire n2559_5;
wire ff_border_detect_12;
wire n1015_12;
wire n1887_33;
wire n1817_124;
wire n1815_116;
wire n1890_22;
wire ff_cache_flush_start_19;
wire n1015_14;
wire n2798_5;
wire n2558_5;
wire n1391_5;
wire ff_cache_vram_address_16_14;
wire ff_next_state_1_14;
wire n1817_126;
wire n1815_118;
wire n1820_109;
wire ff_cache_vram_write_19;
wire ff_source_7_11;
wire n1823_19;
wire n1889_24;
wire ff_cache_flush_start_21;
wire ff_cache_vram_wdata_7_19;
wire n2691_5;
wire n2444_5;
wire ff_nx_8_10;
wire n1889_26;
wire ff_count_valid_18;
wire n1887_35;
wire n1887_37;
wire n1887_39;
wire n2690_6;
wire n2443_6;
wire n1886_26;
wire n1888_21;
wire n633_10;
wire n349_7;
wire n1778_105;
wire n1773_102;
wire n1774_103;
wire n1776_100;
wire n1779_102;
wire n1816_110;
wire ff_cache_flush_start_23;
wire n1884_23;
wire n1821_98;
wire n1818_122;
wire n1779_104;
wire n1823_21;
wire n1780_106;
wire n1888_23;
wire n1882_7;
wire n1881_7;
wire n1880_7;
wire n1879_7;
wire n1878_7;
wire n1877_7;
wire n1876_7;
wire n1875_9;
wire n1773_104;
wire n1774_105;
wire n1885_25;
wire n1887_41;
wire n1799_96;
wire n1806_93;
wire n1805_93;
wire n1804_93;
wire n1803_93;
wire n1802_93;
wire n1801_93;
wire n1800_93;
wire n1020_10;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n114_6;
wire n70_6;
wire n69_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_7;
wire n1443_11;
wire n1442_11;
wire n1441_11;
wire n1440_11;
wire n1773_106;
wire n1774_107;
wire n1021_10;
wire n1448_10;
wire ff_read_pixel_7_15;
wire n1449_10;
wire n1450_10;
wire n1451_10;
wire n1452_10;
wire n1453_10;
wire n1454_10;
wire n1455_10;
wire n1013_12;
wire n1013_13;
wire n1019_8;
wire n1017_8;
wire n1016_8;
wire n1014_12;
wire n1013_15;
wire n307_15;
wire w_address_d_0_10;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1178_1;
wire n1178_2;
wire n1177_1;
wire n1177_2;
wire n1176_1;
wire n1176_2;
wire n1175_1;
wire n1175_2;
wire n1174_1;
wire n1174_2;
wire n1173_1;
wire n1173_2;
wire n1172_1;
wire n1172_2;
wire n1171_1;
wire n1171_2;
wire n1170_1;
wire n1170_2;
wire n1169_1;
wire n1169_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1259_9;
wire n985_2;
wire n985_3;
wire n984_2;
wire n984_3;
wire n983_2;
wire n983_3;
wire n982_2;
wire n982_3;
wire n981_2;
wire n981_3;
wire n980_2;
wire n980_3;
wire n979_2;
wire n979_3;
wire n978_2;
wire n978_3;
wire n1605_1_SUM;
wire n1605_3;
wire n1606_1_SUM;
wire n1606_3;
wire n1607_1_SUM;
wire n1607_3;
wire n1608_1_SUM;
wire n1608_3;
wire n1609_1_SUM;
wire n1609_3;
wire n1610_1_SUM;
wire n1610_3;
wire n1611_1_SUM;
wire n1611_3;
wire n1612_1_SUM;
wire n1612_3;
wire n1430_9;
wire n1431_9;
wire n1790_94;
wire n1791_91;
wire n1792_91;
wire n1793_91;
wire n1794_91;
wire n1795_91;
wire n1796_91;
wire n1797_91;
wire n1798_91;
wire w_address_s_6_5;
wire w_address_s_5_5;
wire w_address_s_4_5;
wire w_address_s_3_5;
wire w_address_s_2_5;
wire w_address_s_1_5;
wire w_address_s_0_5;
wire w_address_d_6_5;
wire w_address_d_5_5;
wire w_address_d_4_5;
wire w_address_d_3_5;
wire w_address_d_2_5;
wire w_address_d_1_5;
wire w_address_d_0_5;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire n5284_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1790_s93 (
    .F(w_address_s_16_3),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_16_9) 
);
defparam n1790_s93.INIT=8'hCA;
  LUT3 n1791_s88 (
    .F(w_address_s_15_3),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_16_9) 
);
defparam n1791_s88.INIT=8'hCA;
  LUT3 n1792_s88 (
    .F(w_address_s_14_3),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_16_9) 
);
defparam n1792_s88.INIT=8'hCA;
  LUT3 n1793_s88 (
    .F(w_address_s_13_3),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_16_9) 
);
defparam n1793_s88.INIT=8'hCA;
  LUT3 n1794_s88 (
    .F(w_address_s_12_3),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_16_9) 
);
defparam n1794_s88.INIT=8'hCA;
  LUT3 n1795_s88 (
    .F(w_address_s_11_3),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_16_9) 
);
defparam n1795_s88.INIT=8'hCA;
  LUT3 n1796_s88 (
    .F(w_address_s_10_3),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_16_9) 
);
defparam n1796_s88.INIT=8'hCA;
  LUT3 n1797_s88 (
    .F(w_address_s_9_3),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_16_9) 
);
defparam n1797_s88.INIT=8'hCA;
  LUT3 n1798_s88 (
    .F(w_address_s_8_3),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_16_9) 
);
defparam n1798_s88.INIT=8'hCA;
  LUT3 n1790_s94 (
    .F(w_address_d_16_3),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_address_s_16_9) 
);
defparam n1790_s94.INIT=8'hCA;
  LUT3 n1791_s89 (
    .F(w_address_d_15_3),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_16_9) 
);
defparam n1791_s89.INIT=8'hCA;
  LUT3 n1792_s89 (
    .F(w_address_d_14_3),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_16_9) 
);
defparam n1792_s89.INIT=8'hCA;
  LUT3 n1793_s89 (
    .F(w_address_d_13_3),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_16_9) 
);
defparam n1793_s89.INIT=8'hCA;
  LUT3 n1794_s89 (
    .F(w_address_d_12_3),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_16_9) 
);
defparam n1794_s89.INIT=8'hCA;
  LUT3 n1795_s89 (
    .F(w_address_d_11_3),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_16_9) 
);
defparam n1795_s89.INIT=8'hCA;
  LUT3 n1796_s89 (
    .F(w_address_d_10_3),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_16_9) 
);
defparam n1796_s89.INIT=8'hCA;
  LUT3 n1797_s89 (
    .F(w_address_d_9_3),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_16_9) 
);
defparam n1797_s89.INIT=8'hCA;
  LUT3 n1798_s89 (
    .F(w_address_d_8_3),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_16_9) 
);
defparam n1798_s89.INIT=8'hCA;
  LUT3 n1430_s6 (
    .F(n1430_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1430_s6.INIT=8'hCA;
  LUT3 n1430_s7 (
    .F(n1430_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1430_s7.INIT=8'hCA;
  LUT3 n1431_s6 (
    .F(n1431_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1431_s6.INIT=8'hCA;
  LUT3 n1431_s7 (
    .F(n1431_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1431_s7.INIT=8'hCA;
  LUT4 n307_s0 (
    .F(n307_3),
    .I0(n307_4),
    .I1(n307_5),
    .I2(w_next_sx[8]),
    .I3(n307_6) 
);
defparam n307_s0.INIT=16'hF888;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(n308_4),
    .I1(n307_5),
    .I2(w_next_sx[7]),
    .I3(n307_6) 
);
defparam n308_s0.INIT=16'h7077;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(n307_5),
    .I2(w_next_sx[6]),
    .I3(n307_6) 
);
defparam n309_s0.INIT=16'hF888;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(n307_5),
    .I2(w_next_sx[5]),
    .I3(n307_6) 
);
defparam n310_s0.INIT=16'hF888;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(n307_5),
    .I2(w_next_sx[4]),
    .I3(n307_6) 
);
defparam n311_s0.INIT=16'hF888;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(n307_5),
    .I2(w_next_sx[3]),
    .I3(n307_6) 
);
defparam n312_s0.INIT=16'hF888;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(n307_5),
    .I2(w_next_sx[2]),
    .I3(n307_6) 
);
defparam n313_s0.INIT=16'hF888;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(n307_5),
    .I2(w_next_sx[1]),
    .I3(n307_6) 
);
defparam n314_s0.INIT=16'hF888;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(n315_4),
    .I1(n307_5),
    .I2(w_next_sx[0]),
    .I3(n307_6) 
);
defparam n315_s0.INIT=16'hF888;
  LUT3 n349_s0 (
    .F(n349_3),
    .I0(n2443_4),
    .I1(n1656_4),
    .I2(n349_7) 
);
defparam n349_s0.INIT=8'hF8;
  LUT3 n357_s0 (
    .F(n357_3),
    .I0(n2443_4),
    .I1(n1646_4),
    .I2(n349_7) 
);
defparam n357_s0.INIT=8'hF8;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT3 n431_s0 (
    .F(n431_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n431_s0.INIT=8'hCA;
  LUT3 n432_s0 (
    .F(n432_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n432_s0.INIT=8'hCA;
  LUT3 n433_s0 (
    .F(n433_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n433_s0.INIT=8'hCA;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n437_s0.INIT=8'hCA;
  LUT3 n633_s3 (
    .F(n633_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n633_7) 
);
defparam n633_s3.INIT=8'hCA;
  LUT3 n634_s3 (
    .F(n634_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n633_7) 
);
defparam n634_s3.INIT=8'hAC;
  LUT3 n635_s3 (
    .F(n635_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n633_7) 
);
defparam n635_s3.INIT=8'hAC;
  LUT3 n636_s3 (
    .F(n636_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n633_7) 
);
defparam n636_s3.INIT=8'hAC;
  LUT3 n637_s3 (
    .F(n637_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n633_7) 
);
defparam n637_s3.INIT=8'hAC;
  LUT3 n638_s3 (
    .F(n638_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n633_7) 
);
defparam n638_s3.INIT=8'hAC;
  LUT3 n639_s3 (
    .F(n639_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n633_7) 
);
defparam n639_s3.INIT=8'hAC;
  LUT3 n640_s3 (
    .F(n640_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n633_7) 
);
defparam n640_s3.INIT=8'hAC;
  LUT3 n641_s3 (
    .F(n641_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n633_7) 
);
defparam n641_s3.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2443_4),
    .I1(n1686_4),
    .I2(n668_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n2443_4),
    .I1(n1680_4),
    .I2(n668_4) 
);
defparam n676_s0.INIT=8'hF8;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n760_s0.INIT=8'hCA;
  LUT4 n1015_s0 (
    .F(n1015_3),
    .I0(n1015_4),
    .I1(n1015_14),
    .I2(n1015_6),
    .I3(n1013_6) 
);
defparam n1015_s0.INIT=16'h0FDD;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_4),
    .I1(n1015_14),
    .I2(n1018_5),
    .I3(n1013_6) 
);
defparam n1018_s0.INIT=16'h0FDD;
  LUT3 n1020_s0 (
    .F(n1020_3),
    .I0(n1020_4),
    .I1(n1020_10),
    .I2(ff_start) 
);
defparam n1020_s0.INIT=8'hCA;
  LUT3 n1021_s0 (
    .F(n1021_3),
    .I0(n1021_4),
    .I1(n1021_10),
    .I2(ff_start) 
);
defparam n1021_s0.INIT=8'h35;
  LUT3 n1054_s1 (
    .F(n1054_4),
    .I0(n2690_4),
    .I1(n1656_4),
    .I2(n1054_5) 
);
defparam n1054_s1.INIT=8'hF8;
  LUT3 n1056_s1 (
    .F(n1056_4),
    .I0(n2690_4),
    .I1(n1646_4),
    .I2(n1054_5) 
);
defparam n1056_s1.INIT=8'hF8;
  LUT3 n1143_s0 (
    .F(n1143_3),
    .I0(n1143_6),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1143_s0.INIT=8'hC5;
  LUT4 n1144_s0 (
    .F(n1144_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1144_4),
    .I3(w_register_write) 
);
defparam n1144_s0.INIT=16'hAA3C;
  LUT3 n1145_s0 (
    .F(n1145_3),
    .I0(n1145_4),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1145_s0.INIT=8'hCA;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(n1146_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1146_s0.INIT=8'hCA;
  LUT4 n1147_s0 (
    .F(n1147_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1147_4),
    .I3(w_register_write) 
);
defparam n1147_s0.INIT=16'hAA3C;
  LUT4 n1148_s0 (
    .F(n1148_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1148_4),
    .I3(w_register_write) 
);
defparam n1148_s0.INIT=16'hAA3C;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(n1149_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1149_s0.INIT=8'hC5;
  LUT4 n1150_s0 (
    .F(n1150_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1150_4),
    .I3(w_register_write) 
);
defparam n1150_s0.INIT=16'hAA3C;
  LUT4 n1151_s0 (
    .F(n1151_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1151_s0.INIT=16'hAAC3;
  LUT3 n1152_s0 (
    .F(n1152_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1152_s0.INIT=8'hC5;
  LUT3 n1201_s0 (
    .F(n1201_3),
    .I0(n1201_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1201_s0.INIT=8'hCA;
  LUT3 n1202_s0 (
    .F(n1202_3),
    .I0(n1202_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1202_s0.INIT=8'hCA;
  LUT3 n1203_s0 (
    .F(n1203_3),
    .I0(n1203_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1203_s0.INIT=8'hCA;
  LUT3 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1204_s0.INIT=8'hCA;
  LUT3 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1205_s0.INIT=8'hCA;
  LUT3 n1206_s0 (
    .F(n1206_3),
    .I0(n1206_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1206_s0.INIT=8'hCA;
  LUT3 n1207_s0 (
    .F(n1207_3),
    .I0(n1207_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1207_s0.INIT=8'hCA;
  LUT3 n1208_s0 (
    .F(n1208_3),
    .I0(n1208_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1208_s0.INIT=8'hCA;
  LUT4 n1278_s0 (
    .F(n1278_3),
    .I0(w_register_write),
    .I1(n1278_4),
    .I2(ff_state[5]),
    .I3(n1278_7) 
);
defparam n1278_s0.INIT=16'hFF40;
  LUT3 n1296_s0 (
    .F(n1296_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1296_s0.INIT=8'hCA;
  LUT3 n1297_s0 (
    .F(n1297_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1297_s0.INIT=8'hCA;
  LUT3 n1298_s0 (
    .F(n1298_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1298_s0.INIT=8'hCA;
  LUT3 n1299_s0 (
    .F(n1299_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1299_s0.INIT=8'hCA;
  LUT3 n1300_s0 (
    .F(n1300_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1300_s0.INIT=8'hCA;
  LUT3 n1301_s0 (
    .F(n1301_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1301_s0.INIT=8'hCA;
  LUT3 n1302_s0 (
    .F(n1302_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1302_s0.INIT=8'hCA;
  LUT3 n1303_s0 (
    .F(n1303_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1303_s0.INIT=8'hCA;
  LUT4 n1887_s5 (
    .F(n1887_8),
    .I0(n1887_9),
    .I1(n1887_10),
    .I2(n1887_11),
    .I3(n1887_12) 
);
defparam n1887_s5.INIT=16'hB0FF;
  LUT4 n1888_s6 (
    .F(n1888_9),
    .I0(n1888_10),
    .I1(n1888_23),
    .I2(n1888_12),
    .I3(n1888_13) 
);
defparam n1888_s6.INIT=16'h1F00;
  LUT4 n1889_s5 (
    .F(n1889_8),
    .I0(n1889_9),
    .I1(n1889_10),
    .I2(n1887_11),
    .I3(n1889_11) 
);
defparam n1889_s5.INIT=16'h4F00;
  LUT3 n1890_s6 (
    .F(n1890_9),
    .I0(n1890_10),
    .I1(n1890_11),
    .I2(n1890_12) 
);
defparam n1890_s6.INIT=8'h4F;
  LUT4 n1799_s87 (
    .F(n1799_91),
    .I0(n1799_92),
    .I1(n1799_93),
    .I2(n1799_96),
    .I3(w_address_s_16_9) 
);
defparam n1799_s87.INIT=16'hF011;
  LUT3 n1821_s91 (
    .F(n1821_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1821_98) 
);
defparam n1821_s91.INIT=8'hCA;
  LUT3 n1822_s89 (
    .F(n1822_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1821_98) 
);
defparam n1822_s89.INIT=8'hCA;
  LUT3 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_sx_9_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_sx_9_s3.INIT=8'hF4;
  LUT4 ff_color_latched_s3 (
    .F(ff_color_latched_8),
    .I0(n1278_4),
    .I1(ff_state[5]),
    .I2(n1278_7),
    .I3(ff_color_latched_9) 
);
defparam ff_color_latched_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(ff_command_execute_7) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n1884_s3 (
    .F(n1884_8),
    .I0(n1884_11),
    .I1(n1884_23),
    .I2(n1884_13),
    .I3(n1884_14) 
);
defparam n1884_s3.INIT=16'hE0FF;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_source_7_11),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_23),
    .I1(ff_cache_flush_start_13),
    .I2(ff_state[5]),
    .I3(ff_cache_flush_start_14) 
);
defparam ff_cache_flush_start_s6.INIT=16'hCA00;
  LUT4 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_12),
    .I1(ff_next_state_5_13),
    .I2(ff_next_state_5_14),
    .I3(ff_next_state_5_15) 
);
defparam ff_next_state_5_s7.INIT=16'h1000;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state[0]),
    .I3(ff_state_5_14) 
);
defparam ff_state_5_s6.INIT=16'h00BF;
  LUT3 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_13),
    .I0(n5284_7),
    .I1(ff_start),
    .I2(ff_cache_vram_write_15) 
);
defparam ff_cache_vram_valid_s9.INIT=8'hF1;
  LUT2 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_start),
    .I1(ff_count_valid_13) 
);
defparam ff_count_valid_s7.INIT=4'hE;
  LUT4 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_flush_start_14),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_cache_vram_write_16),
    .I3(ff_next_state_5_14) 
);
defparam ff_cache_vram_write_s11.INIT=16'hF800;
  LUT4 n1815_s98 (
    .F(n1815_112),
    .I0(ff_next_state_0_12),
    .I1(ff_next_state[5]),
    .I2(n1815_118),
    .I3(n1815_116) 
);
defparam n1815_s98.INIT=16'hFFF8;
  LUT4 n1772_s125 (
    .F(n1772_151),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_12),
    .I2(n1772_152),
    .I3(ff_state[5]) 
);
defparam n1772_s125.INIT=16'h008F;
  LUT4 n1447_s2 (
    .F(n1447_7),
    .I0(n1447_8),
    .I1(n1447_9),
    .I2(ff_start),
    .I3(w_vram_interleave) 
);
defparam n1447_s2.INIT=16'h0C0A;
  LUT4 n1446_s2 (
    .F(n1446_7),
    .I0(n1446_8),
    .I1(n1446_9),
    .I2(ff_start),
    .I3(w_vram_interleave) 
);
defparam n1446_s2.INIT=16'h0C0A;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(n1445_8),
    .I1(n1445_9),
    .I2(ff_start),
    .I3(w_vram_interleave) 
);
defparam n1445_s2.INIT=16'h0C0A;
  LUT4 n1444_s2 (
    .F(n1444_7),
    .I0(n1444_8),
    .I1(n1444_9),
    .I2(ff_start),
    .I3(w_vram_interleave) 
);
defparam n1444_s2.INIT=16'h0C0A;
  LUT3 n1420_s4 (
    .F(n1420_9),
    .I0(ff_start),
    .I1(ff_border_detect_request),
    .I2(ff_command_execute_7) 
);
defparam n1420_s4.INIT=8'h40;
  LUT4 n1200_s2 (
    .F(n1200_7),
    .I0(n1170_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1200_8) 
);
defparam n1200_s2.INIT=16'h0C0A;
  LUT4 n1199_s2 (
    .F(n1199_7),
    .I0(n1169_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1200_8) 
);
defparam n1199_s2.INIT=16'h0C0A;
  LUT3 n306_s2 (
    .F(n306_7),
    .I0(ff_start),
    .I1(w_next_sx[9]),
    .I2(n306_10) 
);
defparam n306_s2.INIT=8'h40;
  LUT4 n1780_s87 (
    .F(n1780_93),
    .I0(n1780_106),
    .I1(n1780_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1780_s87.INIT=16'h0305;
  LUT3 n1779_s86 (
    .F(n1779_92),
    .I0(ff_state[5]),
    .I1(n1779_93),
    .I2(n1779_94) 
);
defparam n1779_s86.INIT=8'h10;
  LUT4 n1778_s84 (
    .F(n1778_90),
    .I0(n1778_91),
    .I1(n1778_92),
    .I2(ff_state[5]),
    .I3(n1778_93) 
);
defparam n1778_s84.INIT=16'hFF04;
  LUT4 n1777_s84 (
    .F(n1777_90),
    .I0(n1777_91),
    .I1(n1777_92),
    .I2(ff_state[5]),
    .I3(n1778_91) 
);
defparam n1777_s84.INIT=16'h030A;
  LUT4 n1776_s84 (
    .F(n1776_90),
    .I0(n1778_91),
    .I1(ff_state[5]),
    .I2(n1776_91),
    .I3(n1776_92) 
);
defparam n1776_s84.INIT=16'hFF10;
  LUT4 n1775_s84 (
    .F(n1775_90),
    .I0(n1775_91),
    .I1(n1775_92),
    .I2(ff_state[5]),
    .I3(n1778_91) 
);
defparam n1775_s84.INIT=16'h0C0A;
  LUT4 n1774_s84 (
    .F(n1774_90),
    .I0(n1774_107),
    .I1(n1774_92),
    .I2(ff_state[5]),
    .I3(n1774_93) 
);
defparam n1774_s84.INIT=16'h000B;
  LUT3 n1773_s86 (
    .F(n1773_92),
    .I0(n1773_93),
    .I1(n1773_94),
    .I2(ff_state[5]) 
);
defparam n1773_s86.INIT=8'h0B;
  LUT4 n1886_s7 (
    .F(n1886_12),
    .I0(n1886_13),
    .I1(n1886_14),
    .I2(n1886_15),
    .I3(n1886_16) 
);
defparam n1886_s7.INIT=16'hFFB0;
  LUT4 n1885_s8 (
    .F(n1885_13),
    .I0(n1885_14),
    .I1(n1885_15),
    .I2(n1887_11),
    .I3(n1885_16) 
);
defparam n1885_s8.INIT=16'hFFB0;
  LUT4 n1884_s4 (
    .F(n1884_10),
    .I0(ff_eq),
    .I1(n1884_15),
    .I2(ff_state[4]),
    .I3(n1887_11) 
);
defparam n1884_s4.INIT=16'hF800;
  LUT4 n1883_s8 (
    .F(n1883_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1883_14),
    .I3(n1883_15) 
);
defparam n1883_s8.INIT=16'hFF10;
  LUT4 n1816_s92 (
    .F(n1816_106),
    .I0(w_4colors_mode_5),
    .I1(n1816_107),
    .I2(n1816_110),
    .I3(n1815_116) 
);
defparam n1816_s92.INIT=16'h004F;
  LUT2 n1351_s4 (
    .F(n1351_9),
    .I0(n1278_7),
    .I1(ff_color_latched_9) 
);
defparam n1351_s4.INIT=4'hE;
  LUT4 n1781_s85 (
    .F(n1781_95),
    .I0(n1781_96),
    .I1(n1781_97),
    .I2(n1781_98),
    .I3(ff_state[5]) 
);
defparam n1781_s85.INIT=16'hF8FF;
  LUT2 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_cache_vram_write_16),
    .I1(ff_cache_vram_address_16_14) 
);
defparam ff_cache_vram_address_16_s7.INIT=4'h8;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_state[3]),
    .I1(n1820_106),
    .I2(ff_next_state_5_15),
    .I3(ff_cache_vram_address_16_14) 
);
defparam ff_xsel_1_s8.INIT=16'h9000;
  LUT2 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_13),
    .I1(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=4'h4;
  LUT4 n1819_s106 (
    .F(n1819_126),
    .I0(n1819_127),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1819_128) 
);
defparam n1819_s106.INIT=16'h000D;
  LUT2 n1790_s91 (
    .F(n1790_96),
    .I0(ff_state[4]),
    .I1(n1790_97) 
);
defparam n1790_s91.INIT=4'hE;
  LUT3 w_address_s_6_s7 (
    .F(w_address_s_6_7),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_6_s7.INIT=8'hCA;
  LUT3 w_address_s_5_s5 (
    .F(w_address_s_5_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_5_s5.INIT=8'hAC;
  LUT3 w_address_s_4_s5 (
    .F(w_address_s_4_7),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_4_s5.INIT=8'hAC;
  LUT3 w_address_s_3_s5 (
    .F(w_address_s_3_7),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_3_s5.INIT=8'hAC;
  LUT3 w_address_s_2_s5 (
    .F(w_address_s_2_7),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_2_s5.INIT=8'hAC;
  LUT3 w_address_s_1_s5 (
    .F(w_address_s_1_7),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_1_s5.INIT=8'hAC;
  LUT3 w_address_s_0_s5 (
    .F(w_address_s_0_7),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_0_s5.INIT=8'hAC;
  LUT3 w_address_d_6_s5 (
    .F(w_address_d_6_7),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_6_s5.INIT=8'hCA;
  LUT3 w_address_d_5_s5 (
    .F(w_address_d_5_7),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_5_s5.INIT=8'hAC;
  LUT3 w_address_d_4_s5 (
    .F(w_address_d_4_7),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_4_s5.INIT=8'hAC;
  LUT3 w_address_d_3_s5 (
    .F(w_address_d_3_7),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_3_s5.INIT=8'hAC;
  LUT3 w_address_d_2_s5 (
    .F(w_address_d_2_7),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_2_s5.INIT=8'hAC;
  LUT3 w_address_d_1_s5 (
    .F(w_address_d_1_7),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_1_s5.INIT=8'hAC;
  LUT3 w_address_d_0_s6 (
    .F(w_address_d_0_7),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_0_s6.INIT=8'hAC;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT2 n64_s2 (
    .F(n64_5),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam n64_s2.INIT=4'h8;
  LUT4 n2443_s1 (
    .F(n2443_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2443_s1.INIT=16'h1000;
  LUT3 n307_s1 (
    .F(n307_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1015_14) 
);
defparam n307_s1.INIT=8'hAC;
  LUT3 n307_s2 (
    .F(n307_5),
    .I0(n307_7),
    .I1(ff_start),
    .I2(n307_6) 
);
defparam n307_s2.INIT=8'h07;
  LUT3 n307_s3 (
    .F(n307_6),
    .I0(n307_8),
    .I1(n306_10),
    .I2(ff_start) 
);
defparam n307_s3.INIT=8'h0E;
  LUT3 n308_s1 (
    .F(n308_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1015_14) 
);
defparam n308_s1.INIT=8'h53;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1015_14) 
);
defparam n309_s1.INIT=8'hAC;
  LUT3 n310_s1 (
    .F(n310_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1015_14) 
);
defparam n310_s1.INIT=8'hAC;
  LUT3 n311_s1 (
    .F(n311_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1015_14) 
);
defparam n311_s1.INIT=8'hAC;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1015_14) 
);
defparam n312_s1.INIT=8'hAC;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1015_14) 
);
defparam n313_s1.INIT=8'hAC;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1015_14) 
);
defparam n314_s1.INIT=8'hAC;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1015_14) 
);
defparam n315_s1.INIT=8'hAC;
  LUT3 n633_s4 (
    .F(n633_7),
    .I0(ff_start),
    .I1(ff_dx_8_9),
    .I2(n633_10) 
);
defparam n633_s4.INIT=8'h01;
  LUT3 n668_s1 (
    .F(n668_4),
    .I0(w_register_write),
    .I1(n668_5),
    .I2(ff_sx_9_10) 
);
defparam n668_s1.INIT=8'h40;
  LUT4 n2690_s1 (
    .F(n2690_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2690_s1.INIT=16'h4000;
  LUT4 n1013_s1 (
    .F(n1013_4),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(n1013_7),
    .I3(n1015_14) 
);
defparam n1013_s1.INIT=16'h770F;
  LUT2 n1013_s3 (
    .F(n1013_6),
    .I0(ff_start),
    .I1(n633_10) 
);
defparam n1013_s3.INIT=4'h1;
  LUT4 n1014_s1 (
    .F(n1014_4),
    .I0(n1014_6),
    .I1(n1014_7),
    .I2(n1015_14),
    .I3(reg_nx[7]) 
);
defparam n1014_s1.INIT=16'h0807;
  LUT3 n1014_s2 (
    .F(n1014_5),
    .I0(n1014_10),
    .I1(n978_2),
    .I2(n1013_9) 
);
defparam n1014_s2.INIT=8'h53;
  LUT4 n1015_s1 (
    .F(n1015_4),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1014_6),
    .I3(reg_nx[6]) 
);
defparam n1015_s1.INIT=16'h10EF;
  LUT3 n1015_s3 (
    .F(n1015_6),
    .I0(n1015_12),
    .I1(n979_2),
    .I2(n1013_9) 
);
defparam n1015_s3.INIT=8'h53;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(reg_nx[4]),
    .I1(n1014_6),
    .I2(n1015_14),
    .I3(reg_nx[5]) 
);
defparam n1016_s1.INIT=16'h040B;
  LUT4 n1016_s2 (
    .F(n1016_5),
    .I0(n980_2),
    .I1(ff_nx[5]),
    .I2(n1016_6),
    .I3(n1013_9) 
);
defparam n1016_s2.INIT=16'hC355;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(n1015_14),
    .I1(reg_nx[4]),
    .I2(n1014_6) 
);
defparam n1017_s1.INIT=8'h41;
  LUT4 n1017_s2 (
    .F(n1017_5),
    .I0(n981_2),
    .I1(ff_nx[4]),
    .I2(n1017_6),
    .I3(n1013_9) 
);
defparam n1017_s2.INIT=16'h3CAA;
  LUT4 n1018_s1 (
    .F(n1018_4),
    .I0(reg_nx[2]),
    .I1(n1013_9),
    .I2(n1018_6),
    .I3(reg_nx[3]) 
);
defparam n1018_s1.INIT=16'h10EF;
  LUT3 n1018_s2 (
    .F(n1018_5),
    .I0(n1018_9),
    .I1(n982_2),
    .I2(n1013_9) 
);
defparam n1018_s2.INIT=8'h53;
  LUT4 n1019_s1 (
    .F(n1019_4),
    .I0(n1013_9),
    .I1(n1018_6),
    .I2(n1015_14),
    .I3(reg_nx[2]) 
);
defparam n1019_s1.INIT=16'h040B;
  LUT4 n1019_s2 (
    .F(n1019_5),
    .I0(n983_2),
    .I1(ff_nx[2]),
    .I2(n1019_6),
    .I3(n1013_9) 
);
defparam n1019_s2.INIT=16'hC355;
  LUT4 n1020_s1 (
    .F(n1020_4),
    .I0(n1020_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1013_9) 
);
defparam n1020_s1.INIT=16'hC3AA;
  LUT3 n1021_s1 (
    .F(n1021_4),
    .I0(n1021_6),
    .I1(ff_nx[0]),
    .I2(n1013_9) 
);
defparam n1021_s1.INIT=8'hCA;
  LUT3 n1054_s2 (
    .F(n1054_5),
    .I0(w_register_write),
    .I1(n1013_9),
    .I2(n1054_6) 
);
defparam n1054_s2.INIT=8'h01;
  LUT2 n1144_s1 (
    .F(n1144_4),
    .I0(n1148_4),
    .I1(n1144_5) 
);
defparam n1144_s1.INIT=4'h8;
  LUT4 n1145_s1 (
    .F(n1145_4),
    .I0(ff_ny[5]),
    .I1(ff_ny[6]),
    .I2(n1147_4),
    .I3(ff_ny[7]) 
);
defparam n1145_s1.INIT=16'hEF10;
  LUT2 n1147_s1 (
    .F(n1147_4),
    .I0(ff_ny[4]),
    .I1(n1148_4) 
);
defparam n1147_s1.INIT=4'h4;
  LUT4 n1148_s1 (
    .F(n1148_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1148_s1.INIT=16'h0001;
  LUT2 n1150_s1 (
    .F(n1150_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1150_s1.INIT=4'h1;
  LUT3 n1201_s1 (
    .F(n1201_4),
    .I0(n1171_1),
    .I1(w_next_nyb[7]),
    .I2(n1200_8) 
);
defparam n1201_s1.INIT=8'hCA;
  LUT3 n1202_s1 (
    .F(n1202_4),
    .I0(n1172_1),
    .I1(w_next_nyb[6]),
    .I2(n1200_8) 
);
defparam n1202_s1.INIT=8'hCA;
  LUT3 n1203_s1 (
    .F(n1203_4),
    .I0(n1173_1),
    .I1(w_next_nyb[5]),
    .I2(n1200_8) 
);
defparam n1203_s1.INIT=8'hCA;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(n1174_1),
    .I1(w_next_nyb[4]),
    .I2(n1200_8) 
);
defparam n1204_s1.INIT=8'hCA;
  LUT3 n1205_s1 (
    .F(n1205_4),
    .I0(n1175_1),
    .I1(w_next_nyb[3]),
    .I2(n1200_8) 
);
defparam n1205_s1.INIT=8'hCA;
  LUT3 n1206_s1 (
    .F(n1206_4),
    .I0(n1176_1),
    .I1(w_next_nyb[2]),
    .I2(n1200_8) 
);
defparam n1206_s1.INIT=8'hCA;
  LUT3 n1207_s1 (
    .F(n1207_4),
    .I0(n1177_1),
    .I1(w_next_nyb[1]),
    .I2(n1200_8) 
);
defparam n1207_s1.INIT=8'hCA;
  LUT3 n1208_s1 (
    .F(n1208_4),
    .I0(n1178_1),
    .I1(w_next_nyb[0]),
    .I2(n1200_8) 
);
defparam n1208_s1.INIT=8'hCA;
  LUT2 n1278_s1 (
    .F(n1278_4),
    .I0(ff_state[0]),
    .I1(ff_next_state_5_12) 
);
defparam n1278_s1.INIT=4'h4;
  LUT2 n1875_s4 (
    .F(n1875_7),
    .I0(ff_start),
    .I1(ff_state[4]) 
);
defparam n1875_s4.INIT=4'h4;
  LUT4 n1887_s6 (
    .F(n1887_9),
    .I0(n1887_41),
    .I1(n1887_14),
    .I2(n1887_15),
    .I3(n1886_14) 
);
defparam n1887_s6.INIT=16'h0E00;
  LUT4 n1887_s7 (
    .F(n1887_10),
    .I0(n1887_16),
    .I1(n1887_15),
    .I2(n1887_37),
    .I3(n1887_18) 
);
defparam n1887_s7.INIT=16'h000D;
  LUT2 n1887_s8 (
    .F(n1887_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1887_s8.INIT=4'h1;
  LUT3 n1887_s9 (
    .F(n1887_12),
    .I0(n1887_19),
    .I1(n1887_39),
    .I2(n1887_21) 
);
defparam n1887_s9.INIT=8'h0B;
  LUT4 n1888_s7 (
    .F(n1888_10),
    .I0(n1888_14),
    .I1(n1888_15),
    .I2(ff_state[4]),
    .I3(n1817_119) 
);
defparam n1888_s7.INIT=16'h00BF;
  LUT4 n1888_s9 (
    .F(n1888_12),
    .I0(n1888_14),
    .I1(n1887_16),
    .I2(ff_state_5_12),
    .I3(n1888_21) 
);
defparam n1888_s9.INIT=16'hBF00;
  LUT4 n1888_s10 (
    .F(n1888_13),
    .I0(n1888_17),
    .I1(n1888_18),
    .I2(n1883_14),
    .I3(n1888_19) 
);
defparam n1888_s10.INIT=16'h001F;
  LUT2 n1889_s6 (
    .F(n1889_9),
    .I0(n1889_24),
    .I1(n1889_13) 
);
defparam n1889_s6.INIT=4'h2;
  LUT3 n1889_s7 (
    .F(n1889_10),
    .I0(n1889_14),
    .I1(n1889_15),
    .I2(n1889_16) 
);
defparam n1889_s7.INIT=8'h10;
  LUT4 n1889_s8 (
    .F(n1889_11),
    .I0(n1889_17),
    .I1(n1888_18),
    .I2(n1883_14),
    .I3(n1889_18) 
);
defparam n1889_s8.INIT=16'h001F;
  LUT4 n1890_s7 (
    .F(n1890_10),
    .I0(n1890_13),
    .I1(n1817_124),
    .I2(n1890_14),
    .I3(n1887_16) 
);
defparam n1890_s7.INIT=16'h0700;
  LUT4 n1890_s8 (
    .F(n1890_11),
    .I0(n1890_22),
    .I1(n1890_16),
    .I2(n1886_14),
    .I3(n1890_17) 
);
defparam n1890_s8.INIT=16'hEF00;
  LUT4 n1890_s9 (
    .F(n1890_12),
    .I0(n1278_4),
    .I1(n1890_18),
    .I2(n1883_14),
    .I3(n1890_19) 
);
defparam n1890_s9.INIT=16'h001F;
  LUT4 n1799_s88 (
    .F(n1799_92),
    .I0(ff_dx[7]),
    .I1(w_status_border_position[7]),
    .I2(n64_5),
    .I3(n1790_96) 
);
defparam n1799_s88.INIT=16'h0503;
  LUT4 n1799_s89 (
    .F(n1799_93),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(n1790_96),
    .I3(n64_5) 
);
defparam n1799_s89.INIT=16'h5300;
  LUT3 w_address_s_16_s3 (
    .F(w_address_s_16_6),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_address_s_16_s3.INIT=8'hE7;
  LUT2 w_address_s_16_s4 (
    .F(w_address_s_16_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_address_s_16_s4.INIT=4'h1;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam ff_sx_9_s4.INIT=8'h80;
  LUT3 ff_sx_9_s5 (
    .F(ff_sx_9_10),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=8'h40;
  LUT4 ff_color_latched_s4 (
    .F(ff_color_latched_9),
    .I0(ff_sx_9_9),
    .I1(ff_color_latched_10),
    .I2(ff_color_latched_11),
    .I3(ff_color_latched_12) 
);
defparam ff_color_latched_s4.INIT=16'h007F;
  LUT4 ff_command_execute_s4 (
    .F(ff_command_execute_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_execute_s4.INIT=16'h0100;
  LUT4 n1884_s5 (
    .F(n1884_11),
    .I0(ff_eq),
    .I1(n1612_3),
    .I2(ff_state[0]),
    .I3(n1889_24) 
);
defparam n1884_s5.INIT=16'h9000;
  LUT2 n1884_s7 (
    .F(n1884_13),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam n1884_s7.INIT=4'h1;
  LUT4 n1884_s8 (
    .F(n1884_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_command_execute_7),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_start) 
);
defparam n1884_s8.INIT=16'h00BF;
  LUT3 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(n1888_14),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_source_7_s3.INIT=8'h07;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1013_9),
    .I2(n1200_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_color_latched_11) 
);
defparam ff_cache_flush_start_s8.INIT=16'hF800;
  LUT2 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_flush_start_s9.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_13),
    .I1(ff_cache_vram_wdata_7_19),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h030A;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[5]),
    .I3(ff_color_latched_11) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h8000;
  LUT4 ff_next_state_5_s8 (
    .F(ff_next_state_5_12),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s8.INIT=16'h0001;
  LUT3 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1819_128) 
);
defparam ff_next_state_5_s9.INIT=8'hE0;
  LUT4 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(n1815_118),
    .I3(n1884_23) 
);
defparam ff_next_state_5_s10.INIT=16'h00BF;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_start),
    .I1(ff_source_7_9),
    .I2(n1884_13),
    .I3(ff_reset_n2_1) 
);
defparam ff_next_state_5_s11.INIT=16'h1000;
  LUT3 ff_next_state_0_s8 (
    .F(ff_next_state_0_12),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(n1816_110) 
);
defparam ff_next_state_0_s8.INIT=8'h40;
  LUT2 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16) 
);
defparam ff_state_5_s7.INIT=4'h8;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_border_detect_14),
    .I1(n959_44),
    .I2(ff_next_state_5_12),
    .I3(n1883_14) 
);
defparam ff_state_5_s8.INIT=16'h7000;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_17),
    .I1(ff_color_latched_11),
    .I2(ff_state_5_18),
    .I3(ff_start) 
);
defparam ff_state_5_s9.INIT=16'h004F;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_14),
    .I1(ff_count_valid_18),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'h030A;
  LUT4 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_cache_vram_wdata_7_19),
    .I1(ff_source_7_9),
    .I2(ff_next_state_5_12),
    .I3(ff_cache_vram_write_19) 
);
defparam ff_cache_vram_write_s12.INIT=16'h0700;
  LUT2 n1820_s92 (
    .F(n1820_106),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1820_s92.INIT=4'h1;
  LUT2 n1820_s93 (
    .F(n1820_107),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1820_s93.INIT=4'h1;
  LUT2 n1817_s103 (
    .F(n1817_119),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam n1817_s103.INIT=4'h4;
  LUT4 n1817_s104 (
    .F(n1817_120),
    .I0(n1817_122),
    .I1(ff_next_state[3]),
    .I2(n1819_127),
    .I3(n1818_116) 
);
defparam n1817_s104.INIT=16'h0D00;
  LUT4 n1772_s126 (
    .F(n1772_152),
    .I0(ff_state[1]),
    .I1(n1820_107),
    .I2(ff_state[4]),
    .I3(ff_next_state_5_13) 
);
defparam n1772_s126.INIT=16'h008F;
  LUT4 n1823_s11 (
    .F(n1823_16),
    .I0(w_4colors_mode_5),
    .I1(n1823_21),
    .I2(ff_source_7_9),
    .I3(ff_cache_vram_wdata_7_19) 
);
defparam n1823_s11.INIT=16'h4000;
  LUT3 n1447_s3 (
    .F(n1447_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1447_s3.INIT=8'hCA;
  LUT3 n1447_s4 (
    .F(n1447_9),
    .I0(n1431_9),
    .I1(w_cache_vram_rdata[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n1447_s4.INIT=8'hCA;
  LUT3 n1446_s3 (
    .F(n1446_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1446_s3.INIT=8'hCA;
  LUT3 n1446_s4 (
    .F(n1446_9),
    .I0(n1430_9),
    .I1(w_cache_vram_rdata[1]),
    .I2(reg_screen_mode[3]) 
);
defparam n1446_s4.INIT=8'hCA;
  LUT3 n1445_s3 (
    .F(n1445_8),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_xsel[0]) 
);
defparam n1445_s3.INIT=8'hCA;
  LUT2 n1445_s4 (
    .F(n1445_9),
    .I0(reg_screen_mode[3]),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1445_s4.INIT=4'h8;
  LUT3 n1444_s3 (
    .F(n1444_8),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_xsel[0]) 
);
defparam n1444_s3.INIT=8'hAC;
  LUT2 n1444_s4 (
    .F(n1444_9),
    .I0(reg_screen_mode[3]),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1444_s4.INIT=4'h8;
  LUT4 n1200_s3 (
    .F(n1200_8),
    .I0(n1200_9),
    .I1(n1200_10),
    .I2(n1200_11),
    .I3(n1259_9) 
);
defparam n1200_s3.INIT=16'h7F00;
  LUT3 n1780_s89 (
    .F(n1780_95),
    .I0(n1780_97),
    .I1(ff_read_byte[0]),
    .I2(n1780_98) 
);
defparam n1780_s89.INIT=8'hA3;
  LUT4 n1779_s87 (
    .F(n1779_93),
    .I0(n1779_95),
    .I1(ff_read_byte[1]),
    .I2(n1779_96),
    .I3(n1778_91) 
);
defparam n1779_s87.INIT=16'h3A00;
  LUT4 n1779_s88 (
    .F(n1779_94),
    .I0(ff_read_byte[1]),
    .I1(n1780_98),
    .I2(n1779_104),
    .I3(ff_state[4]) 
);
defparam n1779_s88.INIT=16'hEE0F;
  LUT4 n1778_s85 (
    .F(n1778_91),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1778_s85.INIT=16'hC788;
  LUT3 n1778_s86 (
    .F(n1778_92),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1778_s86.INIT=8'hCA;
  LUT4 n1778_s87 (
    .F(n1778_93),
    .I0(n1778_94),
    .I1(n1778_95),
    .I2(n1778_96),
    .I3(n1778_97) 
);
defparam n1778_s87.INIT=16'hD000;
  LUT3 n1777_s85 (
    .F(n1777_91),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1777_s85.INIT=8'hCA;
  LUT3 n1777_s86 (
    .F(n1777_92),
    .I0(n1777_93),
    .I1(n1778_95),
    .I2(n1777_94) 
);
defparam n1777_s86.INIT=8'hE0;
  LUT3 n1776_s85 (
    .F(n1776_91),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1776_s85.INIT=8'hCA;
  LUT4 n1776_s86 (
    .F(n1776_92),
    .I0(n1776_93),
    .I1(n1776_94),
    .I2(w_next_0_4),
    .I3(n1778_97) 
);
defparam n1776_s86.INIT=16'h3500;
  LUT3 n1775_s85 (
    .F(n1775_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1775_s85.INIT=8'hCA;
  LUT4 n1775_s86 (
    .F(n1775_92),
    .I0(n1775_93),
    .I1(n1775_94),
    .I2(n1775_95),
    .I3(w_next_0_4) 
);
defparam n1775_s86.INIT=16'hBBF0;
  LUT4 n1774_s86 (
    .F(n1774_92),
    .I0(n1774_101),
    .I1(n1774_96),
    .I2(w_next_0_4),
    .I3(n1778_91) 
);
defparam n1774_s86.INIT=16'hC500;
  LUT4 n1774_s87 (
    .F(n1774_93),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1778_91),
    .I3(ff_state[4]) 
);
defparam n1774_s87.INIT=16'h0305;
  LUT4 n1773_s87 (
    .F(n1773_93),
    .I0(n1777_93),
    .I1(ff_read_byte[7]),
    .I2(n1774_94),
    .I3(n1773_106) 
);
defparam n1773_s87.INIT=16'h5C00;
  LUT4 n1773_s88 (
    .F(n1773_94),
    .I0(n1773_96),
    .I1(w_next_0_4),
    .I2(n1773_97),
    .I3(n1778_91) 
);
defparam n1773_s88.INIT=16'hBB0F;
  LUT4 n1886_s8 (
    .F(n1886_13),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(n1886_17),
    .I3(ff_state[1]) 
);
defparam n1886_s8.INIT=16'hEEF0;
  LUT2 n1886_s9 (
    .F(n1886_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1886_s9.INIT=4'h4;
  LUT3 n1886_s10 (
    .F(n1886_15),
    .I0(n1889_14),
    .I1(n1886_18),
    .I2(n1886_26) 
);
defparam n1886_s10.INIT=8'h10;
  LUT3 n1886_s11 (
    .F(n1886_16),
    .I0(n1886_20),
    .I1(n1886_21),
    .I2(n1887_39) 
);
defparam n1886_s11.INIT=8'hE0;
  LUT4 n1885_s9 (
    .F(n1885_14),
    .I0(n1887_14),
    .I1(n1885_25),
    .I2(ff_state[2]),
    .I3(n1886_14) 
);
defparam n1885_s9.INIT=16'hCA00;
  LUT3 n1885_s10 (
    .F(n1885_15),
    .I0(n1889_13),
    .I1(n1889_24),
    .I2(n1885_18) 
);
defparam n1885_s10.INIT=8'h07;
  LUT3 n1885_s11 (
    .F(n1885_16),
    .I0(n1885_19),
    .I1(n1885_20),
    .I2(n1887_39) 
);
defparam n1885_s11.INIT=8'hE0;
  LUT4 n1884_s9 (
    .F(n1884_15),
    .I0(n1884_17),
    .I1(n1884_18),
    .I2(n1884_19),
    .I3(n1884_20) 
);
defparam n1884_s9.INIT=16'h8000;
  LUT2 n1883_s9 (
    .F(n1883_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1883_s9.INIT=4'h4;
  LUT4 n1883_s10 (
    .F(n1883_15),
    .I0(ff_eq),
    .I1(n1884_15),
    .I2(n1818_116),
    .I3(n1883_16) 
);
defparam n1883_s10.INIT=16'h4F00;
  LUT4 n1818_s99 (
    .F(n1818_115),
    .I0(ff_next_state[2]),
    .I1(n1817_122),
    .I2(n1818_118),
    .I3(ff_state[2]) 
);
defparam n1818_s99.INIT=16'hB0BB;
  LUT2 n1818_s100 (
    .F(n1818_116),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1818_s100.INIT=4'h1;
  LUT2 n1816_s93 (
    .F(n1816_107),
    .I0(ff_dx[8]),
    .I1(ff_next_state[4]) 
);
defparam n1816_s93.INIT=4'h8;
  LUT3 n1781_s86 (
    .F(n1781_96),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]) 
);
defparam n1781_s86.INIT=8'h80;
  LUT4 n1781_s87 (
    .F(n1781_97),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1781_s87.INIT=16'h4000;
  LUT2 n1781_s88 (
    .F(n1781_98),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1781_s88.INIT=4'h4;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[5]),
    .I1(ff_state[1]),
    .I2(n1875_7),
    .I3(n1820_107) 
);
defparam ff_state_0_s8.INIT=16'h4000;
  LUT2 n1819_s107 (
    .F(n1819_127),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1819_s107.INIT=4'h8;
  LUT3 n1819_s108 (
    .F(n1819_128),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam n1819_s108.INIT=8'hB0;
  LUT4 n1790_s92 (
    .F(n1790_97),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1790_s92.INIT=16'hB7CA;
  LUT3 w_address_s_6_s6 (
    .F(w_address_s_6_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(n776_26) 
);
defparam w_address_s_6_s6.INIT=8'h40;
  LUT3 n307_s4 (
    .F(n307_7),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n307_s4.INIT=8'h90;
  LUT3 n307_s5 (
    .F(n307_8),
    .I0(ff_state_5_15),
    .I1(n307_15),
    .I2(n307_10) 
);
defparam n307_s5.INIT=8'h40;
  LUT4 n349_s2 (
    .F(n349_5),
    .I0(w_register_write),
    .I1(n307_7),
    .I2(n306_10),
    .I3(ff_sx_9_10) 
);
defparam n349_s2.INIT=16'h0100;
  LUT4 n668_s2 (
    .F(n668_5),
    .I0(ff_maj),
    .I1(n1200_8),
    .I2(n307_8),
    .I3(n1013_9) 
);
defparam n668_s2.INIT=16'hBB0F;
  LUT4 n1013_s4 (
    .F(n1013_7),
    .I0(reg_nx[7]),
    .I1(n1014_6),
    .I2(n1014_7),
    .I3(reg_nx[8]) 
);
defparam n1013_s4.INIT=16'h40BF;
  LUT4 n1013_s5 (
    .F(n1013_8),
    .I0(ff_nx[7]),
    .I1(n1013_10),
    .I2(n1016_6),
    .I3(ff_nx[8]) 
);
defparam n1013_s5.INIT=16'hBF40;
  LUT4 n1013_s6 (
    .F(n1013_9),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1013_s6.INIT=16'h4000;
  LUT4 n1014_s3 (
    .F(n1014_6),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(n1013_9),
    .I3(n1018_6) 
);
defparam n1014_s3.INIT=16'h0100;
  LUT3 n1014_s4 (
    .F(n1014_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]) 
);
defparam n1014_s4.INIT=8'h01;
  LUT2 n1015_s4 (
    .F(n1015_7),
    .I0(ff_command[0]),
    .I1(ff_command[1]) 
);
defparam n1015_s4.INIT=4'h4;
  LUT2 n1016_s3 (
    .F(n1016_6),
    .I0(ff_nx[4]),
    .I1(n1017_6) 
);
defparam n1016_s3.INIT=4'h4;
  LUT4 n1017_s3 (
    .F(n1017_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1017_s3.INIT=16'h0001;
  LUT2 n1018_s3 (
    .F(n1018_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1018_s3.INIT=4'h1;
  LUT2 n1019_s3 (
    .F(n1019_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1019_s3.INIT=4'h1;
  LUT4 n1020_s3 (
    .F(n1020_6),
    .I0(n1015_14),
    .I1(n1020_8),
    .I2(n984_2),
    .I3(n307_8) 
);
defparam n1020_s3.INIT=16'hF0EE;
  LUT3 n1020_s4 (
    .F(n1020_7),
    .I0(n1020_8),
    .I1(reg_nx[1]),
    .I2(n1013_9) 
);
defparam n1020_s4.INIT=8'hCA;
  LUT4 n1021_s3 (
    .F(n1021_6),
    .I0(w_next[0]),
    .I1(n1021_8),
    .I2(n985_2),
    .I3(n307_8) 
);
defparam n1021_s3.INIT=16'h0F77;
  LUT3 n1021_s4 (
    .F(n1021_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1013_9) 
);
defparam n1021_s4.INIT=8'h3D;
  LUT4 n1054_s3 (
    .F(n1054_6),
    .I0(n307_8),
    .I1(ff_state_5_16),
    .I2(ff_sx_9_10),
    .I3(ff_start) 
);
defparam n1054_s3.INIT=16'h00EF;
  LUT4 n1144_s2 (
    .F(n1144_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(ff_ny[7]) 
);
defparam n1144_s2.INIT=16'h0001;
  LUT3 n1887_s11 (
    .F(n1887_14),
    .I0(n1887_22),
    .I1(ff_state[1]),
    .I2(n1887_23) 
);
defparam n1887_s11.INIT=8'h0D;
  LUT3 n1887_s12 (
    .F(n1887_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1887_s12.INIT=8'h10;
  LUT2 n1887_s13 (
    .F(n1887_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1887_s13.INIT=4'h8;
  LUT4 n1887_s15 (
    .F(n1887_18),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n1817_119) 
);
defparam n1887_s15.INIT=16'h7D00;
  LUT4 n1887_s16 (
    .F(n1887_19),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]),
    .I2(n1887_33),
    .I3(n1887_35) 
);
defparam n1887_s16.INIT=16'h004F;
  LUT4 n1887_s18 (
    .F(n1887_21),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1887_s18.INIT=16'hE000;
  LUT3 n1888_s11 (
    .F(n1888_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1888_s11.INIT=8'h10;
  LUT4 n1888_s12 (
    .F(n1888_15),
    .I0(ff_state_5_12),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1888_s12.INIT=16'hEFF3;
  LUT4 n1888_s14 (
    .F(n1888_17),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(n1887_33),
    .I3(n1886_21) 
);
defparam n1888_s14.INIT=16'h001F;
  LUT2 n1888_s15 (
    .F(n1888_18),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1888_s15.INIT=4'h6;
  LUT4 n1888_s16 (
    .F(n1888_19),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1888_s16.INIT=16'h3D00;
  LUT4 n1889_s10 (
    .F(n1889_13),
    .I0(n1889_19),
    .I1(ff_eq),
    .I2(n1612_3),
    .I3(ff_state[0]) 
);
defparam n1889_s10.INIT=16'hC3AA;
  LUT4 n1889_s11 (
    .F(n1889_14),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(n1781_98),
    .I3(ff_color_latched_11) 
);
defparam n1889_s11.INIT=16'h0700;
  LUT4 n1889_s12 (
    .F(n1889_15),
    .I0(n1887_22),
    .I1(n1820_106),
    .I2(n1886_14),
    .I3(n1817_121) 
);
defparam n1889_s12.INIT=16'h00B0;
  LUT4 n1889_s13 (
    .F(n1889_16),
    .I0(n1884_16),
    .I1(ff_state[3]),
    .I2(ff_cache_flush_start_15),
    .I3(n1889_26) 
);
defparam n1889_s13.INIT=16'h00EF;
  LUT4 n1889_s14 (
    .F(n1889_17),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(n1887_33),
    .I3(n1886_21) 
);
defparam n1889_s14.INIT=16'h001F;
  LUT4 n1889_s15 (
    .F(n1889_18),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1889_s15.INIT=16'hF100;
  LUT4 n1890_s10 (
    .F(n1890_13),
    .I0(ff_state_5_12),
    .I1(ff_eq),
    .I2(n1612_3),
    .I3(ff_state[1]) 
);
defparam n1890_s10.INIT=16'hC355;
  LUT4 n1890_s11 (
    .F(n1890_14),
    .I0(ff_state[1]),
    .I1(ff_state_5_12),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1890_s11.INIT=16'h3A00;
  LUT4 n1890_s13 (
    .F(n1890_16),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1890_s13.INIT=16'h0700;
  LUT4 n1890_s14 (
    .F(n1890_17),
    .I0(n1818_120),
    .I1(ff_state[1]),
    .I2(n1884_23),
    .I3(n1886_26) 
);
defparam n1890_s14.INIT=16'h0700;
  LUT4 n1890_s15 (
    .F(n1890_18),
    .I0(ff_next_state[0]),
    .I1(n1818_118),
    .I2(n1781_98),
    .I3(ff_color_latched_11) 
);
defparam n1890_s15.INIT=16'hF800;
  LUT4 n1890_s16 (
    .F(n1890_19),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1890_s16.INIT=16'hF100;
  LUT4 ff_color_latched_s5 (
    .F(ff_color_latched_10),
    .I0(ff_state[5]),
    .I1(ff_command[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_color_latched_s5.INIT=16'h1400;
  LUT3 ff_color_latched_s6 (
    .F(ff_color_latched_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_color_latched_s6.INIT=8'h80;
  LUT4 ff_color_latched_s7 (
    .F(ff_color_latched_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_start),
    .I3(n1015_7) 
);
defparam ff_color_latched_s7.INIT=16'h4000;
  LUT4 n1884_s10 (
    .F(n1884_16),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1887_15) 
);
defparam n1884_s10.INIT=16'hF400;
  LUT4 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1820_107),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s5.INIT=16'h7F00;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(n1823_21),
    .I1(ff_cache_flush_start_19),
    .I2(w_4colors_mode_5),
    .I3(ff_cache_flush_start_21) 
);
defparam ff_cache_flush_start_s10.INIT=16'hF100;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_nx[4]),
    .I1(n1017_6),
    .I2(n1013_10),
    .I3(ff_state_5_19) 
);
defparam ff_state_5_s10.INIT=16'h4000;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(n1148_4),
    .I3(n1144_5) 
);
defparam ff_state_5_s11.INIT=16'h1000;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_state_5_16),
    .I1(ff_state_5_15),
    .I2(ff_state_5_20),
    .I3(ff_state_5_23) 
);
defparam ff_state_5_s12.INIT=16'h008F;
  LUT3 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(ff_cache_vram_wdata_7_13),
    .I1(ff_command_execute_7),
    .I2(ff_cache_vram_valid) 
);
defparam ff_state_5_s13.INIT=8'h0D;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1884_23),
    .I1(ff_source_7_9),
    .I2(ff_count_valid_16),
    .I3(n1884_11) 
);
defparam ff_count_valid_s9.INIT=16'h00FE;
  LUT2 n1817_s105 (
    .F(n1817_121),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1817_s105.INIT=4'h6;
  LUT3 n1817_s106 (
    .F(n1817_122),
    .I0(w_4colors_mode_5),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1817_s106.INIT=8'h40;
  LUT4 n1200_s4 (
    .F(n1200_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1200_s4.INIT=16'h0001;
  LUT2 n1200_s5 (
    .F(n1200_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1200_s5.INIT=4'h1;
  LUT4 n1200_s6 (
    .F(n1200_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1200_s6.INIT=16'h0001;
  LUT3 n1780_s90 (
    .F(n1780_96),
    .I0(n1780_97),
    .I1(ff_read_byte[0]),
    .I2(n1779_96) 
);
defparam n1780_s90.INIT=8'h3A;
  LUT4 n1780_s91 (
    .F(n1780_97),
    .I0(n1780_99),
    .I1(w_status_color[0]),
    .I2(n1780_100),
    .I3(n1780_101) 
);
defparam n1780_s91.INIT=16'h3730;
  LUT4 n1780_s92 (
    .F(n1780_98),
    .I0(n1819_127),
    .I1(ff_state[2]),
    .I2(n1779_96),
    .I3(ff_state[3]) 
);
defparam n1780_s92.INIT=16'h0C05;
  LUT4 n1779_s89 (
    .F(n1779_95),
    .I0(n1779_102),
    .I1(w_status_color[1]),
    .I2(n1779_99),
    .I3(n1780_100) 
);
defparam n1779_s89.INIT=16'h0305;
  LUT4 n1779_s90 (
    .F(n1779_96),
    .I0(ff_dx[1]),
    .I1(n64_5),
    .I2(ff_dx[0]),
    .I3(w_next_0_4) 
);
defparam n1779_s90.INIT=16'h004F;
  LUT3 n1778_s88 (
    .F(n1778_94),
    .I0(n1778_98),
    .I1(n1780_97),
    .I2(w_vram_interleave) 
);
defparam n1778_s88.INIT=8'hCA;
  LUT4 n1778_s89 (
    .F(n1778_95),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1778_s89.INIT=16'hFB0F;
  LUT4 n1778_s90 (
    .F(n1778_96),
    .I0(ff_read_byte[2]),
    .I1(n1778_99),
    .I2(n1778_98),
    .I3(w_next_0_4) 
);
defparam n1778_s90.INIT=16'h0FBB;
  LUT2 n1778_s91 (
    .F(n1778_97),
    .I0(ff_state[5]),
    .I1(n1778_91) 
);
defparam n1778_s91.INIT=4'h4;
  LUT3 n1777_s87 (
    .F(n1777_93),
    .I0(n1777_95),
    .I1(n1779_95),
    .I2(w_vram_interleave) 
);
defparam n1777_s87.INIT=8'hCA;
  LUT4 n1777_s88 (
    .F(n1777_94),
    .I0(n1778_99),
    .I1(ff_read_byte[3]),
    .I2(n1777_95),
    .I3(w_next_0_4) 
);
defparam n1777_s88.INIT=16'hF077;
  LUT3 n1776_s87 (
    .F(n1776_93),
    .I0(n1780_97),
    .I1(ff_read_byte[4]),
    .I2(n1776_95) 
);
defparam n1776_s87.INIT=8'h3A;
  LUT4 n1776_s88 (
    .F(n1776_94),
    .I0(n1776_100),
    .I1(w_status_color[4]),
    .I2(n1776_97),
    .I3(n1780_100) 
);
defparam n1776_s88.INIT=16'h0305;
  LUT4 n1775_s87 (
    .F(n1775_93),
    .I0(n1780_100),
    .I1(n1775_96),
    .I2(n1775_97),
    .I3(w_status_color[5]) 
);
defparam n1775_s87.INIT=16'hEEF0;
  LUT4 n1775_s88 (
    .F(n1775_94),
    .I0(n1780_100),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(n1775_98) 
);
defparam n1775_s88.INIT=16'hE33F;
  LUT3 n1775_s89 (
    .F(n1775_95),
    .I0(n1779_95),
    .I1(ff_read_byte[5]),
    .I2(n1776_95) 
);
defparam n1775_s89.INIT=8'hC5;
  LUT3 n1774_s88 (
    .F(n1774_94),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1774_s88.INIT=8'h07;
  LUT4 n1774_s90 (
    .F(n1774_96),
    .I0(n1774_97),
    .I1(n1774_103),
    .I2(n1774_105),
    .I3(ff_logical_opration[2]) 
);
defparam n1774_s90.INIT=16'h0C05;
  LUT4 n1773_s90 (
    .F(n1773_96),
    .I0(n1773_98),
    .I1(n1773_102),
    .I2(n1773_104),
    .I3(ff_logical_opration[2]) 
);
defparam n1773_s90.INIT=16'h0C05;
  LUT3 n1773_s91 (
    .F(n1773_97),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1773_s91.INIT=8'hCA;
  LUT4 n1886_s12 (
    .F(n1886_17),
    .I0(n1887_22),
    .I1(ff_state_5_12),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1886_s12.INIT=16'hCFF5;
  LUT4 n1886_s13 (
    .F(n1886_18),
    .I0(ff_state_5_12),
    .I1(n1886_22),
    .I2(n1890_20),
    .I3(n1887_16) 
);
defparam n1886_s13.INIT=16'h1000;
  LUT3 n1886_s15 (
    .F(n1886_20),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(n1887_33) 
);
defparam n1886_s15.INIT=8'hE0;
  LUT3 n1886_s16 (
    .F(n1886_21),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(n1887_35) 
);
defparam n1886_s16.INIT=8'h80;
  LUT4 n1885_s13 (
    .F(n1885_18),
    .I0(ff_state_5_12),
    .I1(n1885_21),
    .I2(ff_state[4]),
    .I3(n1890_20) 
);
defparam n1885_s13.INIT=16'hAC2C;
  LUT4 n1885_s14 (
    .F(n1885_19),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1820_106) 
);
defparam n1885_s14.INIT=16'h0B00;
  LUT3 n1885_s15 (
    .F(n1885_20),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n1887_33) 
);
defparam n1885_s15.INIT=8'hE0;
  LUT4 n1884_s11 (
    .F(n1884_17),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1884_s11.INIT=16'h9009;
  LUT4 n1884_s12 (
    .F(n1884_18),
    .I0(ff_sx[9]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[4]),
    .I3(n1884_21) 
);
defparam n1884_s12.INIT=16'h4100;
  LUT4 n1884_s13 (
    .F(n1884_19),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1884_s13.INIT=16'h9009;
  LUT4 n1884_s14 (
    .F(n1884_20),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1884_s14.INIT=16'h9009;
  LUT4 n1883_s11 (
    .F(n1883_16),
    .I0(ff_cache_vram_wdata_7_15),
    .I1(n1883_17),
    .I2(ff_state[4]),
    .I3(n1887_11) 
);
defparam n1883_s11.INIT=16'hEF00;
  LUT2 n1818_s102 (
    .F(n1818_118),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1818_s102.INIT=4'h4;
  LUT3 n307_s7 (
    .F(n307_10),
    .I0(w_4colors_mode_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]) 
);
defparam n307_s7.INIT=8'h0B;
  LUT2 n1013_s7 (
    .F(n1013_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]) 
);
defparam n1013_s7.INIT=4'h1;
  LUT4 n1020_s5 (
    .F(n1020_8),
    .I0(w_next_0_5),
    .I1(n64_5),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1020_s5.INIT=16'h7007;
  LUT2 n1021_s5 (
    .F(n1021_8),
    .I0(reg_nx[0]),
    .I1(n1015_14) 
);
defparam n1021_s5.INIT=4'h1;
  LUT3 n1887_s19 (
    .F(n1887_22),
    .I0(ff_state_5_15),
    .I1(n1887_26),
    .I2(n307_15) 
);
defparam n1887_s19.INIT=8'h10;
  LUT4 n1887_s20 (
    .F(n1887_23),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1887_s20.INIT=16'h07F0;
  LUT3 n1889_s16 (
    .F(n1889_19),
    .I0(n307_15),
    .I1(ff_state_5_15),
    .I2(ff_state_5_16) 
);
defparam n1889_s16.INIT=8'hD0;
  LUT2 n1890_s17 (
    .F(n1890_20),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1890_s17.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h6100;
  LUT2 ff_state_5_s14 (
    .F(ff_state_5_19),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam ff_state_5_s14.INIT=4'h1;
  LUT3 ff_state_5_s15 (
    .F(ff_state_5_20),
    .I0(ff_state[5]),
    .I1(ff_color_latched),
    .I2(ff_state[0]) 
);
defparam ff_state_5_s15.INIT=8'h10;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(n1781_98),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n1817_119) 
);
defparam ff_count_valid_s11.INIT=16'hCA00;
  LUT3 n1780_s93 (
    .F(n1780_99),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1780_s93.INIT=8'h14;
  LUT3 n1780_s94 (
    .F(n1780_100),
    .I0(ff_source[0]),
    .I1(n1780_102),
    .I2(n1780_103) 
);
defparam n1780_s94.INIT=8'h40;
  LUT4 n1780_s95 (
    .F(n1780_101),
    .I0(n1780_104),
    .I1(n1775_98),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1780_s95.INIT=16'hC3AF;
  LUT2 n1779_s93 (
    .F(n1779_99),
    .I0(ff_logical_opration[2]),
    .I1(n1779_100) 
);
defparam n1779_s93.INIT=4'h4;
  LUT4 n1778_s92 (
    .F(n1778_98),
    .I0(n1778_105),
    .I1(w_status_color[2]),
    .I2(n1778_101),
    .I3(n1780_100) 
);
defparam n1778_s92.INIT=16'h0305;
  LUT3 n1778_s93 (
    .F(n1778_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1778_s93.INIT=8'hD3;
  LUT4 n1777_s89 (
    .F(n1777_95),
    .I0(n1777_96),
    .I1(w_status_color[3]),
    .I2(n1780_100),
    .I3(n1777_97) 
);
defparam n1777_s89.INIT=16'h3730;
  LUT3 n1776_s89 (
    .F(n1776_95),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1776_s89.INIT=8'hBC;
  LUT2 n1776_s91 (
    .F(n1776_97),
    .I0(ff_logical_opration[2]),
    .I1(n1776_98) 
);
defparam n1776_s91.INIT=4'h4;
  LUT4 n1775_s90 (
    .F(n1775_96),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1775_s90.INIT=16'h070C;
  LUT2 n1775_s91 (
    .F(n1775_97),
    .I0(ff_source[5]),
    .I1(ff_logical_opration[1]) 
);
defparam n1775_s91.INIT=4'h8;
  LUT2 n1775_s92 (
    .F(n1775_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1775_s92.INIT=4'h1;
  LUT4 n1774_s91 (
    .F(n1774_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s91.INIT=16'h7CC4;
  LUT4 n1773_s92 (
    .F(n1773_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(w_status_color[7]),
    .I3(ff_logical_opration[1]) 
);
defparam n1773_s92.INIT=16'h7CC4;
  LUT3 n1886_s17 (
    .F(n1886_22),
    .I0(n307_15),
    .I1(ff_state[1]),
    .I2(ff_state_5_16) 
);
defparam n1886_s17.INIT=8'h40;
  LUT4 n1885_s16 (
    .F(n1885_21),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1885_s16.INIT=16'h3DFE;
  LUT4 n1884_s15 (
    .F(n1884_21),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1884_s15.INIT=16'h9009;
  LUT4 n1883_s12 (
    .F(n1883_17),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1883_s12.INIT=16'h0B00;
  LUT3 n1887_s23 (
    .F(n1887_26),
    .I0(n1887_27),
    .I1(n1887_28),
    .I2(n1887_29) 
);
defparam n1887_s23.INIT=8'h80;
  LUT4 n1780_s96 (
    .F(n1780_102),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1780_s96.INIT=16'h0100;
  LUT4 n1780_s97 (
    .F(n1780_103),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1780_s97.INIT=16'h0001;
  LUT3 n1780_s98 (
    .F(n1780_104),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[0]) 
);
defparam n1780_s98.INIT=8'hD0;
  LUT4 n1779_s94 (
    .F(n1779_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[1]),
    .I2(w_status_color[1]),
    .I3(ff_logical_opration[1]) 
);
defparam n1779_s94.INIT=16'h7CC4;
  LUT4 n1778_s95 (
    .F(n1778_101),
    .I0(n1778_102),
    .I1(ff_source[2]),
    .I2(ff_logical_opration[2]),
    .I3(n1778_103) 
);
defparam n1778_s95.INIT=16'h000E;
  LUT3 n1777_s90 (
    .F(n1777_96),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[1]) 
);
defparam n1777_s90.INIT=8'h14;
  LUT4 n1777_s91 (
    .F(n1777_97),
    .I0(n1777_98),
    .I1(n1775_98),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1777_s91.INIT=16'hC3AF;
  LUT4 n1776_s92 (
    .F(n1776_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1776_s92.INIT=16'h7CC4;
  LUT4 n1887_s24 (
    .F(n1887_27),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_dy[2]),
    .I3(w_next_dy[9]) 
);
defparam n1887_s24.INIT=16'h0100;
  LUT4 n1887_s25 (
    .F(n1887_28),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_dy[9]),
    .I3(ff_diy) 
);
defparam n1887_s25.INIT=16'h0100;
  LUT4 n1887_s26 (
    .F(n1887_29),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_dy[5]),
    .I3(ff_dy[6]) 
);
defparam n1887_s26.INIT=16'h0001;
  LUT2 n1778_s96 (
    .F(n1778_102),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1778_s96.INIT=4'h8;
  LUT4 n1778_s97 (
    .F(n1778_103),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[2]) 
);
defparam n1778_s97.INIT=16'h9000;
  LUT3 n1777_s92 (
    .F(n1777_98),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[0]) 
);
defparam n1777_s92.INIT=8'hD0;
  LUT4 ff_border_detect_s6 (
    .F(ff_border_detect_10),
    .I0(ff_border_detect_14),
    .I1(ff_border_detect_12),
    .I2(ff_start),
    .I3(ff_command_execute_7) 
);
defparam ff_border_detect_s6.INIT=16'hFFF8;
  LUT4 n1018_s5 (
    .F(n1018_9),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(ff_nx[3]) 
);
defparam n1018_s5.INIT=16'hFE01;
  LUT4 n1143_s2 (
    .F(n1143_6),
    .I0(ff_ny[8]),
    .I1(n1148_4),
    .I2(n1144_5),
    .I3(ff_ny[9]) 
);
defparam n1143_s2.INIT=16'h40BF;
  LUT4 n1149_s2 (
    .F(n1149_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1149_s2.INIT=16'h01FE;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h000E;
  LUT4 n1014_s6 (
    .F(n1014_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(n1016_6),
    .I3(ff_nx[7]) 
);
defparam n1014_s6.INIT=16'hEF10;
  LUT4 n306_s4 (
    .F(n306_10),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n306_s4.INIT=16'h0400;
  LUT4 n1146_s2 (
    .F(n1146_6),
    .I0(ff_ny[5]),
    .I1(ff_ny[4]),
    .I2(n1148_4),
    .I3(ff_ny[6]) 
);
defparam n1146_s2.INIT=16'hEF10;
  LUT4 n1774_s94 (
    .F(n1774_101),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(ff_read_byte[6]) 
);
defparam n1774_s94.INIT=16'hF800;
  LUT4 ff_state_5_s17 (
    .F(ff_state_5_23),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_state_5_s17.INIT=16'h0400;
  LUT4 n1818_s103 (
    .F(n1818_120),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n1818_s103.INIT=16'h4500;
  LUT4 n1278_s3 (
    .F(n1278_7),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n1278_s3.INIT=16'h1000;
  LUT4 n2559_s1 (
    .F(n2559_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2559_s1.INIT=16'h1000;
  LUT4 ff_border_detect_s7 (
    .F(ff_border_detect_12),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam ff_border_detect_s7.INIT=16'h0008;
  LUT4 n1015_s7 (
    .F(n1015_12),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1017_6),
    .I3(ff_nx[6]) 
);
defparam n1015_s7.INIT=16'hEF10;
  LUT4 n1887_s28 (
    .F(n1887_33),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1887_s28.INIT=16'h6000;
  LUT3 n1817_s107 (
    .F(n1817_124),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1817_s107.INIT=8'h41;
  LUT4 n1815_s101 (
    .F(n1815_116),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1818_120) 
);
defparam n1815_s101.INIT=16'hEF00;
  LUT4 n1890_s18 (
    .F(n1890_22),
    .I0(ff_state_5_15),
    .I1(n1887_26),
    .I2(n307_15),
    .I3(n1890_20) 
);
defparam n1890_s18.INIT=16'h1000;
  LUT4 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_19),
    .I0(w_status_border_position[8]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s13.INIT=16'h0008;
  LUT4 w_address_s_16_s5 (
    .F(w_address_s_16_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_7) 
);
defparam w_address_s_16_s5.INIT=16'h1800;
  LUT4 n1015_s8 (
    .F(n1015_14),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n1015_s8.INIT=16'h0800;
  LUT4 n2798_s1 (
    .F(n2798_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n2798_s1.INIT=16'h4000;
  LUT4 n2558_s1 (
    .F(n2558_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2558_s1.INIT=16'h4000;
  LUT4 n1391_s1 (
    .F(n1391_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n1391_s1.INIT=16'h4000;
  LUT4 ff_cache_vram_address_16_s9 (
    .F(ff_cache_vram_address_16_14),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(n1816_110),
    .I3(ff_next_state_5_14) 
);
defparam ff_cache_vram_address_16_s9.INIT=16'hBF00;
  LUT4 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(n1816_110),
    .I3(ff_next_state_2_11) 
);
defparam ff_next_state_1_s9.INIT=16'hBF00;
  LUT4 n1817_s108 (
    .F(n1817_126),
    .I0(n1817_124),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1817_120) 
);
defparam n1817_s108.INIT=16'hFF10;
  LUT4 n1815_s102 (
    .F(n1815_118),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1815_s102.INIT=16'h0001;
  LUT4 n1820_s94 (
    .F(n1820_109),
    .I0(ff_state[4]),
    .I1(n1820_106),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1820_s94.INIT=16'h1110;
  LUT3 ff_cache_vram_write_s14 (
    .F(ff_cache_vram_write_19),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_write_s14.INIT=8'h01;
  LUT3 ff_source_7_s6 (
    .F(ff_source_7_11),
    .I0(ff_source_7_9),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]) 
);
defparam ff_source_7_s6.INIT=8'h01;
  LUT4 n1823_s13 (
    .F(n1823_19),
    .I0(ff_next_state_0_12),
    .I1(n1823_16),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam n1823_s13.INIT=16'h0001;
  LUT4 n1889_s19 (
    .F(n1889_24),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1889_s19.INIT=16'h4000;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_21),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s14.INIT=16'h5455;
  LUT4 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=16'h00EF;
  LUT4 n2691_s1 (
    .F(n2691_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n2691_s1.INIT=16'h0100;
  LUT4 n2444_s1 (
    .F(n2444_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2444_s1.INIT=16'h0100;
  LUT4 ff_nx_8_s4 (
    .F(ff_nx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_nx_8_s4.INIT=16'hBAAA;
  LUT4 n1889_s20 (
    .F(n1889_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1889_s20.INIT=16'h0B00;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_18),
    .I0(ff_color_latched_11),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_next_state_5_12) 
);
defparam ff_count_valid_s12.INIT=16'h00DF;
  LUT4 n1887_s29 (
    .F(n1887_35),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1887_s29.INIT=16'h0004;
  LUT4 n1887_s30 (
    .F(n1887_37),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1818_116) 
);
defparam n1887_s30.INIT=16'hFE00;
  LUT4 n1887_s31 (
    .F(n1887_39),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1887_s31.INIT=16'h0900;
  LUT4 n2690_s2 (
    .F(n2690_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2690_4) 
);
defparam n2690_s2.INIT=16'h1000;
  LUT4 n2443_s2 (
    .F(n2443_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2443_4) 
);
defparam n2443_s2.INIT=16'h1000;
  LUT4 n1886_s19 (
    .F(n1886_26),
    .I0(ff_state[0]),
    .I1(ff_next_state_5_12),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1886_s19.INIT=16'h000B;
  LUT3 n1888_s17 (
    .F(n1888_21),
    .I0(n1887_37),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1888_s17.INIT=8'h01;
  LUT4 n633_s6 (
    .F(n633_10),
    .I0(ff_state_5_15),
    .I1(n307_15),
    .I2(n307_10),
    .I3(n1013_9) 
);
defparam n633_s6.INIT=16'h00BF;
  LUT4 n349_s3 (
    .F(n349_7),
    .I0(ff_state_5_15),
    .I1(n307_15),
    .I2(n307_10),
    .I3(n349_5) 
);
defparam n349_s3.INIT=16'hBF00;
  LUT4 n1778_s98 (
    .F(n1778_105),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1778_s98.INIT=16'hA900;
  LUT4 n1773_s95 (
    .F(n1773_102),
    .I0(n1780_100),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1773_s95.INIT=16'h333E;
  LUT4 n1774_s95 (
    .F(n1774_103),
    .I0(n1780_100),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s95.INIT=16'h333E;
  LUT4 n1776_s93 (
    .F(n1776_100),
    .I0(ff_source[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1776_s93.INIT=16'hA900;
  LUT4 n1779_s95 (
    .F(n1779_102),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1779_s95.INIT=16'hA900;
  LUT4 n1816_s95 (
    .F(n1816_110),
    .I0(n1819_127),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1816_s95.INIT=16'h0100;
  LUT4 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_23),
    .I0(n1884_11),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_cache_flush_start_15) 
);
defparam ff_cache_flush_start_s15.INIT=16'h00AB;
  LUT3 n1884_s16 (
    .F(n1884_23),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n1884_16) 
);
defparam n1884_s16.INIT=8'h10;
  LUT4 n1821_s93 (
    .F(n1821_98),
    .I0(ff_state[0]),
    .I1(n1819_127),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1821_s93.INIT=16'h0009;
  LUT4 n1818_s104 (
    .F(n1818_122),
    .I0(n1818_115),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1818_120) 
);
defparam n1818_s104.INIT=16'h00FE;
  LUT3 n1779_s96 (
    .F(n1779_104),
    .I0(ff_color[1]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1779_s96.INIT=8'h15;
  LUT4 n1823_s14 (
    .F(n1823_21),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam n1823_s14.INIT=16'h7000;
  LUT4 n1780_s99 (
    .F(n1780_106),
    .I0(n1780_96),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1780_s99.INIT=16'hA333;
  LUT3 n1888_s18 (
    .F(n1888_23),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1888_s18.INIT=8'h80;
  LUT4 n1882_s3 (
    .F(n1882_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1882_s3.INIT=16'hACAA;
  LUT4 n1881_s3 (
    .F(n1881_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1881_s3.INIT=16'hACAA;
  LUT4 n1880_s3 (
    .F(n1880_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1880_s3.INIT=16'hACAA;
  LUT4 n1879_s3 (
    .F(n1879_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1879_s3.INIT=16'hACAA;
  LUT4 n1878_s3 (
    .F(n1878_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1878_s3.INIT=16'hACAA;
  LUT4 n1877_s3 (
    .F(n1877_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1877_s3.INIT=16'hACAA;
  LUT4 n1876_s3 (
    .F(n1876_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1876_s3.INIT=16'hACAA;
  LUT4 n1875_s5 (
    .F(n1875_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1875_s5.INIT=16'hACAA;
  LUT4 n1773_s96 (
    .F(n1773_104),
    .I0(w_status_color[7]),
    .I1(ff_source[0]),
    .I2(n1780_102),
    .I3(n1780_103) 
);
defparam n1773_s96.INIT=16'h2000;
  LUT4 n1774_s96 (
    .F(n1774_105),
    .I0(w_status_color[6]),
    .I1(ff_source[0]),
    .I2(n1780_102),
    .I3(n1780_103) 
);
defparam n1774_s96.INIT=16'h2000;
  LUT4 n1885_s18 (
    .F(n1885_25),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state_5_15),
    .I3(ff_state_5_16) 
);
defparam n1885_s18.INIT=16'h6000;
  LUT4 n1887_s32 (
    .F(n1887_41),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1887_s32.INIT=16'hF800;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1799_s91 (
    .F(n1799_96),
    .I0(ff_dy[0]),
    .I1(ff_sy[0]),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1799_s91.INIT=16'hAAAC;
  LUT4 n1806_s88 (
    .F(n1806_93),
    .I0(w_address_d_0_5),
    .I1(w_address_s_0_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1806_s88.INIT=16'hAAAC;
  LUT4 n1805_s88 (
    .F(n1805_93),
    .I0(w_address_d_1_5),
    .I1(w_address_s_1_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1805_s88.INIT=16'hAAAC;
  LUT4 n1804_s88 (
    .F(n1804_93),
    .I0(w_address_d_2_5),
    .I1(w_address_s_2_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1804_s88.INIT=16'hAAAC;
  LUT4 n1803_s88 (
    .F(n1803_93),
    .I0(w_address_d_3_5),
    .I1(w_address_s_3_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1803_s88.INIT=16'hAAAC;
  LUT4 n1802_s88 (
    .F(n1802_93),
    .I0(w_address_d_4_5),
    .I1(w_address_s_4_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1802_s88.INIT=16'hAAAC;
  LUT4 n1801_s88 (
    .F(n1801_93),
    .I0(w_address_d_5_5),
    .I1(w_address_s_5_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1801_s88.INIT=16'hAAAC;
  LUT4 n1800_s88 (
    .F(n1800_93),
    .I0(w_address_d_6_5),
    .I1(w_address_s_6_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1800_s88.INIT=16'hAAAC;
  LUT4 n1020_s6 (
    .F(n1020_10),
    .I0(n1020_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(n1015_14) 
);
defparam n1020_s6.INIT=16'h3FAA;
  LUT4 w_address_d_0_s7 (
    .F(n120_6),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_0_s7.INIT=16'hCAAA;
  LUT4 w_address_d_1_s6 (
    .F(n119_6),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_1_s6.INIT=16'hCAAA;
  LUT4 w_address_d_2_s6 (
    .F(n118_6),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_2_s6.INIT=16'hCAAA;
  LUT4 w_address_d_3_s6 (
    .F(n117_6),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_3_s6.INIT=16'hCAAA;
  LUT4 w_address_d_4_s6 (
    .F(n116_6),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_4_s6.INIT=16'hCAAA;
  LUT4 w_address_d_5_s6 (
    .F(n115_6),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_5_s6.INIT=16'hCAAA;
  LUT4 w_address_d_6_s6 (
    .F(n114_6),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_6_s6.INIT=16'hCAAA;
  LUT4 w_address_s_0_s6 (
    .F(n70_6),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_0_s6.INIT=16'hCAAA;
  LUT4 w_address_s_1_s6 (
    .F(n69_6),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_1_s6.INIT=16'hCAAA;
  LUT4 w_address_s_2_s6 (
    .F(n68_6),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_2_s6.INIT=16'hCAAA;
  LUT4 w_address_s_3_s6 (
    .F(n67_6),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_3_s6.INIT=16'hCAAA;
  LUT4 w_address_s_4_s6 (
    .F(n66_6),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_4_s6.INIT=16'hCAAA;
  LUT4 w_address_s_5_s6 (
    .F(n65_6),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_5_s6.INIT=16'hCAAA;
  LUT4 w_address_s_6_s8 (
    .F(n64_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_6_s8.INIT=16'hCAAA;
  LUT4 w_next_0_s4 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s4.INIT=16'h8FFF;
  LUT4 n1443_s4 (
    .F(n1443_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1443_s4.INIT=16'h0800;
  LUT4 n1442_s4 (
    .F(n1442_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1442_s4.INIT=16'h0800;
  LUT4 n1441_s4 (
    .F(n1441_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1441_s4.INIT=16'h0800;
  LUT4 n1440_s4 (
    .F(n1440_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1440_s4.INIT=16'h0800;
  LUT3 n1773_s97 (
    .F(n1773_106),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n1778_91) 
);
defparam n1773_s97.INIT=8'h70;
  LUT4 n1774_s97 (
    .F(n1774_107),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n1778_94),
    .I3(n1774_94) 
);
defparam n1774_s97.INIT=16'h0700;
  LUT4 n1021_s6 (
    .F(n1021_10),
    .I0(n1021_7),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n1015_14) 
);
defparam n1021_s6.INIT=16'h3FAA;
  LUT4 n1448_s4 (
    .F(n1448_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1448_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1449_s4 (
    .F(n1449_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1449_s4.INIT=16'h0C0A;
  LUT4 n1450_s4 (
    .F(n1450_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1450_s4.INIT=16'h0C0A;
  LUT4 n1451_s4 (
    .F(n1451_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1451_s4.INIT=16'h0C0A;
  LUT4 n1452_s4 (
    .F(n1452_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1452_s4.INIT=16'h0C0A;
  LUT4 n1453_s4 (
    .F(n1453_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1453_s4.INIT=16'h0C0A;
  LUT4 n1454_s4 (
    .F(n1454_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1454_s4.INIT=16'h0C0A;
  LUT4 n1455_s4 (
    .F(n1455_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1455_s4.INIT=16'h0C0A;
  LUT3 n1013_s8 (
    .F(n1013_12),
    .I0(n1013_8),
    .I1(n1013_13),
    .I2(n1013_9) 
);
defparam n1013_s8.INIT=8'hA3;
  LUT3 n1013_s9 (
    .F(n1013_13),
    .I0(GND),
    .I1(ff_nx[8]),
    .I2(n978_3) 
);
defparam n1013_s9.INIT=8'h96;
  LUT4 n1019_s4 (
    .F(n1019_8),
    .I0(n1019_4),
    .I1(n1019_5),
    .I2(ff_start),
    .I3(n633_10) 
);
defparam n1019_s4.INIT=16'h5553;
  LUT4 n1017_s4 (
    .F(n1017_8),
    .I0(n1017_4),
    .I1(n1017_5),
    .I2(ff_start),
    .I3(n633_10) 
);
defparam n1017_s4.INIT=16'h555C;
  LUT4 n1016_s4 (
    .F(n1016_8),
    .I0(n1016_4),
    .I1(n1016_5),
    .I2(ff_start),
    .I3(n633_10) 
);
defparam n1016_s4.INIT=16'h5553;
  LUT4 n1014_s7 (
    .F(n1014_12),
    .I0(n1014_4),
    .I1(n1014_5),
    .I2(ff_start),
    .I3(n633_10) 
);
defparam n1014_s7.INIT=16'h5553;
  LUT4 n1013_s10 (
    .F(n1013_15),
    .I0(n1013_4),
    .I1(n1013_12),
    .I2(ff_start),
    .I3(n633_10) 
);
defparam n1013_s10.INIT=16'hAAAC;
  LUT4 ff_border_detect_s8 (
    .F(ff_border_detect_14),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_border_detect_s8.INIT=16'h0200;
  LUT4 n307_s9 (
    .F(n307_15),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(ff_dix),
    .I3(\w_next_dx[8]_1_1 ) 
);
defparam n307_s9.INIT=16'hB00B;
  LUT4 w_address_d_0_s5 (
    .F(w_address_d_0_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_7) 
);
defparam w_address_d_0_s5.INIT=16'hE7FF;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2690_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1391_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1790_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1791_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1792_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1793_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1794_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1795_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1796_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1797_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1798_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1799_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1800_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1801_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1802_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1803_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1804_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1805_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1806_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1781_95),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1823_19),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1772_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1773_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1774_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1775_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1776_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1777_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1778_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1779_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1780_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_17),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1875_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1876_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1877_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1878_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1879_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1880_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1881_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1882_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1815_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1816_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1817_126),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1818_122),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1819_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1820_109),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1821_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1822_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2443_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n431_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n432_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n433_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n434_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n435_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n436_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n437_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n759_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n760_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1013_15),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1014_12),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1015_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1016_8),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1017_8),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1018_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1019_8),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1020_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1021_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1143_3),
    .CLK(clk85m),
    .CE(n1054_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1144_3),
    .CLK(clk85m),
    .CE(n1054_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1145_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1146_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1147_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1148_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1149_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1150_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1151_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1152_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1199_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1200_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1201_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1202_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1203_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1204_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1205_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1206_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1207_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1208_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1296_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1297_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1298_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1299_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1300_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1301_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1302_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1303_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_color_latched_s1 (
    .Q(ff_color_latched),
    .D(n1351_9),
    .CLK(clk85m),
    .CE(ff_color_latched_8),
    .CLEAR(n36_6) 
);
defparam ff_color_latched_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(n1420_9),
    .CLK(clk85m),
    .CE(ff_border_detect_10),
    .CLEAR(n36_6) 
);
defparam ff_border_detect_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1440_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1441_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1442_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1443_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n633_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n634_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n635_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n636_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n637_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n638_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n639_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n640_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n641_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1885_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1886_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1887_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1888_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1889_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1890_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1883_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1884_10),
    .CLK(clk85m),
    .CE(n1884_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1448_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1449_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1450_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1451_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1452_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1453_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1454_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1455_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1178_s (
    .SUM(n1178_1),
    .COUT(n1178_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1178_s.ALU_MODE=0;
  ALU n1177_s (
    .SUM(n1177_1),
    .COUT(n1177_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1178_2) 
);
defparam n1177_s.ALU_MODE=0;
  ALU n1176_s (
    .SUM(n1176_1),
    .COUT(n1176_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1177_2) 
);
defparam n1176_s.ALU_MODE=0;
  ALU n1175_s (
    .SUM(n1175_1),
    .COUT(n1175_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1176_2) 
);
defparam n1175_s.ALU_MODE=0;
  ALU n1174_s (
    .SUM(n1174_1),
    .COUT(n1174_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1175_2) 
);
defparam n1174_s.ALU_MODE=0;
  ALU n1173_s (
    .SUM(n1173_1),
    .COUT(n1173_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1174_2) 
);
defparam n1173_s.ALU_MODE=0;
  ALU n1172_s (
    .SUM(n1172_1),
    .COUT(n1172_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1173_2) 
);
defparam n1172_s.ALU_MODE=0;
  ALU n1171_s (
    .SUM(n1171_1),
    .COUT(n1171_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1172_2) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_1),
    .COUT(n1170_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1171_2) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_1),
    .COUT(n1169_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1170_2) 
);
defparam n1169_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1259_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n985_s (
    .SUM(n985_2),
    .COUT(n985_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n985_s.ALU_MODE=1;
  ALU n984_s (
    .SUM(n984_2),
    .COUT(n984_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n985_3) 
);
defparam n984_s.ALU_MODE=1;
  ALU n983_s (
    .SUM(n983_2),
    .COUT(n983_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n984_3) 
);
defparam n983_s.ALU_MODE=1;
  ALU n982_s (
    .SUM(n982_2),
    .COUT(n982_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n983_3) 
);
defparam n982_s.ALU_MODE=1;
  ALU n981_s (
    .SUM(n981_2),
    .COUT(n981_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n982_3) 
);
defparam n981_s.ALU_MODE=1;
  ALU n980_s (
    .SUM(n980_2),
    .COUT(n980_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n981_3) 
);
defparam n980_s.ALU_MODE=1;
  ALU n979_s (
    .SUM(n979_2),
    .COUT(n979_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n980_3) 
);
defparam n979_s.ALU_MODE=1;
  ALU n978_s (
    .SUM(n978_2),
    .COUT(n978_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n979_3) 
);
defparam n978_s.ALU_MODE=1;
  ALU n1605_s0 (
    .SUM(n1605_1_SUM),
    .COUT(n1605_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1605_s0.ALU_MODE=3;
  ALU n1606_s0 (
    .SUM(n1606_1_SUM),
    .COUT(n1606_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1605_3) 
);
defparam n1606_s0.ALU_MODE=3;
  ALU n1607_s0 (
    .SUM(n1607_1_SUM),
    .COUT(n1607_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1606_3) 
);
defparam n1607_s0.ALU_MODE=3;
  ALU n1608_s0 (
    .SUM(n1608_1_SUM),
    .COUT(n1608_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1607_3) 
);
defparam n1608_s0.ALU_MODE=3;
  ALU n1609_s0 (
    .SUM(n1609_1_SUM),
    .COUT(n1609_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1608_3) 
);
defparam n1609_s0.ALU_MODE=3;
  ALU n1610_s0 (
    .SUM(n1610_1_SUM),
    .COUT(n1610_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1609_3) 
);
defparam n1610_s0.ALU_MODE=3;
  ALU n1611_s0 (
    .SUM(n1611_1_SUM),
    .COUT(n1611_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1610_3) 
);
defparam n1611_s0.ALU_MODE=3;
  ALU n1612_s0 (
    .SUM(n1612_1_SUM),
    .COUT(n1612_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1611_3) 
);
defparam n1612_s0.ALU_MODE=3;
  MUX2_LUT5 n1430_s5 (
    .O(n1430_9),
    .I0(n1430_6),
    .I1(n1430_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1431_s5 (
    .O(n1431_9),
    .I0(n1431_6),
    .I1(n1431_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1790_s90 (
    .O(n1790_94),
    .I0(w_address_s_16_3),
    .I1(w_address_d_16_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1791_s87 (
    .O(n1791_91),
    .I0(w_address_s_15_3),
    .I1(w_address_d_15_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1792_s87 (
    .O(n1792_91),
    .I0(w_address_s_14_3),
    .I1(w_address_d_14_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1793_s87 (
    .O(n1793_91),
    .I0(w_address_s_13_3),
    .I1(w_address_d_13_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1794_s87 (
    .O(n1794_91),
    .I0(w_address_s_12_3),
    .I1(w_address_d_12_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1795_s87 (
    .O(n1795_91),
    .I0(w_address_s_11_3),
    .I1(w_address_d_11_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1796_s87 (
    .O(n1796_91),
    .I0(w_address_s_10_3),
    .I1(w_address_d_10_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1797_s87 (
    .O(n1797_91),
    .I0(w_address_s_9_3),
    .I1(w_address_d_9_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1798_s87 (
    .O(n1798_91),
    .I0(w_address_s_8_3),
    .I1(w_address_d_8_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 w_address_s_6_s3 (
    .O(w_address_s_6_5),
    .I0(w_address_s_6_7),
    .I1(n64_7),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_5_s3 (
    .O(w_address_s_5_5),
    .I0(w_address_s_5_7),
    .I1(n65_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_4_s3 (
    .O(w_address_s_4_5),
    .I0(w_address_s_4_7),
    .I1(n66_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_3_s3 (
    .O(w_address_s_3_5),
    .I0(w_address_s_3_7),
    .I1(n67_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_2_s3 (
    .O(w_address_s_2_5),
    .I0(w_address_s_2_7),
    .I1(n68_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_1_s3 (
    .O(w_address_s_1_5),
    .I0(w_address_s_1_7),
    .I1(n69_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_0_s3 (
    .O(w_address_s_0_5),
    .I0(w_address_s_0_7),
    .I1(n70_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_6_s3 (
    .O(w_address_d_6_5),
    .I0(w_address_d_6_7),
    .I1(n114_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_5_s3 (
    .O(w_address_d_5_5),
    .I0(w_address_d_5_7),
    .I1(n115_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_4_s3 (
    .O(w_address_d_4_5),
    .I0(w_address_d_4_7),
    .I1(n116_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_3_s3 (
    .O(w_address_d_3_5),
    .I0(w_address_d_3_7),
    .I1(n117_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_2_s3 (
    .O(w_address_d_2_5),
    .I0(w_address_d_2_7),
    .I1(n118_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_1_s3 (
    .O(w_address_d_1_5),
    .I0(w_address_d_1_7),
    .I1(n119_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_0_s3 (
    .O(w_address_d_0_5),
    .I0(w_address_d_0_7),
    .I1(n120_6),
    .S0(w_address_d_0_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_10(ff_vram_valid_10),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .n5284_7(n5284_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  w_command_vram_valid,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  w_ic_vram_valid,
  ff_vram_valid,
  n772_35,
  n317_8,
  reg_sprite_disable,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  w_screen_mode_vram_address,
  reg_screen_mode,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n355_7,
  ff_vram_valid_10,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input w_command_vram_valid;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input w_ic_vram_valid;
input ff_vram_valid;
input n772_35;
input n317_8;
input reg_sprite_disable;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [16:0] w_screen_mode_vram_address;
input [2:2] reg_screen_mode;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n355_7;
output ff_vram_valid_10;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire ff_vram_valid_7;
wire n354_9;
wire n354_10;
wire n354_11;
wire n354_12;
wire n354_13;
wire n354_14;
wire n355_10;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire ff_vram_wdata_mask_3_8;
wire ff_vram_write_9;
wire n370_9;
wire n369_10;
wire n368_10;
wire n367_10;
wire n366_10;
wire n365_10;
wire n364_10;
wire n363_10;
wire n362_10;
wire n361_10;
wire n360_10;
wire n359_10;
wire n358_10;
wire n357_10;
wire n356_10;
wire n355_12;
wire n355_14;
wire n354_16;
wire n371_10;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n355_7) 
);
defparam n355_s2.INIT=8'hCA;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n191_4),
    .I2(n355_7) 
);
defparam n356_s2.INIT=8'hCA;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n192_4),
    .I2(n355_7) 
);
defparam n357_s2.INIT=8'hCA;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n193_4),
    .I2(n355_7) 
);
defparam n358_s2.INIT=8'hCA;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n194_4),
    .I2(n355_7) 
);
defparam n359_s2.INIT=8'hCA;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n195_4),
    .I2(n355_7) 
);
defparam n360_s2.INIT=8'hCA;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n196_4),
    .I2(n355_7) 
);
defparam n361_s2.INIT=8'hCA;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n197_4),
    .I2(n355_7) 
);
defparam n362_s2.INIT=8'hCA;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n198_4),
    .I2(n355_7) 
);
defparam n363_s2.INIT=8'hCA;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n199_4),
    .I2(n355_7) 
);
defparam n364_s2.INIT=8'hCA;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n200_4),
    .I2(n355_7) 
);
defparam n365_s2.INIT=8'hCA;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n201_4),
    .I2(n355_7) 
);
defparam n366_s2.INIT=8'hCA;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n355_7) 
);
defparam n367_s2.INIT=8'hCA;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n203_4),
    .I2(n355_7) 
);
defparam n368_s2.INIT=8'hCA;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n355_7) 
);
defparam n369_s2.INIT=8'h35;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n355_7) 
);
defparam n370_s2.INIT=16'h88F0;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(n127_3),
    .I1(w_command_vram_valid),
    .I2(n355_7),
    .I3(ff_vram_wdata_mask_3_8) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'hE000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT2 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_7) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=4'h7;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n354_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_8),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n355_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT3 n354_s3 (
    .F(n354_6),
    .I0(n354_9),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s3.INIT=8'h3A;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n354_10),
    .I1(n354_11),
    .I2(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=8'hCA;
  LUT2 n354_s5 (
    .F(n354_8),
    .I0(w_ic_vram_valid),
    .I1(n354_12) 
);
defparam n354_s5.INIT=4'h1;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_14),
    .I1(n355_12),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT3 n355_s4 (
    .F(n355_7),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_12) 
);
defparam n355_s4.INIT=8'h01;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_10),
    .I1(n355_14),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_10),
    .I1(n356_10),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_10),
    .I1(n357_10),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_10),
    .I1(n358_10),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_10),
    .I1(n359_10),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_10),
    .I1(n360_10),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_10),
    .I1(n361_10),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_10),
    .I1(n362_10),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_10),
    .I1(n363_10),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_10),
    .I1(n364_10),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_10),
    .I1(n365_10),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_10),
    .I1(n366_10),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_10),
    .I1(n367_10),
    .I2(w_vram_interleave) 
);
defparam n368_s3.INIT=8'hCA;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_10),
    .I1(n368_10),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h35;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]),
    .I3(n185_5) 
);
defparam n369_s4.INIT=16'h00BF;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_9),
    .I1(n369_10),
    .I2(w_vram_interleave) 
);
defparam n370_s3.INIT=8'hCA;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(n127_3),
    .I1(w_command_vram_valid),
    .I2(ff_vram_valid_10),
    .I3(n355_7) 
);
defparam ff_vram_valid_s4.INIT=16'h1F00;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s6.INIT=8'h07;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(w_vram_interleave),
    .I1(w_command_vram_address[16]),
    .I2(n354_13),
    .I3(n127_3) 
);
defparam n354_s7.INIT=16'h0FBB;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n354_s8.INIT=8'h53;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(n772_35),
    .I1(reg_screen_mode[2]),
    .I2(n317_8),
    .I3(n354_14) 
);
defparam n354_s9.INIT=16'h0D00;
  LUT3 n354_s10 (
    .F(n354_13),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s10.INIT=8'hCA;
  LUT2 n354_s11 (
    .F(n354_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s11.INIT=4'h4;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(n602_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s6.INIT=8'h02;
  LUT4 ff_vram_wdata_mask_3_s4 (
    .F(ff_vram_wdata_mask_3_8),
    .I0(ff_reset_n2_1),
    .I1(w_sdram_valid),
    .I2(ff_sdr_ready),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_wdata_mask_3_s4.INIT=16'h2000;
  LUT3 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_7),
    .I1(w_sdram_valid),
    .I2(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=8'h10;
  LUT4 n370_s5 (
    .F(n370_9),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n370_s5.INIT=16'hCCCA;
  LUT4 n369_s6 (
    .F(n369_10),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n369_s6.INIT=16'hAAAC;
  LUT4 n368_s6 (
    .F(n368_10),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n368_s6.INIT=16'h555C;
  LUT4 n367_s6 (
    .F(n367_10),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n367_s6.INIT=16'h555C;
  LUT4 n366_s6 (
    .F(n366_10),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n366_s6.INIT=16'h555C;
  LUT4 n365_s6 (
    .F(n365_10),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n365_s6.INIT=16'h555C;
  LUT4 n364_s6 (
    .F(n364_10),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n364_s6.INIT=16'h555C;
  LUT4 n363_s6 (
    .F(n363_10),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n363_s6.INIT=16'h555C;
  LUT4 n362_s6 (
    .F(n362_10),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n362_s6.INIT=16'h555C;
  LUT4 n361_s6 (
    .F(n361_10),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n361_s6.INIT=16'h555C;
  LUT4 n360_s6 (
    .F(n360_10),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n360_s6.INIT=16'h555C;
  LUT4 n359_s6 (
    .F(n359_10),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n359_s6.INIT=16'h555C;
  LUT4 n358_s6 (
    .F(n358_10),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n358_s6.INIT=16'h555C;
  LUT4 n357_s6 (
    .F(n357_10),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n357_s6.INIT=16'h555C;
  LUT4 n356_s6 (
    .F(n356_10),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n356_s6.INIT=16'h555C;
  LUT4 n355_s8 (
    .F(n355_12),
    .I0(n354_9),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n355_s8.INIT=16'h555C;
  LUT4 n355_s9 (
    .F(n355_14),
    .I0(n355_10),
    .I1(w_screen_mode_vram_address[15]),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n355_s9.INIT=16'h555C;
  LUT4 n354_s12 (
    .F(n354_16),
    .I0(n354_6),
    .I1(n354_7),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n354_s12.INIT=16'h5553;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_vram_valid_7),
    .I2(ff_sdr_ready) 
);
defparam n371_s4.INIT=8'h10;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_16),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_4,
  w_palette_valid,
  n438_7,
  w_vram_interleave,
  n256_12,
  n772_35,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  reg_backdrop_color,
  w_sprite_display_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_4;
input w_palette_valid;
input n438_7;
input w_vram_interleave;
input n256_12;
input n772_35;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n366_3;
wire w_palette_valid_30;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_8;
wire n194_6;
wire n199_6;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n199_8;
wire n288_6;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n195_11;
wire n195_13;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n199_12;
wire n216_9;
wire ff_display_color_7_11;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_6;
wire n22_8;
wire n288_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_30),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6) 
);
defparam n197_s1.INIT=8'hF4;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6) 
);
defparam n196_s1.INIT=8'hF4;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_13),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_13),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color[2]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12) 
);
defparam n199_s2.INIT=8'hB0;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n199_6),
    .I2(n197_8),
    .I3(n199_12) 
);
defparam n197_s2.INIT=16'hF100;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n199_12) 
);
defparam n196_s2.INIT=16'hC500;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT3 n195_s4 (
    .F(n195_8),
    .I0(n195_11),
    .I1(n199_6),
    .I2(n199_12) 
);
defparam n195_s4.INIT=8'hE0;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_8),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_11),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_11) 
);
defparam n196_s4.INIT=8'hAC;
  LUT4 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=16'h0001;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_8),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s2.INIT=16'h1000;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n195_s6 (
    .F(n195_11),
    .I0(n438_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n195_s6.INIT=8'h10;
  LUT3 n195_s7 (
    .F(n195_13),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(n199_12) 
);
defparam n195_s7.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n199_s7 (
    .F(n199_12),
    .I0(n199_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n256_12) 
);
defparam n199_s7.INIT=16'hBF00;
  LUT4 n216_s3 (
    .F(n216_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n288_8),
    .I3(ff_display_color_7_9) 
);
defparam n216_s3.INIT=16'h0700;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(n288_8),
    .I1(ff_display_color_7_9),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam ff_display_color_7_s5.INIT=16'hF444;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n367_s2.INIT=16'hCAAA;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n240_4) 
);
defparam n240_s2.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n288_s3 (
    .F(n288_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(reg_screen_mode[2]),
    .I2(n772_35),
    .I3(w_4colors_mode_5) 
);
defparam n288_s3.INIT=16'h008A;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_6),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_30),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13031_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13031_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13031_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13031_DIAREG_G[22]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13031_DIAREG_G[21]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13031_DIAREG_G[20]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13031_DIAREG_G[19]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13031_DIAREG_G[18]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13031_DIAREG_G[17]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13031_DIAREG_G[16]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13031_DIAREG_G[15]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13031_DIAREG_G[14]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13031_DIAREG_G[13]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13031_DIAREG_G[12]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13031_DIAREG_G[11]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13031_DIAREG_G[10]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13031_DIAREG_G[9]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13031_DIAREG_G[8]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13031_DIAREG_G[7]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13031_DIAREG_G[6]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13031_DIAREG_G[5]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13031_DIAREG_G[4]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13031_DIAREG_G[3]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13031_DIAREG_G[2]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13031_DIAREG_G[1]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13031_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13031_DIAREG_G[23]),
    .I2(ff_imem_13031_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n87),
    .I1(ff_address_even[0]),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_REDUCAREG_G_s (
    .Q(ff_imem_13031_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_0_s (
    .Q(ff_imem_13031_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_1_s (
    .Q(ff_imem_13031_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_2_s (
    .Q(ff_imem_13031_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_3_s (
    .Q(ff_imem_13031_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_4_s (
    .Q(ff_imem_13031_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_5_s (
    .Q(ff_imem_13031_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_6_s (
    .Q(ff_imem_13031_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_7_s (
    .Q(ff_imem_13031_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_8_s (
    .Q(ff_imem_13031_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_9_s (
    .Q(ff_imem_13031_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_10_s (
    .Q(ff_imem_13031_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_11_s (
    .Q(ff_imem_13031_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_12_s (
    .Q(ff_imem_13031_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_13_s (
    .Q(ff_imem_13031_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_14_s (
    .Q(ff_imem_13031_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_15_s (
    .Q(ff_imem_13031_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_16_s (
    .Q(ff_imem_13031_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_17_s (
    .Q(ff_imem_13031_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_18_s (
    .Q(ff_imem_13031_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_19_s (
    .Q(ff_imem_13031_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_20_s (
    .Q(ff_imem_13031_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_21_s (
    .Q(ff_imem_13031_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_22_s (
    .Q(ff_imem_13031_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13031_DIAREG_G_23_s (
    .Q(ff_imem_13031_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13031_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13031_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13132_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13031_DIAREG_G[22]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13031_DIAREG_G[21]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13031_DIAREG_G[20]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13031_DIAREG_G[19]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13031_DIAREG_G[18]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13031_DIAREG_G[17]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13031_DIAREG_G[16]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13031_DIAREG_G[15]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13031_DIAREG_G[14]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13031_DIAREG_G[13]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13031_DIAREG_G[12]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13031_DIAREG_G[11]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13031_DIAREG_G[10]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13031_DIAREG_G[9]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13031_DIAREG_G[8]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13031_DIAREG_G[7]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13031_DIAREG_G[6]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13031_DIAREG_G[5]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13031_DIAREG_G[4]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13031_DIAREG_G[3]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13031_DIAREG_G[2]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13031_DIAREG_G[1]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13031_DIAREG_G[0]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13031_DIAREG_G[23]),
    .I2(ff_imem_13132_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(n91),
    .I1(ff_address_odd[7]),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13132_REDUCAREG_G_s (
    .Q(ff_imem_13132_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13031_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13031_DIAREG_G(ff_imem_13031_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13031_DIAREG_G(ff_imem_13031_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n138_6,
  n162_8,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_9,
  ff_v_en_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n138_6;
input n162_8;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_9;
output ff_v_en_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n217_7;
wire n215_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_31;
wire n160_8;
wire n157_8;
wire n22_8;
wire n75_11;
wire ff_h_en_12;
wire ff_v_en_9;
wire n216_9;
wire ff_vs_9;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[9]),
    .I2(w_h_count_end_13),
    .I3(n75_10) 
);
defparam n75_s6.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_7),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_31),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_31),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n138_6),
    .I3(n75_11) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s4.INIT=16'h0001;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[5]),
    .I2(n162_8),
    .I3(n103_9) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT3 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(ff_v_en_8),
    .I2(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=8'h40;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(ff_vs_9),
    .I3(n103_8) 
);
defparam ff_vs_s3.INIT=16'h00BF;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_31),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s8.INIT=8'h01;
  LUT2 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n103_s6.INIT=4'h4;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT3 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=8'h10;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[4]),
    .I3(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 ff_vs_s5 (
    .F(ff_vs_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_v_count[5]) 
);
defparam ff_vs_s5.INIT=16'h0008;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_31),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8_31) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  ff_busy,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output ff_busy;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n961_39;
wire n962_37;
wire ff_vram_address_16_7;
wire n959_44;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire n138_6;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n256_12;
wire n772_35;
wire n776_26;
wire ff_vram_valid;
wire n317_8;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire ff_color_latched;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_0_4;
wire w_address_s_16_6;
wire w_address_s_16_7;
wire w_address_s_6_10;
wire w_address_s_16_9;
wire ff_border_detect_14;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n355_7;
wire ff_vram_valid_10;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n6_8;
wire n103_9;
wire ff_v_en_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n127_3(n127_3),
    .ff_border_detect_14(ff_border_detect_14),
    .n1177_9(n1177_9),
    .w_status_border_detect(w_status_border_detect),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .ff_v_active_8(ff_v_active_8),
    .ff_color_latched(ff_color_latched),
    .w_sprite_collision(w_sprite_collision),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n961_39(n961_39),
    .n962_37(n962_37),
    .ff_vram_address_16_7(ff_vram_address_16_7),
    .n959_44(n959_44),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_9(n103_9),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .reg_interlace_mode(reg_interlace_mode),
    .w_4colors_mode(w_4colors_mode),
    .w_next_0_4(w_next_0_4),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_address_s_16_9(w_address_s_16_9),
    .reg_left_mask(reg_left_mask),
    .w_address_s_16_6(w_address_s_16_6),
    .w_address_s_16_7(w_address_s_16_7),
    .ff_vram_address_16_7(ff_vram_address_16_7),
    .w_address_s_6_10(w_address_s_6_10),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_4(n240_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n961_39(n961_39),
    .ff_border_detect_14(ff_border_detect_14),
    .reg_color0_opaque(reg_color0_opaque),
    .n962_37(n962_37),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n256_12(n256_12),
    .n772_35(n772_35),
    .n776_26(n776_26),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n959_44(n959_44),
    .n776_26(n776_26),
    .ff_port1(ff_port1),
    .ff_bus_write(ff_bus_write),
    .ff_busy(ff_busy),
    .ff_bus_valid(ff_bus_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_color_latched(ff_color_latched),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_0_4(w_next_0_4),
    .w_address_s_16_6(w_address_s_16_6),
    .w_address_s_16_7(w_address_s_16_7),
    .w_address_s_6_10(w_address_s_6_10),
    .w_address_s_16_9(w_address_s_16_9),
    .ff_border_detect_14(ff_border_detect_14),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .n772_35(n772_35),
    .n317_8(n317_8),
    .reg_sprite_disable(reg_sprite_disable),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[2]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n355_7(n355_7),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_4(w_next_0_4),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .w_vram_interleave(w_vram_interleave),
    .n256_12(n256_12),
    .n772_35(n772_35),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n138_6(n138_6),
    .n162_8(n162_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_9(n103_9),
    .ff_v_en_8(ff_v_en_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
Bvh9elLrCCo/jOM1Lk0QEr7LxWHqEACoJOhsemg0L26OzBovAIJWCUh4cngTSnTN3yQhBBpoDFzl
BuplRqNSnjN3DWMXNRCsLFC/kRUKyX7EqyQ2/RBy/CFVE+vglaiOwUVXjNUkPEkf0l6Z8dWnwDZu
kbwFwCksVKl3wUDSDRigPil71DoOoPPWR+D37Ea60zX7NZgzbqXTQbBa4g/e8kmzWBbj5mlNu2NP
1zyBenk12K3Hy7L1oIDjiywBKdR2yG5TQLZKEa5IzpnCPGvEobracVXtNI8Bc/nfcfOusjZBNxHJ
jw+GMo3AyGfqEOVUNFop250dSknzDbKu6/oTrA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
ivyT+2uWVz0+jlTUEJYGndElnp5N1yvWbgapbhARixRuXpDrkJbf2hmSKhiTIkIZq0VjV3jiUWd8
hoFuuto86e83UFUvc/GBNHDbcKr82qpQgjDJIIEMLozkglkfZblQvWR7gaQFQglRHzC9ZoybLf3c
HZkRHDLTJbbO0ZGemHcGsZVXPB0WyWwo6vHVK9W1azs35Gh+AygcgUZVmK8lETccDGME5Ew5+vmu
7NZdIC9XaUaevRN8cps8teH9SVlkLzmackqugY5+NBAoIhJJ9yy46SdGNJMaP8WyW87sbgGpNc9S
eHx0R1kGpArXHq2tgK/aRe/GGBZiKz6rXpOP0YpFaZfmjiboLklPIubGaAnUTsl2n4QufZcom7Yd
klIgIMhAMlewGrcIr7bG2fq5Q9htigdI4nQbMQfDZ3mr+uPyLWi/Dcde+nVc5gzuBTRYCvTO/TyQ
2cc7qnZesLPEauaTXsVTU/TKEX+N95S1Q7vaesZm7vBjj1CMmf7wPISo86Azx+byrxrnOyL+unCg
brtkekoSiNhYAkUK/dJR4YFGjAJBk4/xPSb98WdCMqMH2n6KeUJMF7crPdAj1ATJQGrZgclZG++X
5e1gmn6gs4awx2VrEeeHyUNnquek5f+wmvQgN1sE5sNR5Pgv1AL9gVoTQgXwfTmaBXaWPijN9lwq
Y4ONYiEPPtgDxUK2AGY8sXVm+FN9h1KcmYr5HFxYccZSmxVRWtVnwji4Elsjah4ErhniKK/9pAEv
mWVZmWwn0r2ZbkyRZoZNnzRA1cWmxI10wj756Ws6GaN75QOu2mH5lut73AkJxKEcaEnRdRbU5awC
EZrltEtJJyG+js6UGJ+k5DMWkZnjM2qsGfRoxZWAhvkLHEXzRie7EpLX+URKWOaD67qZV1s6G1e7
rZGZXWr75ld1CXcam+tJ/7dP5GuvzLge+VmsGsMPSAjvZpGcdV2OGDq7lI3tjtoSpRzOJHwBlswe
ujvPJYiCvVnmRl1M4dJB8rfy3kvrZMhMXkpEUko+3DK0XIKzYztA6wtpWW0RkCdmvhfvwhB2xPHj
Hwbv20XR+cEYfjOLo0873gYfIu0MEP/Nv7btpputH1ZWU949isvCvfQPsP938H1okgzab9i2zTN4
iae9KrTweqjs99p33BLuC5S0t17e549P9yrHtr137PAr5aUVrJmztScJAsDzikFicT8VHEtFiHnH
bG19H4UHK4ykb/JHONgf/bhgaQ3+rM8TtkW27bAfrhJmDY29dCXfSYW6E931krTxYHsNX1CEbXHP
BV8qJhod1TvKrhGr6jo35exyBQY9wZj+o2StFnVZU9FVNAuyrxDtNcsoZXOJKvnjSuDXGe3zIJDx
I9lV03nFSLN7KgJMO7W6cOF0FHiekpCdzsdAm2csFXIJcRuExAeHgGKzx+eULuihVF76vDjTpeoS
365eP+Q29wuPMq6QRWiD88wIBjImmotBZMfMCdiTZkvF7Mux9ujhf7mkReVuwfexK+8jxaRxbeG/
gs+j3TUBv1yOlfaWVw7yvpvRmQ8ykf4utXJ1YNBI0fmI0UZZi43kojKIMCIH2OzRYRWQtOP8O+uo
ywDXaP7+VXyeS9GQZGeNF8Liuc9kEgVOLEl0UbB4uTXDvvf7SqkehRnID7s6j+zqA1+ld6WaWG+3
AU6k5XemMmpaxJfNrtSB3Gvtf89f0OSgp7Vb7EMdN1efMWXjxrA2PeuZnJzi5u0rkaTLFXS8P85Q
CBJDiU7U4SaqXx1o8p0lKIAy0My7Q8EknAfI7InFhOQfFs525A4M6OitUq5f+o7yAJkfFzQBKkq/
SvHvtZtY/3ZbKPSweQPjGqz0canLD1jaAQf82nFvFNfEEdlXZsgtky/rKHmGhIaMIK3kDYDNRAa3
3iu9oacSByYb1kJiHBlkR3ljfiXR6nLwjXtw+JEDOKb6tAn0Dk+Am759bUtbk9C0Ui0hIyIGrp7z
m30jC9ox3iU+4DC2uqfnP7WXWpIQbwqISrDSxnH7yvB72q3n62wIcrlPz+7r+nIoRf1Qu914baZY
caxxcJQVvbvMt5QiyVSaMNuF6bg4p6+pZ9/Hzp9NOuzrHfg0aw/2fX3bEejSOv6d7Dz3gZVvKS/+
vkwdUXmvFM02zLr+NXyZF7tbz5Aypa5xcdZVeJMiqVvtNfx9xKZsopkG9IoMCyytOb3OAdRaQvIJ
HOysu0Wk0srRZgdS4rE2XAJYc6PJZpVDpxRQ80hRhylmW2YdnMDABZ9d5dmUdvMVMTV8PNJwrkZ6
QmLDULpc6kmerT0nyhOWI9LCrXVL5Ew8AFIWTRa4e/pI9wa8YYTr77lnZfAN6fSiO84+1KbwPZTP
Tp8y6Xh0iDeMVHmiDr9TNIwDPR9k1J/TVVhKrucDnOPTir6PrHpCcNMBUN8GSutY9iGLPr85SVKG
BWqwvXTr/MJn/+nTgHVH7kUitJoW9aHneFu79TcjtKk+47ks3vCmzT/omI5LqKABiREQT4i/A091
duxYYe9zdbey7USbFdY41auKRLW8LXKfcL7yXcdG83XGkYf1uoPrVTgXIQa6vPEbQKSRfkYHv7pp
9Rt3lKSe9XuH/ivvreGPZT6Dj0TBQ4Z8THR/Gb8wGmucmAaL5jigYKiqt2pA+Gu1tolIQuJJ4Sxl
Dsm1yPMWEsq/wIcVYeCvNlO3LNPQxiVZ6RjEWiNO7fmFKv818cte/XbHUnxTxxe8q5IAwhH0c9ks
Bj8uuuqamxqE0fVdU0BCrt+wphaWNUwdid6znVjefJq/SSIM0x++7LvCfkV9uXrscAmDEM9gmzLO
WyrIEsMlargJYwg6utYK6Wpwe/v7568QgDd6+vxZ6dwprLIu/0UIUsaA0SoV2EQcoRUnIr0hWz2R
YPQ1329Se8DiyMaEv6jh2ph5TPpY4auZXvBVTyhIcMC9DGGtbnMb0DErROAYa81ua4ypbNh+3xk+
1kcedfn6D78leQtlDH4v63M+mR4YeKKyy68uhjE8WXqBcWjjnFlrv+2TWOWjuWSEOdj4wQSsXA22
zyBFxKUHzZoDf46BUT0YD5Wnuf3/DI4bBhnsttE6AQGULsZAeBn68lSmZOSvJkQAag62gLQXsPZP
0Y6NbRiYdj7WbvcHrFsveRxc5G4gXdI/m1X6srQwNCYiB7rwDoIULAg825138pY9vePuOx3T78Ip
MXCA0j8Q8ticDaOb8Ejoc0X3kWmVlDfSfHEcmeX0eP5wqwgRsta/D/fmpchT5OtIkfddH5ZCQAQj
RE/AwzrlOlbyIFoOzPq7Cfs1jsBPt8vfUpDpItHCuawZUPq3X1Fh91KlZkpm0dWolIOWulc/jKN2
oFy2wjvkt8krc6cAe3YCDLjqtiT/RC93TtvOuO9424JvnsLww5EoEGoK0Gk1wr7hp1zgmpOmR7FK
JX/ZIwrp2NNkk2sTu5uNh6AecvBujsaTYr0bb64XRjtJ22oJ+qZhHhMoOTZEQHx9/hRUXkEvip8/
4s6/QcY3nilqTgq0yuonLbpju69qbGTqILQopy9QPv2uK3/5OVPN8fpCMVBxFQ16d/+2tdKA5IJO
XDmZdYH1Yrirj6fF+PySAf63+sW4EYvlVceL3vrVnotxYYlZ0LAAyJmc824qd/UqlQTNEbnmRqYe
9GetJSzbULScdUbfdt8DojinZeY7YcMtrF65ag9cO2u8a4jcvw4hQ1vKVa5U31Yb1uBLML5/ffTv
dt0zTfomf4g4uWhjnji8E5eOOy5ypomCUvRXeN91m/cCpGIN6bTiPL4cO1S1873I4DAbkqMkBJ4L
NfpCKF+P4whT2KfT/20J+4/P6Da8o/Hv+xB6RbLPDHRHtZHWM/UojhGWP+mo1LDdDUHaT9A8JzjK
ySPSEtpw5x9ppRXC/tbT4L8bDj78ZxcgOom/949LiVESjs4OT4Ag//mFxgj+0DnxqxozL1Eru/OS
cd+nVi1pU1n7uDhkP+CSXLbA0NJkTx0/qYcPdBDZaMY1gJa/+fRsfy6OhJynreMyqpTLOXhMiAf+
dLHUJd7iqQG3pNZXgmjzNiN+U/gcEGJ3OXRe303ojd0dXGdeElE/KP0y9U1Lm90zcwuFgMCK4P4C
Qo41KR3Fd7+5+PYaKxtaKfI2bN7zFIBRQQS//5+7teAyP76ain+aJ+MWb6Xy9oqItSLIYhiCpY10
2cOcbzhfWHQ4zl4mCGPEaJKBJ+M/F59osOk75VS4O1cHXkvBQTC+2D58Ha5vuiwG07tkCLgoMONW
rWKn77b0nK0cDlKpWuGo5owzN+FCzVTTfkaZi/3IvvwXfUl5q+fnuHnaN/wTStOha12MbHxzJUB9
V9zNvUMwHOx5dN+LjDEnoWlF8fPrupcWXWVXPehFwVpd0YD+d2Tu/cXde93WIPXfR20Z1voVVqok
7hTGhQn+Pvad2tZWwEZJHnOb3mksrYzyScDIj9tEVTwrzYed5dJRN5TE1JGAzsUXfauPEQVXjEd3
5OoU8cM/mIl6mJvE3V5hn4vomlgtXKXAMJshqLscj/G9CiS5dr2ZW4OjY55vEFuLHvNzMB33k2TB
TbsKyP9pk3jPRYlQtV9gd9mulRnOWEuiPUDz8Fc7QKANFu4PMSDpJFnpm0UUBmgSlap0Q+Pru9Jv
rp8N9zEgTDzPK1K4tDlW7kzBs14AUt+44zg01+KXBgPKuLJLEcfdWy5IsG/Rk1fSWKTHWH1oHhA7
iliD0SeKn+MECUx1CvzRchyjq/mw4zkRniTCpZHCOfvMNMhSpwGqcM5L0L3CCHCKXYk/X0rwJyTi
Uv7Dc83OcJpBsiOBHfbug5UObsz3AsCcx3+1glA+/scyHpxFQKbX6CszYtwzAYrEqrflrOUZ8Byo
S8C6RrgjPa1V2uygiUfDnpNX5D14Nt13UxfyQb1FE02pC0ui7FUzJYzM8pfT5htN4u+pCFtF6hzE
DJ0AXrXbkdz/Oo5K+q516XaQ1tNT4y2McHr1OoYwckIGdNiFYqME+1hacI6ADt/Ebf7ow71rU9FW
AoajwLP2evflW0DAVxkzzGGL/kROCunUhVSihb5y+XVV2at/uhKxoE25F6DTR8u75uvNiXLpxBmj
uFOYs53TWNfch+3pynyS6hwpyKupGGjLPc+csAsE6wjQLVm7Q7W3CuVar8kFHLxETnePCHVCL/tB
JHZwpi0jQWeeMB+GomK1Yyw5mcCGPokGFZ6C/UCseSE8xO7eVOKxgzpKsgH0Hc97sEp+1QhgxN0L
ZJwDxni2vd+Yq75UO+XDQ3NJs1Fj+rgM8k+PFnohrCFquwTszQzcR2UKJx0ear9FTdBz/Q0sIoWY
cBasfPWADLiv/mQVcoqp3c0lo/VnFfyuMGuqZ4yRWmM6waWIJEL3rBTzFiVk9kUOTdsih2qbXmIe
eZ4GiTI//87mOqJp3RyBFsAK/mNNjnlw73X5KBFnZkxKKgAm/F4b8jZU7SKKHandrRaCv3IJjwP0
Yt5BxUMF4g2SxoGfxPuQeof8tVJQSIo33ST+vIMDX0W4bDZ4HS4DcshazZoMtZ/3/jj3fusVl7P9
mSm1048bkvnwFnFIYzYOfKNHN+R1whIsoOvEPjFuK0JdDJmG29HmHviYm6iJTK81TH+d6quEnrOg
x5miLuSGzcYgAljqN85WLXT5FpZS9e1SCDrKvKMmtrptbMEtqNWMpvqOzSi8LT6UW+U3f0EuCCF1
WaBCSB9oDi7Gbl6UdiNWPgAh7FPbsYoMGt9B43inhSHaHZNdHyYiabgFQGo13v+ET5lDO1HfzRMp
uVndAz5vEphYh4k5Vy/8/+gLqNF+gHo7cu4NhF6rR1v055p/mcU+EsV61ylOVtzj60n0n82ffLPC
Q8frwH7sQ75DIDLDYuGZ8kcn2sjPOi5y3t0dOnyD30+fIDVyXzkjZiJnwHDUF8nIgUbmxJdUI3yT
cdnz90JXF9BCMB43152d/xulFmVsVelhXjtOlDmyThDtgpzfFaRrrevSeN77rQnuSlLMXZSdRHtj
87i8FmNFmWLqP2IKSTtNrBydG/iQulQRCl/gZThTJ25aIGU6AzH7l6z8VBlDWTvFVEALIkZAdvDM
s8ybjPsq9mPgmErd25yYQupGSZkqZVxXlwfxMhxewJDFDhLtZO6xPmPheSz7WgYC8ysney5scZnc
n2ruqZY8ZDHT9iLdbMIjPR9lmghQ2TIHxYEVUp5qWyan4WA+huPZ74Fcsz+s0z/kax4ZIT1Z8Xx8
HW7o4LeObp9l28WHiykpuOg834SZ90LuRFDjcWWBD5+TJcaZsRu/x6qKBZI0/DysPlUJJlLlwkX8
ZGhyFyEthTnT9eJLQv0GHv3ypmyNA1A+S45uTahnBgxjEpQbC3fXZpBR/7DavqJPKz5xqvS0e7Yt
vEQhz2pacBDeJVjGvEc8zOgv5gtetfBx6QtRqfZEeyiZ/re/dZowhwZN59lJQx7VS+k7uOtlqlXu
QbF+Y1A4DbnwkoDnn82p+YAdBVgoRKLm6dC8/FsYqrY2dWInFV9BatD6/vzIPl3FIlb51keEuAeo
K8EYe5EbJmxK3YpUpTv5hFE3ObROj+4ppkIn8I4Y6EporRTce28uSm7fxp6rXdzDZEIesFxF2wDh
GQbdSkKrVCSqJj2UpYri4yX0HR9S2lfXpdH0SCqX+kKQBE7ohBLogTpuh6BjskKVJfmFjRMOR5Cy
ntarDSr7W+Ks+EVroN9KjiTrVtpevttQVzrp55pB7qe1K7oKEo96QxLNDlIAJ8PKFX2wDHEzL8vf
qUtAvNmjwkO/dcp+SWaYvRRTzA+UWEWIEHjYYJOgYxp3Ek7z+OdVkVJCXPsEOD82CKYCfUl69sNw
imJ9ilUvoJo28kkbW0shzm0sDzr791N6GvAYVsBmRrwS8RpbnaAbuuk6+NVN6cgQsDysSVsZ8yAZ
fffLOqKg4N5hGNFlVw8xJaTFjKCbSC6kTPmgHn6hikqX/3PY2KqHLfB1XjlSPzZyvGv9sTZiSuus
MFQbHGg7lD+w8G11Lublol01/l+s9TgP5sH1OhFKdZpS04gPbjTGpWTbx7JMiFtyUtCRRw4V3FmQ
M9v3OUnndPASER4h+uI8XJmwuzH7c7Pg6TuNfRTWDMUCHJmayWJUevUQuM3XzXsGFQLpx5wWgSYO
qw4s27kqhYjREqHoDJBdPv0g7+Ym55j6j0sPyyrVkIpuAjZ6/Hx03WD4HsmyqPtt9ioMYy+a/JC6
3TGpNzyDXspw/fdPEzzttboHFA6NenuUbkKndunuqmUfrBeMg6f+K9/UBjldoTt6dp1JKEWUvQHz
5gCxLL0hmYRSynaKb++nsMB76p3K7H1retLaCc6QkluJqt2DgLQ9H6RrfxpAf67y2b/TDW1po4vR
Uhu6giNxRRtvMv2ZDRjKkBFCd1ukZ/pRWXyWqLkYLImWeoTBESsL4dyc9Xw2Z717v2wwMghRr3y+
/J71ecxI25Xald/2Ly+jRnwgV7seNN0T2nuBTkGi+Zq3mtryG+LwOlXhY2gziGAiDIynzlkAF0rc
vX5UGVkqCP129WZRoNDg6xpstqFU+9Zq5YL7Ww+pbuW09sVq7nKf3roh9q5MEOxyFJkeE2l66TF3
rJpUKD8VaDkyPkW5F1o2FYnCmm2WrSywQChpZy5v1qclEPUcm1QVF5k+kdq8i604BEFFVsHvb7VS
N/Zali2mQmUmGGsyEHp5bMNFhX0skJZaQl1dwmFRUtB/ZQBS7let40maGUWg52XasOURVKus6/0z
k6TBbUOivdWivVW87T3NNUHXvuwP9S99ka4HdRRt4UThCWvdenzqr8DR4orTJLS/V0uSYQ91T3Vv
zw4ByDDbTuC5XgTPH218fc6BTC47ZuXrpVjV44ZpVF4jLonC16QGRl8sYgrX/ZCNGWIMvfN0fZ4c
Sc1sPIKZvMdmCb5k1O1pxl0Be5gIy7GP05pE7gm59ohlOSDbReU/oSc0LUETCUuiX6frjnL8Vovw
EtMd0ZZy5Cv0zuoWHsu9SubD6ZwCaDwAV4MenYztIZRZRcL53D03fs+cesYLxl5QmGiMR05bIWv5
nZTRQ8eAyxGaWOdEzjhi00irgRTPk+b6qAUBjREYLrUjAQUIicXldE7fapaSe/Wmso3poG11jdwR
j6P7ZAxYHI2hn+B24sicCjWm4OEXLMCM9I0FO/tTT33mx7AMdNlz2Z75CygQVRfnVOM1nJhoASNy
zs1fntDSKyZBXklodkoL18hyiqlMyl0n2RvV2INEP9oflbYoARZd5iq0N6SL5kMQsRYV5G1uytRZ
rFgYA660v68LnsF+qBEMcNCI/Jq4MVeX6eLPTpHt6z+qnhjbYAz58Ec0sDWY2U2VjDL6HoXznBpI
Y8CMg8kpzXe2RAlTP83Pr5JDZ30ZO9NdtDs2BRX64YkMgeXkRSIuntLl8R5VXBzaqFHH9VmDyFoi
3qwcJLaxImZIJwnO3zLpS0nYaKolj49Ez/qMowU7D/yo0RPJrArYuCAPCgdnaIl8oy15W+G/4is6
egQWM3hRLCesgPx1Kr2d+7/dTKhxGSs0fZI4gdpbd9L3uii858SNs0EqYeaxRk9wgQG25Iwf9bJ7
fsVhdYUCE7UYkuWUAS0LJcm1A+LaXJZ4mFr3WLdevpk8vPN078VTVvi4ysxkQzoavsQTSKd9ou1s
lvBPYAiRyqaYPtOZAIjftClHizXG/aUEnuKp9Gygz6+gzp8X0vKZdontMnLjZFUNcXWgALq0PtZO
SCW1Zkk1LRX8WlrFGP+BiN7pUprlq82vl6qWK73+lgjdcft9vtgINCba3QkE0R75vm2otoCGs/59
Z8wMa/iGZKXyYBZlY8+4Yl8xpjsmbmDmY46THD052mEQYWgstvh/CB0chQxU3OYqwHINCITxhVXk
EuHeeTEBnGowJeNPmrAoDinXRkQQSL/e5mOdaWLbCSkARsRLHpN5PLCtp/OkYzWRZ3u8xTqtUC1V
tebnTcPRze748dqMitHRulY3xBh4WtRme1c+yBUQOfWf7IKZ39zQ732nfLecACJeW11iOil3Osof
+jwUuNHZLdEgyhGO3OcoZkPC5ubYcQL/3cjNUcfVEPC//X2+n0h9frszMg2nMozK17yOWEtx1qFj
61UQRfvWhJDCD37lkBFA314946/nz9rcrlZXyzxJI573WdG5ThSAFMKPRYoRXMgT2ep8q096/cqZ
h3EA5PlgjTrgSTeFQVOycNTPv8M7gyZlJ55OLWNvRO8zuyLzHUv3l5RKP8PnyS1/SVKJK0VeeKRb
kmIPquBO7HC1xIsPfjqd5RLyXoiS9Mg3G5nlaea4pzjgHeT9ciOk1ne37Q0jrDIsBr0aqmXvX5iR
5VPjv0DVSmzHKK8SFl1PMYdpOibdR74Fj2i3TUZLVcrP2pr+jFQ2ACrzNrIn1MmJF+nTrkK9PqTk
1GOUaroLZrDZiSlmH1FSm9y3rn5CWrwwDwPqkK/L3ymz5TbRJbyDGQ9/j6AChKQ+lED7O4zMD0cL
UP4d0pRbtVvOWqDwKPs+dkhPO+S3w62d9aq/AZvD2QOtcJKNUPpm+cm16Fnr612jHyjV6nX5k87c
y6l54P0EKLBR8FTNMbxiFKiJHXGP0CpgpGGFqetouDp+9bIYtrW8Umk7HG8jTFMHWWoaupNaBz8K
VhF/qsc3jBPk4ptw7x7nGI4JBZ4q7m0vkXQnG5aG36PAHuFHRSXiMk4mMd0xXmka1GcwEa6C2vNX
4vP2QUIQgHGkzfGj1fHcsvk+A808AYTQSzLjv5uc/8YQfEGMgC2BFE23+r2mHHHWOngwPTgRj1Jb
d4eNWs3CmPzoltMLqggavoDwD+R/bFdRroiQwLKw5eyHLF3ASxXv/TkkweBqGaXwG6FdTCvk9Cpq
+//YBS9mxZbklssNzpQQ1ha4gzLbPYKWRH9qyrt5v6I2hJr5SJQhq8l/qbnfiWDego82bPJ7j7fq
X/d/aUI81zljQwBdWoVaKhhxZVL0WKizAeS36b8mxZ20rPqxLQIcnlNctnm9j1AjLSjmobwfpqzx
gRICAC30ZrxybDpHXzSOeF4lTXFIvbiqUv/2DyN25wkwAfLvvmSfx0b3Pk3GST5tvn1pwFTQEH+v
d/rr5kWUuUSzTFs8bbrmrZfDLL2noUei+OXQnOWvw38lxlm82UduXbq3yHfmEW7vmro/BveJDXfo
E+H4slRoMI8CeontPPbYkm5fyS4Ce+6QSMH+7NSZV11J4xhSDxkZ4kiaOOaTIX45ZlJe4sTSntFn
imI5ZmAuIiPrwyPqHu7rWszgxC6B7t71AWVNLuujXo9dR0PCnzXRe633a9BmYKDMWtTNqoG1aabU
zd3oBOxlUOB5y9GLu+Jb8mPg0yeMwN95y5yk9++VP5d2kuBEsG8hXFViDPgrSoCRB1Cy/X1oi3zw
iJ5QhXkAQgQYOx3MSyqJmZi3K4+93BLLCnooJLSoULibXYECY6JitLSgumK+AMiLW3weUyx639Xq
UeNI5D76HRv2YMZnvLwR8LMf9d8AFvdBwtXAwfDyGoln9GjKG7GFBArkIOZuBc1TguylkmVlbHqB
nmp+Inuy2878Ju0BrRX0OwrONO7dleXRybuXCW8Ll4qqry86b9BHHij2wzTkAd+FBF7+gWLN+M37
vefhoT40lxnGYDNcfU5Lj6TolQpWex+fE7YOtdl4awuJjq7hURcPVud6NuBATGojVE5b/EdlD27p
Ctc7K42xUB15NjDEkrOQiX6lJv9ZlDgebHl9Ds8bIJBE1Vl1Nu3xAidkdzEBS9WZpl8pHR9qt08a
9gyjhv3WXHsYUVAm7De8NnqcKXMevWnznguo4JNSysXs+PBPUiY/Giqx5hqArBCOjUpy3YbB1gbn
WAIlq6PO5m0GOtCU+0JwJUo6iLaaBWYg3mfIg9/iLTFOUi1UvlhY32hvi/B6MO1EetTXPMTY3Qus
xESmkVL+mfaV0oO6TyUCMCw9Ic8dqqnVmnhdlRl0i4oDijs+ANqxziI7OXf9ROJF55uFmMr9F1+Z
5mCDiCjKAg0PtE1R48wo2wt6KrRO7m94Q4SyfS3ttz/jNIatZqHXvox4QaGYbFnch5sbf5pcDTpH
L5uGoGbWKXBbT5ce+W1zHFPt+mOJfow0QLLu1irX3JQ5RkVqzEDfiDvC7IbgiIWXwk9xAD7o+af+
qxokol6Ewbvu/0wxssqYkDf5FSSvO0fIm74ePuhJRTjfKzHBZRAbBK55CUTp1XOeo7SE3iaiIxBG
AMBzmxcqi2dLX72T8GL0cGFly6igy7DBmQzm7NHCg5VYfJSBude8ZraUc5q+oTYKu9A3KFPk65wE
YsO2g9W1sx9ofhdRI8Bx8/CunxT4kxuRkERyXtVEt0pUdXTKjEfAex45qqxUjEPMz0J9xNIqzCia
xzF7e1RM1/ZzSW4Y++RGI6q2EihAjXCTxNUijohMqIliRF8lXinftq3K2BmOPvXGJdfbLQnGEfIo
hBnYW8OrOY4/D90XwwjCrzs0zSE0b2DIvMnYlEUvm56kpxuQVMqIjYEpah+BVe9lO5SH11Vtpljx
wsIaVweGy0x7ox0F3XNv9DjfQiO/7uyGMYuFLj561gXKHehIQ96akxrw8r42NWGBuNCYenMnWn2X
Y0po5YHZZC6guyBuI+sNHhFWszgBffYPFN4LErN2F7CFBkXv1w8/MCArxSooXhONGA9Fz3hYzDky
5bNrn7wfl39OM9dZ38DqYM2agPt17HMGMWi07t4fppvAZNPKUEjwQvMDDARGhsaPG6CeSUGGQSSO
743F87/sVf5h/wasIPQDPDMENGDGPf2OXzk7pDygzUeIC7L2A6T4cevcddNPi66t3zzf/NqqMQaG
UPy9rmFDltrXQSbB8usFIl05nq/MG4L6FxircjuJRk8pgGVGpa7xk5ilAaXLHwLjUuNDdcCnKMTS
x0f14+uaPIcVbYEjOoHqiOGww3eKcmY1lK6SC7bbLNoEDUEyIK5/k6CgE0WhlFVUGHMpYlCQs2Dx
zGJtUv9sk8whvyFIBf5Q2VUBZv3X29D9a8i7UjVGWrhPbknUOYprxUfY6bNUosXuxZbQ6mPedYkG
g3ygISMhPaMyzbgdlpfdWL1V64xbzc5aujkgJqt1bcOM+ilRpTesLmEV0/GmA4scMaV/ZQH2Jl+k
zBbQ6vA66yDSuHrdEnZ3RF3tP9DYehhfrz7Nmc5wo67IwjkxMn9Tam6trTt++m3nFLqAjXAoJdT/
Dm9ntTkRirq+H/xP88acwp7SmDZ8JKr1iMQMpjDDq/1smNKvOxA6fhPdgvbMYsCSHIfeTTQs+8A1
W9Qz2OUzSOzSJMtjxHxNFVCK0AfNZvOXwDPJ1qN8rL63pUYezMBN4sJs2nBLHCcEArq5IfjkMr2W
CxAQZT/9pwjS+95T2jGYFY0LMmcAWCEMCJ/1X2NzBdxle+Y9VOJeBnqxgl31zs9m4DVLVYoF2xLg
epk7LolErE64c3aypHyiPnn7Rgc0bM81U8XIsc1j8/jeUBq6ZdaYoCOx7At8y3pIoRaV064Luvyl
q7rpd/JGvz2E4Nv7FPuBmccuBbFTtjQEPH5bpV0veNvO8zFIejTnZZWqrGwkwdn3r8lXFTOXkMUg
9ZqrnCxmUceP5W/UREqajPiih8zorIEkSEh2mM/QufrQDU/+J65fJ0cBpseBFC45hpyqikf0sskb
yYq2XkdRIQ0VejgwdXESKnK8YjKb7blSnCXieXTetItNgxr6kkO1Z7LP5+SdR7dNGDmhd/rWtMTO
MoYs0+ugkQuKOQS5tUjxuleGlkx9enpnnMwqRdnFsjmS2dDunjEvFuaMoEwq9X48TzKGRnjE9Vxm
aytvCJ6ueAU2vkcbZuyUI906EGgoiUyRBSnKYuUEetMkfdK+rwmxP/qzfqEspjXZC/8hGP7B+GIK
3zouINjRncwrlegDVEzlxSEZipDA3rWSNJnUfU1H27Lx21MFLZkBXMhvr2d60aD8chvn0r7ffRXr
RQ/08jGmhWXjS7+V5uF6DoH5Gmk24JvcHBuDsGS5vIB0AdHjLp4MVonqcapU/Myg7clPtw/8YDor
Ar13Ekh/qBcEtRvr3nF8w/Oo0sGAydjf/lXOfIO6Nt6NHJTgP90ioUIoNFfPFUT5M798GXYG9Sr8
lJAgxkHYvOWDtjVWIAGLqMn//KFKaFzBB2py/Q7mWKMleB9IvvOFeShjZatE/ngbgsDHD8MQaJ31
AbV5td9xjZbFCjJhh+y+rYOxbF/ZJpU4b+9kFm5iD9PjJB5R7EXE4SboLXO0S4mA+Blo92K8ktb6
y5x+Db0Ephe7NBwTg0wIepUGSIEyNhr8/zlECxLQ4eD3vdnJJJdgNQAP1bFkEGvZ09rD8iMi1ZOd
VjJ97WWEN7W7ZJqFMGD7Utglq6T+9EUl9g7Ihzn2funzatzM0oqm91QJVTu4dKaG9LIA2cAqIhaX
7iUMlVD0tBD9bDj6sOAbD7BMImO97i3yIP78V0LqaShY+z9yhPAmM4KYodrE+fkWTTimuotfKF3I
+eT+lZobi4+evk+TDvRcZttL7ui7ukCoHnGBdwGR5DgNChJ2MmbpCWfeFlsOSpheYhh6CATtFtKz
50J/bRdVGIWvG4iSpFZiOkwGeIZN0zrTQeVKMq+XqvKniK6W88WtnCcmQVP4Cis3HUWYwe6z6tTs
yBqkYeV/aR1GTBpoOBiNINklI/AK+opse2hFhwOVJks1wRFfRBxay/xLBsIuhoqClfjNNd0gl/3P
wziZ6I7xilzeSkhH6CRhaRSwLzS6w6jJPHlDfFPJ4XRIuVRDhBa9IRfwfdlOuiyGbr1vDksEj/f/
PBYQJgqYpIcwA6zCra422MIIU5Y5y/4ImAgsX8snNuTCVtyei9YFMw7fJ8XtFpGzmSFhiCTZKh7h
WW5tk/jcADiJkAYqmgf6a/lWwhYsHoaxVqo6iVbR9vlrZfWr8CODSoDdp3VnEzHjNvDYbkrRz07S
HgWdTr1qLTQvbUvdCIX8spgjTDbYoYX+CSKg2+kPnP4Gza/Pu7inxslOVUI9Lmx5Js0p2jzx13PZ
lK7pqAr+YxCIszSiucxDW2yovGN2EOxrD9cbFKEIjZyM10lIBqzzWa5LQACemYlYNFRFAnojKLm2
9eXhDCTAMYPnPvBac3Uel8kwhmDNODdtZ1wdnUf33lEqK9MemB0lpR3Md9wBnCNQfBfxTxXqzU0v
XFbwU5QQHlSGMBjF0ZEueqGIqypya76OBoCfJYPIdE5tsnGKIsATIBeNu2dJk7m4tMlW9fJri/d6
LVkujqMP6D0v5LhnaG2+OrI87/wkJ3gKUdnUZaiyYWgyfgKLe2QHPn5CA7FWQatf0heQga5U6teH
l0eJCz5VlBCMjhgSGUz3dpMsFmhuaiejntRkKxB5pO9L8lHLWWEgT4L5BWq+g3eAKsi3fpATORZp
qZHMC8T5YB95qNYu0b0tMl60DsZQy/ND5vCaAMaA50uXX1L9DJmMBiKKXg8gmhnDjmzdezUopxUq
36+9kvhH27/fT5Ho79aHBOy/zWPCtHFtDY9fp9/iF4wx6a8RjN6iVQk9pfme1ColQRschv85hOo0
jq1rsfCtPmyeQtZxjyVDhuB+jIp+7Wv5bayFIrY3hrIUfOPI0WLVN1pnH30Tp0dmwdzQilicz7dF
Si5WBEWDsM+HgGY68u0amHwbiL+xLa3P4UZlmrOqkQ0c8VstmZne5NB9eeptf/5MkBsoZLozKEgl
JO4cC3lCSd6ir50TLuJ1sBMZnd8N5T8CLliYt3g8DLBwbf4g2VvmoXtZiuVBiegpPELGPf1Knh07
kBOjxAjnIzR8t3rhswJfSTNafo2L1txOeBG1cOXRsoL+3yFl/aDqj1dq3yLNlQv9Vxz/OxrvOAEx
v6ByjcdhZUDBtYXrDbFzqEKwpv65MNbqEWMfSbJxnUFK/nhAhn1kouQdtzuHnvG1tM/+m9wMzLcS
U9x/x0ZclKaRyS3CBJR+rtldall9LQ94JQ330qqJMPQd62zVTHV4Bom77vF6AevoB1xxtXlJK1Oi
Keir1dRlGN6y2CN3wokDsvfxT92+/wDgJ6ijMA8QKtnGSwfOxAaBBp2cyNBrks5x7jFDRMB2cynp
LbbtxO90rjx541yYMNg5IR50pO6+AK0rMLP3cRNin5+sHJj/SSfvhbUxaFKdI8OzsUW7jHtwqnoh
qXV81GiIGD1fmRmclI+K85WJZRjhBb4PUinprJrEKDBqjb6L3shPGjrqAVSYJzVO3S6DX34nd4Ap
CoPFc6FFFEI8jqWJgCfi8gQp9w3r8CVwUxQ59CcUa6hsU0sFFL2opvEP0TwsjY7V20UK542JNsca
TSiN3d2R37nXyPwPUNszdhPuiH+x3ieP82shSm+4wJ7PAdegI/XAwQRA53TOw+OsY9gFCkSV+oRX
oMch8uz2GogN4klzATBwiHtSZ/O4G+/frBbYrm0liArdFzK5Wusj/mpjxqXRLOxMO6CNrJImhT8B
IU5wo0Ecpd+f+ELrzmFlkiA5nCtpb5a6M1QbkfuvXEDCFAGcfHTVqCezURAP7+N59EqopkMwFPTT
PgsdddcSeAwwmFcTOi5Ap3/WDkLZxbrqh8grH5XCLzuurWfzWez+wIJAPJeSd3Llh7Wd1i/sEWpu
N157O4Dqj9aYFHEf//QCCQtjJqLK0S3MZVqp141N59N+/fAjNDgb/+yQPnp+JykF6kXKqtRGkvT3
g56Pry+01K1qeqeuJn/+/eaBVYttjooliQ0oX0gOKskwr/BmDIKqTCgwyexqDHmCRfa0nF39EZk7
Kmozu+synIJOX6IKx7iF7BzQ/KsmFmYHWhkGUKCHcQxlg3YTREBZ5qh1DS9xri3M8v16GRIJuDPA
jFRFmIDvwuLOwyROVmzJY54pgLFR9Cp5x6Hg+6qIPVghq1CwTlNA4IP8x/3dkU97/SNPKmEe8OkT
sOK6F9HjvjDCmPSU+OLkESgdRZ3kOYm2qhUDWEZksX/btPsrPXGvD1kQJ/guSkmpUAt+3Qc4VQzw
69XPUuy8Sc2aXwJ55s3Q277E00zG0zxGe7gH2/wjPIhaDMxrMzLMQQKj2VyzYoi7W8KWPJmFTFu/
wzz1+5F4dOHxF7AtH4KnPFBNHTXl2KnOUpPf8e6mC4jdlAepilJ+SMJK/2vRFmc4WMH97/zyR1yQ
4nJ+maxFYXsCc9YNJi8dMWt3P61yLbJsNBP6wG0/FWG83CX82vzCm3Itr+jQUHn53qwZX+2jmHgd
pF6GiAbtifDiIyWkm8LFEkCXr7YfTGIjNeocRHvfILYhJcYiPdo4wy8DWI758eQmQO466lw04tDV
fI2/AaZsFj8CaXxfPc9YmoDTawzYDo9Q07hj3E2qVGbJenxLYwY/pZq/Z+Ntn/eEyqeZV+0eomSl
xDQLNbKW5SrlBpTlCaEgIv9C22anl31YBaPqJjmpCkqUESGF0VwoFakyikmTAH3o/BGsS+oGB+3Q
nTrYYsYWJ9vkr05Fh2gKsRbtqmLT3bipkaFOC0V6wF46/kV9M1svpX6UR6y1zV/rldyPzfufOZ7n
Q695nO6DVnRhF8/LBnU9mt2KZWNrT990PJPLpPbkSV0y6MPZ2Dolq0pVf+ZF0ZPhVfGb8TOGUZMQ
b+P7xgsDQZXZCw6PUhA/RpMoGdlsjsdikdcatYl+/OIW1octecfda3Vn7JbwjvFSkub0k63DprPI
t3j4zif/Oz/j05KzfCYwxVSKabkXdz1bjJyF0AY+lM3rnsHkRnrFNzce1h2sHkP8yDa/d9nEdvXB
LyvFmG/vGwQzqBOAauxx3FlBAAAzWtyEPT1gOULbisJpO4uo895e3fOpa6xZKBCN87pF6S1gPpri
CL4KJ5USg3rlV61PkW+leMTrfvFe4pjiktmMm3bJ/L+imp1S6pMsrN6KmX3es8qL+gy4Gfhp6Pm0
vaxdN5+NX/a/m+wSz7AXa2nlqofAsdRExuaVvV/SbIoSOzgAHg+W4cKdeOLkCvspcsopP9wX7VGe
e2zbiAXCGZLiSvTCSPu1IIDX3ZDxprEGqdbVvxfGIxgRQ/dH5JB4rI7DG9vE45IR5u/HHH7lwJWv
n3IqDNPRpj8m5wzwSzCF+dBNR8IXCqYj0hwbdZoo0QCApK5+/lXef7pIyANL4FvnjhxwqLC2DXPx
83T3gkp7sdpeT8gc6brdSuxods8NMZSkp0XzzZhFrZjRYiXgD9JxxBRC76fAYhS+uHxPJFgZYZ+h
Av8Cwg1gFP1TaP785QlAyk2OoR5kCvdxDOG0EQo1lVAIxrNn7qA/I7ExkyN4Li2JmBXMr/mqOaMj
98idomd6/r96fE2mNSnx5GD4LkclVKnYRiAmsBYbvCJKg4KBgq1QPpQuiPB9apfbqWusAU55C+4+
7E06BLLq1MrfioVjKXvKi4bM94pti3OnCpQrJxIl6ramU7SuNDFYYG9MjQvDo0T5eqafz1rhcJcR
v9XeVQMNfGiCD+Pu8tnMAVxY7aFKZRv4qmVJFbsLtEiYilFvt1P+TlCnbpA0G2NJMNwCncLN28on
flJYNgTGQFjspya+XfRv7aFSY/fxNy52XX3+NFbWTwh8ZSRpdlnnBkz/f1UeLFm5l3umJynSrSFk
oSAgI5Hh25UXrwW19xLb322+CNzMmfOgCFY9X+rgxndm2kxSP2t3TUujrIZeCsupufZX2U8xa4In
6oR/K7wQ4nT6L/WNTVyTKrP6u4g2sZTUf9/46Yn7elOlqS1Sdemaiqg0y+SryfjT4M4fq7Y0jlWK
kvNZ8w1QQotA6rc/rX3IgVZRQ0/7kb073aaQMCJ846BIDwwu9HoPWXJ3IDbCB3tcc4MFBcil5gCk
lcNTtw+pkaF4adQLLL2fqOkXfyAsvnX2ua23gg4GlNGWJ+QUIDf7fLI4/dl8gIcUa6snhU46m3ix
zf7eNnLHASF3xxK0MG6SvQuzAMwj2vMN55+fZE9MoE8cVcKbQgtRfhfHDPN5NrM4HKct+5AIfToS
PcS96t667E+hOpRkoDKmN4Q1XDoST/skPJ+CT/bSsgcVJFoWdaY8MTdYZ9cA4q0GYvVFXiUTTqV6
6Z8cAK1DSwNQ8mryABXQl25NBOwDr01MyV3+2Naa4UXeBCpa4b0IdQM0Bj7EM5zb+qr1NSnRSDUY
BNuP1GVb/g4ca3O3IIofnsaWg9W1uQPH+OxL9Y3VuYnON+1SnMeNVTTptu/WdTPQxFYlDbKZya7j
ywJIcDtHfLhPNUPx84uNkATisFjclRqOPkHGCI7ngnTQ3XosQ1v6RkCsgvyJd6YfmjYx8rtIZhWk
WSwX7Qn6eTSu3acPZDFWVOAp1FswdlDOFHtgEBCutw00Eur844HrMEIosXnOYIvcHuB8kLTYwPjS
LY+uYoKsMO5r6jUnwlE/VdQxiHew0eCkDfZ9zRaJiybmayAOmmKDv0bufVqp+IThYOjTt7+8KAGz
EzdfCJXq1fZOzFBw8NrGwd35GIp7DJAmFrg9CMqyGZCRr3WSMXfRTlhGI0IUWkXgK2i22jz4vzbx
3ZPqmCvxxP1rk4uIylXyDIdq9cPES/TRBv3z+hIWbMv+HgMxKMKPLTcJk6hbVtJESIZJtlgUOH29
Qx7c3y0i7wPf4QxIvGB67prFlvuuF7gvxfr5C++j/+nWQGdqxVDVUkrSSQswFuOBCVBMOPdQqXTj
73Bcx06nC8lQLQosEdwgkluffKsf8L8/IhWTH5+zGOp0MLRvO0qKAnjJsDpd+D5NtwWFKiF2AGKY
vPmDM+lBoD1/tUQVKlPR9XwovJaKeWvt4lTXbMOrzJxE66vs/b9QfLD96PKjaYmARd2l3wGoR814
MrWeCAaArK0FzpI7HDHjOpVvppvOOKteqghXUvVkPGAI8/DVPo1OP4rhLEDVDaD6gJ5h/hw2Sevn
QDg1kNVqu2Dsej8V2ZywZI4DKIe87kJ84xE3kDmtKvV56LVlMBE+ovqHGYSo1oJCPK0xtK3MGHQ0
VLatpP+Kx3A+Tz2d3CWh/wTrD0SxLA3lZOn/gmO+Bo9fp/SCD9mrb9vIezPabp1hazdBPXfAAUw7
yQlrCKS1C5zrl3WJtG1g5cVlqsqG5qKhsX7DkQ7ELSu7+zAB/3oa+LgU1CVN/68+BIfsPwMaIqra
0aIi+1HGu8++bLK1vmUwIP1iOL+H5vOP6wrVWMzZB3WFpO7N+NbqH+luJKhAZpuyXhk5j9z0fLnX
I38HzQ62uHdR9Qqt0sdnQRu/Ni+83VFGwQ/UrvbOQjqGeD9/MIfl2t122YWh6qhHE1UQsceI+8XH
lHdhoM+OBd/rYgZJU8c9eSbIxTSB75sZGzdXY/rcDhgotak80gavlYhpsD+aFx4OLSkIG3Qy6NeQ
KAsJwe7KBQFX7tT12OFUmsbplswQhSEWgb4DAdWvUCqtJ9QmJISL1OuA8lFw9Ll2HDhibLfhhAyu
IiQg/EpmPwNxlPcpcUhV4uL0ZOQxcF7JjRc1OrB8ct5yEYlAErfPQnKQGVF3UyZSaMQJipFwQqW7
WUIqIbRCDmKBCr7hi3RhMgGt+UnYFkYNx7qIhSy6oLmQHH8uwb1KvUUItz4MBhfV8I/HSNQSoqQe
hzqSYyGa64AJitJ71tWndQ5l8p4UGSePqD5bU7Zxn3YQHbHYNeOrbOyRQAACXhvWPwcbEKJeXbA6
ixuHiXX7z6u8oMN9xIPx+zfIQE1xg/LAhX+5iZlRViRM5DQirUID6wyQN/Rlrc8NKOurJ83DahcX
FLCHSMwf7tQxIHDQyf61pcCtAkPja4ba9VMbYNWZ7yzGm+WlbH6yB7dZIJNXki8UZS9P+0NsTM4/
8a06BlXxCeHjisiAxrP0tc+j8Vv3GZw3pAVJogpmAmTE5mAIUuPtiyIuPYdrKGEpYO2x5/ja2/ba
tkF2/lBvvIs5Gl+ZAS6x/ZpeC0zjzSTET2OUVRkF4RSZd3j2mcaQlzu2nBky31vyt/ELakma2afK
j+h+YZCyX4kLwPLjkyU5J9rFkeIhdojyRQqUTbownx8kv8oYV57KIkHAmfbl3NT35VQYlgaBt1S0
GoGvzwX1Ibbd3VDJsJwopKDAHGanUADRZrBLEV/AQHBJcwET0MpyZME0unWS8nv68vq3lOfuv88P
zi6l+RuCC+PIZAJZklDtP9YfGjOwp3PxKZJVaEF1nzC1seCDPmTQGtkJesRrBB66MIFj12BfFXat
FYajrtgRet/N23gugpNl304DPhSkfp+UfrOAx3dCX/dvHO2iIwKMt2SOG+wNdabzJZOgn2UCggj7
X709utuaCFhGZEJDn+PE+hMjqHYcRf/LITr5ApD0qlnb49LVQw1Udra6fcGR5v7nje9/1hofqkIi
1s/WQfeCkNbby4v/+mYOi0i8muVxcfPdF01d1HI8BZb9cxfU7GlL3Wp/CbzGtVac+nct0cvPRXzS
++S7NRjJobhajcVM2u3vFRQocN+qEcIpSvrRhV4W/EaeOgntdSmPDuAyeq8HQWgy6ujA4Ddyv1jE
auVKgfmXNrT9xty0YgzbZNXkkw9hwenE3LYJN//Z33Gh9MuDu3V2hu8IcWmrcH+vlo9nN5Mflidz
rgvcOT1Gwqi87gVbLQsBBP+8Qj5E16tZqhhKwr/fFvPNvbE+q/Wi612RAZf8ULi8yJcD9rcT0/Eg
k8gOxcZYld8t8niH2Nz9p9IVG//89WhVea2JryFOOVvhCIokBZ9yhV1JWoQ/xVUVOijDxUcDoCnG
l73nQat2935yRflybTSAWsppT1cMEIEfG7HGK8Znq6ZFmQ99wFiM4bipk0kUu3fb55ckTT5M9T5V
tw+ybo0ooJTa9DFMqGnmV3n9D7zrN3LfTwmUUeyUKpjMNok22nFL5/cCmKgD1Ya0nMhkFX5bEggr
Nw0OoMbt3UEgKmiHP1pTu6p1fW1qVdysQTBMKaJjTnGEyR03FbbOKKhKhp8MnablqTQDFw5MHX5u
a+Kr6oJuKFJD2f8DzzgnAnOtJtmKys05JmtA6PUlx/x4e4fwef2UH0ZcAiEvFRWjnzakRxQKmKka
nStOJpK5rqd+c9wk0nIXr24wBUus0dHLuaRD9WyEcBIRCTxbhXH77/YrdebbIET347E/yi6yMACH
ybYcIf+SunDVe3/sHrCPA1gZfhrD+wrtcg4mbYQMUc1yGcfpiYpg2USs69NNfoeFIIDrYuCLDEnX
1BQwT2WhevETLNx6q7m36bUcOAZVXYI35KcYoKeUMz7vqgKdVz6Xgz+SC6eP4J4LT5ntKe1jjrUD
h7Pp8yhCn8goDkf9cL/7r7Gy2sQ7gpVXLmwyrPqFzLiZZUJfmPsSRnN53PIbEv1yy+i46LMRRwUz
ZhEq/zzWj1czq1KWPtgydCVwf4HLlnkX7d+VDgCLdtNakStzTlm8DzSC3Bez5exo3vao98GkMrv/
EfkItmywC7LNtLj7IvmDPGsCyZGasIKp6zLH90zWoyu+KUXi0wknn84ZikxLD8RbMuOWQSC3Tx9J
zp4vQDU5H2kHM0ojqHoLtifNqa/4oXJjcIptrLQlYwiztQ3VNm7E6QMxQSqenJ5BkrvRlghy5EhG
qC7GlE8exQEZmJqah8ekGVqHgFyW9gIrzKVavtYzV7HR2Wfk66QwO5xZvASHmhrwWWXMTPpN4vLA
vM7dRDs4k7+9zdAjiScCNjKD+G3G8TCTEA34F4Z1Oy6vxam3U0ueONtZeNF6lI3v0kD/hBpBZpl2
c2/GfKRZ02kaik56DaE5NSECtoLl8mg5c6mpxLyETngzkjSuRorTMBxkvW2D6D+c0f02oFJ8ECTi
SK/YBaiSxcxq9sfcVsnncLg6KCjtt5fQspYzEkZQMZ1wS1pxlrOg6MUvFS7gQpGClIVjpIkh1kf/
JMtcW6DzdHjvPtduHDq6iXezmteWeBCHyjC6Dgr5N8X3LSpmFbYwtsfE0rhWodAlm33ikJICA5CV
qYlTPbaKUKcqFB3jQptomcgCdXjas6sQ5HkJO4Weji0UIlXZlvAyu200x0FzI4m0M/YYU5QxQSQ2
akL6jkjxLdYhSBFZG82XEfNlFclE9cckJk4MuEwzPniGbNwmgEmorIZcjVGrH1KaXpQZ5aigJGO5
Gc3xCREIIsEViTxrZVKJOmO5XAkri5IcRNkQzfHA0vPocm6FbgkxQFPzBw/5vfK5tBdSwFvZK11S
gcCyRQa3KvxxfOkuHJwoOsbxvzJPKv9zEDeEJHJG9k4MvTsQVq2mQiKhRo8IhJV3eoUHsuyFyjTq
TWB5xWKW9opkzXpibUTXeWcZhdoIl9615KdU20ZR05ODxh31L97tyZ+6ifnvl87cdK/YbksLNZlq
e1zox4aZb8RH4huyBYVwLmKM2ZFL71uM7MUJeBU82p3drnQ9P8VXJyJ/AkEgGUStieaIfR2sgMmB
4R+d/suburmfpyRk08OMGgIELgkVvkTVqInMtmCaMwdRlfzwEM8H5ChoKfQLNVFiJQ/1tiixpmWC
Gh1+spkmwBpHreKRejsNagv6rHoLWPi9lkwJSLghPo42MGPVFlkgcNvfoZS7jggS8zwo+xI849Qz
OOLJ1y1ndlOJ1v07V2acN1F/z0X0Xchl8izfOtpGxwRGMnkUrjMJeGBorJXDv/YQSHfiKoivO8Mr
gIEyESgehClDnlEK7T12hRIZNbfg1eM0AAC5/6vDTI8iHqxJHtynE51+OkWm+XnRTS4qXjN480E/
ogen0PEwLFIpfXJhQSaHgDho1LPjDIrg2BsRr+lLJLMnNBAAzNlQfY9cN8Cse/V8inSaTe+OKU27
6Gtrrt6fiogijTiY4TyDt386FbiMsrxQKOhBAOohJYmNoCGA0w3nADrJj9a+MYh9ML4I5C+cIWrK
oVZviolYLcCYUXwctOOmQFIowCeO1rmEAT1ggiUXsYqq05LzHMCLXiFQ95GIS2aHWDTUKvEMJa5y
Yw7Ci3aSpg+T0s51vAV3wBtBT8vgSEx/bKriFcKDfii63ONcKbpO6SZWDWruIdrAVS2QTDllWOdn
QdEMA7BPQzHM3Ps//dsYn/OPWCBlzmOpZ6Gc9y9UmiO4pZQIawI/RqxuoypUwA5tOzHxIE6I+Kvs
jZ8NlDXRx7yzoFmnEMkuopRd77pVzS7ZHs5tUPC3HoVcPrAu6vPWXXUUoVBMRi5Khb1ryCpNrM42
Za5OA4Fj/6iwqhRX+4EDRJZSgBWvNrTr1tLYkT2b08TLMUZIPUyHu+vWXJcpBYU/HqGs54eli626
xmMskZzyImonhkGI4r0woGptlTr1R3sfq88OMUPj/v7bJ4aD1Fh19GrPwgOh907ypCnlk0FOLxqq
Z9c1Do2Ep8tIG9NcBFickjg9M+Aoph+6RPcFqauSgVc0zQhly+azLkeCQwm+E01VtmNmT6jC1+54
VcdGfso63qzTRUppjshqs8pmQkYmLPilSt+LD2ZMsbYQJwfzmclCepckStA48tnDROQlnWuRQ4ww
j/HdAwecs83q90Zr4p0mn/2ulXC+RtK+/l5L0p4JlF3GmN8qEVmptA+u9gqovnQd7vbByaYwQIof
4gvDsS7qg/+OOfzfVbNbIvUHnJd6uRv5KTt49g++MgKTE4vDJmkUKq7mZHAXsx/4RGW+rTah+ea+
LqG7oyJovEmActA0PbM2AL7uPZnu1YWeHeV//imf+eVj7CFosdHCN9Y2C0WpeuqVmHg6AEPF0+Id
Gu/b6+Dcd0m9PFSDOerFNJbr0tmCHoXcaBFmNDPmv2mDVx0DS8WfcY42vCa0FFrfcAygJf95LONy
VDqJMhGNXEljiywF83lRXvoiUadZ5IsrkANDtIKPIuZSHk56XQ5GqheMFEcAJuQuMi58K2u/s0jf
gYy5e90Q1hr5a5lrXeotR57HB5ZyDtO0Wb5+TZsj1IQlxWVVsqtuzzCSNDpnhNcC/62ECW+tzw1r
KWSwjQ9y+RBMLk/x66nZj4fGlNt4aOVDC54j/lyJ38+4Yq6hF7pEW+UFhwKy7I+voCIExCdnnLxu
nqPqZ3kwpei+/VXSXNHbdou2f9O7XwCsPBiM7KV/TlqymZFbkX998QPUyefWgrgEGxRDHV+Yhyrc
rQYYSUeVqMG8gVgD1IkVaKDOCXuAiFqTGmQpQBgdhWF46FiLf7a6cKPBBIt6aAOGdRyT6okoCCD8
t/pA17+1nF/kabgY5KbUX95k4psS/3BFp2mH1L4v9e4FTzmuRr52p1GlmrEhAELY9IrrDPaCzL8+
I6WXd5GY/dBnPhWoHx0DHD77HPwHttI4JQUEuGHEvWl2KCCL7pe57+ObJoujTAWwxtV8k2k0VCS/
E0VzmIy5ff5OCOj907+DOiAFtys5/MoO+WCadAN8RhFeWpuVXAHMuJwyJFrEjRml+5i4CsL0VMGR
sq4eQ+kjtbGDXeuWGhSMFagTEMTF/J2lU4zZqS29Bw/N6l/LXI4XwyX8lxA4hMyhAJcTe1UyxQ+S
rUr+ICzzTvPi54nRGcVlPlt/8l8v4YxqeuSCDad6RnTBlt+bJNyBHNhQQ2piK5Sjh+mv43JYwz/2
LS0yPcCCGMvcI+/nNWdq436xrAmSxMSITVLP5jPDUkRFc3TKCAjULokgN7RrKPyc9i7KTIpQkalk
0Bn1Va20h/euairA/Lgjcq5HxcCvtxKwVJuQhcu8es70lco/Iai8KFTbiP5LJsKEgCpGlAoKT4ts
7IVQGmYq3AqOCces2NAUh1emCwxiPyCGfm2V+X8jQOzLPpSQiICMpL6i9Ss+90dwLnZzYE9CafFQ
cDKCOGnkf5pIIhvIiVnjtArjiTI8Q6gpzySWcrcvaM2VLnhdIlRjhvrLhGuW9/7y34fB7N3y0Puw
Ri+sfdZbbY9ZxSVwRk7f1pRmqGRZiZ6PIy49OJVvCZXVhzfzx7MwvHyTBceI5hg1heY+YVqRki6z
f/aQz40zNVvSox9lOQpZ1SMXk31kZxRZ9rbwI1d+2hATG1+Oa38xkaMck1Qy42vwXrc/1e6xK+gb
Kn7RPeU/32/1AxQR06Mi5M4fIuk6a3URvuSx7UCJkLjKsrzPzFpHtB4DEctxTUYRDLiBmI2Og2OA
GqIls6RSJkopMso3k4QHyvvOdbmIdbl6YDpkb6aYT9qkJk/HU9Wl2MyFRtZEi7LMT8c5XumkXexZ
WV4YPOSFuuEliAggfAJ58S2erBiYGyMhgU4vJ+qZDGENiE0f0TqZNTTtQljw8qn56t44YiIuZKh2
cS2RZ2gE0jnEH//Rh0OGG+DkdzlXBphSuc+ytfwZsIFFeCLe8zzjsuWujQAscGSvalTXaJTy+j1R
JxSUiEIYCb/S3/EW0rGXyHysJKQE4VRr8Td5Qn4H3+tcWRI4L5YAQjtiEs1PkMxRdyjvNWzAkJ3P
dyGs3JQlbqXf9UzZ4GgXa+TF2jtgoNL0OGNAi56IvItvHNA+S970n6zx2b120le0jLTpBWT5qv3z
jz/izg3FrcU9si4jXJxk2hJLVV8eoKVFqPhJV9cxr5b6ToAuNDHG29APoGxMWXj12Js5mOs84IuN
7rcyQvYoysd23gT4v6vMBBvtWS/JYsJeBxekoSXr7f5ylOELbrkcAByY0TGK5bFz5/DsuS34dF54
OTcc8a2zaYTtAz2OYFOkXQb1X+Rqi0xUwFnHbE9lipXjsJ5VWtCaeWTGYlRY1B/2I9dEQseIK8PX
1PeO07lf+tnfn/XfVoVlKLksGLexg9JuJNgRM4O6UgZCVcs6ILmEtzan9qs4WR81wA1Idht9nPGQ
bEva5v60iHoWKIRPHo0btefZIZ3N+lws8lbNAHhmyEvXjMmdMk1mK+6yTw95QEuTa0pWOAeCEu9+
GQ3t6ZEmps5KdjPn6Tnl1Iif7bu2w+X7QUUtL06X/ubtn4abSCfx3dnIkLr5VL21uceqyxxIFo1H
plXyFYeVk3CItw5kq/PmV67o03tcBrvQQUQXYyGdBBRNWTjxp0VUdPN3Unc/BUY8fDpoxHFO2f7s
z1sZlDWKTXPPQ/gkjhlL+WrgN9VADRxFNMy2e4K04ZashiWfcXs6XhdYaPsL6rzFawwUW2gWzTQ8
GcF+UNb4rtkJOxv0VIXXDUNmGf8p8aSBk9d9M3oaAGKWyjcv0IH701xcJPhIyR3jsY92V7ybOAy1
P80mSTAP2EPH8bRP4O5UEjBd5WZBh8Nw1LXP5WJCzo2lbworHulJdZV0y2oIuSROTQ9OD4WdyhSl
ailqv9OX/QT5zp1/Z16KTGss5cwjS31wNdsci/tfbXBs9SwMh/WRl2AyK35b3dq+/b4zKLlsCIwl
LKP1Fz4RXV3Kiimoez8gxRowWGkMN8wI5oVRfeZH5paQtONLBQsm675bNRr+74hWwLnKWgTLVRI5
Ox3QQGJp46ESxjIa3OQ8qdQ4gpIawhellK7V1Gqs1/up3lchGurqiOHYo8g5kGfHDb/zu/M13FwX
GkUAEGaW03s5rZsyVbVLDb8YtCrtsrSXtrOZHI3FgZ43iKAn+vMH9bNZrECz5DZzo2YMCI2UzwDu
MjeMgU/jI38KlPih7iwclWl84iR8SVHeKh4V4/V9Nwlv5rguT3Fcn6teoOVp85K8zTcS4UF9/H6L
U7/glsWgzvsDf3BXRsfnzI2dcyjG451iHwxhHkT7zW1bCHQzMnTy0KKUnUxRNe4DIpuQqM0Nq91J
KXLT57uCzd0sqnei5Pc3TB9b/7s2kqUA3WWWNCJ1gBgHYCbL5KGAiT6E9LXnGwrLo/GORwPrD4Xy
EZX73ruEN8gxKh8qSlAZQyj8/mMEDnMHHk9b5zZN2VPrSTTr4/c0jHAq66ud781jpdCQ16F5n2Ms
kJM1UOOed3DA8lHXtRzNejBskLFnDnREVkI1CuFNyD2XGVQn4DW8ABLmcj7T1AdcpYN9j97bRLCn
yuu5NMjsieMMrYxzKE/qtPVlrfH7h9LcNKYEyGzXOIRAOklF/1CQx9Rx7xz0ik4yK/lKSdIz29KX
bQuSNZeUlbsQprvN5jXZ25lT6tF3+RDyzsBRHFjpYJLaciH9Xrp4bw+nAddWCHiEUrKp1uCK6Af3
j0pHNSrKjdZirxMmlYdsNR3prhuItNP9Gfm+6HjAN0f4WK6Oup7iJokpfK/9OUa5uh7tsOYXk1f8
eRJ00BrF+Z4hVo5g0dk7mIggp5+/CxotLK/+Y9cdTYJSp2oSgfso0e+ZI9MrklhDr8QZD3ksllwU
oncREXcC/WJBqdL5YD3hDWBmEBQmY81kH3Wo3gsrryIbI2Qebn/vE+GlAfwowrUpdWntGYzoXH12
ua3S/zKD03COafiVXNOoK11YWWvv5ByqPS+r/9q0dvizGHkGmMgmKrDW7o3WDj4SuSyKCm1kVDck
ticjgfJLMeC8pB1TLutElajVYNquFUedNMGqhLgaefLGduxy+z3M7WaAYwINdxru9NPTqzinDI20
kzbCjg78sePLt3VK8vg9GU/vsFsyGaF0PAMd7gLYFIBGv5fwqot1g0pmdI/TcHeTxEIAmfrJ2z03
s2M/XjxEapEcWNnCFDzYcqlyI9wHuF0k/6cuGpZR0w4T9fLmJdHZdI6oMoLQR5cJ2oPDTk+RUEmF
E4aFvv+fI1Ut45pMjjhzg3JiI7shi746m+PaiQk20h0a0t5iQvKASwMWFLeCSmWN/5kneuM9vjjy
7o3SBtVZL/nJ2Bnhm/RSWbTMaGjbcECS2Q/XyQkxQInYHSFRJkXJWlASVRU8CJ6q8jPeA4NqtdH0
51JkorfsZ2x8NO5QykRmSAYaNYRsXF4P4hFDgOumtJrUJX9nv36WBqHe6jp+sU5/7jkQul/NKZq/
Y6pJAF923MqUFn5Lt9tnk/DvArP46CL8imbywbXsPIw9JgmURw07v93VDMPqW/dTPQwgRqjbn/6T
pJZcmR0QfThMxH2y594OAXvuDOussJWy4SaIVCfteUy1QpQoGUk/qPBWWBjpUz5YATjcx8h4NEwR
FI5IsjFd6psCcGuUYBeDBmPaaHPhrE3CnTsg5EVpSNhJaCAP9Hnl+Oi/hkDFbUHhsY6oNU9md45E
0JaMwWKo9z3DSlKEtH79fvdzN135+8NOjhUaVJiO2U3y99FVkGs7CxCiKD1Vc+yeXzSHiLKUl8hr
yDAtmhoXWvdz7Yf6qeIHRC0vOn2atsI/AbjH9YdD6vqvQZ4TjdlWnWJx8nRMk3YiZJK1ZctEow7i
OZ/I06Yastc4LMdHdX+k6QcDfOy7PW2XRt0kzkyZKUd7CpRkDvyAYiOYMi2N26jRVsHfw3uzFvgj
L52UwHJhc1dxfXj1uN2bxOtzw/k6++yCmTIbp0qQrBHLQF44bwcBfHRV7VdFG44MAf9GVmbSobuG
VK5TbNBk9sGNgPQlYW1RlPjdFb/cKzJXX5iT8CMUA0GJRVrlU1gavJC+tg7bW3J0kqqBw9NHJMR/
fvQTOzBZaziZxWd7zqhwnf7kybZAbp8qo8gIGBB2ejjNENB5K1nuRasEbMp9Rp8tdJ2srXGUKT/A
vFikTqkrmV1jt1hDe5bKgkpsE+VweoPDwvzOwuZewpW96gfnBHtZXKx32xqz8Bt5yqNqyTH6i8lS
l5pkmKfCJ5AfYjgEeMG4Rh5F90cudss9lLs9j1hmViPPlxEUCKTjf26zjxl1DMT8C+NEt6PXHHd3
ctyxmwtqUDm9xqHU/+KvL2SXKSxAHRAC85pnrp2+rT8qTWHJl7sVESqi3+QqOb3CDsNb+WM80ko1
QQj7tJKVUqXKQ4L+htRosgWxJ2ViYfeE78Davbdv9YNSM1iPAzVrXmyCG0iidMGDcxBlof/+AHZk
wcZzIQ6eCdBlzwOmvoTt9l34bGK9UBbKvHENlcwtecyVt0TRmKhRpMcdMrnETnIOT+jwiCoB7ZvT
m/3JubKzLGKmMHNvOFyzS2TI/W/+SM2L9zdy6zYc/xBkCucXY9LTvwPZ0HX7axN4tSsx+uQb2mO2
RkrBkl0qsTETjU47l5S2VUIqP6Wr7yYUEqcbI9JSa2e3TfMnffaPRF9PCBmk9gD3AhikuA+K/7oT
gaDCHhQ385DVmUl5GooPcahi49buSLz6b7ge1f3iFDEUbnD0DVUJB5SmvHMzsvzvNPBleDgnghDa
mmzgYAnfiPALaXH7B6FJi43m4xf0o5fKN4eJsRNTYQ8bIR5t0BrDQNH3k+3fDbp4UZarEOnyu6b7
tz0kYcigaCGmV/AwCl6xYXiPQ0LOUbDv0VfidxxwWnwZYuhjbvvYXBzth/0RTd+F5H+iLpmIN9ZI
/09kL26POZtJ60hsV3EQLa7xi67z8zLQj5OEBOXspfJAN3rJO3WGECf5Lc/cC4nKu/6T6pwBZzCB
LtaREZXnZ+IhpGhCDfGW4r1enKCcMjwuYRCJKTcT1LXupDI9Y1FCYmI5cIvVfOtNTCeJmPNWmRee
Vis5vX95ls++kW/+wEgFrsUQr32Q3cdSypF+O6ugRO6tJfxb+MiLjuAXFjXTk5vhLIAPLDjhhNqU
FspyogdcP+4I2VUGx8pd8zdwk8GzOmEkH2XAKV5tNADjqxXupqPrP4wIOaeL5KJybNsUqnf7Wlu7
sKJOo0U+z49gzgSRDKGqksDDR+CrBgTaWe4XBH/SUKbvRROVSq9Pdk2lFD5/X99BnheL5DghhTil
HHA/tDsacjl3R2KfE2HMS3CBzmnonKUqfxgW7cLbGALvsX0ZePQ9hfE4urwNubbrccdC5/3yYrXE
TCp3OueKQTsBo+qOsTuaz7BT53WbSjXM3Z5fx2D1OYUDw5SDRYd4ARo/EOB8kposCQX3A10aTPwg
FC/c00NjfwuB8DmKZoseVK++rBrkZjpS7d+u/UrpWE60gnRTzIjv9u3Msteuz2UX3iygBrhFM/3g
WoHuAPBHAJFE9QqPnYWpeZzouA+RvJyjpi6jD35DwgzeRManpQsbu3ivN8Plvszteg8vJ+zqMsoq
jr2JBVsn9pkLD6ma6ksZuLRJzkuZtCtvX1iyhT9ArM2vxYYOxn6IVCq3RTli+/tlFZ4bbr+aeufs
8GOogbRRJmupnZw9WrcRJVD04I06QjetIDzF9AX32P5XxgDZvEsN+EodEos4xO2uzAUiWqai3WJX
QvTE20f8L8mSoLDXrQ43goeifBKd7obEAh/oYzznqYaM20J+KV7IgR3AL/D5Ctn6yyNmwunizY/C
XIW+nHwROUbSH7UdKi5qERTkOsPsiDcINCZq6Z4HhMcvlPl4YB+MXtSPGGQ1iwy8HWftsHjL9wDs
A02Hprqv4rS8CPXVq/DdTOTpCyCj1LqMGtumcRGopMl7DvN5xlsD6otZg74bnPTn8cYGRzRMzcBa
bll4+INEhwH4AvIKiEL7iqusUpCCctoyFIt8FmHE8FbqWl7Iv0p6WuO1fVqfr5NcJka0YB46Bc01
QSgs6LtNBljsZRbYZEZgxYlC1qg+rDmqbJPmS+c6++IarcKzR+VK6kNRfN3JRXPFbbUVAwSIXNVG
VLBKYkxQHDVXNJLpBrHQ9d3lsKXFqM6eKDQ4DjKWRajmW6H4AIgcHR1Ms0oOCHIBRkmgTXwUm2NQ
Rc/KroHQue82YCakTfyZFQUBL6W0Ryu9+hy+a3E8xw7z00XRPprgi6NiQZrX3IIKDSvXUnoJsm2i
JBIHa5bg72RlFh8xqcscnaZhLn9mTYJWggi0yc06mL0uyfK2A9IN2tpkg6CIi/aTPKzBWmTq2fcB
S7ABG0KiVLXHE/OxSSGZazoDPoyVaMX43LXeS5FNOBmT9pxLxq+gDysa1DO+Q3yr1CL5wFd2Qymp
ZlHOdGVulkc3O/y30cw/Iuh81Ayh+4WVqJV/NyZDWWVzXvjNEJhgpgMG8REVIz7xB2HGj9quVg2g
3HPLLMw442A32zRZvrA5TU/pvcmHyeWDac8BtYw1tXR6jOBXwpzu5DC6Kahv2ojg6EouRo0Crj2k
PFfgLdl6lHzHnU9lqeBmUv9WLx5dvBSuf/mh32X9noqNxNHXzvQV5hlj6hupmY1NLf4U3ve90hlt
Y0vGPX1apkcSTzFc4s0VPF6+/QMEwNHASqBasxavHGiwr2fRhZMI0uabayjpKTwAcUgjXCYoI3lT
i540hm145hFYsmFacgv1I/uLs8LmrXGYDWI9P/iOYEv/LQfJJr6GB3NHk7+vSCPP6L1/kVr8WMS6
ZEDMbn7KhPIr7I4g1tKQSPhohBYcDd2zDVmshF4NOyKPGDlPZ2KMVyZm9nVP6ygH+Vtvx/Fe8xSs
SCIaAvp21ts5sgLstvxcsvptPoyY3auTWiL8n5GgUTIkDB0wd+PEgcG+1kirKU9DWhaQ0aX5zTuS
KWvEM/PYrBhMdliJMOCcMlkTHt4rBHkTktWsqWq+thPuWJAV7GadQXqqrpeKZ8Xue6WHzitkQ2+s
7oBTS9eFOpNNuc1FTO6YhM2E7Ia7WvBtj2QphWInqNPYjFIukNh8zoehA8oE9fqNH+AQXKoEA0zF
kFxvXUsFr6pRKEzW+pUZ2f1cNh5koHrUZN5UP/Q06hH+E+2U9GagdPrQF5PKK/sNaRrGb9a3bs0B
6s+HduSrHJYTEGg7SWXIFcDJqUyTccZelQjZacjosUyb8slkCdATDB4SGvKR/Ud3NJYqt3Pqp/8M
cdhLxgzQrjXqCE3VKeVwzbynhIwThSHyFwOGz4eV+45HKv22NfaOMjdlPKRfXL+FXCI0AF4PHqET
WhKQ884W5jvhXJHWpmhrmcz604anhd+X1iPpAr+NRIcNqfCEOM+TykG2zYq5FWSi/2bB8WqVnOlW
/7mG0gRXpAAR7euCODGY55lirhGOukG2Uws/+K/uP7yuicgrGGvn/ccA2Te9TlfkH81Ucu+NPdDc
QSouczjZ8PFMVe/0hYlvISlfdidQtq974GawpkOq8YEw6AIJ0kstE0IotbzucB4/SAlEJFBSPPl1
EJlkbGIhNpBfaAqiAK3WnmH956qQQKVELvb8cviXgwU6mUvigJWkGP0IJ/tcRyUT6ExbUQ8FRjx7
F4WH90Hhr/yI6ULWo/qAsyq4uIkZWp5+9wFPKdrl3uxJrG29zmdzm1jQ2/GMs80D7WxRCqj0JzTz
DPXcEUfJAbL4dgMqzK6epJkXqKToQdVEeYRtYH74hvAT6w5nZuRX8TPRoR4g1ufi1aZxSE9EK2tF
G81UhcQBhn5Rprr/3v4y7y39r2JStsD6WcgKhRPoFpr93SddEcRLxw6RhnKoaC/1968WVKfByaEw
c9Vha65/urFznj4WabmaubaEpeHj/zTttELX75TkYNd7QYDb4w48VV5dXNWfQpo+oP9h5jN+vAzo
q+i3H5xS28NkS25a0+5zFqPVc5xAxwWTxPaO3Rxtix2gJ1gz8KM2exJKq20/Co/7zjdvKpPDOVor
IuQRzmiHdxdZmFQWRL+HKhM/0eBjO0PB4NC+Sjcq5NKdyEBiVWjV7YPcrnJg0lTMMobYWlzjY670
ncYjSLrM9wRZfcGFw3AAvpR6YRjVi88N3rwXze//dIdwHaIqSGhTZjJvPbf/kicnjvBvzXHTIxJt
GSTmoH+03uV+WeaT76k8uG0NhVXZHSj5oqofEnTdHIhziTaHneoMKmmRI/lKGGrZoR5zrYLRVsXJ
eS7cn0isviZwibaOonVGO3rSJc6xnijdzKGHoD9bVggkDBZBUKhAO2UVd7GLC8o9uue2bJtLQUmQ
cI2g7qTDMnb747omyUmL41US/pW4w5A/D9dVH7mKQpbV+hg3ll7a7J4fzzaRX5dn+uijghXosPRv
lU00Cja0RQU4+phosjP7Aix9/9Bz6GJqE1Az1mXdJ3OA7a3aMe6+KSAZ7XiZgB9bT8yXVSMc3nX/
KYWDBnSSz8sIVttu65AHGDYm5HGNF4+PjH5tjzeGJhklgcAGq0db8/QnoTIQ7+QVu5xQ+AUl4L0t
rCaZhsSA1wAoy14gXkPXskbh1vaaYl5DyA69+xPiS+lI4+CANnuGjirBPcViw0edRvHaHdFI87cy
9kzPgGlmEBurM5XjnfTIIo8PeL2zKbmkbFJLIp+yRbpe3T3Z/Ir7t48WEFD9PJjzNnRYgWoRhfJ+
XtFhu6N55FoPitJS1bDC4pl2QklkUyfE4Y8jFZKzVqnVZxxB8gVWDd0ymrhypKpzWPBpzIHSm8xV
3V4Ptpc0fDE7DH2BEmLZU1iSne/FGp5r0iKYbqtwonFYYFiqvvRqxTeLzW8h8K3e7YY5hGZ1tZOT
eP25lYmxmVTEgB9hOeLGZxuiI9aG1qDxxoW5u4k4+V6l2SlOqidbnMSc69wd7Cmq2aQBKVEiOqQ/
nBPIqc1c9BN/G3z7BZy/wxARGwEwpXFV8h2OZ/sB0rV1sDOgezFD8hH1sv53WEF36EMcPBkCzZbH
4Nr1POA4Gmzx0kjr2iiuJnXiIJ4IM5M/+gp4erS9gWjxE9lVsVXPwP/qUkgmJbgSnbysqK8+X/6T
16GQ02uP0qhTRyh167hQUY6M7PQ2KTKEw8Hp5OYuEtkqk2JEcxOxSyTwapNUyoVrxE1Godcv3SdP
0mtpwE2dv9JnrQCGOVOqM4sJ3pV+ccZpkLFUjH+iPgFas5q4QFIBD/Zf3wbIAIWCCbZDb+6IYk8k
ROoBYjj8tGxpQQzqQW08p+fHiLvcj8//cJDOK0Bt7y/SSzbvdYvBrNjAFwu7F/x9NfWpDtPuSEyS
H/i0OyVybjW4W57dUNoS3m+KZE+V9bw8ebGVtdPXueZdsT0lSXqex2gKRA/rDjvq0fVqkWo+4ctx
b8wH5ujj7AGM53UkqTL9oGzbnXWbUU4h3QU7Xs0Wag7aInnv93em0AMG2GodhCvAtfn1Znh8VDO2
zWKgemomQSO9scD4gv6Ug3wLc+90YhODqpj3nhXYG2SCWgY5vcJOJ8exFlo9O3lRpKaMCYJSV9MA
kkPWp+V6+VVvdre6n8MIbS1dmBtmL/JrtZLiSfLkg2eOGkMINMfEw4eZwzeLTae+XQJ4Gn7hq/LB
7Oo0lBp11tzD72F8HxpvVAmIMUfCstgN092Jrq4bJidIqx8XrUEFQziyTktSyfuWn1VhVDr+bZUs
Q0yYBqdfH+S0/urLATNcsnYTUkpqkQnRaVIN6SiaxB/OT9MfE9yqctMvRg2PvJjJjSguW4wjyKjS
t2euGgCq63tu54f1VwHwBNuvEjV12MmysM652CUhuj6nXO5QMxubNNU/9T9rwYofahP1WqiWvApa
VJM1sH86Zv4Q4zDK6vS1Og4OG5mQl3p30751c2C7MkkE3npdX7XM0gY3PtWfUqEYGa+fzifDRgll
NDbZrdWvVUR9yDb5hqRQNQwWWo+TDk0gzyXojW6a/9pEllgLqrTCFBEYaOTnb0+vVt37ADwtSz87
8dzU/YCxyIYjFpqhvwK7nG1oAvdzvJMoIzYIh7AVFLmH3tzsmsWPrFEtINMurRXu2A2ooYid9FZf
B9XIgQodfkDLSeGvLets/ipWBXLRRSyg3GK5ieSY4iregVCK4k7opbm/p15v9iZd8kTnfEdSXfd1
cTz6ByBuRkJX17wOP42XdQLM8GnrvKmS17JrGy7lHM9in06RVtyqwea1U69EyuQ/wCeHg2sIZS5t
ITnOyuspY6fizpy7dovDDLFWNvgpXvnlHIMGq/AZjvEi7/yRRL6d8tLbLbEWbFC4XmSF38a/rQUJ
jo9pn6r+e/Rd2PNiDp7+o2AgUbrwb/OXlVIWW3E9WhhKGBgep/aG5x2JhKPDeHt8hN74PTBlbRi4
nzq6ClRIM4SNQbu+lPD/jRgzI0VT8aGqu0y6Xx06lvcznpQR6jeCi+OYd+KU0Zg/8VerB0uz8eox
wehleUYpwGNXke77k6ijKJxnxErz9DN2y6mVRSRQyLy1VUMejNE9AgQ4qsWT2kvAzSC/Kf0dvGbd
BZHuv8SX3cnsNtW3/K2YYm20H8MjVHlYkkqhTuGtt7eaoIyVDHbMxC/JMrRbFX6kE1MuO+CjyhRB
el7GGj9Nt3xrMOm3JPxz8Z3VkG+SiNg/Ee3V4aBuB3sq5o/NUXv4xOeidQIMwMH9OTapT7vgy+QV
lEMuYa82z3ZwOoijMjd/Nt86E5YVkJYtvVXG4kCZfyE7WvXGAtbfqim053j5PDfKTTTPR8ZrzcPg
5mg/tNF39b4ozFWAVf8Gcq12V3LgcxWeWbV2oKB74un04AAfr4vcLvexK5Pww+1iZnIhNp6JLkvI
JkwReUxKYd+VDwFSJb2sGAvOw3qnhZ09y6rqfNzQf+7TSgfIIpQTLNFEY54pO6025n+1owSCB37Y
bPwIB0jmqHexDnA39gNSnxpRr4zs7Ays7IItG69u6RMKhIWqQMAb/ZsbVov5DMMeryH7KEQ8g8UR
J2d1ayOwcm95i36D0Eu+/rZtVsvSWSaRsbQZAD98l8m/mukWN5nvzOIKOrLt9PmK08n8U+Jm7QyD
Azx3lZ9BRu8Jqdel0U266L7AeuiZ20n1D6tcBQUcFvXZ0W36oU3C3qLJ7YOJyTmNO7J5/KTvrnKh
KGk/6xfYqIn5vXUZr6uCykgKENm7ECKHYIHMZSGvwKVJpYSOcrNLUW8TISmMrib+NVqtxcv8mGoz
zd9Zw8KxOaEUh7hO8NYcpftQw2FJa4SZrSAItFQKaAQi0IRFMSHmn/L6BJflXOZPJbo5iSe5RizM
Csm9FqjKhSiGVN+MwYRBe8K2XqRmBdDnpbb9E5bzqKUfHcLKuiGTHunbjSas1T1iXHTFfaugRnAi
HSnseI6321cJC3K9PbeJ2L2yKAVmNcDwnPqN3/IqFMlzdGSxCtKJe+JwcgkKVutdU2nKPaECKB2q
PdtXj5C/rQoGoPRG4PIgB6JoZTJO7mZ6sX/b2TwnWYoZQKmNNqlqr85QMQ5XsmvJLMeg/4dUhK0l
TpzgY+QiexLozVe23RNzA/hroTJc8GSZVzmVk/TNnBrRADfZfR9VzbszCYkO/tgorX5K8zPInnGY
8DjGis8spqNJk9xhzrI4aGp01JvuGHlWLeR7rg2xa+rMOio4C/9O+HBp85AV73XKLDBy94Ke2B2q
+DTJzi4l8YoR2Y5M0odLjnHuYxdk2OaXWLEoQbb/KIr6hUJiYihqcyZ5XvAfj/sida1a/mcIgb8X
/BZRMoffMYnuSEygjRPs2NDC3kucT9RclFc6yXteBXm3rg9EGw18Xe5+yMnhitH/+ku0G3ZuZLD8
cf/jLANqNFkwllJmcauIl4oYP0+U6d9MZiByZOdH8xYaEcJc1coLEPqKLY9HrUEki19ObrIVBK4j
8fCT2htnVT+AqmjhfiK4/iCE/OMfCopsciKidy/8sBoSL+lEY8c8q+9V0KMOBwuirYvPL3u911b7
/Ii1fw+4Y4GJB3Z06D0f21QDX2NMWE33X99Rky7nszE/hPkhPq/CJGxwtIaUlNdm0fLAvMp9rqWm
EZoWN7AjzdhZ8K8fN3OuPS/vt27zR3TEGhiXcGgsQnb4W/1DUY4knn+an0Pof9c7Y9isrEO4I8Jv
E2LCDWq0PnTPOz+9/wxrYE/fNLUqGyNgpv4lXqcK/GebwjKaUML7C9b+s74S8QMus1BFtllBbrzq
+1dbJOtVHF7ID3R3orNjtu1MoAypcXva9PfJmTAuEPmLna/nR2GACFRxV/mLN674fHOFVi01HeGc
V4pGEIJYUqDtYCjIlr9z940dp1+3rGFg08evh9kpyBRswPHY5WZ4KxLxiRbUfgaWaZ02UvAym1nU
qpjuIvTp3A6CWKj5g5vLLarPrEe0GdEZn5iUirIAInes1VADztX38Vtasqgi95KX8NGg9kPktf56
I3DLp49SDi+/7oGmm7S0f4Na8wzmshkMrZN2xL3w4U6acUJ13rwDph5U4o94Yj4ol9iVeBPwYKkq
wQFHzs0b/O7/fKMF4X5xtlS/Z7qqGy6zwKK76sYn+KEvkL+3QOsmg9u5ZaeW8tvSxtVQ0RRM8bXt
4GIlxATycgWqd8L0oQPpwYLWnJtgzZg1ZUim3g+jwUwCNj/7x/b1FtpNvOkEf6HGZxrwaIP43ybL
WkRHGMrVmjkyCceD1W4dSfAmZ43lUimXpupcL9dpD8lP4RnvNHvOcKwgjBf9SzvwxmSNjou8gcVt
ZE6gKafLOzd+VyKTgPeTRIoSDNMwVXm7B7kw9q3r1SPjxQD2bObabFHRDdfEpnu/i5ysADwdJzOY
yLvMt1zjbCYODPOlrgI5PqOCHoWE08v+eEO+zdycHK3j8g13CLTrZ3ZCTjkXd1/BrLEwKHAbFxZl
4LumnaAoTyUpq0up2MovOG6hxogDEgomOhznp6XVy2rowHGxxY6nJdKkLV3MXyma0bqpDmivtyuS
EuK10jBJslwENia6NVTGsBAQRd+Y4ZjCMSGg7yq5UgrOEskXctB/P9MYqC66ywU0PXdUqYYfZXgh
R63GeiTN3MKeRNjM3MK5k/aDSc3fz/pASjqatxtv2MX2SgxupaL4fzMRZOhUvllHDn6+6TRAXuMa
TJ98kGgml9b1W+PmsRaDAS0UPzro6rGEj8ALknzJYKnJI5k+PVkzV57C4UlyO7SkdUUBQLiMw5Ou
4/dwWiUjm0L4otRrdchl5PlSKxdKvsZBqNrzy131wxVR+Xm2kEgJyYNGnS/TSxWpyTZcZy5QgovB
p7cyjheaBQPLP+aqhPtMmu2SGuryGpfqSyyfzVCSvH3SEJQhgAJIlsxX7KzR+UWlRRdOuuSEvum8
KznDKtQSLJKdE7w7NucO9kxEygBQ2WNN8346R5jDG31ACdjIZSB3Owkq+iOwvXGRuRVwqd9MVQjH
uDWh6um5Xh+ZS3tqUAPTrSPCSCUZytkkpV8Q2XsrKNsTAWxjSQyRsdz3TA/Exdhee0AVUnLowomU
Lo4vLojrkGXch2lICR9MRL2K9CttxoALfaWyE2gf5wBetP5/n6t14ad2tfr+8zFdlHB1trrjU2Io
gaZUQLlPs2yBW0mHkAdODqkURFc6r/enHDMgeSSUq/3ycSobLlp3NbZ+a9MJS9WD2i5Mfn32BxhS
M0girP02zjH0J6ObzrT96t2drlYLuFoIyodjlbUoOHrpLhx0f0a5JBq6R3XXsq8x48+2vufzBS0O
gRZM27P7K8D0zLPM+58yWuGoZ6iLUVXpOSWGMRpj1fSDtyZCX05phaEEhyxewiiCP5uoA+s+RCXr
EfACK28TLKjLJ58+5jQuCnnrkvskO57S30ogl8SII95SlhwnzzUUYXQWtLtf+5d4Rb/lLClFsc6N
EaD/ze4TAa3SKTh4RHvnSSR6NupZTqvJqSkEdXmHTbbEchQq3euOACR0+N29b4W3ZCtU4XDa7Hlp
EhGI5TAQQKOqW4n4yKN32e6AzHoiWkfy30ebWgAda3bwhtMZbalh8nVx/i2sdxwud9iokKDuDw1I
HJLJoQYeAz9YDbuHdQyKrJ0Pyklj2ujxNuisrlsqp7/f6Jeb5ZOJzBvyUZIaEBaVQbSrdw8dsG7X
JUOhv19mg7TdhLm+FqXYXVCUvwsvsWiCA27br8XmsnD1wcgNHFkPruh2t962KgSWxhCqr78uxxRH
yPCd4uwsB5GBITAwF0PSESkngWyfej3W7oyhYnlaPY9W6OUBpm6d5mL1G3y5EsyntWbgjl2E15GQ
iJ6NTmOsy36jo0Bsu4hYL2FTTNXcuShYTLP+3L6QSv5eJsHJWzuJTY91/SoEArCM64+WkvU4muP7
idj0U3Dcu9Hhm2dGmtaOn8/8IgJ4DztvF3xQ0tTOtlcfApXTLU7ZyT442med0qMyZvOLGSbwfpRI
hDq6diZ1S3GbstFigvt7yV8vf3gtGSBhNUbDSQabZglA/WRGg/WCFBU987k79XxfdNILfKM2uc4G
D3UvRwoc/Kow/DkdAdROpHNDkxYfEK3ZBOdtqNhhMR1+t57qi5rzEsykLvmWuedzby3EYspKukat
S/qT+KnDNs5bkDW+BQtc8gZHl8R3kyDOAtG5NUFxtMr0QEnMywp6N9+tKJyvmfTJzCmgr2bnrCs6
yytTXeZKrcCTtpXFqagfYsw/QaEZrYbJmbbVLMGYov6/yFpp4ONRzOCxvrW6h8awF16+mLVC325e
NJvWX2Kv6gvDKpSh8WzgoYIC7469bNktRdeKYY0Uk09yry6XNA/kgSpkpJMXtlBJnKwAFaIoMSq6
fT89bK474mLlMZpElWqdzB7/BJlasNZ0Fqt7FLJWjzU/fCl8WAfS8oeFhWXQAU/eZUdPPe8cRyZO
QPwqIGHK+55mi7YGX/GOVAPF353HAK+OXWvzTnnMeGNeKPmeIMWz2pwr+nvsQWe9MELb2CX9p7y3
d10KlBJeBeVOFEeCm26zzRJKquXvD7yfLPxuxeT1Tt3U7MmUpCkgpIvVRp4Q/FANo1KVW03Up6+t
lEij5t3Gpc2j7NfeV45PgHH44XyHOc6oo05zsA39IDUVebcHntGG5yqRh9jh8nICg7sgvG5Kq451
0m9/j3SWueW5pxgnvVu937lXF4S1VQCOfuxGzhApg8AbbP6cHe0/g1dek24ePdQfs1sQCG+sk+Ha
MWT7NIAVSCKtZHLCzCbD55ETitCKYLeiUotmucGTRADNeAGUx8BDu9SmPytRwcX2aqGrCO0SJWON
7ygIg66m0b6btutlhIiuDdqbwmMqK3R1b7cwbu7TUGJUC6gTqTjAhfRXzqkIR1eBtCT54h1Gt1YB
6twRCNU7WleeGJW7Xv1RgWJasn+t1yzKh/E8tsMtSw/NaskQWx9G/9iPkiwCnTQBiX0+bzsPvLuS
oADP+y0GMTVNOe/yM7BUdnLhbL5j4SbXiIJHEUyCVgjqcbrqoD3A1fTZhpNI+H3Mz4sdEBuHK5W3
GIywoCvymAFG6ogcJkzbBuBSfulerKMpSTbt/wwPqrlJZqRWTW6I4Gt8ID2c8/HLTFRokh/+FMqf
Y8RFGDAC0EfPXjpHJNacPBNneHQhBHPJjHSRQVUn6XO1RKvRx6ySy7DLywgYCmzP2huGIRRxYnnB
0OuTcF0wVwZI2KJtQINoIDMT7xqggfWp7bjZG9EWIvbQ8HfPE19d3BLnyGE5mw/rGyQrNRbKgXcY
dgmazYqcFGB6pnB0eiDLa5Li5K+jVp0LXg4tw9D+8mGa/ACq11MAqFIv6JscSI3hIVHwfUYuSKjR
AOkctLRO+IA/jk33sOEfHadFaJVQ05iWW2WefEsIjnYNeDlqXZrW8EwvNcjC8IzxS4lfSqDmpu3m
YTa5jy1549PBBTXVd/eM0kgz/9msMnhsrBoO3dJlAg0GtTY5KXj95ehRCRFYksrGuOJlZrloUP1c
GUToQJsLk+NNcTyvg2Qi29pzbZDoRBx658Bcnos84LI1pYc6RozBvrw/Nu0eZo5kqi6Yjc3ztt/Q
T7wgHduYKsxYwPoaSL1wTMSnq2REBzCIDM/lC+GTk0nQzeAnOLkzor4yd4GJVS1MB6fcuhqo8RV9
BKkwqeGA/mC2Ul5Hjv/y/bnxtSBiSQ5TLk9t6kql9OTTtlvnhl9CzHFxzr8NbGhYBKACQPhTVSMx
U7mWrjzL+QsR5xxQvNb/+1OwCoKt5MhqpYF2Qwxua0SLk/VygmtBZFu/BOOYXFjjxfYFCYr8bNXo
ijMXSJzA2nLG2t07dO3/F4YtGpe+cGEni2MZz/b0CIp2uGZu4/Od54DvS/0DXUS4geVJ0KHZDoNo
RJLlRvpnJp1VO15x2Mie672NHGd2u5utRlOmPHbF/Zaq9Z9xjRyARVWNC2iF3ZttmoO3JAxet/bx
Q+sXdGqyIZg9ldaHxp4UMxbVvicMQrveQniU+w2cdNY9xO6nncIZajTSFirsGdEXIXxfxnRhBUFu
SQ6wS4yFOq9EfrF6Z9wtu6/roPBO8neTFhJl8wncxICFmJS+8o49udrY4c/4g1Mk+wKBpJO4jMh+
nezCpJaTgyvrgPMRMk7I3dFyGhekeaMYtorr7pU/g1oO+WEFS3T0Fa/63os7vQd2/Q5wIMfX4Ctd
wW/Y7HdKhQiqJqWrN881LK3GAlesvzsiLnbUqw48CTj2SURcbzYhan5jeR5WZWfoSZNtwASLFzIG
JycyuNemMRNHu9/do3XZNR9FJaojU8u6siz4sWQ+M71jsPuRp5dF9j0pDU8Qzk0y6YhEPIUjD+GT
OVBqUu1UcrZmG/OtS1LO28OD829ZAoC8JyqJUezg6aab9Q+tWGfmnfo0wtk0utJzB5zYbTEVSmBs
4t/Zi8HA3RAbcFZQA+TMmjiapdHS/maZaamP9n/BZ/810dZbOYw2U8K5BD0BZkmx3TwlZBJ1xG32
2OCV2O9+xvemg0TVmTPiQFmfiyde3knul6z8B+o1W01UukajOm82cPS+E6PGHJ/329PheBc1bOw7
gDJmgHrlB/zaorMaOo9RHHLn5c0IdrCnOPe1YyTGAQNe49AKgYiw6MJmiLRhBgQyyv0z72diJXYo
qEGJrsndMOpUXpmGS5RF+LhymSskWouof6TmVBZ43XxoUS4dSW0ZsJe4c3gE+gvH3uOCXnTtk13Z
Ewo7Sftj9Eol+KQ4bzg/L75PTaWgeT1IbApM4NUPggZZxtZkQ4iDrHo3+9eb23JFIp8KJmvMdQDj
cjVGacLjhdqWV7alyyJSJOTv5CJSPAOsJrQEoE+cJczJ5eyZSAsiFL9ijPt715f35mO75wnhnllB
5kwhH1qmbRgHpGZCSsn45nsycdtXcQGJCN5IydhbRM86v0mrtbfiD/xMWR/kgmZurj0x5IBXXqKf
HCygBQtFBVJsQh9cnDc4SglnYeZDFAFQMymaZdcT6TSc+vAZ3Ep6bw8/g8eo00pS1ngLuRNTHbbB
pIVp4X8tGCxe7u7SS6TfR3Riw7MgoyLLn0mj4Alzk99TVRZKs0gcgcpddHrXpmhLUv7KSO7swJEQ
3z4FfrQTd4x9T5stsPZWhGN9plkz7mwl9ZbJJIKwfDekbnkIf8YPo1jSDcwBQsMbbMEQ0UseXeu8
YaGpBdX1xW4F4W2QhyHtP089UCGXyNewwue8T1oErZzyy2WS+440x9ckLxd0TuX6L383CZ+SGzfe
SuymDOfwcjzmcCRFKgV6GkeYUfw98wxICSqY68iEjZPKG4AW03n7LnstezmYeNuOKxxdx0TZLpNW
8CqVv3nKue/dr8A4VdexCZ7SXv9L49U8irtcTT2h3Z/3YSnJFJP8xPoIrZAtClQri7TCTEP865z9
JUY7vyNBMil1IA7rtgugd+I/ewJ8B87DYOjBLFNNCrPutpy53L248NF4ND9+Trbqd2hG2sMlWEcS
eoXpnLiG3o8CeHDJ6P3H9yYTo5Xgk5Rkej+Y5MLIXG9eVvX4OIEOPsXmISWa5njFt5M+xLWBGR8m
56LOmSsLl8PuY/uAl0QHRmfyIAK6FH0/kNjFEV8fS5vmefanIucvEwLPLqTk96eRzp5ND3NbNDuG
y9PrHAPMJJR2ByYf8vmwVQJednpPF0Y0FgLBz/i/B+p64OfKoUd/hWUL+Aty7u0v5RedYivj2ilC
7Dt5QGknOjYVvSg7VIKn+M8oBtGMw0VbUjj6DAOnfiNwsM1FnZTlnUMGSOV7J9nz4nHLwXROm05b
3w+2oK3ZX3y8Lmca950c9Afg8LI4nRRrlmpJTp+YWm7XJ9CpDiGT7vCBD/70nyxZegxmcM4AMZiN
ZRAy834pAJr21Uf8dfRW2whJw9bhWw/6OVDDSixpbZ92BrFXe76seVacUFp68eS782Iu98RlEiTZ
65KzJPf4Unqm+5n6cZ3eCpBh8troriSlOKJ2tVzxuH78/AreQuKd1r04ng8VuyKdTvgT/zYZd3xO
+00gffldGyqs+1XmlEUQ1FqsaEhdQHGtabQH7tqw/BfkqFeSqPVkBvi4n4iYz1qoYqDoMWQAaWSb
luSmLUlSvQY934MMws0Xc2E0OxO7YG/31Y7l9j1SEJn/0efANKp6bjDN5cqpa0ndA8fT5PkDf8+7
e9lRlYbIZRjDQ9LKqx9ysffnucr7PXfZh32dhdhFS5tW2ppFurjFXbba/MteBudCMasN2tF11VQc
1kbWENFnULVfdHFCct5qpGJa9Xzeiip/U/QMw2uDfRvh0TZ2CXkCOqitY/uaN4oHgZInH7pLHhj/
yi/Ho7RcDlm7YaRTBf55pj4mZvqRcBkV50NkGONw8PuCT2TytFOVBg6UIMLYMZXZJ1R3viUcQBq5
voa1nVDhAzcCXHiCV133i7x2UbCdefJR6XgB3mxM7xOqWzBUnfyb7upzuFE/pzXRjZLStksQ0cJ6
6AKsGXqLQaKa8bSZ2xzVGcFAIPwpIKKCjgHhtFERrWQrmY3wzlRCL/UMsvCNHNAaIDh0Yq/StMQI
OY2cGlqcneyd3MQCnuiPflyryfj2769ihB1RkvKG9uE1uI/RYj8N/r8Uajt+Z7MNnYLWVgyf9XGM
CgsOvbKHEHkNHVGP5Aj4jA9apFWjB3cczObStyiRVNmd6yMQy9q4JzkJhJHTFDPilzDN5zod4kQI
advBxI/AxpeY96nbcf6ChUQjM4DQgOdJmO3LLsbPqo0z08nhzhRrhL0gf3fLpfW5Z8JuTYn+K5LI
A0ysb5twPjKVKiJ56aSzOkPANd6A0xAqb1as+1P2jzg5N9HK9wRj6WzkvE7vPBxhJ7T0Kq4irbXI
aw9DWWHqkNgJl57ucnQaR1fq7itIGzm8GEWs3xbAOD2Ao+hV2IKPzsp8L6wHSpDVsS7gub47fwkj
lY1h6OiFTL0GyDXNulWsRkuZngbkYgA/OxR70eipFKbaV/lP8dtAigyBVDExSCbeWwfShh//mid4
ihEWfG/gKzaT/p5GebVnLpUx0oGXpK6zBLDtPmUwbcNWJQHiWkwyJm8EnTmC7OuNv6fFbDBfCh1L
dqq48LOese86uVu66HKtnMihN7TVvdZGFu58YFmLftAHQl3EFWS7OJG5Za+d7VvqTfABWmvwQDtU
U40jcnb7yBg2G6rxOkbzYAE9qj4BKTqCJ33uqM37vCcHUA5Gu+aXtW49ZYp12Q20xTeiuWs+T1pV
PjK/ggXRsTySgLCfbiqSXpS1E6IvVf4tmQtLQRDP7SCuneOCawTAu5xqQt0heFlGajxT7fhYp5OE
Q7Io7hqzW3CAvoHOzYpFJbJbtPLAWSSeTs+PWfR+9dBbV8VHSRMd7otZJlbVTWaGWBSjHwJsRb3h
Bj3LqXOdoM4NhbEhDIck2wsEXe4wxxDqhcW5IVzHMIsANJsLfZ8q1YQHrJMXmsayLfQtHES4bxnz
SjO3athKHehWy7jZR3KakpOf2AZqDD+L+dguCaKVKXGoxkwY1JBYgNDquWegKwDb38/cXFIwvHgS
i/MoheIICe0LKOmZvh2W5rrlNXqkfZtWpW2i3QZmlxEfSjB1POj/9qBsevPLtfMZG0ETvczdjLjo
KS2TEHkEbnZTd/G8E+KQuiBNOYC0Fy24l8VytP69kco+oFoeII8/UgZbpJ6u0X+8fEyaPWcPhPYq
SvnSDrUPlG2aSZfqqZ+dzv+cGwj5Ngi1gQOJQV2GeLsdpdbQZUEKNMmo7gEcUy0g2Xvz8A3Eqvhm
vJ0AgaITpZBgC/khRAAyQW6vHjOJyuPCHMDOAaEE7ycB5A1J1E+tKHAOA9Xc6P+irnCt9gfhPVON
bpE9Ni9fGUiQZAPi4/2/YUl5QC9tuUM+rAkkjXe6PdhBTVHqE2EYWDSk3gV6hD0kBHyJjPDHa45X
2wlfIMf/d4HrQQyHdb1TOgCgwZKvv81QI+3zzJ9RfGO+xHb0TVgYopxPlLiqVShAaMkQj+KWIAwn
4/DNz2ykmLnjlEJfA6b2SpAKfzAdEInY+XF0/Hc9ju/RISrNs8n/bRzKz0A5NbwHLCYcXjQqD5eg
cWxyQiqQVewjiTWGhdfLUSFzDPAl5L+3SBBHq4ITBgxj9WhGgoiyWVJye0ZBgkdlbxQegOMZA7Uo
XlvKoDMRVVNysjBk7jRlz+4hFA36U3CxKl6xCAnLBhXGtF+j+suV+nIYPJvIGZYEsS9TlzmXcNKD
op/WQi76lFFP+cVfgB3JC3XGDVPolAtY5HFoPNwDOqtat4T8M4Tejq1bvaLb6oLXSR7QxB6VKiG4
LUUaAxOlkrUzLO9lr96mUD+JJGSy7XzvMsTCt8q79Q55oFKCZZWGHBAYW1SHfJI8a+QZ7EP7hcz1
sHObsmuorKCGxFEKF/rTxpI2aENslPkeZm6ZgOYS/uP/cYaCtK0H2G2fXDWr77dM2gWQwpES/GP/
ExvICv7OiTu1uCfOauPnAbBFW61awCiXu9LS1kfA070wMjdP7Nzj/6FFfDijhMynRjWk7RfFNvZP
VE8zqxyXHe9KKmvILLzJHDyGB9ebfErMfxzGX7I+IRXI3yn82u3awXvKCKHAB1ffJd+wIJPjBnzI
DIhrt2LK8i26t3Xs3xVEFU+oNe3MFUikO5g0OO86V8qgwoCgcRrjzcYkhvaRFB5sbSVlRXTWgbxa
27gv2fm1VAyu3nExD1X5rqsmU3KEYd4IougG4uTzgpRMLRbB4S1laDVSlMwq3gxwdJOwiMrsHV2R
UmBzj60Z9+Xyj7T3t91VVc8GqCS2bohPh17eILz+8+eb0WpIBO92vF75/Qw9I4UQ7d/y0ddC78/a
exm2Ya2t4JkRvJRlNpb7n8LOraldYqcKzEJhggPdNEQNgYbGytH1Of81wBjUCe+WtcPJrNEy2bLk
hFQsq1EbqgKycvL/5x9VMAle+nCxuzd+XWd2DiPTniD2x+6sRaYjLHfeEsvIIhqCbJsQCbRy77/r
sEo4UnISG7DXAAWaNwMoDsF2PVkO9yWe+FDZrseS0vcpnkmlsPE43HXseAbyK6liQYHkp95iHPmU
XucdmwvOFqFhTrJPkdYnx8I6fqL2CB/NqJCwHWpihTzyoovAcdlI36zptWuHYxapax/m2ZfPSGu/
9wjoNS0vPI/JM+2lt7FW0HXJW/BLROhBkvAGg4vK5YDAgkPU1p71A0ryJi5CSFW99Q+s1593IOTg
r+nG2Nebu1bUC2nGvlqAV0IjpL8BfogbvkcqRcHJOXY8lkBQwK5U0Jgl/njYGI2O/J5LHd+14w7c
ZWhtBXhAUg7mGB3LTHJz98zPOqlG4wzlDkEzWC0GP1WvjU3XMMpSjTe0p9MpSwvyY1A8xSp1o+s8
cWpR6zs4ucIGU70I9DJe1A2TJErD7BDPLV/b1lHeaTMdtXSjkr11WfaUu+HFW06dwFXpWgn4Zl2p
hv36OcyOQ2tbZO6FtzlUiJMAuJ2kkXMCho5ebJcC9Qqld5OYJ33HWyWhsgs4EwqJUe0vl9/rp4Ug
bVJKTez/bxx61gNEJfBuadPABwbjoaqXF3J1YEU5vnUfggepY+rt+YiOQROxpT9Zjrb2iFSWa4Hl
+KdlkYlV1AlDJQrn/FKCo4UBV2DwEX0hn16qhA7251hOzZCiES4nG3kStZdxNNDyRyRCXd8qoEin
KAcBjKrfpwAizw+YD9d//rFdlUCWu4wWKjYvkCUv7FVcgFh2/DFas+MC/CAskEkUAyHSA5htLxS+
3HvL5RBAnugfK0DbcVMqbEwYX2zeGi1VTVj1hxf2xMUNjvvz9mVRr3Rb37YjtzrzuHATE2n22gDK
H2cLfRkYzuKjpHTW+K1hdlSuud097N7HzmXAS45u5SnVaMT+2V9JPCxtkDsyl3pszsZWY4YPveFn
PnsEf4yBEIWGd4z7OX2ye5fplYSBYdd2k5+8jG/QNLUaNxIObpZ8h4ySgMG6ZpXlRgE5AjJMSsxE
l+nJ5EcI+s53utaZa8AJ9GRyfmTO/lD7u9sdrMixLz7lJoe5pIv8FMWtLkkpfrjErizr5FU4YKyE
FjPpa3kSkDXTPXd1h49A6aW1I4HNUqN3cy8gBnIp2+2mge1QQF7bCXX1V66ephjnA9CvMNRAUm8N
fhtvVxT+8AW7TtVh5GqLklCTe7kZEJfKwL/A30ga8bvk5fgzr00uo+/+4MFMEUh57jdftgIPOre/
waZaSUpumyWSNs3wNAIu6g6VGNkY+jJo0XfSYTEph9XEcVhDjqgALDXQXXFuz6MACaHn8ABW9gki
nieW0daijX3xPVxtTMvu01edAA6OTzvZFlvY/gy5mjRd5wTW9Qx5aNHc0GeCK1uIgCixpjyqrYyX
IYlgjpqUJM/ToM082BQCqu+60F6pW7rzHZlptY05ywmbW27+J3JXoXhL3r3RtQ3ca3/kxMbX3M3a
yrJc3SC6tLFhz6UD0nwflJF/mdHGh2RO/r0cIS/y6Rv+KmTAdwZ7kTUG4TMEu/7bivu0ofdVvqDO
gSgdBEWEKApCB6GoHsIyxv3FqS/cc6z9ZWLj7Y/6XJgpzUkB0gWPYFKVy7pO2z7aczbblcSkypa7
hMQciWme1vvss1Lu0CR3Wsv5dbcc58/+d4uhfGadWNrkev5nSX41D/Z3UcURfa7gstYpuqeR8vOU
bkgm1tHFwJIjvrDjUO3uodLYdPsbMsaApKj6RBNVCzpApTqkdb3czBq/C0rWeuxY5EpqNg+fF9mw
ca/tCVRjpY9nJh7blwck0Cic+c7Viq5FUjnz+f6v+eVpwqxsNedPG4YtNP7zdGo2QfVrzUq0IyJm
kq6wWjQUgnuAHgBnDMEZU+VjVUKMyny35Ozl6RNY8VPquTQDuVrpJsRTx/EK/fwW3Haxfh4OmoOd
7KY9piGP9iuv6eMhwNsieePxUJ+3zrbv8wKdPzduk7XDYmX0sAyTpBq5N0RChQVw9uax1i2DH2TH
IOsj6Qhk1qJ0d2yo3f4t7xiIzU9HzwE1v3IcByCGNP7aceEgO1tClrzf3qwafh48dNHRCr9q9XBy
iDPKfCM4zl+YJwYDG1BPVS0zzeDwTw+rbDMYZK+un2sMhhFtBCAnvDFEJwaKLjFicv+h1iT8QOnu
zk4qWB3mrl7CuJGXLJ2tLJRv+TN1bCEllSQAuwPaj/1hMpXl+Ak5d4ahtbSIImztFHox3gflYSmE
nGOpV1W3uTju0e9cP4fuE1NnilAA1qekmpxR6TdX8Tibmtr5KOSJ35VEQZZMyxxIpg1vNmoBcKnQ
sZL7RBip/blKjjAgdfevnZIJe+JapTzEPdGnUUPjIzsDf05szxsK+GyxdQF5Faza+XcevmK1eE/4
Qst1jUBtb2YSNxstOi82f6S66elFcm+ORNHPxdvADXY4z3tWI8aYwPj5VxN1UJy4Ea4MILJlycqd
G8/SBEeU6bSt/afjJxU7f+JxxpU/Qib0VVdgLmM6N+jBPQPgmVJJR5QVpdBjBjq+yB3APc0sHVuz
Y2NYoh+OqU74DrZAvtm3tJcF1+dR2ildEmDNaieJbnpn6nB/DeKuqSF1syb5fKelHiAFBrOOFcNP
wj+/lkN5pogJ+MtC6t7pvwnpBxPZh9LH+g1c8yRKXQlw2icXQHFM7GHnNYAN2UQG+QRyvxuYFyfp
/MkqM/8GSUE+4XH632UD75MeHJM6k7fcM1PP/bYaCwoQ72vBjwDXttXHYkW1UwL12ZE5Dd7l+48I
pXQQZM1BJpDEV/2DQlLOrgYyXVjQRTVVvbVZhD6Te7xGnX2E/z/YsrgyhwMk/MowO9O5vQrULItu
sG6y4aqMgtlcmDjOIpH+gPrPHuGnCzFeDPe/NuXXoV7tXEV8IhFJp/vh8yAz4fRFrmdGoXTCP12o
lo8yiteq0hF5xMJ+1oCnG2Gxc5Uqkq2Eqq1tZHm84Ojxj1p9RWw5JGl3XWomymmoVjQhRkYvb+5w
VyoMy6kwjBjNzXAfZey3p6NUtVTH0zdmpYjxUmQOZeN19UTqIw3i+e1lWZreY8XFBE2lUn++iLJa
aboZ6k+b7V3N0TOPon2pLOs+H2W1z7m5rg1FiSx29O+zVjKOesBBp0eT6Q3oUGPU/mYMtHKrbRR5
h00HQUs4ONNJkluSiM9bKIFmlBjAOGIeP61tpkzgArklObKCghYEXnyso0tRP40WieJIdd1wpm4P
ZbXOzlVNZCtPzL9ypMym2obLpWAtoIYDeikgi2qF75xecxnhcohBnUDYqMFSlVW65XxcyDER6vFX
tm7pL4M8z3s+vEkTwIuRe1k4W24EcjBODeq57Tme9ibhdsGNulNLGpahpBaivi3+3qBGcEF3ncMv
WmK6cuX5knK6Wh5jfuka9JnBd0A/VLtaOF15OeYUYDwfOsLb+LWzy82EJTC/MaT+NMBd5zAxPUWv
scvzQ1TSxdYeF6WX71avnMRrfNSn3nhUM+eD+2IyM2yV9enWMqm9x6hL7Rig9YYK8VKHto7yQ82V
LzNfczhmI9h8h+xvGOUk/qpIUJw77qB60zyE1Io/4+69CX6gWk9pKj/peaIq7vj96dwCMmYP9yGw
vdldl4E125VA3XfTLiNgEe8UcC6M82C3jTonlCj7Or3mDozZ04qzADJprhnrN0bHb6qyUdNYFfwr
5zuAS1EPai1wJmXDNj3AF2QEQZXyL19+YW/+D3KFoYAXR1+OmeEf+Q160oaoK/Xp64IqQxk/mIs+
zadfBKeieMXTxIrfz2kxkFYr2rqpJJ8EscRd2LlPQQMq5pOXNnLqp4oF2+xxORVnrjYGRLK3O2KQ
wgb9JzYvGw7Jn9B2Wqfh4xWJq7IzlPm7Zwq99vuCTF6zmDCKxXo/t0dezEK/lUa8/4IvFarwDoIS
n+dlibCo0wJYVZ9yT06eXizZ0/bJXGNZa6W76AmEro4L3k1EVXEGyfhfWl/LJ+5DEBOCFh1Mcnz3
xaQXRDYD5fTnXIFgTIvnSMDLsW6hniCzXv7zKhgHrhrEDUQPsdipbsnWO11tG7lWjHjr5aUzKPse
pDrQoU/6szBgcw8fFEV9STz5Hxkhkp7eoskYkXcDz3dexjxSEthkZcap9B6ZrPt9sJ6MwuTzuFI3
qqQdZdUswMlAf/xBdf93q1QQYjwM3EHD0bklcDSHZbodwQ6LAODkWyD2SA6EZ3h/3S7mW1b/ObIm
ZmEa30mD6gVephbv1jcg0vS2K245BTFUFw5PYxzzf/Alw3twBy3WMJu9CT00G0CkRB57cf6bvArH
0EwOFa4qApvLTnOcHRsVvE3I1QaR0noXIbCmGQDHDVVgXRgFT8Wm3vjJjF42ybdX6lU08KveFmhy
X26jcG91hSXtmjB2Pi6SVH7Mtg7YG8givmsBPDHJckpH6zZ2ejYIOCj6oGjuTGUDRJYHT3P8tRme
Nc0yeo5K3hcKQdazldu9IBSN3fA9iU2UGLzEBaAvBRqRL0AQJ3kcrOZnd7ZGyLxYypxwxqYt30yY
pXBdqVnr3NEHnUgTyNiPjMhKrzgmWJXAYFhOkTBQ1dqF57tbJVrCvL18tD+LdkRxA7c+/PGcaT7/
0/xJA0f+0Z+HljPZMv5HzqbfM+w2xOAQ1jrA9PZTAAbxThFAkitCnyE8CSGwB2rvtrSkj/9fIjek
vl/7TAV7Umx9MaJvYBQ67h1wFE99RgGaQF9NbQdp5jjmwVKyHGHSUnFRVFhuqmONwdBljB0rTUer
F9EuDwO/IiATEKznBIeiX01GBHxxxVeOHxlEW/mZQPUn1fZYaHR2VrXE26Edi74elfdEOqOJYxb5
gkCDE9MKQOvnarEv6a1iwz37F/7xMTHOOVuBgKbdvyP7+d/zU1AfAgW8Rs74eQcScSis5HMPHcob
1XgfWd8VHZy0JxuHpGH6QnFBUXF2V9R141xYEKN8ZFhIZCGmMdOjvH7qegpc1tGBNAOzp1+SJ1UF
Lr1X2fjrpk0528elRgXNFDtJwkYEvXtKKvR0kxxebR6mWiF7vQ0+j4Q2GKZkVStfIwlVSzIt4i6q
oYfnAa8VayOk6/vxoV/qLsAsqYTm+ZHgTIXUbuGG978VSpomfnvyxpRUjt8xsGFd07LEfE8jpVZ9
WNCDkug18MijB4K0nV/xDp2tvwYgr+1occ+j8LdIjENJz29gppK5TL+F/5iQKQXXEd6RzrbbSJvi
xLRvywW33Wl0XjSNgqKsGpdyuJexmvnkDxcH1LIGvtow4AoeOKzA+KbXdq6aQoCDOizRBy+uCPRh
yz8JgohTiHc2A3P6EjVieRjr0Rhjee+juu3Mp5Gv2uklvpeQnOL64inO1XBVAaIwuw06K4YbpHzP
+KnUIhNA49K8JgcKkQUSCVvhrsdmkmbey6e8szsi0D/mnMzzLXlGcu1/vW3QoV84ALBvL387HmFV
mesWG/Kcek+f6sDIiTxY2ufAbUCMNrfNkOf29mwZNJdN+N2X1cLoogx+Wxf93UP6uvTz8oT8Hwuy
4dgLCL57qASSuYGhszQi4ipbvdwIUvjODi6qS2ycPYmgLwbvb+gsqvEHffFM+BBt8ODA5KUJt7Tv
ZXjgIyyEKFxLxjxSePC813RB+nGLrT0XMTQKaSGfFPDsXCSB+BGLX27bQiCbqCmy7QqOHBVQ7iLA
uGPY4+5Ce6+i61r7S8krl+fCfF5VdAtPNEKx8Y56RXgSr/Ggg/y+ikgCwklujL8Dupc0LhV28Rqn
ySS0w7Y15rp6wsFVFWc78fJDARlNCSydk/XauQctJHsRYSpAvcBYSpQ3YKCLkdeGfrRfUZ6HPzeK
y4ZY1lJEFb9kAK5yPG6DEs4LqrJD3n6Hb1pE0SePb0LKR1rdXznHS5DgXKNCewUhfeaR0QL9Qtkq
4H0ynBtMRbbhRNo/awtHg2Z4sZupO34H5m+/UWzIa1v9pPWwaVRvsUqC/I1aQVh/SrqA0ZSerhNB
ErErLY7cgMF8TvRVQhQEIKDelBeMkpeXgtguyxY1gkPOqcdej2ywn+dYHtdMeMZo/CaWTPHpqRjB
Ht2FY8Cl9jyvR+FIZvB9IIBP5uWN1SmZe5alqwDLt2UkUEbqCO5omKvBxaUQQeLV4jutrDcqNFUb
8FsJPRqWvOGZ9N7+5cUZF3F81REs62rxDKpAF7cNXZVKJ1cQRoxhaGa4KRcv00pyBEeQQWN635OP
OY9qCK/XBRWdqCYtMY+HJwfvsRTudwbRBDA/J/NibbKGulo2NaxYh8X4wiFKmrE/E0L269hGV+1b
oaBgy4vzrc2Sg51/U2+z8E6Uk0jdTUzSMOMvKhlUG6lr+XzOsUrw3p0e09zq3A1ad5Vt+yyp1bFr
IyE9Mwz4iPosp91iByh8hOWHn2/b/xTSjxlqeGdxFXhEBFO/Ou3xijMabgquvV9mRWnwEn7rQ7Fw
PxWDCntg61C0fvr2v26d4JihWUSJZ3ZxfxOreOGe8kicxWDqPPwP7t0AyjDvXV76z1uXgGhAk3hX
3uZ0BpERQIEE/LfTSlO1Bl+3Wu6k5/wA/ZI2KMQ3kR5edO3qkn5LRkSSC1nqiwobYzioRLjequ0e
pZGQgbHTXFpocj0eQ5Tyr7v1UZVW+k1ZRU6JhqSfB8MzRBWcZ2WQNx7yI25wzaFwarJKQqZpDTHH
5/IByUOyXl4VOlISfHzJQyNDzE9I++gwNKFt3ibPF1E054jqllCkFAwFCx7WFaLVtCLkFH59ksT8
ppmrfqkGZpZxiXdnmUpD3RzSOb6VOYt4SeO5EaSVsPwYxiKvuDqBkoFJcnelf3me0ZTnFkmQCI9p
M7wYIjvbEm8Z29ZHhlMHEDvhW0GHeIlJmdVT6aUn2h98alrQwrNvWPXqfAhvtxeWl72JI4k1TZKZ
A/632YvtIsR/Xjrsv8AwcUHv5yqzUMKU2Mgmtnr8oGaJMDXkCVQ6VVRzf6BPa3/BpJCgjyqW0ntz
c0+bKyhEgX+9yi4npl5atqq+Grxsy4pvvPSsnFVDxmINUcfU3dYukPV5TOqWf3LvosziBuiOY9Bt
rS3m3KybKIEcApmLy2S3YkaRkPyX5WmMXSkjRjvq2PxxW5N4maMN0mkGt1X03MjDM4wX5m5G3HIR
EjLAW+85+C753PgL6Wd2Kd7p8/LTPZmG8vWDa/mtUS0ahY+NPuNZyOL0BP/LuqmseH8XpL0KBuY2
YBvdOAtzG1JnKCxzK/n3RNwBhnXhXPJqeorXTU19KJ2aXbl/X3Q5Y1ETUod4IBmvFuI71J9fUpJ4
IxyotA5wzF5VNmTysqiuLxp6b6FD/5K6/7LqjXgzHX6nB5g6vmOGrVCmm/O7RFu5DsUuX0SJNrKw
qbWdlPTFNMUFb7e1C2EZMGezKq8QUmCMc+y3NNsJsvK3rXskUoVGJdUwPkhGzkdHnJT38XpHCz0e
F3nTrFAeaVB472dfnIMpMyg8c81gpTHJ8lIQyaePuQj9wFWLnHwpOlxPdG0LvXFupHFJyavtZjMF
fN6PA7OqMFlQaQuL8+cqogBZYT2b/o17fqj1WEA1m5MpDPuEGQER2Jju/Y8mS1gvy4YmkBHg7Q1s
tWzCERRDXniOCJAiRs/wVPinBltwSwUF1+niu5iXv++FKuT1YjBniW8qyN9dxaw7yqW+DQR8vo81
+W64oZn8sXtDhEx2KsrYY/p7TqLDVQ4tqqhCeKvBXZSv0Ylt7yWZ2icAv7ONe66Z0iB5TplHQxHv
0xx6ojF13yj0ofC4gCN6TJRNDlFiR+EqN99FJhhcJEjYPilEMrZpEJsd6tMmNS5UOshTOfqzLQjR
cruoZZ0uz062OudklOsgDjUAuhwhBg8/udzI7DmqLsguvpS1TDhNIrySQaBzgvdYgucBy7a1qIYz
ztjyWMMc1PtWQiuaqwC9lGDHm4fIDLckmP0lJU6g1GT0KzgOoT1C8Wk0R9LsbUu1BmLm64Vc05mo
wkQJDvrCQqCuyKfJATezw/oGRIew+JiMEJrQ+GM84Qc7p6aR4CEoCs0MbOgPUGDXLKG73plEKNvo
+gmixSp67qDYfOpecOTc5AmOoA8YV8hMleOzXTY2SijqkH8JU+L7BorDTgQTCBrgPd3X0bFv/I1w
a8c/GcveFlnxMT0IxGHm9SNsI2jsRWT7Nq1vBtwjfLH1BFHqcTGh1QS/afnsGKRCrslnj3ouWqVj
uN18qcDmx3ZjWnvN2frd4AV9Z8ekrUNDbqmANy6Qe51YG3iqvhhM0lB/+Kwmv2IgiyVIlyO1nZOO
/kPz1z3Khf5Kq+ZcSzZd698neolw3g9yOA4HUSGULZgUrlk6pLGI043Mb4yVS76Hh3/DHEkL5qlp
/Ce+N1uVut7Nvkhxw8iALnv14BRvb7C2SONRDik8tf8/PjHcBzkchbFz1bLB8/FyCxG9X2ju7LoB
80fC3XmR0IiPDyPJAYFcS/zLSWa/xRfZEy2LCICKzwd+NpWerVKVYCl20eHgiXGj2Xxp3k2BITSq
Orh0k3d0JNnezD/mIqihu+lTPoODuMhnPBHDlSUz+JvE+B8F621qEEY5ZkjwYFKW8D5PD55DjPlC
Lbh0Sw0mwo6F3ciGJDe5q7pAbmznUj1PofEQ68AmsxYqcn2VyqrhbKvJgXZPtt/Fot9NLx4hZujH
IFPlCES69qKCW7phnZhxvTVB4U7CKO+hplgL3i9vX88cTOhq1y95xa4qTkh1afEaKPjkV24M0cS2
HR9BQEsBhM5eSA9plMCZIe/kO9vQ+PDzvsTfYLrqg9Gr36qSjiTEHtk1u81d6xBgi78xG84f1swo
9G7BEkje+y0ag+6EE0d40HOk+d7VMvdmmjuDftODg0LBBukl2xkz703yk1OKiRNx09DCk8OuXPsm
iIPlcb15uxH01v9dd5FKNF/5OBPwznDLswLHXqIi0xalXD6vcB3Gku6Nc9/R7OLPOiOpNWAy2Cxi
/SIrna5H2EkEZh7h0i6eYK+o8Z6yjWyCpxg6B/UEc5gVRD/Q8ezn0x9e7W99bKr14CMq5BDM8Gz2
WRyeKpeBpctOXUXf3v0bFt4ia8J2JqX0Rb0eWaRN1mTtJPBNoIqh+qlQqfsEg+nr1A/m6ZN3apsr
xmfYOxEMC7AIAzfrDmckq7J6Kj3Ysk+LU0yYIro2BuTQz9X/iSW9Gm5CtlEXyuDrHe4gdfzvCIJG
QxyddxNqZwvcLdlf7INtqlOVVGOXwDkLjRKdLR9v+00pJe0A4DuLIyeLyG+yp5GQ3+ziQuNxLn3K
KYLCfeww/HKfqIVvKrhJck5MSxXpdyS6nSYsCnBaEWQlCaSsi+4mQifNvxdbyIQqAmN5YRIygphK
u7Ha/K66EK1DJ2GyVvvwKVjvrbglB9+uWChnK174DYoPAg6Sg2NZ0QN95On9uK+JelVHf9uOPF9Y
8JGp083DX4SnvQszLj//ZNS19rHw0tgPjPQwTOo7mzCMQX4MkARJd52eor6TwXFVlOaQ6lJwK/B5
PGrjgd96dEAlrPN2PuI13Tg+ncteuJZ+Ui/Vrt0iPNXfPRkoVIUu+RZssKvSOZ25u1+LfjWvCO8F
b4vsiBNC/Ln0YSu4nSBay3Ov6sOGrRgFA0lMdBFPn+HZZ4kbniVqi3Zww9MMT3uSwBFPPMyhl6Rq
mZFtc+9EX8Hkl++YxLoF+NaYwWWj6l+Yc0N8KwFuD9jzYtec7kDw9IcxnCpu903ZwtGfDhI9u5Jw
qeovErCUhndCFoqtD2o7xtMCtSWkKg5LhQvE6qKXl/+lns9BwTDxV6Efy83H97ok1gBMhhBsV+Vt
Z8itehX5nBByQel5sIM/QEPJcVguoUb26L0smA179og4v6J8t7+XZEJ+8Ro8qAOSPfHbZWmXnVP7
1qGyvPRSkr/FdZhszurmdd4uWsKL4g5A6w7ff8Mo9h1Yp+WKDPQovOC8QAEBvOnhtpA7s8geEFn+
931/8wuxnjLdwwCDdREpTudwWq+esAPyHdxHJVaTn0IGTve7H3510PXEBDoGcXeUvSjG0A8XKYgO
eKPb0kTn0ea5zXOF1giZKGENfSLYKKViqJdnU6AGIjloNNWB6yumAk4yIHPbTPn2Q2cRinjZio7Z
eX/H/qUyVWiDQBU+zlQqeNyWc+F8Z074PIBiv9LfyR6pagoikWCw8I+bAqULW/97cXaLEqHI4U9h
xjXfElev3BJfLWo1qmWjpwCg985FL2VE52svsXrrLghc9CRA1GrxWE959a8drSvpf2wn3azLu6+v
iN7LymPSDYM4M+P+/FPhwdqm5JJeKT/qW78l2wxNgiQkhTcsWu6IVbwzIun7wH2VkITLszRNjPip
dUzZJxJ3qkOB8GkkeDxt/Ebycmp9qk9Ew9U3UT8OAyNiSALXj57lIafSXYd8q3CeO5U90SVozHW7
6s+Vtrde/WFpSv/8DZFE8Eb794HEIBAqTfdWgbOUQ+ZdMf5iCQHXLnqoq+hzMroimy4z3pidJ06e
T8nHSnjHvVFx2WHt3cvJMxukOU8R7CIvC+Ov4k+rFQWUTmU+5flBC8cMuW8/jGwdR6lQhG4mrMmw
zun56SmNTAHWNQVNxnaXiyjRXqf3mfoc/MDcFsPuJ6b3Z4dSAlqxZrX+a1D33GMXy+ANmDMXGB9z
1H8mOQC7YncaQuueu7xmmM2oyI/IsyGph/bz3Z4RuqV1p00BedIAkgeHkZdxWoPhbYhMKJonjkus
fdiu8yQwRBLClHxtZQ40S+pM9H4GSdZowaXBZnhHKx0vbKUXPTwJO7mtdvSX46cpjG1G2mcaBGHu
5uHh819NPu2Fk2MbzKbYN57LZt8toVecTkXE1cdPeUG4YMbmkfWUzoe7wrHDVzqYh7wIyjfzh2Df
o8UlkoUHaOUWUp0wFi42TBuUosS/9OMgp/sAtZ9fGGdW+Hd6jIoZ79qQgOhjzaI8pA1wFiGS53Q9
turn4fJAtyEvoGBfwCMbI7ad/9vwsEtGu010U7NFgJzpp+GxWSwm5Bv2JQ842Cfp70h+RfsEQ15M
Y5/ekiHbp+gd+/3EqD8WMlWDTqQ97CLnofBYLnnsiCVHQSp+rJCAmdBHR4d1G4HQe6QgONtNrImw
53rouVc7mBeHQXp4aBTgxYvVi5j51GBacY66jDJOpLoDlx9XeP9PWc2mcE7/l7qrPtrT47m6DWCT
8fpoL21mX6Xaxg6b1fmrsLp1rf6IAVbYGlm0n0ZkJvkATRY+53usgwWZ1dliRwBcSSHInNdnIKXr
bJHnQfS+2r5i+Td0cB/mmGUJJ8ddonVq//Ha4Mg3TYxsk/mPp39Ow3ffKSNU4bQHLiFpfdsTqZPV
xV62L3vFMrvDhs3XnOsIzOBBGvkMhj1TSI+5gVAZHw65uQnGODc2yf3rGFOh6/FIEXxGilTI0F/2
meu5H5ixQ717otjQq2XwCla7wHNAbjX+Azo6Sy0Sr5F4r8iqe3EKAOCT/sLdLc+hAyTvsyb1zPbK
swEOxfQB9mK18rp60iG4hVsoOAAnd1ZgKY+iaNLWQgNYhOdyLkgVzesNqv+ivHBAsZq8p9S5pA4n
L9Ev0bGSCmOhUQ0boQrJEPsozUu3DobvdoOGtzM8H6lw9LofVJpbzyJ319aglI8pK346ga6OElwM
DrAhZ8f+r7QvL+MBVPwcPks6LLUuceZE3+imQi7PRAGvDXbMN2aw2Tg0qQClilrCT0XN4HzEY5lR
vzIN/PRruW9Xm9X1YucjebGK5um2NGgdJEUuwTxp0Xf3vxpZW4yG1YAmGLFyPG8ZfoiD67EMCD75
J+mBCnQB/rQRFLzmFWAzm7DfizOA8gSdMxo3WNzo7vKhzy/GBJiHJwAdIF1muRAajABZOjnwIVcx
6AVbutnFDWh0VpsS1NmgULqQ7p5y/dNexEk64DGqcAHMaoq4aMKBJD++bkrmaL8w2jLL26vU+lno
5RRMni9ZcYUdsPF+34lczLqFebvhEo3GPeUf4RZcTSb9SwyD8M+wOG7H5kBQe7vrJCF61xGylixZ
eCGdmMSPR0TtjQYajFB2tOHKmW2PZNcDmEOJHCb/CzANtI36tq9tZhedX6hkWSzFrgxu3QESsWDc
CMKd+iWDIw+3hTOZA3/WgO9LGjNedOeYfaREtG6QaYvcanxB14guK4+QzkpJUPpn27qfqyJWlu2z
ml8dGgKxaFfbW8vHaVvvCM9X7l1tyef9COq4M9K0u0ZZ5btXsWrE/6GzLclEo7wVRfQsO0XCgHDm
ly4Hb2qjG3xqtgEy8pP/RxBAOHxrfiijgKGHNFbLSg9J3rTr3TUSyS28a60Dk6UZXvWyTO4Kl4uI
z/vc94Lt4eT6e6lL67mkm80Zav5Sg157v4cpijpGs6nMYYv3h4iCzJn3N1/eZ07/nyOi5h5lljNa
zCceMTRNbLufz7ekgWlIm0JL01OPJNLdWU7UoHgjQOrOznFDkF35sQa2dE8cXC95MDQMzmX6GM+W
yOQdf41j7aCQRjuS8F4cFzdrfNKTddJVUI5n1z4sfXrPUiTcWf2nVo5pEfcobCEMyO3id4YCceqt
I1eFV7YHexZCAX5Fn4mYZXjdpV3i5Q7JKjSQiKXaAA5ybQSx9Ghf/sAqo5TpLXaAQ8dHgTSzRNQL
KOmFhLJskPyLseiMZBDRdBerH+fBKZAbGyd3L54DlfFQR/ihbsNgFDlitoMExJM6++0RbJu7zHsx
ZlK0JkZr17fz4hYEH8zvbrdpreeKlVTAHBXHASoe8a8+aKwWSRPCqDIU17jTyYjjJ2HShcJK1XFY
iT/GiH0Jg1SNo4GD8p2+HmRNprn4WRJN8sT/3rQUpTf+4v6Oie3+IoX3MX4w7OTrhMUNWeu6D0fd
goFrSQvOSeOUlIiTUYz5651qZWrlk1waOS/lOiIlTgh2kUWMhQ2+cP2fOlf7S9c89V4/Gns8l0HO
oMDUhJRH7RSryq7PyQ1xOpBg4GphvpmHwsbEYWeuVOR+juLgD0ybvx3zzuzmeOybTuF4ULZnK/VE
Tz5mD1FiFmJo3kxXrosBpq/u227ONkybICfnx3mBufPvvhTpsB5P4QNIlq6MINi8ZbSISQteRHXr
8o+SjqR8Foyq5cKTxN6wenPTy50S7J4KG64AFVgqJm0UiPcTT4riq1LE7qN8UEcvtfKhEXvKQkZ1
IXqzFAGmrb60tucbY743Y45uSBvcKafZhCerA31V1PclJcHnyR6gppa4gZu1Eypgq0QDFT6KPLpW
fA1xdeyjG6nadfkzXgwJOo8mm2Az/slFISMzvsAii+pGT7SRgRm0+h3SQPVlZbUWxEoe1BNkbNEY
+HyilQ5k8nT87x1uHtjtOHvFNCU7uSlaUcdXKsA46YTHxc5Zi3WJYU1VhuIGzE0jWwMQk0+Ll+SA
hAtgAo93/r5zrHPud+FhsJ3M+dEm6a3PlCfHucrgH8YGUF0O3QGaWDYXcfGxBhwA2REni1yJ5bOc
w32SS9TqaJh1dFYbgY56DMtcTtjh3NfsJ/hGV8o+boGITDQVRjd/LN2FwYavgfk2DlihXmuUX7UD
T6eJHhu+DpZTKBJS9+Ps2nsuALobAhzSp2D0aSXlbZHb+ZOIejL5b+WSxEq5gb4Z6tX2UMwWuT+s
hOba4y4Kj3NQNMJ5j5BddFza8W4WrusiM+J7UY8KBSBhTj8qHVi50oy07Z/TMoA4GFrJ8qB0hBTf
pao1YnhD3PL79ll+M18zUeQ7ln1lUxiuXnPDd0+cgZCscTt9mslQG7oBxW+dvykayyttxeZuNff2
DeNZ7aFO/FQW/zw9X8SODs4K2cJWvoSLAWJHWCBX7v5yby7eFvbCvMw18l1RQxUVP0aDj9htTz1G
j5EZwb4U/FF8h+Tts5u63m/uIdI0oACM4lsU/f4cKHjbciv31mT5CTzJOTQbiXrUeSbRtAroiiF9
GNj1TRiPGR69NWSZPjdJh/taz+tCKa5XAW1Zba4LvuT+N1f7GnWmAANiZJusSr31VuLx7djWY1uv
vBx5k7ou5vzjSJJ9ih6V9iaeBgknCYSaD80YFsSlb8IKGIWiKMfxup3Cv72GejW1DHGJOdb78Bjn
AOnE1Ebm/UYbaybD6RAFYXmxlxOg9Dhn1N5zkKedUYMdCA/zp03S5f2i/syGjlWVLU1X7x4DRiHN
7mShRdEBRMpo/cT8/DU4mQfpbw5VDSqokr29DHj0szCG6Pc6wDBJHf6W+G1g+XfGnC7rMh/If0zR
AQ+u4ErelFukFvd5SS9k6qGKvWKMom5BUrUZuONy5y8oHu8vGb1ZTedFQ3kjmNPo0qeTMXkhagpN
JOdYXjrbYZWgJLvtFL2DdxBBFxEV+/GCdcQjXoGbCTRKZq7buR23+yxX7CzmZihqAzUUYNQdu3Xq
XMQuHUuaP8zYVaXnQGmrYUgcvLuhq+8YYAMspavjhVBa2ut3p7mhlF0wSZMHZUdZpNNXmIZwf33u
hYeReBoIDzjvI8wlm/kBV2l+vxtRF4K+tDstUAjZ+91V9eB0ketTh80fTIMthXu8uTZdVWbZQWQ1
zjz0A/7ea8lnnBLN0+clwKBVltMpqR7L4+BTnF7H7paPZYyNIf/NMe0ozv3ZVscC1K2lUEUZV7O9
hmzGglWDiExqi4Am6Sk7yizkRE2TDQgeN4e/wqKqZkg+hodG1W8STjLm1eA9w+d/KUuSqtgVg5gH
caPpkfBGzkTVdyTY+DRLoNEEkm6pCZu/Zs2tQlUgeJWE94dXYeEbYQaNNKp8LSLmIHASLPo9QI/H
Sc5ozLdP5Qspc+f1Rx6WvD8habcaS7iSqXQG9aaEg35mmUqkAjuX9Yq+382f3jFi/PEyaYWWtxq7
GE/Ww9llJclT3a+sMUkd4g9NLKM7jaSHX31hMlfKeb8LQTicLKlEJGudLya860GfjMalGXL1yo0J
WVij+1QA0UPy2md9Rtw1GtUuGM/W+CtK14qS9Uez3vki/eEhMr+Ai3xJ71AyglXsA+LpUSYFVkyt
s1C9kHwmwl+SkaQSCWT6T5VZMIt5AIRGs14fZfNrqJJg7uYfCFEUt+cfIS+l7K7u/OMrOvJAJs3Y
+f0dux+eook91EtDuCzEaYRBqFmR/0URO2n2BssoB0Z5xNsSi/VWXxFfTxbD1RU3UgFh4Uc4mewm
FzswZhc1tgrkZkM9pOH21aZkvNgPcglFl64uVcG1Poe1GnCXO5dpurXv8rLwNqxGxy/pC2upcMMv
IQH4EYIh2UonZOMN5rhKfzyrIG7SKUVnUb/2X61QZkqs9nbBAir+BG7foUHgiks8m1YSiPkzRFzZ
mtbsq2UiV8p8J3V/UywWO2euoouR/BZ8Y+1hBwp8FcFZ+cjZXdalixXSPxB7xg/3XBv2lz++D6jD
PIOeut+l5+m6q8YCuSRRvl+HEHjkBCm+x9GdwM/a6KihqM4JFmTWGhLLSMT/FzQJsOqwXTBsyO+L
cMIQF8GUbpJdoy1Y6wS+J4a92DTkZ6dAVz+QK5eEdW9XSMsyKxxky0g+Y2eAu0qXvI8JKHpibZIj
y/geUqICz5aeNoTIowWu8WZoOgLTw/AbVfgmOsvwax232s3vCZ/GkZ6EQTSIagfbLJKrBGPqh+Bg
QHKyiup9lV6yDeHuVm36yZt8FyLttgch9wxkSFKBAXQ+NBJJFg7DrvyuqURTJzxlYCw+QRtPD//+
l5UC7adMrFJYtsCsoHieAxJrSOY3TyvL6wKT4FtLBoHzi0g41OFCclBlw6bJGN+bdIkkpMDmsEPt
omNmfEq/JTWGJeBksMv9KpBQzo5hhmQB5iVGFnNETg5ymZQaIJvcm4YiqHUenvj443IgG4jZ6KrA
E++6ae/8Wqs+zwh+RQWNiqtXcO+xL2T6M5zYDy1z2QspVqiZXeviMVrhCte333G+QYp8Z5lzckvl
e0NZkaznSCxvi5PurJLRW57yFJvN6pGhYPNMkceUcnrHoorIeDuNuTDaTeHLjmCv47P+SxYQYEbB
2OpGUHwvYtR4wjSPjPkdhzqlVzEUCCwzOVcnQwpNUEneZoUd43T3quf1GDl4Ymt8Er3OnnqD0JZp
p98uSwuiyOuXiubGrEX6+F1LhYg+oosWGcUetHpvHexXlYxNehAh6XURZdLKTIYkux6ssxxmNMf6
Ufb/Ci7XbxjvCsJhcIpMCzle0qcmLq27mq2apVCigAMMfV5IWSN6yQBngMCDIAwsSpqM11DY81p5
h/uWpePc1Wjjr/s7VQur+Wdb45XKw+S6j9iJuApOYjM4VqbcEh1LS0SkQH52q+Rps8TAqCh9zs3C
CW+3TnVI+0JvFwKNFQspeEdxx5vQpFehIEty03cZ0DvjTOIewbbKAMVy4+vdrskOam2RGeFyGr82
/R112Ylv/s+yehw3qH6VPr8y1RhISJlh5y3bjHenfsd4gtSmKjyd54+Y7+Vo5o5TupJaZl8WNtxV
9t1LR4Nb8bBfVaRUXhceVVZnkPDCDEvYmXWlZFT/O32sBR4HOTIaouzp+gH4Kk5+GOJhexMeJKsG
72yx5lDs3HJM4Y3KE5t9sEWSN7Uz9H2FCbNvr9s9NrO1Wj5wndgWVeIk4fUsXDy3ltQ8shMDpwze
GqPz3lAnQsEFcmFSqrGk/e5YaWtVzdQRZLW+/eJc+c8etVIAFi3f6ML8pTbdu4C/jJhfqftkskT3
YWSYA7AUAgFnEPSQit+uR0padVOOZPFc/f4+rrvoT5SODBrokO4PwBAKPrgJuUuYgICrhzQviBIT
vihCdE67Ho27ozRgETJK2IXVGF2B/qXeVtRaEI4ZNXvHXxSUo0/XF6QkpsWm7lTExmvpsMQsgQ2M
1OeiDhlBfH9C+4unc4R2YCTLVe+MLeMrwuFSS95kec7QrUoQ3DfGr2b57UCeXFMb/y2Z/1XpkizM
K1IjTbKrnwBirykdGOiMAFSnIIlAeVn7zSxCSIAmIeoZ5Y8GzzAce2spItVlBSMn+uqzMlMO3Wzz
FG19kWY6CtJo0w1xzf2umsFdptzbHtrBE14jdcxZyxVufxNH+byW1hoKaZyYLb2VFG+OnT0BqinI
lTYJOeM9L3iTFhuXVc6YXtbLy+yzxu/8+ww/ESvPOQWdli7JEvrs3UM0AIIMFieTLK0oml19u9wb
DrpKaAaF9xqFwD8i43wMI7rUyyoFqf0sQFM2O1C069iSaB8xPyc/g8uf04dBcQeZfyUIS73GyF7R
p8d7bPCUGz10rPoVh6sNUccvus5KSaKTFQLuVm/3wiHIT8y5MeGLGruWXgYE3aMlkQ6H1lno6FVO
lhk0q3de5noELc6bLcynskLJTcWiiFJisw17zQlrq/oC/hmcPe72gWOa63aesX+bYWcv2jknkH5Z
ma+L1ZRxoGIS8mXhjgAKv69odRYb796rp2Ux0/JEghgKpCZe8JUO1XCFkDG8B6j/0xnP0Id8PX7y
NFa+6tAqbSNnRQ0wfeiu/pIrZikFtPLJwFx3f9/mMJRBepvMBEzzEBzkAKRnhcX/WgnhVQqP/m5p
pFnxnSNEzsn/T39PfEXKLJJA+fypEwHTJLL47NdrDoV/klECSjyZImNSKBWqS8l0PfZp0ZSDY1k7
4jdjwHhtw6fe7X7wH4rar1Sc0m21/JFX8hWRVbNn0n+pc3laVGZxjSLgRbVzMm/WbssRrP5f+Xxm
oWiu8vJvw2qZPmw5vx8nBt/+tMlGewxGQt5hiyg/HkX0XpvtshRRk7VZMOCtyK0WhvjnS2qtixW+
jX6qKm/o+8lB3JSVJ+mjPIT7NBkpZIO4zBEry9GxY2sprhIpQp63FUNwheNokCeUZYNgBSgYe9KW
51R0eJsWVLrv3hdstEjjrDc+GHkkGYK8oCQtGEGJkCgCuS+HWMMbrXvKuJH3YrpDo9sMx6TqrCs4
MYuGxIEUaQXdumKsh/CkbEha/lMyebSU57IMcAYg0rMzfQ5ouLXFN/Rz9ZJo6lrK8vUFzgTKBf9V
9LkuS/XWS0s6yeLIucPbghEhF/ZB5LcQ9WIPiufM58sDoUug77FH9ty3Xss3F5XBzgx0WME3n7jt
oQgYXduNEDZv+XXn3EmnKwk5KE9TB9MMpoIHps5Ol/N0fH9x2iBPajceqo+5rbTQ/ahUWU1XEALe
bN3kyBz9ZSue8WMkdjeR4XaqzaiE+7u4Mc04tDjwCwCopcm2vXRluTm3AvF0AQDCgFIj0kzlRWTj
Y+H9cQQIV8vLASiRAYxCBb63azHqvyXcvWAQZsiH2fRwqMWFyBYnpS+YvCAfFPSmkRCkSFfQgynf
+cRTpjQpkUZom7PMLumnHkqAQerQ61HBVT4JJIJ7vthctJRwjPq0lqtHexWk+B6ZJYDo/kKMV+/H
9NuRPdyikdJVUDBdsi9wJJo+H+CiVK12FzBCHk+CCx3Dda2WS+/m3GUwN8iq6u2sO6dpsig19EpW
ijYcOxALUKQvJBEMsaKiuSPCS+kfWWcKuV1Oz3eTmQqiO72h2oxIf7A2Sit00Umhp2gdk9J1TbN7
Fz7BjcL58Og62l0wY0ecZCfH4zf9LJ7v/YWMv8IonUudGQK67dRvhC9rcBofMVx97QeMvp4Tgxjo
SqAM79H4LVqXalcAsj4jbZEXT/Qg0sePaSlRtRQLi5NA0HyVPNi48epU0I2Yqp9OJfMuoBHkACnb
K9od7iY2I0Iux5dbo2EakaAXNTsZdbShZMC5lLYhoiPjknmGV9pFNyWKoQnIh9L1xuEMh5QBsas3
wJq+o7SjysvBj05jJj7tr8fL8XyyS8hX+uA0TZ3nUNDqwiRPyK1QO86mwQQf/wYEyN9FZ7IZ5Ldc
VapDx6IDqbSY1G97NQpT7OUwOsPaNjXqY7BoX3Vx78yXfI1tk60ax3ET3OY6u2YyG0qz12gNh8sW
n6E4ViZftaicGEL3FKSJRLfHtx80wm8xJMbl95aHDVPvKvnHdLaER4viY/gfG+Unnx1Y2aORM4D4
smc4gosg44jQoj4T1Pkvjp3T1g38LgGG3hqwXU3G10rUH7qiDtsZgxocQrxHnvKCQ1ho7LNhRRXX
/vxPb9INoDcmxUPCyM5UDLEQhPCLOtKbVWGT3fcuOIZYbzuT2ywHKQlXQvJ1VRw37+HxS8mZnOOx
LdtjkTXsM6M2euoPPAEch9cxT+RN70XUDq9/kB6oN7ttjBiij8xoKXbbrLNdArvRNRJGz4HD6UFm
99bV9dLKnx65UUp56YTEXNdO4DggUqE4QL9BABBbzQyccvJ2U4S+3fqRMGJu4WFTLkDLZmfWC9WK
pHl0ERlGBF5vjp7Mb3W1dI93nsxiM9vu/FgsJXXSrJHaxpuKa7gsPSQgskJGMcSp1RRs0qwQ2h9T
wCQYSTDK4bGYbUOZstV8GI9Fd5zFI8edWdYLLXNYZGbDusarQ1kMyI002V+mpgCOh8blN+KztzJT
bsoroiHQeJqJ3Xr5Kz4fhZTU0yi1vyXPD79vM+hkCbyFg/kjjY9Gx+wDOAirRbE3gKOChAIRJ/6D
5ePgrotfg5UcTgakR4ZVrU1BgF9RnxsOMuIYQAwy3xm+DUuO3LevHxqXX33GsmOud1uXNujCabNq
XRbSt9sBiDmpME9hKz8by+A76NM1kdeWP3qL00wgRgEf2OmSHq+LN0VFam9mYgz92xRGIwzgoENZ
SY25F7s0m7ksY3TWoYk0a356Ggh2Sc6AuYrxSVtK4meg16tU//abLJ5zhfpIMswW5zApqBbad5eE
rIaGGUb1K+CJT7aiQdnnTYNJHFZFamId0AZdFVlSGaXCdjTh0PHgGEGpJhWrT78j1Mgu+4anOCzM
NxnSJr4K3WGMx17DZvSZFE3F8qxZdfym6xAMPmSS/GcDCwiWXJsPpgxKd2G2pfpZt22audD/40fQ
ElxUzSmJ46C7CI9/yPiEivFspJhSJ99mMuhJ2bqFamhI1iwc9BKqNR9FtzAxQoqwAeCaO2JJb4Gt
JwO1ez9SlMgBy9EMnVBTbE4PrkeOYfmq3EBfzzOM08IueFLERgVzfm9UhN8WBtKKm9dx6WCd99L0
vCAcFIclq1k83mhoU/XjZiu3BA7TJMtgio+lFniceggcNlavC4LrLd9S/5KWHBOVl6tjhjTKRlYH
V38OONoAUIUcKmYn4p4YSs9kBXLMCvnGB21xILFQJwpV9EpRqjBTXcKKx+H9qgGS1uRbaD7vk/xr
tJ6iF14nkyuppT6MS7udbDkaBNU3iOo8f/osWyPhBrOUBYdGe2n6BsOVL/UbB6VdjUyFdAHVMk0a
Hh5BiNKwo0EWSkZLj1WeWtuKLHKRfqBgLkDE7zxbl3u6MldNAKwJRbYgnCjYisPqhNuRHZ+WCtW8
zAEbXY5X1/R5ckn3LXcueQvXrSUyJ8CSpdCCXiMvXoc00khcw0eqkrCXAfmAwo7+xGhnw4Vfm0FZ
AMIddsNSZzqjPfW7bXmpzU6m5nRZ9P0pOXGBUpUX6C8BZzQy6tno7mqetzGXWa0wqM/gQs9LEeWG
+AFQy2+ILTxHFC1daTS3s3/6qdEK7oKXvAqfc9fa0Js++Ez7ZeYT3K/PpecT9EGhQAn57UbWTuMs
jCNkI4sxlLtoFG+yjQnC3OXXGPzdfDb5sDqmNQhTcKxKijXTdPXgcYV9KIwRXHPbwujkXqhm6jOA
DXoSpyTHwHK2FLoBGqSB19qxLhBUA3aOo/BLlCUUhyn+ccmAbMO2ShxgwUEewVARzcH6/cs/11eU
yABCCOY84+B2y19+kbk3f0XXojtmzAbYpemp7uBfn/MqqxRT4hTlF9YFrStzqwF889TZRb8iVVWv
TWuz0PS4iNYE5FpGFesICXq42guIA7XazkeV8bRCQKQP7mdWRyUEG8zENVZDDd0zIBK9CY/I6OTL
L/e5dXOIfLjAZpXwqK7AOC0nmofzEkvrfg+8FhvsHrQEOx6T+CTCqo78ajrSuy04JNeIffv4UF8p
yTatLqkq4XGblcuNXt/RElHJeJdWue6qonqJw4dx8qZ623+QUOYmCoHzxDiydvB3t8iOVvX71lSv
3rbwd7BYNNqIwNdms/SXu3cR4bmHlW5PgNJNXiOdmNrkv1RLTL7PCwdC6lzza6fPX857JQM7wN4H
kawms/KxMswKooMeRkUf89QP3nvP/dlMEUElsyIP+ce0S3rdcXh5fv3i5eJC38b6t8ud9TidP7Vf
4U8CMh6KGffZ910qUpVE+lUTmPVSzCUnff+6ny5Hq6tjyAw3zHo77XQ6IqTg3xyR1oepfOaieLy3
Gr606f+A9tCkREuFI70OySoY8qrMziAoT4Oq/MuiYSH3QzjmXnQsKqt1JpJyrWqmKS6pE7KkW31m
HNTm7txeQaAwZgI6cY/ws2eOk+2o0pUMG2ulT3ESej3lrGls9US4bdALsIyb0QUJcqwxAPo5L7i4
mOij2oQ59iSdZxWZPRVk2UOlnJvf9J9tSzhpBI9+VBA14TA0sPezfHCtnITOE7AA784OfcDbA6fB
mKrqizekqRLCCAggkIzUusPKgrothoImsUa/42rcCK/M79INs+YdUt6AFcCoWKuFpDoqU2Yxb6VH
8b2+9AJQhqMVwp77+01urU/5+ti1BLUYJBWFMdxVnwqhxw3Q5hZrnu3wj6KkmOqUgcDubocilKiU
Dn73LOBF8QSP5Z0GLlWEAxLZQWDlEPCyeuKj2zzwVTH7kTU0MFp9R6MUW5lTM66ZQ1z8jhW5cdIm
fqyejopUYGhYIp9SrDCxnC5x2xibdZC3iAV8UlzzfFz9czJ43qoipeLnf1/74z/LAubjnA2IptZJ
CDiZ5jPlexCCGOTzfiDyDZQoltu1vl5Th/rK8PWznszN+ejFAkGCOfL6Qr5VwVYxXW5Sw1wbEBuw
7FZjULIfEGbEnkMB0TRKsa5EOy139hjmnPh8SiLVSpnG2j+8TOPbg14LDO7KAfOGY2VeNnFaO/Ue
32ERNtMwjSPvzCV4Y+QhWwBhvdUZKceCEgX9JSA+8srIte6xIzt37bUEYzi5dLmrg7Me7sWbYPXJ
q73t6TUU/iWdVGOmhmaSBtpkRNAblMfs15rgcf05JOQF2gy9QYmJM/3ug/ooT90a9f/E0xNg08ro
Bj0JQVqb/cjyjBrx+wBOE0ryJw+pQ8JGs0JOLkiClN3OEJEwes4N0piSNHSFsYfEUWri/4wEdSH1
h6sE/jYl947b7PKJIi6laKiKn1kxgcaO1gp2281af31lo5pZpjhDcwVI2JDvIhhpLdb+qrVdSgcO
u9EwbBnCHseEQ7kz9TQWiT/+mKpweY9PchkB3gj3i/tRhdE1QPusl0rCDh8tx4x14QJRGA15GFDA
bzEK4bWrntsnD8GP33mLW/eqo99iRy3i4Pb9K5fpaxEAwIucQKA1tpuDHGmArVa+fdEcNLYmACo1
ZY4ZKqG/vEWpxb5i5BGvhcYevJ9xv4hlZ3OPdk6j601yVeec/+qAbJi0ooTnR9yYS14Xn8Gzf4RR
r1C+f0CJqCSwxvt5dFfb6xb4xJFzXSn1TnVqXyAN73WWDCWVcczxpkw1xRMGwyomTe3OsOdYdjw/
Ehu/EMV488+UuaIj+d034L/r4sMcPfqpK2yn6sBuJsZAeBiEfJKCS2p5UNgolbpI230FHQU+dh2x
VY8YJscPu+TxhK7zzR1JsyjsJ8dk40xN0g7AP5/ppVcxl5lkxzdZ7g7DbRbsKzC4B9VIZ4ezdwY7
mmOLOkEipAkcp5bdoLsL8tbAgCKhw7cf1UWtna9TZ3vIzNbh5aPL0KzCSJupmWon01gFeVhTu9my
94d9/VEzyNl2jx2mMMh8T73kcPThQnJ01QrCOH1kIpC7apcaMygqgMnSu0zrtjcJFId5+L2aanAo
xyyBJMY0gXy92lIfBsD2w0tErAGskBzzErOpBN6DuifkkF2khrm7DhjYu/blo6WDzcydc6pd1Fl1
rpLPE2i/VpI3KdcrYmCYnw5VsLwmwwhvgJp5A3AncNT3L9Oij68hx/1aJzysfZhrg1glrpLZzGiZ
FWR3fm2ky/Kp1tghq9OGf5tncAaHIWVYTAn3OOnRarFfMDTp4R+x2tLCxDMiqo8VZXxCHdimAPOv
k2EMHvMgCYO27gRUL6NElx999+eYEbh4ZRO5NpR4Uw7hiHAsTXihbU4XfGqKheyKR9Xa3iWZOVW4
PJLFNVdjI4xI93wW/sVbaniFQSgZiTiO6iL0ftpXaS/xhqLJNY1OQ+04CCz3mIT+ZnJyf0gbKWjD
9h+pxshard9AAb4H2M/OMcEJe5BCpvoeyCK8r09Lymb4Wdo78DW6ukNtbG3E9mKTFoYoEY0yZsN+
X5LFYOs79QiU3SwpwPYXr3OYPG3qDPgTdbPlLRkInVHSAuZwGF8T9mrE+VDn5eLhGQx221ejSWd7
TM+deT4S/N09jreQi0aQiu20twu/p5sYTYJBZuOQaaSmp5j6BlH3VMld0vOSVivp8QjiZPclns9G
cPJAsmFucnbKZbHg8YWgJrn0266Nh+pJYauf+R3kjVZ1JQAAbkuJuXmfoYCoa06a5W141RK0lHPn
Q9loQ7BLnx7EnI7u3SQ5WzoOIIdRUcQAuIyLMR9CjCvBiR6Hqur6rQSWF3IXq9Q8QknHEz3JDPFL
5cgx4BgXZ3qdrp5chT9btkyOeAmdt9OPirj88O4kKLc3JmdLhZ8aFDHYKIeS8hP6eknb6sBf5xAm
DLQxr9eu66KBSpRPyHKXBYaawMNO26dFrEjaazAeCfp2ef6TtxVJ3RA2eJ0380tLmkUeVHWYDv54
y547zwNJVhMOZQLjIzcBYJv0Qvc1+abERzYQqPEkPqumsHchEczxqB4X+tkeFHYs3QbCva/RR0Rs
DRPWj4aA+QovkMPadfJkELVkOD+SfjpMNSVLRSUP0f6nnhijz2MAcpPFrPFhc57enYlOplnlu5eH
YyZLlZIWt+33xoDHVPebgUcNmd7AyAUTS2FoGYhdRp+H3nlCoMleM8IP3MypvrBiIWLPV7omxj0g
mEqggIvDPkjsJ/uabn7dlNfeIopt1+LybY8lYrTCdXx9RvlsKC0Ick9CKwArpuch7rhnyBSQqzqj
9fg800dgLRN0Ojqe2dYrLgXL7rc/+GbXqWijck8Mwv4Qp1O6cBvoS4wj/nL8ajH5kdfRdCHL8TIf
4GryuvYj4FkHI68jbvIhZ1p8MDyFEN6eoWPs+MelYD4QUOhFmUQ/z5Gb0k/eXl4p3LrlCeClIMaM
u9bgX4kEInJeEa7+fjsK6tuibiTtnLVjVXAWgX/9m1/4sYLXYqCH85x0QvzWw7QdUAkR5yu7HvdH
vBv0V5LEMLnPF1W/yInsx7alLmdqVtCFFBj3E/qlsPuhS73qPkZ6ILe7twmh4p8CQq4l237trI/M
HxDYo5jOVdW6JW/0k8bGI3A5k6sITG2ZrsmZn0PAif6J8+Y2vGi19YIfFpbPGahDjW3BJ+sUbRPC
6Xa0REb6ynB+4+Nkhlq6cfnda2nMcMx99DwXZexB+PEPS5InFj9zYbnmkXcCHOkIRO80eJt1HZ3s
sU5LaN5paRLaI1sh+YeaOnphj9lSXzkGx4K54AzyDPHcF5F3IX86vJCsRGmsBIo7WxI2kTB1XZir
5HE2FtCiU98MDeg0ZhO7FZRS5KeE2AgR4lQ3FTRSaXZ6wx8dJVF4fmEB0q8Jm2s2JCxGka9KDmLJ
lZeOi+UvB6wl+Snto9yfqkgDuWpH7BKjjck6zvjLa6yRgBJn+GudpRBHYeSj4bJhwZE1WNnYiiRm
ixZozCnyUbSAJ9NRGo1uUbVgJetKW4NPP+BZSHLqc6aEb8bj/yvf7DrDqzEt5iIlv2PMHoRoH6vy
fi3sMtpXO/A1REu3N8l1bj1oxWrZIsirmmA6GNKEHBWu6udKPEimtc2tfdx7N3fxZpCDhj2J65OG
jcNQOOQ0+NT8QCdGoUkd/eeRnKyvq0KoSu7IxpCxeCQ4yzPt8wsfryHOpjvgHdjJYYaArP1ERPCS
Lxflm9XFKcE0MdEcBdwjiaE1YbN3MaPgu9dumUH4cdvxF75jsrq7l0/oDPNh9lSaSOKKEG+D/Rcx
dAARcUjLKPg/QZkcuJcRwBnzuBxWqA8o2BazXjb49jlbYSjMsWbDNCR3PHUeE57V9j1K3ejyLfVn
Rc1DpKsau+vu9BDxxwdcmlRFUR9pE4Iwxk0uVORxJ6ifzPhBN9bibJ7LCgw6DGl2fFvGnzdPSQCh
eeYL/IrpkqWEyo9ME4de4fn5Vz80A6h6aEHvIJKITo4RUzu1rB9KsU5hnEJmxMnqISXhUgZ8xXVA
cmHcfmrqVybP3GHF5uMvPVqh1mroRL0mffodPF3JwDFf3W3x9AbAR6OBQGj+4a1pfli6w7HuZstq
L5h5t+KifAUwJbPTUAvNKcxBzeKgoRzbfD9ZpP3PwNizODRWpiXo1CiI1kvAjRZEwiCLy5j5+yi4
RTLyTx4dcfh8BPmRKXlv+rd5WURzWlLNPysflP7sXhmdWU9TI12jYry58PaHakXvkTF5IzvNGdEj
zws3iIMt1lxnNgrQttr4ouM6Yqwg4JDDnYE7qlYNA3HZDcME969jqzwmBKrQsjWjn4784cIcK1o7
QaWh+V6rgdI1qz7w88LcLIKz/qewN5nZJpct9yJdU+V0AibwkKUefqqHH31CPBG1L+5cdYuT0ELe
fvDAUebq+TwGV5MSxw1qUqlPgVB38mywk00E07sAK5V7TzqjpZhTH+3ycnRyQJaV12hI6NrSDbVL
PP+NdQzZXa2nc32Eu1+vgsybbzfpu+7dIsY3gl5VG9EWPA4dZ10LCe0QrD8jR5Gm7NE32SQ68gRA
/guyPkXEwJfeJI/OxVloL4T8rV7Uu2wkpGZSigVEyKMFO9JL7E6JCyOlRZDO4nUvFBrQt7q1xF2W
yKVjSU2RiikvmMsVavSriQsIqtlXcWfPAnJJuKTPGlFBLDThtNRUmuaD0SRupJcZHucXNNEze/Tp
35C88SNLSyujXnFp4Gib4NIo/pnXuVrh9f5NhdCAhPtoz+JdIK/I4sOTz34ReJSledR0VbA7vsIK
wL1vmhLPF3I7Un/ht/zeF5RnA1eK8R/a6f8T5IYmD8ar9Fm63m+S0nluv/vGAvLZCoqWi2uSmZvn
0NKxdgh6xBTiyl6XbpI0W6TVZiODaWj6tOjsEgONu6xQQt+newtotCQol8V+Qp0HmtTCz8d8MFet
dZSXBHqQuV2tV1OMKGIQf/PK0R0AferxBsbrzwpu4PGy/OXIFw8GgHoWIV1AtI8xicmxJs2J28lg
zCHtMFINKr3TeqCKaBBiGgNye0w1yNJciTasZ7KlNfvHlddPXayOApJG62GgLwrAKFMFeKuI1Sr8
wSWMMTWNLJc31FZtARjAKtPDQ9RxDXfmcIlxCD6XirgVI7vYDxJu2xYwtLe7cVvqr5jDBGFfIQRe
hwNhAoqyoS7K5ifhswun0Bpe1m4RqKnt5KJneffeLL6Pm0kbRUEj2sNXuI9p2roqSzWmy1h/oTJE
fdVNT+R04mJn06zrqMbe3QswbFQmKxTfaq9uPGaiwG3c3tsV1pT3u1JUCJ0DLqgtJqS6+MeqZFhg
gROmAfOY8jQ7Pz2BgXUjGSBp0S/AM9vgXqgyIFLKfvSXeQsjsQkzviBeUfuHXOLMTDI1wvWhU/Lx
5zELrxMPt9rU//HR5c2EySDMen+m9LgPVKCfFQvSTfh6kE5uZwLl9Jw75vUCA0Wwp7T/FKc84v8F
7GdrGG4o/ls5IrF8QyNsl8+YMZuzgtva7f81uSP+OjNerbGCsHS7p2nFykavP2A7m9+3imTebUA5
Y3LnLClMDEMnpxjidymfTrHQXOvRRc1mtLduA2pRYw5zwUxAU7AMf03LGLu1LVwwuw4JMsfNh4U0
dkk5EzP7ZJquNcgQwo0O/rpdEwgtVb4MRTV0sewJNCiYJqHGFPUSc+W2CiZHg50dc8UMJoBtsLe/
vM7OQST7YSGy6pQl8ZA3izTgtq8qig47f9ChxY6Qh+FOplwnTw/iGkFiAjK7xSF54X0bymnNi9at
iQN4xSXQg1gCaY7tNREvwm7Ejf/aj//2IYqO/g9VBl68bwQyGexoEwNHEl2szf+6ISxd9oMg9k4g
PImAi7wVbGG3TD+qfpOiQU53cJ0Nps+N5oaFxV7R4mlLet1PDy0g1Q197fA8/IpB0is/VDZTrgk+
nM0RpJxs+7MrV9k0esEIUyMWpnXpQBNOuV71pBRpVYWJALU55MhUkH4zQGoAVetN/OhZRz2HFWc8
egvgwvSpGD7/udQKvc9L1yO8ZXit1Ecp2ylHyf+BJCAat7m9flXnKF4+RnNChQZQMxJLLTX+MRQH
B1I5n4EQUUI34HsGNfyq5ZFnqJnB77OlrO78zGPKp6zUIk7eKWIRNv2QimpQbJVDS3PowIfX1/tl
k/2oU6F8b178B4dLgjU6SNfuo7HveLis6Ys3OPgzT8Bkyq0gVc2XNAw6QHr233dDTKdAMdom6Z/S
v78Fq0ac+ydz9iarKHCyR7Oh4MY3pGi0A8VHc46YCkLjhf/CZIXv0q22RyN5DYpLXqtqdzfla/bV
nV3WJGd7TT80q49siWVQXLsXoEomEu2Q5grCfrl2EK/bglFXZmsakhc4vxrNZBmXxfp09Y67Fm8g
MzbD1ziW9NOl4WJg9qYSpE+bbmnu7HSCFh/r6gIEO4BOioHYfmqQ4jZj/SRHj+Xz7G5rVm9iE9EZ
rj4STlS/T6049q70/h/YOWy/OpusIGkSUry2U6SiIGExxzdEQlULayZrAuYyeQl6yJsTpnEFBKkB
dzrm9eE+XuYE0F2n3U3XTSv7c++X+j8rw723EdspEWEiX1yTvkkGXOxZrIWCHbbvSFJsgDGmFbxG
B/7zOnzZ/1jnHr2otfV06e5DD6R2YCVnY7O03vNdPvhny4W8lacP9U9rlhyWoab4ZYgCfF4cEp6d
A0XdQZbbvFaK4kImQo3m7QNpsanMGjLNwcy5JnnwRpFAIooe7TBjFZetRzXpswq+MYLx4m4dDdq3
pmtFfYgcEuROKNadQDif50DNBjwdPHCGBoE5/b8GIISIiRNeUo6nJdQ9hptBAHeDkQ40dTdlrLTN
IeDt1E27IPl6Su1fr3vznOydqmTL1vgDuMA8IDjCF9aGdD3XohBhq0owzdFG6+EFt2RLmw9Bx6xk
XZjeowJwlpuBC451/JinjY2sMWCt9qVjcjCYpTwkFxgg6QQOBapyGzsxquqU3TzxQTX5lrqYe3n5
H2zWx7aXKKWTmMafmSkVzKdYgY7oGVAS9e7eB9BNnk2+VjvCkAB9tZ3qiWx6n0kka6Spi+jjW2c2
oWsAPd1mPgw79Qw/dXyNF4ODqwLXhCgLQIC7KYSTZoTWV/EugQoqIpdhkf9TS8cBbJPmwTSDxgCv
Vf9h1j/INEJ51PIC3HXRr8E7WpsMRlmQmyen0RUlC66njzDLOKgUWJ8WK83febXmbKJksufc7FVa
0DSCI9gJl+fcjOLAuQJ9cS/4g8xoApSMPBqoSra7uG4Gv4uXENkn0epLNxAIy/HdHvtOJMMcLBJz
T/5+g84PNAstwzbJVrUC21iTSvYze3K5+QaiH5HgfNNSo9at5p+cNwJ6kb4KQZZ9JAWYk5kyt0uM
2m0dFLClF3/TkIShjF+E8NLRwxekCsqSADNV+rPBEDh5Cfkh7a+k7vD6PV/vtaTpYZIYDRwvxddb
k5MutikzVkWBFIQMyw7QnJOBR980PMcsIVn2212a8OkhFLsjCXTUzH5zzQrqZyDAcCfiQW1GNAAJ
t5vpB5dTozCsECbKjG3jBDTQtW3YQfbZFAwARWsb50wLxqMIQOg5Fe4ZVCUiHEYqAvTVegF81kYD
kgqs8bwm80JQd4k7n9Iie61VziCLvxtY2w+EeOsf9ZWmi+NpcrvopCFnUeTu60TbzjwoSYjROFxh
WBmRWnn6qwsiscpb7UMjE5Dv8BMRjb52t7PyXPmA0rQEFuviGmU8gUeBzhONFOpSxCHos2cVU5Og
KW9Fg3nSgJT+ukiucC2zFtUKFXg62PYi7wM1FjrYjX4M7s3K3oGXOH929cDNwYwx13xLgcG16mVf
NmalspiTiqegCpuBgWChiwfBYuSIgROh0DhocqxxH3BPNis97MrQZ5JSS3Rnc7hS04AFrVcwth9W
SeSViMA/GjMtCQYR+buGbqewmS/tmaD5n6qBaYN3OE7iPM0ydgghnwBX/nf9bVJ8xPu8e7l4dFRX
soxLowMusXa6Eg2QV33FBBEs+szPyf9jfXJzzPws1G9+Z5ABROQyRN7CAxue304FwAraBqF5kXxx
rMPMoUEw4vMsgp3Y6IVx2lP5NLvPky4PATdSAEKqmJhAE1P9alyhUbXhjfSdPG+2dxTwX46ys+8h
WtqwGrIOzraUXVU2o5Q5fDo6fRL2N2gCcnSUJv/f9Pj9nsmPTzOzfToaQ/vvYnMBOXrSej//qoD5
YkPTsvoOAhkzFkaIvJ/RJwemI4vhgKlPbNvmrWrNNlbafff2UMne0k5F7B8hggARHae2Rx+aFSh8
ra6LdHe4ubrOORKWIYEGWu/cBInhNc1GujBHEvki7pmBDRTZ69/nCaKIogZvyiLqkAmVMQjgQDyk
Us2IIzb3ea5zFRSvKBio7P5N9f0rt6MejUO8gWRg5MlImOBP0mv+h/E3+hpyQeTJu15kB50bEWu7
ovrRy2+/EKf5NLm+TVBsvUJ//44slIoz92+VrY3z6ChpfMGT9+gdjo0JWpw0GToq8xggOF1EzHGb
FHKgpRvtzU5abvQPxb1q6uL/qCmS8TwNyvHsd/pE9ZLamzgxKymmVDIQGRDicS5bOK1IUYLmYqGt
/NEAUsjwC1oaQna404yZf3AuPibcsg9zj9OPOXGG/bBg9F/LiW2YbMfTbo45zJTD2m/CPK6wmkwF
XJUHW9UYFnJB2moz2gCdENARjC4zPx6MJXFn0qcGElqV/pY6Bc4ol9CkexUuLTv3q4ZgO67Vixvf
3Co0RaioNqixIVmtg2BDg7En+D7S7yvGE8FwNiLuKiqY89U1U0LAYordn9/VeHxODZKRg2lCfTjG
pP2dRz9DnMfPXFLgqEkl4eyViiES3ZE/bzi5lHq+QY+RTXSoQQHWQn5dOBTyixLVlXmdPTJJHnKY
E85wyPp9ud1vcuGNmD2r4UgRm/bokLCYnbayQMaFb2Udn0E/dYXbdlDDNopxehnCl0WLVMpOpr7X
Bdyx7oDzAZHUXDSppuUeFuaIBF99tDR3v8hRJeR9N+o9T692XUKQhPD8zRktRVX6412WAuMuZ9Xe
esP9h4/8Afwu9uTOmUk8dWa+8XNgX9pqPAQsa/V1ks8Ckc5VyfzdS4+NMMf606EArXvBq8XMCf7R
iw4QPsmgURoijk4MTKRSLgWaihHoyxyefPi8Rf2Mbp9ZwHCGUx72R3mK8Sijj/D6v+uZoF3vk3gc
WwSPTT1OivwSe9IqezMOLgyOfDYqEqW9gPjNbTpxpjpIX8todM0skPYtjDK5piL0Xz3zs1sJIl+C
MvTmpwQoF9nXUMB9d9bLHWseZKiQ6m+1RiJ/CMHDVwGRsPcxXfx9IztAfkMSpKrAZez/l2JorDDG
ZpHnOWS+YbIvHsep1WtsT5HYjrugh29iHNOWhSoUcuK+6/mQv9j56/NhVCQw0rr/8VjVGfFq1Gkt
I/DQBY5LOrEGyrfeNoSjquMck1JufPj7V9jL9+Uwb98At+13b6NxaWwSjLlLzwqIv7gasFy4gTzM
HmZK6EDX7mPkmFMw+xdDYx2voY4DLltMtwmi3jofFW5hZYpofEUjwzAsboEakhNOSUhhWoAEOr9I
rEPdRocavLZSjrr8S4JhxAKsE0oAfLastAwGv4+KXXz4kaz8CjY9JhwMlEkpmEoBTxRQZToGilHY
spv3pPdiPOBmkdqDyM0+wpGd8icQVHSjwGC1XvacUfU/nANW6rb127kv8xChc2H12YbGEpLQiEUw
hzn4wowX4HjtkQ7CfTmWZFbuJWZY94UXka/U9Aujii34d0MWgt9KHabgZKA+XPDJElDpb2IVc8HZ
/3PC57SvJPOFhqXueKHWTZjLBGyB4mO1icLXNX3AfVGukZEdSHERTxr6dZvVR13Ci4j4If02Lsqj
94gNOEEMY/0EYL86XLWG3dIykuthAVtgkKsSCZZBT6yYX5CS0wDfRSBMEm31mDZITvWkm9TF8mq6
YpISg97IJKA8J2iBy043ri1Hon8aQAo35yKPJK7xy80fzssYtgowAXNedvLN7+b54b8Yltcys66q
TjcjzN4k+fAPnClhLvfw63tGrVm8DV7vK6Bf4YJ68WdB7CV3cYHk0xoc1bY/FEmzn/gm+mE/K+al
kIQMqQZv+GEZ9qAPwZ9UEAQ6IiPJqB4mgxOWM3qlw/nJ7r61s+kINFqcoxEXi6hhxwjC7klrzy1+
eqt3zDb2g/k0+40EM2f4JMd6/7jZoPzr2t76rg1gpOO8NVoDEinZeQ9DZgIFbRIJaLxpylCHuFTg
ryblXJ4Dc0QnpLhkh5U42m0kjqpadTei/DDgcvxssVpY6OliRGycYh/jiz3WErSwAPx4MQfG8A3J
l+RWpeZAJxMriTk+PCPKCWiDObEYy7rf60LEYBsiYjGf27XdXTwNk8AKS9VJ2CeTvS3dUJnZLPsX
0Hhr5yV8FiRlEQnzHvF9tlBW219a94zNnga3zEaKrtnxONmXcAMgVbiQoUcMDJt+jlJhCCVQ8n0p
mldXVCafiWhIAz3PsGkRNxKS3ukoEc/VJZ1Hlwzy4XQoaawBfaG5StJTXyr01xAjGhOzSKPI+sY7
s0muF/G1dFQl5kqZqI5poU4sqMBwX4zMQHVY0NtMicd7lNUKhYmZUarrZD7RdJWsPNaT33d8FQzK
LA3/OW1DaGACCpbHabPOyHjIUqgP6HsMLEFfD//yAH5bBTVSl1rFv+2Hf/9ZpkXhEwhErlbp8R8B
A1Jkxpnk8TwWLB5YZV4nNnN7o2pCrwTwvvMIYFwSBeLuwzU3h4aPXKXQNYThD/3uUF1sg2KgcEK7
JV0DW+MePhuFmrD2yzJg/BEgUjschaZ9QOHJENOTfRe65VK31W+reTr3brs98zF16FcaHJpGzOdZ
BctxFgfmZHrUjNenFzxXxoxLlb/cYPcV1NFkBVPIVo3IEKvhyF6DI2S5gEEcPn1xt6ucjGzuniV8
y7BoR9/k7WbJa1KCGS8U5KXzbBIPeGiycmEVMDhDmabeJUar/l+BgVxcYpFUbxZ32TqHqP6iabBL
nc3xMRdJFbl5DdJT9v1cvM1/cHWLCy/M5/WPFRcaiwrJ55bFUM20vjs1KrLnTb2oDZ+1Yz7wEs0V
3A3Xhw5IwWK4XRdoQhtyHvsL0Kl49dRqyRgGtZ5pZJtqscXUuaCTyDf4zm51reA6vhhNRMmQNlYn
TuQJtt74D8lzoOkFRNfpkSKlUisMINCTeHNNdTxncy/Ta+uNac6gNhmJ56DyalJQ7f3OAwTM1oq0
EmpOR9lMEwndMO9T7Y3H3FX59JvuFR6YpXvozTV7HJfi5Dbg+vVaubebngbI2QW10e7L4d23d5Tg
aVjmV+MM2OlUnCahIvPQnfn9WgguUF47kuYcg2quwhKjJA/PXGtR5wWbWEhGV3U8LZukucBQ/kSN
Bl9Hc6mjomZbYWv23aw4ZVtoilMEQVYM9gGjgxnctbn9vayHeOaidozbQLHRJGsfX5PFbqiJiuuj
E6XdVCmh1AekLGuibHxo1pDbYjzyP5T0hOYZMvWVKne4f7brxsfl6INGWvv9DIkJRUzBU5NN1Z8E
rHc9YTrRcDHfose8wh3JzO/CB8/qPOX+5rOiSkQyNG+2ogg4SQV0OpFYozsCLKifN8fyfJ+O66ws
PzpZ1YS6WuAQ6GpG35js8V4Gd/E0fIgwxG+fHTqtZIhxBWr27SD8tLt25nysNVdQr/tpjhq6t4dE
7jNbSDcRMsEYZ3LmaVOOZJeBcxy/0jWW0EVZacPEEFeysxowu+Zj40+XFwksv3GseulYucpMpm0a
mxpI5JqvFNDtqmIRhIZEuZaeHduKZXSkA3s253jZOoZyTwTdwn/MfolMu073v3CiBdDabjjbJdlr
Td4VtJiXMSbIBW6smsrtXL4oek0CllrWrcUvClAyfJPJmAnuE6jtm1pnqbTfAOIK752qu+GM23DF
yo8X/6yLb4FZ+omvsH/tP57Jyim4aZ1WJN1ToZbfYnQuHW8AXF9I/RkVXOIwyEFRy0yER2oSEjy5
NUF4kFLQD3b1Uf3eMTNCvAa0
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n581_6;
wire n291_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire n262_13;
wire n265_12;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n352_6;
wire n346_6;
wire n344_6;
wire n341_6;
wire n527_13;
wire n10_4;
wire n810_7;
wire n356_4;
wire n356_5;
wire n581_7;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_14;
wire n268_12;
wire n271_14;
wire n529_10;
wire n468_11;
wire n320_11;
wire n314_11;
wire n353_7;
wire n346_7;
wire n342_7;
wire n259_14;
wire n342_9;
wire n353_9;
wire n302_5;
wire n810_9;
wire n468_17;
wire n259_16;
wire n312_13;
wire n383_6;
wire n387_5;
wire n356_7;
wire n468_19;
wire n810_11;
wire n471_13;
wire n271_16;
wire n529_12;
wire n265_18;
wire n268_14;
wire n523_26;
wire n21_9;
wire ff_write_13;
wire n245_9;
wire n245_11;
wire n348_9;
wire ff_main_timer_14_14;
wire n354_9;
wire ff_sdr_address_9_7;
wire n917_6;
wire ff_do_refresh;
wire ff_write;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_11) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_7),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(n371_4) 
);
defparam n390_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(ff_sdr_address_9_7),
    .I1(O_sdram_addr_d_5),
    .I2(n527_13),
    .I3(n544_5) 
);
defparam n544_s1.INIT=16'hF4FF;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n356_4),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h000B;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_8) 
);
defparam ff_main_timer_12_s2.INIT=16'hEFFF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_12),
    .I1(n262_14),
    .I2(n262_15),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05F3;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_18),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n262_14) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n262_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_17),
    .I2(n468_19),
    .I3(n383_6) 
);
defparam n468_s5.INIT=16'hFF07;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_11) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_11) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_11) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_11) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_11) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_11) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_19) 
);
defparam n463_s1.INIT=16'h00BF;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer_12_7),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'h78;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer_12_7),
    .I2(n312_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n527_13) 
);
defparam n526_s10.INIT=8'h0B;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(ff_main_timer_12_7),
    .I1(n346_7),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer_12_7),
    .I1(n312_13),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT4 n527_s7 (
    .F(n527_13),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5),
    .I3(ff_sdr_ready) 
);
defparam n527_s7.INIT=16'h00BF;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(ff_col_address[5]),
    .I1(n529_10),
    .I2(ff_row_address[5]),
    .I3(n245_11) 
);
defparam n544_s2.INIT=16'h0777;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n314_11) 
);
defparam ff_main_timer_12_s4.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(n259_14),
    .I2(ff_main_state[4]),
    .I3(n262_14) 
);
defparam n259_s9.INIT=16'h7800;
  LUT3 n262_s10 (
    .F(n262_14),
    .I0(n10_4),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n262_s10.INIT=8'h01;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT3 n265_s10 (
    .F(n265_14),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n265_s10.INIT=8'h80;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h0007;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_11),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]) 
);
defparam n314_s5.INIT=8'h01;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT2 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n346_s2.INIT=4'h1;
  LUT2 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8) 
);
defparam n342_s2.INIT=4'h8;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(n371_4),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_8) 
);
defparam n342_s3.INIT=16'h1444;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_11),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT4 n468_s10 (
    .F(n468_17),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n468_s10.INIT=16'h0EEE;
  LUT3 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n259_13) 
);
defparam n259_s11.INIT=8'hF8;
  LUT4 n312_s6 (
    .F(n312_13),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer[8]),
    .I3(ff_main_timer[9]) 
);
defparam n312_s6.INIT=16'h0001;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s3 (
    .F(n356_7),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s3.INIT=16'h0002;
  LUT4 n468_s11 (
    .F(n468_19),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n371_4) 
);
defparam n468_s11.INIT=16'hFE00;
  LUT3 n810_s6 (
    .F(n810_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s6.INIT=8'h02;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(n371_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s11.INIT=16'h1011;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n265_s12 (
    .F(n265_18),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n265_s12.INIT=16'h7077;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n265_14),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'h0007;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6) 
);
defparam n523_s21.INIT=8'hF8;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_9),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hE;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_write_9),
    .I3(ff_do_main_state) 
);
defparam n245_s5.INIT=16'h8F88;
  LUT2 n245_s6 (
    .F(n245_11),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s6.INIT=4'h8;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_6),
    .I2(n371_4),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT2 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_14),
    .I0(n371_4),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_14_s6.INIT=4'hE;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_6),
    .I2(n371_4),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(n810_11),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n917_s2.INIT=16'hF7FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_14),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_14),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_14),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_14),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_14),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_14),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n111_89;
wire n114_88;
wire n172_4;
wire n128_6;
wire n131_7;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_led_9;
wire n111_90;
wire n114_89;
wire ff_send_data_23_10;
wire ff_sending_8;
wire n111_91;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire ff_state_5_10;
wire n102_96;
wire n105_92;
wire n128_9;
wire n115_90;
wire n132_10;
wire n124_8;
wire n112_90;
wire n106_93;
wire n108_84;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n131_9;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_8),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_8) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(n131_9),
    .I1(ff_count[7]),
    .I2(n131_7) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_10),
    .I1(n172_4),
    .I2(n132_7),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h0700;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(ff_count[4]),
    .I1(n133_6),
    .I2(n131_9),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0B04;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_7),
    .I1(n131_9),
    .I2(ff_count[3]),
    .I3(n135_6) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n131_9) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_96),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_7),
    .I1(n132_10),
    .I2(ff_count[4]),
    .I3(n133_6) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n132_7),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_7),
    .I1(n132_10),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n128_6),
    .I1(ff_send_data_23_9),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_10),
    .I1(ff_sending_7),
    .I2(n172_3) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(ff_led_9),
    .I2(n132_10) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(ff_count[11]),
    .I1(n111_90),
    .I2(ff_count[12]),
    .I3(n128_6) 
);
defparam n111_s81.INIT=16'hB0B4;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(ff_count[8]),
    .I1(n114_89),
    .I2(n132_10),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h0B04;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n131_s4 (
    .F(n131_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(n133_6) 
);
defparam n131_s4.INIT=16'h0100;
  LUT3 n132_s4 (
    .F(n132_7),
    .I0(ff_send_data[23]),
    .I1(n132_10),
    .I2(n108_84) 
);
defparam n132_s4.INIT=8'h40;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n133_6),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n133_s3.INIT=16'h0001;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT2 n111_s82 (
    .F(n111_90),
    .I0(n131_7),
    .I1(n111_91) 
);
defparam n111_s82.INIT=4'h8;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(n131_7) 
);
defparam n114_s81.INIT=4'h4;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(n111_91),
    .I1(ff_send_data_23_11),
    .I2(ff_send_data_23_12) 
);
defparam ff_send_data_23_s5.INIT=8'h80;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s7.INIT=16'h1000;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n128_s5.INIT=16'h0100;
  LUT4 n115_s81 (
    .F(n115_90),
    .I0(n132_10),
    .I1(ff_count[8]),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n115_s81.INIT=16'h4144;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(n131_7),
    .I1(n111_91),
    .I2(n128_6) 
);
defparam n132_s6.INIT=8'h80;
  LUT4 n124_s4 (
    .F(n124_8),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(n131_7),
    .I3(n111_91) 
);
defparam n124_s4.INIT=16'h1000;
  LUT4 n112_s81 (
    .F(n112_90),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(n131_7),
    .I3(n111_91) 
);
defparam n112_s81.INIT=16'h1CCC;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(n172_4),
    .I1(n131_7),
    .I2(n111_91),
    .I3(n128_6) 
);
defparam n131_s5.INIT=16'h4000;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_90),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_90),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n52_7;
wire n50_7;
wire n48_7;
wire n46_7;
wire n45_7;
wire n298_11;
wire n240_11;
wire n47_9;
wire n54_9;
wire n57_9;
wire n60_9;
wire n65_9;
wire n44_9;
wire n50_10;
wire n51_9;
wire n67_8;
wire n43_9;
wire ff_counter_24_13;
wire n42_9;
wire n50_12;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n472_5),
    .I1(n472_4),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s3.INIT=16'hF8FF;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_9) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_9) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_9),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_9),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_9) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_9),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(ff_counter[17]),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hFBF4;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n48_7),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_9),
    .I1(n47_9),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n54_9),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(n54_9),
    .I1(n44_9),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]),
    .I2(n54_9),
    .I3(n45_7) 
);
defparam n472_s1.INIT=16'h1000;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[24]),
    .I1(ff_counter[25]),
    .I2(ff_on) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT2 n50_s2 (
    .F(n50_7),
    .I0(n54_9),
    .I1(n50_10) 
);
defparam n50_s2.INIT=4'h8;
  LUT2 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[17]),
    .I1(ff_counter[18]) 
);
defparam n48_s2.INIT=4'h1;
  LUT2 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[20]),
    .I1(n47_9) 
);
defparam n46_s2.INIT=4'h4;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n47_9) 
);
defparam n45_s2.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n47_s3 (
    .F(n47_9),
    .I0(ff_counter[19]),
    .I1(ff_counter[17]),
    .I2(ff_counter[18]),
    .I3(n50_10) 
);
defparam n47_s3.INIT=16'h0100;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_9),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n57_s3 (
    .F(n57_9),
    .I0(ff_counter[9]),
    .I1(ff_counter[7]),
    .I2(ff_counter[8]),
    .I3(n60_9) 
);
defparam n57_s3.INIT=16'h0100;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[2]),
    .I2(ff_counter[0]),
    .I3(ff_counter[1]) 
);
defparam n65_s3.INIT=16'hEEEB;
  LUT4 n44_s3 (
    .F(n44_9),
    .I0(ff_counter[22]),
    .I1(ff_counter[20]),
    .I2(ff_counter[21]),
    .I3(n47_9) 
);
defparam n44_s3.INIT=16'h0100;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n50_s4.INIT=16'h0001;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter[24]),
    .I3(n472_4) 
);
defparam n43_s3.INIT=16'hCEFC;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_13),
    .I0(ff_counter[24]),
    .I1(n605_3),
    .I2(ff_counter[25]),
    .I3(n472_4) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  LUT4 n50_s5 (
    .F(n50_12),
    .I0(n605_3),
    .I1(ff_counter[17]),
    .I2(n54_9),
    .I3(n50_10) 
);
defparam n50_s5.INIT=16'hBEEE;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_12),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_24_s4 (
    .Q(ff_counter[24]),
    .D(n43_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s4.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire w_pulse2;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
