SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Top|FTDI_CLK,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
2,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],Top|FTDI_CLK,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
3,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[10:0],Top|FTDI_CLK,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
4,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Top|FTDI_CLK,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
5,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
6,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
7,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
8,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
9,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
10,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
11,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
12,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
13,Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[10:0],Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
14,Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
15,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
16,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
17,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
18,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
19,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
20,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
21,Controler_0.gpio_controler_0.Inputs_Last[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
22,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
23,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
24,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
25,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
26,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
27,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
28,Controler_0.gpio_controler_0.REG_RF_Counter_OR_MaskedInputs[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
29,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
30,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
31,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
32,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
33,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
34,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
35,Controler_0.gpio_controler_0.REG_INPUTs_FALLING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
36,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
37,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
38,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
39,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
40,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
41,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
42,Controler_0.gpio_controler_0.REG_INPUTs_RISING[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
43,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
44,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
45,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
46,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
47,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
48,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
49,Controler_0.gpio_controler_0.read_data_frame[15:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0,Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.