
BLE_RCC_CARATTERISTICHE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f6d4  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d98  0800f814  0800f814  00010814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080115ac  080115ac  000125ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080115b4  080115b4  000125b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080115b8  080115b8  000125b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000008c  20000008  080115bc  00013008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000094  08011648  00013094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000cc  0801167d  000130cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001af0  200000e0  0801168e  000130e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bd0  0801168e  00013bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00014000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00014000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0801168e  000131e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0003571a  00000000  00000000  00013a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000713e  00000000  00000000  000491b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002f30  00000000  00000000  000502f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002454  00000000  00000000  00053220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002ee06  00000000  00000000  00055674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003443a  00000000  00000000  0008447a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00105107  00000000  00000000  000b88b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001bd9bb  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d144  00000000  00000000  001bda00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000082  00000000  00000000  001cab44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000e0 	.word	0x200000e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f7fc 	.word	0x0800f7fc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000e4 	.word	0x200000e4
 800017c:	0800f7fc 	.word	0x0800f7fc

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_dmul>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000236:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800023a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023e:	bf1d      	ittte	ne
 8000240:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000244:	ea94 0f0c 	teqne	r4, ip
 8000248:	ea95 0f0c 	teqne	r5, ip
 800024c:	f000 f8de 	bleq	800040c <__aeabi_dmul+0x1dc>
 8000250:	442c      	add	r4, r5
 8000252:	ea81 0603 	eor.w	r6, r1, r3
 8000256:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800025a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000262:	bf18      	it	ne
 8000264:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000268:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800026c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000270:	d038      	beq.n	80002e4 <__aeabi_dmul+0xb4>
 8000272:	fba0 ce02 	umull	ip, lr, r0, r2
 8000276:	f04f 0500 	mov.w	r5, #0
 800027a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000282:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000286:	f04f 0600 	mov.w	r6, #0
 800028a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028e:	f09c 0f00 	teq	ip, #0
 8000292:	bf18      	it	ne
 8000294:	f04e 0e01 	orrne.w	lr, lr, #1
 8000298:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800029c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002a0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002a4:	d204      	bcs.n	80002b0 <__aeabi_dmul+0x80>
 80002a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002aa:	416d      	adcs	r5, r5
 80002ac:	eb46 0606 	adc.w	r6, r6, r6
 80002b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c8:	bf88      	it	hi
 80002ca:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002ce:	d81e      	bhi.n	800030e <__aeabi_dmul+0xde>
 80002d0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002d4:	bf08      	it	eq
 80002d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002da:	f150 0000 	adcs.w	r0, r0, #0
 80002de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e8:	ea46 0101 	orr.w	r1, r6, r1
 80002ec:	ea40 0002 	orr.w	r0, r0, r2
 80002f0:	ea81 0103 	eor.w	r1, r1, r3
 80002f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f8:	bfc2      	ittt	gt
 80002fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000302:	bd70      	popgt	{r4, r5, r6, pc}
 8000304:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000308:	f04f 0e00 	mov.w	lr, #0
 800030c:	3c01      	subs	r4, #1
 800030e:	f300 80ab 	bgt.w	8000468 <__aeabi_dmul+0x238>
 8000312:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000316:	bfde      	ittt	le
 8000318:	2000      	movle	r0, #0
 800031a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800031e:	bd70      	pople	{r4, r5, r6, pc}
 8000320:	f1c4 0400 	rsb	r4, r4, #0
 8000324:	3c20      	subs	r4, #32
 8000326:	da35      	bge.n	8000394 <__aeabi_dmul+0x164>
 8000328:	340c      	adds	r4, #12
 800032a:	dc1b      	bgt.n	8000364 <__aeabi_dmul+0x134>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f305 	lsl.w	r3, r0, r5
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea40 0002 	orr.w	r0, r0, r2
 8000344:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000348:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000350:	fa21 f604 	lsr.w	r6, r1, r4
 8000354:	eb42 0106 	adc.w	r1, r2, r6
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 040c 	rsb	r4, r4, #12
 8000368:	f1c4 0520 	rsb	r5, r4, #32
 800036c:	fa00 f304 	lsl.w	r3, r0, r4
 8000370:	fa20 f005 	lsr.w	r0, r0, r5
 8000374:	fa01 f204 	lsl.w	r2, r1, r4
 8000378:	ea40 0002 	orr.w	r0, r0, r2
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000380:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800038c:	bf08      	it	eq
 800038e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f1c4 0520 	rsb	r5, r4, #32
 8000398:	fa00 f205 	lsl.w	r2, r0, r5
 800039c:	ea4e 0e02 	orr.w	lr, lr, r2
 80003a0:	fa20 f304 	lsr.w	r3, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea43 0302 	orr.w	r3, r3, r2
 80003ac:	fa21 f004 	lsr.w	r0, r1, r4
 80003b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	fa21 f204 	lsr.w	r2, r1, r4
 80003b8:	ea20 0002 	bic.w	r0, r0, r2
 80003bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f094 0f00 	teq	r4, #0
 80003d0:	d10f      	bne.n	80003f2 <__aeabi_dmul+0x1c2>
 80003d2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003d6:	0040      	lsls	r0, r0, #1
 80003d8:	eb41 0101 	adc.w	r1, r1, r1
 80003dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003e0:	bf08      	it	eq
 80003e2:	3c01      	subeq	r4, #1
 80003e4:	d0f7      	beq.n	80003d6 <__aeabi_dmul+0x1a6>
 80003e6:	ea41 0106 	orr.w	r1, r1, r6
 80003ea:	f095 0f00 	teq	r5, #0
 80003ee:	bf18      	it	ne
 80003f0:	4770      	bxne	lr
 80003f2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003f6:	0052      	lsls	r2, r2, #1
 80003f8:	eb43 0303 	adc.w	r3, r3, r3
 80003fc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000400:	bf08      	it	eq
 8000402:	3d01      	subeq	r5, #1
 8000404:	d0f7      	beq.n	80003f6 <__aeabi_dmul+0x1c6>
 8000406:	ea43 0306 	orr.w	r3, r3, r6
 800040a:	4770      	bx	lr
 800040c:	ea94 0f0c 	teq	r4, ip
 8000410:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000414:	bf18      	it	ne
 8000416:	ea95 0f0c 	teqne	r5, ip
 800041a:	d00c      	beq.n	8000436 <__aeabi_dmul+0x206>
 800041c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000420:	bf18      	it	ne
 8000422:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000426:	d1d1      	bne.n	80003cc <__aeabi_dmul+0x19c>
 8000428:	ea81 0103 	eor.w	r1, r1, r3
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800043a:	bf06      	itte	eq
 800043c:	4610      	moveq	r0, r2
 800043e:	4619      	moveq	r1, r3
 8000440:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000444:	d019      	beq.n	800047a <__aeabi_dmul+0x24a>
 8000446:	ea94 0f0c 	teq	r4, ip
 800044a:	d102      	bne.n	8000452 <__aeabi_dmul+0x222>
 800044c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000450:	d113      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000452:	ea95 0f0c 	teq	r5, ip
 8000456:	d105      	bne.n	8000464 <__aeabi_dmul+0x234>
 8000458:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800045c:	bf1c      	itt	ne
 800045e:	4610      	movne	r0, r2
 8000460:	4619      	movne	r1, r3
 8000462:	d10a      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000464:	ea81 0103 	eor.w	r1, r1, r3
 8000468:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd70      	pop	{r4, r5, r6, pc}
 800047a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800047e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000482:	bd70      	pop	{r4, r5, r6, pc}

08000484 <__aeabi_drsub>:
 8000484:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e002      	b.n	8000490 <__adddf3>
 800048a:	bf00      	nop

0800048c <__aeabi_dsub>:
 800048c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000490 <__adddf3>:
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000496:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	bf1f      	itttt	ne
 80004a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b6:	f000 80e2 	beq.w	800067e <__adddf3+0x1ee>
 80004ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004c2:	bfb8      	it	lt
 80004c4:	426d      	neglt	r5, r5
 80004c6:	dd0c      	ble.n	80004e2 <__adddf3+0x52>
 80004c8:	442c      	add	r4, r5
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	ea82 0000 	eor.w	r0, r2, r0
 80004d6:	ea83 0101 	eor.w	r1, r3, r1
 80004da:	ea80 0202 	eor.w	r2, r0, r2
 80004de:	ea81 0303 	eor.w	r3, r1, r3
 80004e2:	2d36      	cmp	r5, #54	@ 0x36
 80004e4:	bf88      	it	hi
 80004e6:	bd30      	pophi	{r4, r5, pc}
 80004e8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004f0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x70>
 80004fa:	4240      	negs	r0, r0
 80004fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000500:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000504:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800050c:	d002      	beq.n	8000514 <__adddf3+0x84>
 800050e:	4252      	negs	r2, r2
 8000510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000514:	ea94 0f05 	teq	r4, r5
 8000518:	f000 80a7 	beq.w	800066a <__adddf3+0x1da>
 800051c:	f1a4 0401 	sub.w	r4, r4, #1
 8000520:	f1d5 0e20 	rsbs	lr, r5, #32
 8000524:	db0d      	blt.n	8000542 <__adddf3+0xb2>
 8000526:	fa02 fc0e 	lsl.w	ip, r2, lr
 800052a:	fa22 f205 	lsr.w	r2, r2, r5
 800052e:	1880      	adds	r0, r0, r2
 8000530:	f141 0100 	adc.w	r1, r1, #0
 8000534:	fa03 f20e 	lsl.w	r2, r3, lr
 8000538:	1880      	adds	r0, r0, r2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	4159      	adcs	r1, r3
 8000540:	e00e      	b.n	8000560 <__adddf3+0xd0>
 8000542:	f1a5 0520 	sub.w	r5, r5, #32
 8000546:	f10e 0e20 	add.w	lr, lr, #32
 800054a:	2a01      	cmp	r2, #1
 800054c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000550:	bf28      	it	cs
 8000552:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000556:	fa43 f305 	asr.w	r3, r3, r5
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000560:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000564:	d507      	bpl.n	8000576 <__adddf3+0xe6>
 8000566:	f04f 0e00 	mov.w	lr, #0
 800056a:	f1dc 0c00 	rsbs	ip, ip, #0
 800056e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000572:	eb6e 0101 	sbc.w	r1, lr, r1
 8000576:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800057a:	d31b      	bcc.n	80005b4 <__adddf3+0x124>
 800057c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000580:	d30c      	bcc.n	800059c <__adddf3+0x10c>
 8000582:	0849      	lsrs	r1, r1, #1
 8000584:	ea5f 0030 	movs.w	r0, r0, rrx
 8000588:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800058c:	f104 0401 	add.w	r4, r4, #1
 8000590:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000594:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000598:	f080 809a 	bcs.w	80006d0 <__adddf3+0x240>
 800059c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	ea41 0105 	orr.w	r1, r1, r5
 80005b2:	bd30      	pop	{r4, r5, pc}
 80005b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b8:	4140      	adcs	r0, r0
 80005ba:	eb41 0101 	adc.w	r1, r1, r1
 80005be:	3c01      	subs	r4, #1
 80005c0:	bf28      	it	cs
 80005c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005c6:	d2e9      	bcs.n	800059c <__adddf3+0x10c>
 80005c8:	f091 0f00 	teq	r1, #0
 80005cc:	bf04      	itt	eq
 80005ce:	4601      	moveq	r1, r0
 80005d0:	2000      	moveq	r0, #0
 80005d2:	fab1 f381 	clz	r3, r1
 80005d6:	bf08      	it	eq
 80005d8:	3320      	addeq	r3, #32
 80005da:	f1a3 030b 	sub.w	r3, r3, #11
 80005de:	f1b3 0220 	subs.w	r2, r3, #32
 80005e2:	da0c      	bge.n	80005fe <__adddf3+0x16e>
 80005e4:	320c      	adds	r2, #12
 80005e6:	dd08      	ble.n	80005fa <__adddf3+0x16a>
 80005e8:	f102 0c14 	add.w	ip, r2, #20
 80005ec:	f1c2 020c 	rsb	r2, r2, #12
 80005f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f4:	fa21 f102 	lsr.w	r1, r1, r2
 80005f8:	e00c      	b.n	8000614 <__adddf3+0x184>
 80005fa:	f102 0214 	add.w	r2, r2, #20
 80005fe:	bfd8      	it	le
 8000600:	f1c2 0c20 	rsble	ip, r2, #32
 8000604:	fa01 f102 	lsl.w	r1, r1, r2
 8000608:	fa20 fc0c 	lsr.w	ip, r0, ip
 800060c:	bfdc      	itt	le
 800060e:	ea41 010c 	orrle.w	r1, r1, ip
 8000612:	4090      	lslle	r0, r2
 8000614:	1ae4      	subs	r4, r4, r3
 8000616:	bfa2      	ittt	ge
 8000618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800061c:	4329      	orrge	r1, r5
 800061e:	bd30      	popge	{r4, r5, pc}
 8000620:	ea6f 0404 	mvn.w	r4, r4
 8000624:	3c1f      	subs	r4, #31
 8000626:	da1c      	bge.n	8000662 <__adddf3+0x1d2>
 8000628:	340c      	adds	r4, #12
 800062a:	dc0e      	bgt.n	800064a <__adddf3+0x1ba>
 800062c:	f104 0414 	add.w	r4, r4, #20
 8000630:	f1c4 0220 	rsb	r2, r4, #32
 8000634:	fa20 f004 	lsr.w	r0, r0, r4
 8000638:	fa01 f302 	lsl.w	r3, r1, r2
 800063c:	ea40 0003 	orr.w	r0, r0, r3
 8000640:	fa21 f304 	lsr.w	r3, r1, r4
 8000644:	ea45 0103 	orr.w	r1, r5, r3
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	f1c4 040c 	rsb	r4, r4, #12
 800064e:	f1c4 0220 	rsb	r2, r4, #32
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 f304 	lsl.w	r3, r1, r4
 800065a:	ea40 0003 	orr.w	r0, r0, r3
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	fa21 f004 	lsr.w	r0, r1, r4
 8000666:	4629      	mov	r1, r5
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	f094 0f00 	teq	r4, #0
 800066e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000672:	bf06      	itte	eq
 8000674:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000678:	3401      	addeq	r4, #1
 800067a:	3d01      	subne	r5, #1
 800067c:	e74e      	b.n	800051c <__adddf3+0x8c>
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf18      	it	ne
 8000684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000688:	d029      	beq.n	80006de <__adddf3+0x24e>
 800068a:	ea94 0f05 	teq	r4, r5
 800068e:	bf08      	it	eq
 8000690:	ea90 0f02 	teqeq	r0, r2
 8000694:	d005      	beq.n	80006a2 <__adddf3+0x212>
 8000696:	ea54 0c00 	orrs.w	ip, r4, r0
 800069a:	bf04      	itt	eq
 800069c:	4619      	moveq	r1, r3
 800069e:	4610      	moveq	r0, r2
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf1e      	ittt	ne
 80006a8:	2100      	movne	r1, #0
 80006aa:	2000      	movne	r0, #0
 80006ac:	bd30      	popne	{r4, r5, pc}
 80006ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006b2:	d105      	bne.n	80006c0 <__adddf3+0x230>
 80006b4:	0040      	lsls	r0, r0, #1
 80006b6:	4149      	adcs	r1, r1
 80006b8:	bf28      	it	cs
 80006ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006c4:	bf3c      	itt	cc
 80006c6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ca:	bd30      	popcc	{r4, r5, pc}
 80006cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006d4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf1a      	itte	ne
 80006e4:	4619      	movne	r1, r3
 80006e6:	4610      	movne	r0, r2
 80006e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ec:	bf1c      	itt	ne
 80006ee:	460b      	movne	r3, r1
 80006f0:	4602      	movne	r2, r0
 80006f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f6:	bf06      	itte	eq
 80006f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006fc:	ea91 0f03 	teqeq	r1, r3
 8000700:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop

08000708 <__aeabi_ui2d>:
 8000708:	f090 0f00 	teq	r0, #0
 800070c:	bf04      	itt	eq
 800070e:	2100      	moveq	r1, #0
 8000710:	4770      	bxeq	lr
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000718:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071c:	f04f 0500 	mov.w	r5, #0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e750      	b.n	80005c8 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_i2d>:
 8000728:	f090 0f00 	teq	r0, #0
 800072c:	bf04      	itt	eq
 800072e:	2100      	moveq	r1, #0
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000738:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800073c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000740:	bf48      	it	mi
 8000742:	4240      	negmi	r0, r0
 8000744:	f04f 0100 	mov.w	r1, #0
 8000748:	e73e      	b.n	80005c8 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_f2d>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000752:	ea4f 0131 	mov.w	r1, r1, rrx
 8000756:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800075a:	bf1f      	itttt	ne
 800075c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000760:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000764:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000768:	4770      	bxne	lr
 800076a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800076e:	bf08      	it	eq
 8000770:	4770      	bxeq	lr
 8000772:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000776:	bf04      	itt	eq
 8000778:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800077c:	4770      	bxeq	lr
 800077e:	b530      	push	{r4, r5, lr}
 8000780:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000784:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	e71c      	b.n	80005c8 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_ul2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f04f 0500 	mov.w	r5, #0
 800079e:	e00a      	b.n	80007b6 <__aeabi_l2d+0x16>

080007a0 <__aeabi_l2d>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ae:	d502      	bpl.n	80007b6 <__aeabi_l2d+0x16>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007ba:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007c2:	f43f aed8 	beq.w	8000576 <__adddf3+0xe6>
 80007c6:	f04f 0203 	mov.w	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d6:	bf18      	it	ne
 80007d8:	3203      	addne	r2, #3
 80007da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007de:	f1c2 0320 	rsb	r3, r2, #32
 80007e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ee:	ea40 000e 	orr.w	r0, r0, lr
 80007f2:	fa21 f102 	lsr.w	r1, r1, r2
 80007f6:	4414      	add	r4, r2
 80007f8:	e6bd      	b.n	8000576 <__adddf3+0xe6>
 80007fa:	bf00      	nop

080007fc <__aeabi_d2uiz>:
 80007fc:	004a      	lsls	r2, r1, #1
 80007fe:	d211      	bcs.n	8000824 <__aeabi_d2uiz+0x28>
 8000800:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000804:	d211      	bcs.n	800082a <__aeabi_d2uiz+0x2e>
 8000806:	d50d      	bpl.n	8000824 <__aeabi_d2uiz+0x28>
 8000808:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800080c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000810:	d40e      	bmi.n	8000830 <__aeabi_d2uiz+0x34>
 8000812:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000816:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800081a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800081e:	fa23 f002 	lsr.w	r0, r3, r2
 8000822:	4770      	bx	lr
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	4770      	bx	lr
 800082a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800082e:	d102      	bne.n	8000836 <__aeabi_d2uiz+0x3a>
 8000830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000834:	4770      	bx	lr
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	4770      	bx	lr

0800083c <__aeabi_uldivmod>:
 800083c:	b953      	cbnz	r3, 8000854 <__aeabi_uldivmod+0x18>
 800083e:	b94a      	cbnz	r2, 8000854 <__aeabi_uldivmod+0x18>
 8000840:	2900      	cmp	r1, #0
 8000842:	bf08      	it	eq
 8000844:	2800      	cmpeq	r0, #0
 8000846:	bf1c      	itt	ne
 8000848:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800084c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000850:	f000 b988 	b.w	8000b64 <__aeabi_idiv0>
 8000854:	f1ad 0c08 	sub.w	ip, sp, #8
 8000858:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800085c:	f000 f806 	bl	800086c <__udivmoddi4>
 8000860:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000864:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000868:	b004      	add	sp, #16
 800086a:	4770      	bx	lr

0800086c <__udivmoddi4>:
 800086c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000870:	9d08      	ldr	r5, [sp, #32]
 8000872:	468e      	mov	lr, r1
 8000874:	4604      	mov	r4, r0
 8000876:	4688      	mov	r8, r1
 8000878:	2b00      	cmp	r3, #0
 800087a:	d14a      	bne.n	8000912 <__udivmoddi4+0xa6>
 800087c:	428a      	cmp	r2, r1
 800087e:	4617      	mov	r7, r2
 8000880:	d962      	bls.n	8000948 <__udivmoddi4+0xdc>
 8000882:	fab2 f682 	clz	r6, r2
 8000886:	b14e      	cbz	r6, 800089c <__udivmoddi4+0x30>
 8000888:	f1c6 0320 	rsb	r3, r6, #32
 800088c:	fa01 f806 	lsl.w	r8, r1, r6
 8000890:	fa20 f303 	lsr.w	r3, r0, r3
 8000894:	40b7      	lsls	r7, r6
 8000896:	ea43 0808 	orr.w	r8, r3, r8
 800089a:	40b4      	lsls	r4, r6
 800089c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008a0:	fa1f fc87 	uxth.w	ip, r7
 80008a4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008a8:	0c23      	lsrs	r3, r4, #16
 80008aa:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008b2:	fb01 f20c 	mul.w	r2, r1, ip
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d909      	bls.n	80008ce <__udivmoddi4+0x62>
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80008c0:	f080 80ea 	bcs.w	8000a98 <__udivmoddi4+0x22c>
 80008c4:	429a      	cmp	r2, r3
 80008c6:	f240 80e7 	bls.w	8000a98 <__udivmoddi4+0x22c>
 80008ca:	3902      	subs	r1, #2
 80008cc:	443b      	add	r3, r7
 80008ce:	1a9a      	subs	r2, r3, r2
 80008d0:	b2a3      	uxth	r3, r4
 80008d2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008d6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb00 fc0c 	mul.w	ip, r0, ip
 80008e2:	459c      	cmp	ip, r3
 80008e4:	d909      	bls.n	80008fa <__udivmoddi4+0x8e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80008ec:	f080 80d6 	bcs.w	8000a9c <__udivmoddi4+0x230>
 80008f0:	459c      	cmp	ip, r3
 80008f2:	f240 80d3 	bls.w	8000a9c <__udivmoddi4+0x230>
 80008f6:	443b      	add	r3, r7
 80008f8:	3802      	subs	r0, #2
 80008fa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008fe:	eba3 030c 	sub.w	r3, r3, ip
 8000902:	2100      	movs	r1, #0
 8000904:	b11d      	cbz	r5, 800090e <__udivmoddi4+0xa2>
 8000906:	40f3      	lsrs	r3, r6
 8000908:	2200      	movs	r2, #0
 800090a:	e9c5 3200 	strd	r3, r2, [r5]
 800090e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000912:	428b      	cmp	r3, r1
 8000914:	d905      	bls.n	8000922 <__udivmoddi4+0xb6>
 8000916:	b10d      	cbz	r5, 800091c <__udivmoddi4+0xb0>
 8000918:	e9c5 0100 	strd	r0, r1, [r5]
 800091c:	2100      	movs	r1, #0
 800091e:	4608      	mov	r0, r1
 8000920:	e7f5      	b.n	800090e <__udivmoddi4+0xa2>
 8000922:	fab3 f183 	clz	r1, r3
 8000926:	2900      	cmp	r1, #0
 8000928:	d146      	bne.n	80009b8 <__udivmoddi4+0x14c>
 800092a:	4573      	cmp	r3, lr
 800092c:	d302      	bcc.n	8000934 <__udivmoddi4+0xc8>
 800092e:	4282      	cmp	r2, r0
 8000930:	f200 8105 	bhi.w	8000b3e <__udivmoddi4+0x2d2>
 8000934:	1a84      	subs	r4, r0, r2
 8000936:	eb6e 0203 	sbc.w	r2, lr, r3
 800093a:	2001      	movs	r0, #1
 800093c:	4690      	mov	r8, r2
 800093e:	2d00      	cmp	r5, #0
 8000940:	d0e5      	beq.n	800090e <__udivmoddi4+0xa2>
 8000942:	e9c5 4800 	strd	r4, r8, [r5]
 8000946:	e7e2      	b.n	800090e <__udivmoddi4+0xa2>
 8000948:	2a00      	cmp	r2, #0
 800094a:	f000 8090 	beq.w	8000a6e <__udivmoddi4+0x202>
 800094e:	fab2 f682 	clz	r6, r2
 8000952:	2e00      	cmp	r6, #0
 8000954:	f040 80a4 	bne.w	8000aa0 <__udivmoddi4+0x234>
 8000958:	1a8a      	subs	r2, r1, r2
 800095a:	0c03      	lsrs	r3, r0, #16
 800095c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000960:	b280      	uxth	r0, r0
 8000962:	b2bc      	uxth	r4, r7
 8000964:	2101      	movs	r1, #1
 8000966:	fbb2 fcfe 	udiv	ip, r2, lr
 800096a:	fb0e 221c 	mls	r2, lr, ip, r2
 800096e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000972:	fb04 f20c 	mul.w	r2, r4, ip
 8000976:	429a      	cmp	r2, r3
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x11e>
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000980:	d202      	bcs.n	8000988 <__udivmoddi4+0x11c>
 8000982:	429a      	cmp	r2, r3
 8000984:	f200 80e0 	bhi.w	8000b48 <__udivmoddi4+0x2dc>
 8000988:	46c4      	mov	ip, r8
 800098a:	1a9b      	subs	r3, r3, r2
 800098c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000990:	fb0e 3312 	mls	r3, lr, r2, r3
 8000994:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000998:	fb02 f404 	mul.w	r4, r2, r4
 800099c:	429c      	cmp	r4, r3
 800099e:	d907      	bls.n	80009b0 <__udivmoddi4+0x144>
 80009a0:	18fb      	adds	r3, r7, r3
 80009a2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80009a6:	d202      	bcs.n	80009ae <__udivmoddi4+0x142>
 80009a8:	429c      	cmp	r4, r3
 80009aa:	f200 80ca 	bhi.w	8000b42 <__udivmoddi4+0x2d6>
 80009ae:	4602      	mov	r2, r0
 80009b0:	1b1b      	subs	r3, r3, r4
 80009b2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009b6:	e7a5      	b.n	8000904 <__udivmoddi4+0x98>
 80009b8:	f1c1 0620 	rsb	r6, r1, #32
 80009bc:	408b      	lsls	r3, r1
 80009be:	fa22 f706 	lsr.w	r7, r2, r6
 80009c2:	431f      	orrs	r7, r3
 80009c4:	fa0e f401 	lsl.w	r4, lr, r1
 80009c8:	fa20 f306 	lsr.w	r3, r0, r6
 80009cc:	fa2e fe06 	lsr.w	lr, lr, r6
 80009d0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009d4:	4323      	orrs	r3, r4
 80009d6:	fa00 f801 	lsl.w	r8, r0, r1
 80009da:	fa1f fc87 	uxth.w	ip, r7
 80009de:	fbbe f0f9 	udiv	r0, lr, r9
 80009e2:	0c1c      	lsrs	r4, r3, #16
 80009e4:	fb09 ee10 	mls	lr, r9, r0, lr
 80009e8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009ec:	fb00 fe0c 	mul.w	lr, r0, ip
 80009f0:	45a6      	cmp	lr, r4
 80009f2:	fa02 f201 	lsl.w	r2, r2, r1
 80009f6:	d909      	bls.n	8000a0c <__udivmoddi4+0x1a0>
 80009f8:	193c      	adds	r4, r7, r4
 80009fa:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80009fe:	f080 809c 	bcs.w	8000b3a <__udivmoddi4+0x2ce>
 8000a02:	45a6      	cmp	lr, r4
 8000a04:	f240 8099 	bls.w	8000b3a <__udivmoddi4+0x2ce>
 8000a08:	3802      	subs	r0, #2
 8000a0a:	443c      	add	r4, r7
 8000a0c:	eba4 040e 	sub.w	r4, r4, lr
 8000a10:	fa1f fe83 	uxth.w	lr, r3
 8000a14:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a18:	fb09 4413 	mls	r4, r9, r3, r4
 8000a1c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a20:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a24:	45a4      	cmp	ip, r4
 8000a26:	d908      	bls.n	8000a3a <__udivmoddi4+0x1ce>
 8000a28:	193c      	adds	r4, r7, r4
 8000a2a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000a2e:	f080 8082 	bcs.w	8000b36 <__udivmoddi4+0x2ca>
 8000a32:	45a4      	cmp	ip, r4
 8000a34:	d97f      	bls.n	8000b36 <__udivmoddi4+0x2ca>
 8000a36:	3b02      	subs	r3, #2
 8000a38:	443c      	add	r4, r7
 8000a3a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a3e:	eba4 040c 	sub.w	r4, r4, ip
 8000a42:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a46:	4564      	cmp	r4, ip
 8000a48:	4673      	mov	r3, lr
 8000a4a:	46e1      	mov	r9, ip
 8000a4c:	d362      	bcc.n	8000b14 <__udivmoddi4+0x2a8>
 8000a4e:	d05f      	beq.n	8000b10 <__udivmoddi4+0x2a4>
 8000a50:	b15d      	cbz	r5, 8000a6a <__udivmoddi4+0x1fe>
 8000a52:	ebb8 0203 	subs.w	r2, r8, r3
 8000a56:	eb64 0409 	sbc.w	r4, r4, r9
 8000a5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a5e:	fa22 f301 	lsr.w	r3, r2, r1
 8000a62:	431e      	orrs	r6, r3
 8000a64:	40cc      	lsrs	r4, r1
 8000a66:	e9c5 6400 	strd	r6, r4, [r5]
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	e74f      	b.n	800090e <__udivmoddi4+0xa2>
 8000a6e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a72:	0c01      	lsrs	r1, r0, #16
 8000a74:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a78:	b280      	uxth	r0, r0
 8000a7a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4638      	mov	r0, r7
 8000a82:	463c      	mov	r4, r7
 8000a84:	46b8      	mov	r8, r7
 8000a86:	46be      	mov	lr, r7
 8000a88:	2620      	movs	r6, #32
 8000a8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a8e:	eba2 0208 	sub.w	r2, r2, r8
 8000a92:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a96:	e766      	b.n	8000966 <__udivmoddi4+0xfa>
 8000a98:	4601      	mov	r1, r0
 8000a9a:	e718      	b.n	80008ce <__udivmoddi4+0x62>
 8000a9c:	4610      	mov	r0, r2
 8000a9e:	e72c      	b.n	80008fa <__udivmoddi4+0x8e>
 8000aa0:	f1c6 0220 	rsb	r2, r6, #32
 8000aa4:	fa2e f302 	lsr.w	r3, lr, r2
 8000aa8:	40b7      	lsls	r7, r6
 8000aaa:	40b1      	lsls	r1, r6
 8000aac:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000aba:	b2bc      	uxth	r4, r7
 8000abc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ac0:	0c11      	lsrs	r1, r2, #16
 8000ac2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ac6:	fb08 f904 	mul.w	r9, r8, r4
 8000aca:	40b0      	lsls	r0, r6
 8000acc:	4589      	cmp	r9, r1
 8000ace:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ad2:	b280      	uxth	r0, r0
 8000ad4:	d93e      	bls.n	8000b54 <__udivmoddi4+0x2e8>
 8000ad6:	1879      	adds	r1, r7, r1
 8000ad8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000adc:	d201      	bcs.n	8000ae2 <__udivmoddi4+0x276>
 8000ade:	4589      	cmp	r9, r1
 8000ae0:	d81f      	bhi.n	8000b22 <__udivmoddi4+0x2b6>
 8000ae2:	eba1 0109 	sub.w	r1, r1, r9
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000af2:	b292      	uxth	r2, r2
 8000af4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000af8:	4542      	cmp	r2, r8
 8000afa:	d229      	bcs.n	8000b50 <__udivmoddi4+0x2e4>
 8000afc:	18ba      	adds	r2, r7, r2
 8000afe:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000b02:	d2c4      	bcs.n	8000a8e <__udivmoddi4+0x222>
 8000b04:	4542      	cmp	r2, r8
 8000b06:	d2c2      	bcs.n	8000a8e <__udivmoddi4+0x222>
 8000b08:	f1a9 0102 	sub.w	r1, r9, #2
 8000b0c:	443a      	add	r2, r7
 8000b0e:	e7be      	b.n	8000a8e <__udivmoddi4+0x222>
 8000b10:	45f0      	cmp	r8, lr
 8000b12:	d29d      	bcs.n	8000a50 <__udivmoddi4+0x1e4>
 8000b14:	ebbe 0302 	subs.w	r3, lr, r2
 8000b18:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b1c:	3801      	subs	r0, #1
 8000b1e:	46e1      	mov	r9, ip
 8000b20:	e796      	b.n	8000a50 <__udivmoddi4+0x1e4>
 8000b22:	eba7 0909 	sub.w	r9, r7, r9
 8000b26:	4449      	add	r1, r9
 8000b28:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b2c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b30:	fb09 f804 	mul.w	r8, r9, r4
 8000b34:	e7db      	b.n	8000aee <__udivmoddi4+0x282>
 8000b36:	4673      	mov	r3, lr
 8000b38:	e77f      	b.n	8000a3a <__udivmoddi4+0x1ce>
 8000b3a:	4650      	mov	r0, sl
 8000b3c:	e766      	b.n	8000a0c <__udivmoddi4+0x1a0>
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e6fd      	b.n	800093e <__udivmoddi4+0xd2>
 8000b42:	443b      	add	r3, r7
 8000b44:	3a02      	subs	r2, #2
 8000b46:	e733      	b.n	80009b0 <__udivmoddi4+0x144>
 8000b48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b4c:	443b      	add	r3, r7
 8000b4e:	e71c      	b.n	800098a <__udivmoddi4+0x11e>
 8000b50:	4649      	mov	r1, r9
 8000b52:	e79c      	b.n	8000a8e <__udivmoddi4+0x222>
 8000b54:	eba1 0109 	sub.w	r1, r1, r9
 8000b58:	46c4      	mov	ip, r8
 8000b5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b5e:	fb09 f804 	mul.w	r8, r9, r4
 8000b62:	e7c4      	b.n	8000aee <__udivmoddi4+0x282>

08000b64 <__aeabi_idiv0>:
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <LL_EXTI_EnableIT_32_63+0x24>)
 8000b72:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000b76:	4905      	ldr	r1, [pc, #20]	@ (8000b8c <LL_EXTI_EnableIT_32_63+0x24>)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	58000800 	.word	0x58000800

08000b90 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b085      	sub	sp, #20
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bce:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000bd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000be2:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4013      	ands	r3, r2
 8000bea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bec:	68fb      	ldr	r3, [r7, #12]
}
 8000bee:	bf00      	nop
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr

08000bfa <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000bfe:	f002 fa49 	bl	8003094 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000c02:	f002 fa4d 	bl	80030a0 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000c06:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c0a:	f7ff ffad 	bl	8000b68 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000c0e:	f00a f809 	bl	800ac24 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000c12:	f000 f821 	bl	8000c58 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000c16:	f000 f8c1 	bl	8000d9c <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000c1a:	bf00      	nop
}
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000c20:	b5b0      	push	{r4, r5, r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <APPD_EnableCPU2+0x34>)
 8000c28:	1d3c      	adds	r4, r7, #4
 8000c2a:	461d      	mov	r5, r3
 8000c2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c34:	c403      	stmia	r4!, {r0, r1}
 8000c36:	8022      	strh	r2, [r4, #0]
 8000c38:	3402      	adds	r4, #2
 8000c3a:	0c13      	lsrs	r3, r2, #16
 8000c3c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000c3e:	f009 fefd 	bl	800aa3c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	4618      	mov	r0, r3
 8000c46:	f009 f98a 	bl	8009f5e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000c4a:	bf00      	nop
}
 8000c4c:	3720      	adds	r7, #32
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bdb0      	pop	{r4, r5, r7, pc}
 8000c52:	bf00      	nop
 8000c54:	0800f814 	.word	0x0800f814

08000c58 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;
  gpioa_pin_list = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000c78:	2300      	movs	r3, #0
 8000c7a:	77fb      	strb	r3, [r7, #31]
 8000c7c:	e036      	b.n	8000cec <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000c7e:	7ffb      	ldrb	r3, [r7, #31]
 8000c80:	4a43      	ldr	r2, [pc, #268]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	4413      	add	r3, r2
 8000c86:	799b      	ldrb	r3, [r3, #6]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d02c      	beq.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000c8c:	7ffb      	ldrb	r3, [r7, #31]
 8000c8e:	4a40      	ldr	r2, [pc, #256]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000c90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000c94:	4a3f      	ldr	r2, [pc, #252]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d01b      	beq.n	8000cd2 <APPD_SetCPU2GpioConfig+0x7a>
 8000c9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d821      	bhi.n	8000ce4 <APPD_SetCPU2GpioConfig+0x8c>
 8000ca0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ca4:	d003      	beq.n	8000cae <APPD_SetCPU2GpioConfig+0x56>
 8000ca6:	4a3c      	ldr	r2, [pc, #240]	@ (8000d98 <APPD_SetCPU2GpioConfig+0x140>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d009      	beq.n	8000cc0 <APPD_SetCPU2GpioConfig+0x68>
          break;
        case (uint32_t)GPIOC:
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;
        default:
          break;
 8000cac:	e01a      	b.n	8000ce4 <APPD_SetCPU2GpioConfig+0x8c>
          gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000cae:	7ffb      	ldrb	r3, [r7, #31]
 8000cb0:	4a37      	ldr	r2, [pc, #220]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000cb2:	00db      	lsls	r3, r3, #3
 8000cb4:	4413      	add	r3, r2
 8000cb6:	889a      	ldrh	r2, [r3, #4]
 8000cb8:	8bbb      	ldrh	r3, [r7, #28]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	83bb      	strh	r3, [r7, #28]
          break;
 8000cbe:	e012      	b.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
          gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000cc0:	7ffb      	ldrb	r3, [r7, #31]
 8000cc2:	4a33      	ldr	r2, [pc, #204]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	4413      	add	r3, r2
 8000cc8:	889a      	ldrh	r2, [r3, #4]
 8000cca:	8b7b      	ldrh	r3, [r7, #26]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	837b      	strh	r3, [r7, #26]
          break;
 8000cd0:	e009      	b.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8000cd2:	7ffb      	ldrb	r3, [r7, #31]
 8000cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4413      	add	r3, r2
 8000cda:	889a      	ldrh	r2, [r3, #4]
 8000cdc:	8b3b      	ldrh	r3, [r7, #24]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	833b      	strh	r3, [r7, #24]
          break;
 8000ce2:	e000      	b.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8000ce4:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000ce6:	7ffb      	ldrb	r3, [r7, #31]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	77fb      	strb	r3, [r7, #31]
 8000cec:	7ffb      	ldrb	r3, [r7, #31]
 8000cee:	2b25      	cmp	r3, #37	@ 0x25
 8000cf0:	d9c5      	bls.n	8000c7e <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8000cfe:	8bbb      	ldrh	r3, [r7, #28]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d014      	beq.n	8000d2e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8000d04:	8bbb      	ldrh	r3, [r7, #28]
 8000d06:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f7ff ff41 	bl	8000b90 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f7ff ff57 	bl	8000bc2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1c:	f002 fe92 	bl	8003a44 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8000d20:	8bbb      	ldrh	r3, [r7, #28]
 8000d22:	2200      	movs	r2, #0
 8000d24:	4619      	mov	r1, r3
 8000d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2a:	f002 fffb 	bl	8003d24 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8000d2e:	8b7b      	ldrh	r3, [r7, #26]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d012      	beq.n	8000d5a <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8000d34:	8b7b      	ldrh	r3, [r7, #26]
 8000d36:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d38:	2002      	movs	r0, #2
 8000d3a:	f7ff ff29 	bl	8000b90 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f7ff ff3f 	bl	8000bc2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4813      	ldr	r0, [pc, #76]	@ (8000d98 <APPD_SetCPU2GpioConfig+0x140>)
 8000d4a:	f002 fe7b 	bl	8003a44 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 8000d4e:	8b7b      	ldrh	r3, [r7, #26]
 8000d50:	2200      	movs	r2, #0
 8000d52:	4619      	mov	r1, r3
 8000d54:	4810      	ldr	r0, [pc, #64]	@ (8000d98 <APPD_SetCPU2GpioConfig+0x140>)
 8000d56:	f002 ffe5 	bl	8003d24 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8000d5a:	8b3b      	ldrh	r3, [r7, #24]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d013      	beq.n	8000d88 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 8000d60:	8b3b      	ldrh	r3, [r7, #24]
 8000d62:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d64:	2004      	movs	r0, #4
 8000d66:	f7ff ff13 	bl	8000b90 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8000d6a:	2004      	movs	r0, #4
 8000d6c:	f7ff ff29 	bl	8000bc2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	4619      	mov	r1, r3
 8000d74:	4807      	ldr	r0, [pc, #28]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000d76:	f002 fe65 	bl	8003a44 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8000d7a:	8b3b      	ldrh	r3, [r7, #24]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000d82:	f002 ffcf 	bl	8003d24 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
}
 8000d8a:	3720      	adds	r7, #32
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	080111b4 	.word	0x080111b4
 8000d94:	48000800 	.word	0x48000800
 8000d98:	48000400 	.word	0x48000400

08000d9c <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8000da0:	bf00      	nop
}
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
#endif
}
else if (CFG_DEBUG_TRACE_UART == hw_uart1)
{
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 8000dae:	f001 fcdf 	bl	8002770 <MX_USART1_UART_Init>
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8000db2:	bf00      	nop
}
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b084      	sub	sp, #16
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	60f8      	str	r0, [r7, #12]
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	817b      	strh	r3, [r7, #10]
/* USER CODE BEGIN DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000dc4:	897a      	ldrh	r2, [r7, #10]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68f9      	ldr	r1, [r7, #12]
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f001 fa2a 	bl	8002224 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8000dd0:	bf00      	nop
}
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <LL_C2_PWR_SetPowerMode+0x28>)
 8000de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000de6:	f023 0207 	bic.w	r2, r3, #7
 8000dea:	4905      	ldr	r1, [pc, #20]	@ (8000e00 <LL_C2_PWR_SetPowerMode+0x28>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	58000400 	.word	0x58000400

08000e04 <LL_EXTI_EnableIT_32_63>:
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <LL_EXTI_EnableIT_32_63+0x24>)
 8000e0e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000e12:	4905      	ldr	r1, [pc, #20]	@ (8000e28 <LL_EXTI_EnableIT_32_63+0x24>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	58000800 	.word	0x58000800

08000e2c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e38:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000e3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000e3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000e46:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e52:	4313      	orrs	r3, r2
 8000e54:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	cafecafe 	.word	0xcafecafe

08000e68 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000e7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	608b      	str	r3, [r1, #8]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000e94:	4b04      	ldr	r3, [pc, #16]	@ (8000ea8 <LL_DBGMCU_GetDeviceID+0x18>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e0042000 	.word	0xe0042000

08000eac <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000eb0:	4b04      	ldr	r3, [pc, #16]	@ (8000ec4 <LL_DBGMCU_GetRevisionID+0x18>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0c1b      	lsrs	r3, r3, #16
 8000eb6:	b29b      	uxth	r3, r3
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e0042000 	.word	0xe0042000

08000ec8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000ecc:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <LL_LPM_EnableSleep+0x1c>)
 8000ece:	691b      	ldr	r3, [r3, #16]
 8000ed0:	4a04      	ldr	r2, [pc, #16]	@ (8000ee4 <LL_LPM_EnableSleep+0x1c>)
 8000ed2:	f023 0304 	bic.w	r3, r3, #4
 8000ed6:	6113      	str	r3, [r2, #16]
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	22ff      	movs	r2, #255	@ 0xff
 8000ef4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	22ca      	movs	r2, #202	@ 0xca
 8000f0e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2253      	movs	r2, #83	@ 0x53
 8000f14:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f023 0207 	bic.w	r2, r3, #7
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	431a      	orrs	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000f4c:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <MX_APPE_Config+0x18>)
 8000f4e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f52:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000f54:	f000 f826 	bl	8000fa4 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000f58:	f000 f82b 	bl	8000fb2 <Config_HSE>

  return;
 8000f5c:	bf00      	nop
}
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	58004000 	.word	0x58004000

08000f64 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000f68:	f000 f837 	bl	8000fda <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000f6c:	f000 f850 	bl	8001010 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000f70:	4904      	ldr	r1, [pc, #16]	@ (8000f84 <MX_APPE_Init+0x20>)
 8000f72:	2000      	movs	r0, #0
 8000f74:	f000 feea 	bl	8001d4c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
	APPD_Init();
 8000f78:	f7ff fe3f 	bl	8000bfa <APPD_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000f7c:	f000 f856 	bl	800102c <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000f80:	bf00      	nop
}
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200001e0 	.word	0x200001e0

08000f88 <Init_Smps>:

void Init_Smps(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000f8c:	bf00      	nop
}
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <Init_Exti>:

void Init_Exti(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000f9a:	2050      	movs	r0, #80	@ 0x50
 8000f9c:	f7ff ff32 	bl	8000e04 <LL_EXTI_EnableIT_32_63>

  return;
 8000fa0:	bf00      	nop
}
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000fa8:	bf00      	nop
}
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f009 feb1 	bl	800ad20 <OTP_Read>
 8000fbe:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d005      	beq.n	8000fd2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	799b      	ldrb	r3, [r3, #6]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ff2e 	bl	8000e2c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
}
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <System_Init>:

static void System_Init(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  Init_Smps();
 8000fde:	f7ff ffd3 	bl	8000f88 <Init_Smps>

  Init_Exti();
 8000fe2:	f7ff ffd8 	bl	8000f96 <Init_Exti>

  Init_Rtc();
 8000fe6:	f000 f803 	bl	8000ff0 <Init_Rtc>

  return;
 8000fea:	bf00      	nop
}
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000ff4:	4805      	ldr	r0, [pc, #20]	@ (800100c <Init_Rtc+0x1c>)
 8000ff6:	f7ff ff84 	bl	8000f02 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4803      	ldr	r0, [pc, #12]	@ (800100c <Init_Rtc+0x1c>)
 8000ffe:	f7ff ff90 	bl	8000f22 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001002:	4802      	ldr	r0, [pc, #8]	@ (800100c <Init_Rtc+0x1c>)
 8001004:	f7ff ff70 	bl	8000ee8 <LL_RTC_EnableWriteProtection>

  return;
 8001008:	bf00      	nop
}
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40002800 	.word	0x40002800

08001010 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001014:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001018:	f7ff ff26 	bl	8000e68 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 800101c:	f00c ff1a 	bl	800de54 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001020:	2004      	movs	r0, #4
 8001022:	f7ff fed9 	bl	8000dd8 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001026:	bf00      	nop
}
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001032:	f009 fb49 	bl	800a6c8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001036:	4a11      	ldr	r2, [pc, #68]	@ (800107c <appe_Tl_Init+0x50>)
 8001038:	2100      	movs	r1, #0
 800103a:	2010      	movs	r0, #16
 800103c:	f00d f8ce 	bl	800e1dc <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <appe_Tl_Init+0x54>)
 8001042:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <appe_Tl_Init+0x58>)
 8001046:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	480e      	ldr	r0, [pc, #56]	@ (8001088 <appe_Tl_Init+0x5c>)
 800104e:	f009 f9fd 	bl	800a44c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001052:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <appe_Tl_Init+0x60>)
 8001054:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <appe_Tl_Init+0x64>)
 8001058:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <appe_Tl_Init+0x68>)
 800105c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800105e:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001062:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001064:	f107 0308 	add.w	r3, r7, #8
 8001068:	4618      	mov	r0, r3
 800106a:	f009 fc73 	bl	800a954 <TL_MM_Init>

  TL_Enable();
 800106e:	f009 fb25 	bl	800a6bc <TL_Enable>

  return;
 8001072:	bf00      	nop
}
 8001074:	3720      	adds	r7, #32
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	0800a485 	.word	0x0800a485
 8001080:	20030734 	.word	0x20030734
 8001084:	08001099 	.word	0x08001099
 8001088:	080010b1 	.word	0x080010b1
 800108c:	2003094c 	.word	0x2003094c
 8001090:	20030840 	.word	0x20030840
 8001094:	200301f8 	.word	0x200301f8

08001098 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80010a2:	bf00      	nop
}
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
	...

080010b0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	330b      	adds	r3, #11
 80010be:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 80010ca:	2b07      	cmp	r3, #7
 80010cc:	f200 80d0 	bhi.w	8001270 <APPE_SysUserEvtRx+0x1c0>
 80010d0:	a201      	add	r2, pc, #4	@ (adr r2, 80010d8 <APPE_SysUserEvtRx+0x28>)
 80010d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d6:	bf00      	nop
 80010d8:	080010f9 	.word	0x080010f9
 80010dc:	0800118b 	.word	0x0800118b
 80010e0:	080011ad 	.word	0x080011ad
 80010e4:	08001271 	.word	0x08001271
 80010e8:	080011f1 	.word	0x080011f1
 80010ec:	08001215 	.word	0x08001215
 80010f0:	08001231 	.word	0x08001231
 80010f4:	08001255 	.word	0x08001255
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	4618      	mov	r0, r3
 80010fe:	f008 ff5b 	bl	8009fb8 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 8001102:	485e      	ldr	r0, [pc, #376]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001104:	f009 fd2e 	bl	800ab64 <DbgTraceGetFileName>
 8001108:	4601      	mov	r1, r0
 800110a:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 800110e:	4a5c      	ldr	r2, [pc, #368]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001110:	485c      	ldr	r0, [pc, #368]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001112:	f00d fa71 	bl	800e5f8 <iprintf>
 8001116:	7b3b      	ldrb	r3, [r7, #12]
 8001118:	4619      	mov	r1, r3
 800111a:	7b7b      	ldrb	r3, [r7, #13]
 800111c:	461a      	mov	r2, r3
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	4859      	ldr	r0, [pc, #356]	@ (8001288 <APPE_SysUserEvtRx+0x1d8>)
 8001122:	f00d fa69 	bl	800e5f8 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 8001126:	4855      	ldr	r0, [pc, #340]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001128:	f009 fd1c 	bl	800ab64 <DbgTraceGetFileName>
 800112c:	4601      	mov	r1, r0
 800112e:	f240 136b 	movw	r3, #363	@ 0x16b
 8001132:	4a53      	ldr	r2, [pc, #332]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001134:	4853      	ldr	r0, [pc, #332]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001136:	f00d fa5f 	bl	800e5f8 <iprintf>
 800113a:	7c3b      	ldrb	r3, [r7, #16]
 800113c:	4619      	mov	r1, r3
 800113e:	4853      	ldr	r0, [pc, #332]	@ (800128c <APPE_SysUserEvtRx+0x1dc>)
 8001140:	f00d fa5a 	bl	800e5f8 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001144:	484d      	ldr	r0, [pc, #308]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001146:	f009 fd0d 	bl	800ab64 <DbgTraceGetFileName>
 800114a:	4601      	mov	r1, r0
 800114c:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 8001150:	4a4b      	ldr	r2, [pc, #300]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001152:	484c      	ldr	r0, [pc, #304]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001154:	f00d fa50 	bl	800e5f8 <iprintf>
 8001158:	7dbb      	ldrb	r3, [r7, #22]
 800115a:	4619      	mov	r1, r3
 800115c:	7dfb      	ldrb	r3, [r7, #23]
 800115e:	461a      	mov	r2, r3
 8001160:	7e3b      	ldrb	r3, [r7, #24]
 8001162:	484b      	ldr	r0, [pc, #300]	@ (8001290 <APPE_SysUserEvtRx+0x1e0>)
 8001164:	f00d fa48 	bl	800e5f8 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001168:	4844      	ldr	r0, [pc, #272]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 800116a:	f009 fcfb 	bl	800ab64 <DbgTraceGetFileName>
 800116e:	4601      	mov	r1, r0
 8001170:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8001174:	4a42      	ldr	r2, [pc, #264]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001176:	4843      	ldr	r0, [pc, #268]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001178:	f00d fa3e 	bl	800e5f8 <iprintf>
 800117c:	4845      	ldr	r0, [pc, #276]	@ (8001294 <APPE_SysUserEvtRx+0x1e4>)
 800117e:	f00d fa3b 	bl	800e5f8 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f000 f8e0 	bl	8001348 <APPE_SysEvtReadyProcessing>
    break;
 8001188:	e073      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800118a:	483c      	ldr	r0, [pc, #240]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 800118c:	f009 fcea 	bl	800ab64 <DbgTraceGetFileName>
 8001190:	4601      	mov	r1, r0
 8001192:	f240 1373 	movw	r3, #371	@ 0x173
 8001196:	4a3a      	ldr	r2, [pc, #232]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001198:	483a      	ldr	r0, [pc, #232]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 800119a:	f00d fa2d 	bl	800e5f8 <iprintf>
 800119e:	483e      	ldr	r0, [pc, #248]	@ (8001298 <APPE_SysUserEvtRx+0x1e8>)
 80011a0:	f00d fa2a 	bl	800e5f8 <iprintf>
    APPE_SysEvtError(pPayload);
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f000 f885 	bl	80012b4 <APPE_SysEvtError>
    break;
 80011aa:	e062      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 80011ac:	4833      	ldr	r0, [pc, #204]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 80011ae:	f009 fcd9 	bl	800ab64 <DbgTraceGetFileName>
 80011b2:	4601      	mov	r1, r0
 80011b4:	f44f 73bc 	mov.w	r3, #376	@ 0x178
 80011b8:	4a31      	ldr	r2, [pc, #196]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 80011ba:	4832      	ldr	r0, [pc, #200]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 80011bc:	f00d fa1c 	bl	800e5f8 <iprintf>
 80011c0:	4836      	ldr	r0, [pc, #216]	@ (800129c <APPE_SysUserEvtRx+0x1ec>)
 80011c2:	f00d fa89 	bl	800e6d8 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80011c6:	482d      	ldr	r0, [pc, #180]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 80011c8:	f009 fccc 	bl	800ab64 <DbgTraceGetFileName>
 80011cc:	4601      	mov	r1, r0
 80011ce:	f240 1379 	movw	r3, #377	@ 0x179
 80011d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 80011d4:	482b      	ldr	r0, [pc, #172]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 80011d6:	f00d fa0f 	bl	800e5f8 <iprintf>
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3302      	adds	r3, #2
 80011de:	6819      	ldr	r1, [r3, #0]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	3302      	adds	r3, #2
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	461a      	mov	r2, r3
 80011e8:	482d      	ldr	r0, [pc, #180]	@ (80012a0 <APPE_SysUserEvtRx+0x1f0>)
 80011ea:	f00d fa05 	bl	800e5f8 <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 80011ee:	e040      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80011f0:	4822      	ldr	r0, [pc, #136]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 80011f2:	f009 fcb7 	bl	800ab64 <DbgTraceGetFileName>
 80011f6:	4601      	mov	r1, r0
 80011f8:	f240 137f 	movw	r3, #383	@ 0x17f
 80011fc:	4a20      	ldr	r2, [pc, #128]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 80011fe:	4821      	ldr	r0, [pc, #132]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001200:	f00d f9fa 	bl	800e5f8 <iprintf>
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	3302      	adds	r3, #2
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4619      	mov	r1, r3
 800120c:	4825      	ldr	r0, [pc, #148]	@ (80012a4 <APPE_SysUserEvtRx+0x1f4>)
 800120e:	f00d f9f3 	bl	800e5f8 <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 8001212:	e02e      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001214:	4819      	ldr	r0, [pc, #100]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001216:	f009 fca5 	bl	800ab64 <DbgTraceGetFileName>
 800121a:	4601      	mov	r1, r0
 800121c:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8001220:	4a17      	ldr	r2, [pc, #92]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001222:	4818      	ldr	r0, [pc, #96]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001224:	f00d f9e8 	bl	800e5f8 <iprintf>
 8001228:	481f      	ldr	r0, [pc, #124]	@ (80012a8 <APPE_SysUserEvtRx+0x1f8>)
 800122a:	f00d f9e5 	bl	800e5f8 <iprintf>
    break;
 800122e:	e020      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 8001230:	4812      	ldr	r0, [pc, #72]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001232:	f009 fc97 	bl	800ab64 <DbgTraceGetFileName>
 8001236:	4601      	mov	r1, r0
 8001238:	f44f 73c4 	mov.w	r3, #392	@ 0x188
 800123c:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 800123e:	4811      	ldr	r0, [pc, #68]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001240:	f00d f9da 	bl	800e5f8 <iprintf>
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	3302      	adds	r3, #2
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4619      	mov	r1, r3
 800124c:	4817      	ldr	r0, [pc, #92]	@ (80012ac <APPE_SysUserEvtRx+0x1fc>)
 800124e:	f00d f9d3 	bl	800e5f8 <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 8001252:	e00e      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001254:	4809      	ldr	r0, [pc, #36]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001256:	f009 fc85 	bl	800ab64 <DbgTraceGetFileName>
 800125a:	4601      	mov	r1, r0
 800125c:	f240 138d 	movw	r3, #397	@ 0x18d
 8001260:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001264:	f00d f9c8 	bl	800e5f8 <iprintf>
 8001268:	4811      	ldr	r0, [pc, #68]	@ (80012b0 <APPE_SysUserEvtRx+0x200>)
 800126a:	f00d f9c5 	bl	800e5f8 <iprintf>
    break;
 800126e:	e000      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001270:	bf00      	nop
  }

  return;
 8001272:	bf00      	nop
}
 8001274:	3720      	adds	r7, #32
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	0800f830 	.word	0x0800f830
 8001280:	080112e4 	.word	0x080112e4
 8001284:	0800f848 	.word	0x0800f848
 8001288:	0800f85c 	.word	0x0800f85c
 800128c:	0800f880 	.word	0x0800f880
 8001290:	0800f89c 	.word	0x0800f89c
 8001294:	0800f8b4 	.word	0x0800f8b4
 8001298:	0800f8d4 	.word	0x0800f8d4
 800129c:	0800f8f8 	.word	0x0800f8f8
 80012a0:	0800f948 	.word	0x0800f948
 80012a4:	0800f970 	.word	0x0800f970
 80012a8:	0800f9ac 	.word	0x0800f9ac
 80012ac:	0800f9d0 	.word	0x0800f9d0
 80012b0:	0800fa0c 	.word	0x0800fa0c

080012b4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	330b      	adds	r3, #11
 80012c2:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3302      	adds	r3, #2
 80012c8:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 80012ca:	4819      	ldr	r0, [pc, #100]	@ (8001330 <APPE_SysEvtError+0x7c>)
 80012cc:	f009 fc4a 	bl	800ab64 <DbgTraceGetFileName>
 80012d0:	4601      	mov	r1, r0
 80012d2:	f240 13a5 	movw	r3, #421	@ 0x1a5
 80012d6:	4a17      	ldr	r2, [pc, #92]	@ (8001334 <APPE_SysEvtError+0x80>)
 80012d8:	4817      	ldr	r0, [pc, #92]	@ (8001338 <APPE_SysEvtError+0x84>)
 80012da:	f00d f98d 	bl	800e5f8 <iprintf>
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4815      	ldr	r0, [pc, #84]	@ (800133c <APPE_SysEvtError+0x88>)
 80012e6:	f00d f987 	bl	800e5f8 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10d      	bne.n	800130e <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 80012f2:	480f      	ldr	r0, [pc, #60]	@ (8001330 <APPE_SysEvtError+0x7c>)
 80012f4:	f009 fc36 	bl	800ab64 <DbgTraceGetFileName>
 80012f8:	4601      	mov	r1, r0
 80012fa:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80012fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001334 <APPE_SysEvtError+0x80>)
 8001300:	480d      	ldr	r0, [pc, #52]	@ (8001338 <APPE_SysEvtError+0x84>)
 8001302:	f00d f979 	bl	800e5f8 <iprintf>
 8001306:	480e      	ldr	r0, [pc, #56]	@ (8001340 <APPE_SysEvtError+0x8c>)
 8001308:	f00d f9e6 	bl	800e6d8 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 800130c:	e00d      	b.n	800132a <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 800130e:	4808      	ldr	r0, [pc, #32]	@ (8001330 <APPE_SysEvtError+0x7c>)
 8001310:	f009 fc28 	bl	800ab64 <DbgTraceGetFileName>
 8001314:	4601      	mov	r1, r0
 8001316:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 800131a:	4a06      	ldr	r2, [pc, #24]	@ (8001334 <APPE_SysEvtError+0x80>)
 800131c:	4806      	ldr	r0, [pc, #24]	@ (8001338 <APPE_SysEvtError+0x84>)
 800131e:	f00d f96b 	bl	800e5f8 <iprintf>
 8001322:	4808      	ldr	r0, [pc, #32]	@ (8001344 <APPE_SysEvtError+0x90>)
 8001324:	f00d f9d8 	bl	800e6d8 <puts>
  return;
 8001328:	bf00      	nop
}
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	0800f830 	.word	0x0800f830
 8001334:	080112f8 	.word	0x080112f8
 8001338:	0800f848 	.word	0x0800f848
 800133c:	0800fa30 	.word	0x0800fa30
 8001340:	0800fa60 	.word	0x0800fa60
 8001344:	0800fa9c 	.word	0x0800fa9c

08001348 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001350:	f107 0308 	add.w	r3, r7, #8
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 800135e:	2300      	movs	r3, #0
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001362:	2300      	movs	r3, #0
 8001364:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	330b      	adds	r3, #11
 800136c:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3302      	adds	r3, #2
 8001372:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d146      	bne.n	800140a <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 800137c:	4836      	ldr	r0, [pc, #216]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 800137e:	f009 fbf1 	bl	800ab64 <DbgTraceGetFileName>
 8001382:	4601      	mov	r1, r0
 8001384:	f44f 73e2 	mov.w	r3, #452	@ 0x1c4
 8001388:	4a34      	ldr	r2, [pc, #208]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 800138a:	4835      	ldr	r0, [pc, #212]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 800138c:	f00d f934 	bl	800e5f8 <iprintf>
 8001390:	4834      	ldr	r0, [pc, #208]	@ (8001464 <APPE_SysEvtReadyProcessing+0x11c>)
 8001392:	f00d f9a1 	bl	800e6d8 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001396:	f7ff fc43 	bl	8000c20 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800139a:	230f      	movs	r3, #15
 800139c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800139e:	237f      	movs	r3, #127	@ 0x7f
 80013a0:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80013a2:	f7ff fd83 	bl	8000eac <LL_DBGMCU_GetRevisionID>
 80013a6:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80013a8:	482b      	ldr	r0, [pc, #172]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 80013aa:	f009 fbdb 	bl	800ab64 <DbgTraceGetFileName>
 80013ae:	4601      	mov	r1, r0
 80013b0:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 80013b4:	4a29      	ldr	r2, [pc, #164]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 80013b6:	482a      	ldr	r0, [pc, #168]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 80013b8:	f00d f91e 	bl	800e5f8 <iprintf>
 80013bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013be:	482a      	ldr	r0, [pc, #168]	@ (8001468 <APPE_SysEvtReadyProcessing+0x120>)
 80013c0:	f00d f91a 	bl	800e5f8 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 80013c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80013ca:	f7ff fd61 	bl	8000e90 <LL_DBGMCU_GetDeviceID>
 80013ce:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 80013d0:	4821      	ldr	r0, [pc, #132]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 80013d2:	f009 fbc7 	bl	800ab64 <DbgTraceGetFileName>
 80013d6:	4601      	mov	r1, r0
 80013d8:	f240 13e1 	movw	r3, #481	@ 0x1e1
 80013dc:	4a1f      	ldr	r2, [pc, #124]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 80013de:	4820      	ldr	r0, [pc, #128]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 80013e0:	f00d f90a 	bl	800e5f8 <iprintf>
 80013e4:	6a39      	ldr	r1, [r7, #32]
 80013e6:	4821      	ldr	r0, [pc, #132]	@ (800146c <APPE_SysEvtReadyProcessing+0x124>)
 80013e8:	f00d f906 	bl	800e5f8 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80013ec:	6a3b      	ldr	r3, [r7, #32]
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4618      	mov	r0, r3
 80013f8:	f008 fdc8 	bl	8009f8c <SHCI_C2_Config>

    APP_BLE_Init();
 80013fc:	f00a fb36 	bl	800ba6c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001400:	2100      	movs	r1, #0
 8001402:	2001      	movs	r0, #1
 8001404:	f00c fd38 	bl	800de78 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001408:	e022      	b.n	8001450 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d110      	bne.n	8001434 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 8001412:	4811      	ldr	r0, [pc, #68]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 8001414:	f009 fba6 	bl	800ab64 <DbgTraceGetFileName>
 8001418:	4601      	mov	r1, r0
 800141a:	f44f 73f7 	mov.w	r3, #494	@ 0x1ee
 800141e:	4a0f      	ldr	r2, [pc, #60]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 8001420:	480f      	ldr	r0, [pc, #60]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 8001422:	f00d f8e9 	bl	800e5f8 <iprintf>
 8001426:	4812      	ldr	r0, [pc, #72]	@ (8001470 <APPE_SysEvtReadyProcessing+0x128>)
 8001428:	f00d f8e6 	bl	800e5f8 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
  return;
 8001432:	e00d      	b.n	8001450 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001434:	4808      	ldr	r0, [pc, #32]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 8001436:	f009 fb95 	bl	800ab64 <DbgTraceGetFileName>
 800143a:	4601      	mov	r1, r0
 800143c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8001440:	4a06      	ldr	r2, [pc, #24]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 8001442:	4807      	ldr	r0, [pc, #28]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 8001444:	f00d f8d8 	bl	800e5f8 <iprintf>
 8001448:	480a      	ldr	r0, [pc, #40]	@ (8001474 <APPE_SysEvtReadyProcessing+0x12c>)
 800144a:	f00d f8d5 	bl	800e5f8 <iprintf>
  return;
 800144e:	bf00      	nop
}
 8001450:	3728      	adds	r7, #40	@ 0x28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	0800f830 	.word	0x0800f830
 800145c:	0801130c 	.word	0x0801130c
 8001460:	0800f848 	.word	0x0800f848
 8001464:	0800fad4 	.word	0x0800fad4
 8001468:	0800faf0 	.word	0x0800faf0
 800146c:	0800fb14 	.word	0x0800fb14
 8001470:	0800fb34 	.word	0x0800fb34
 8001474:	0800fb68 	.word	0x0800fb68

08001478 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001480:	f001 fde4 	bl	800304c <HAL_GetTick>
 8001484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001490:	d00a      	beq.n	80014a8 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001492:	f001 fdf3 	bl	800307c <HAL_GetTickFreq>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4413      	add	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014a0:	e002      	b.n	80014a8 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80014a2:	f7ff fd11 	bl	8000ec8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80014a6:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80014a8:	f001 fdd0 	bl	800304c <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d8f4      	bhi.n	80014a2 <HAL_Delay+0x2a>
  }
}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80014c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ca:	f00c fd05 	bl	800ded8 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80014d6:	bf00      	nop
}
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80014e8:	2100      	movs	r1, #0
 80014ea:	2010      	movs	r0, #16
 80014ec:	f00c fe98 	bl	800e220 <UTIL_SEQ_SetTask>
  return;
 80014f0:	bf00      	nop
}
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001500:	2002      	movs	r0, #2
 8001502:	f00c fef9 	bl	800e2f8 <UTIL_SEQ_SetEvt>
  return;
 8001506:	bf00      	nop
}
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001516:	2002      	movs	r0, #2
 8001518:	f00c ff0e 	bl	800e338 <UTIL_SEQ_WaitEvt>
  return;
 800151c:	bf00      	nop
}
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <LL_EXTI_EnableIT_0_31>:
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <LL_EXTI_EnableIT_0_31+0x24>)
 800152e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001532:	4905      	ldr	r1, [pc, #20]	@ (8001548 <LL_EXTI_EnableIT_0_31+0x24>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4313      	orrs	r3, r2
 8001538:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	58000800 	.word	0x58000800

0800154c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001554:	4b05      	ldr	r3, [pc, #20]	@ (800156c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4904      	ldr	r1, [pc, #16]	@ (800156c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4313      	orrs	r3, r2
 800155e:	600b      	str	r3, [r1, #0]

}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	58000800 	.word	0x58000800

08001570 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001576:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <ReadRtcSsrValue+0x3c>)
 8001578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800157a:	b29b      	uxth	r3, r3
 800157c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <ReadRtcSsrValue+0x3c>)
 8001580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001582:	b29b      	uxth	r3, r3
 8001584:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001586:	e005      	b.n	8001594 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800158c:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <ReadRtcSsrValue+0x3c>)
 800158e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001590:	b29b      	uxth	r3, r3
 8001592:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d1f5      	bne.n	8001588 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800159c:	683b      	ldr	r3, [r7, #0]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40002800 	.word	0x40002800

080015b0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80015c0:	79ba      	ldrb	r2, [r7, #6]
 80015c2:	491d      	ldr	r1, [pc, #116]	@ (8001638 <LinkTimerAfter+0x88>)
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	440b      	add	r3, r1
 80015ce:	3315      	adds	r3, #21
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	2b06      	cmp	r3, #6
 80015d8:	d009      	beq.n	80015ee <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	4916      	ldr	r1, [pc, #88]	@ (8001638 <LinkTimerAfter+0x88>)
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	440b      	add	r3, r1
 80015e8:	3314      	adds	r3, #20
 80015ea:	79fa      	ldrb	r2, [r7, #7]
 80015ec:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	4911      	ldr	r1, [pc, #68]	@ (8001638 <LinkTimerAfter+0x88>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	440b      	add	r3, r1
 80015fc:	3315      	adds	r3, #21
 80015fe:	7bfa      	ldrb	r2, [r7, #15]
 8001600:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001602:	79fa      	ldrb	r2, [r7, #7]
 8001604:	490c      	ldr	r1, [pc, #48]	@ (8001638 <LinkTimerAfter+0x88>)
 8001606:	4613      	mov	r3, r2
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	4413      	add	r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	440b      	add	r3, r1
 8001610:	3314      	adds	r3, #20
 8001612:	79ba      	ldrb	r2, [r7, #6]
 8001614:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001616:	79ba      	ldrb	r2, [r7, #6]
 8001618:	4907      	ldr	r1, [pc, #28]	@ (8001638 <LinkTimerAfter+0x88>)
 800161a:	4613      	mov	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	440b      	add	r3, r1
 8001624:	3315      	adds	r3, #21
 8001626:	79fa      	ldrb	r2, [r7, #7]
 8001628:	701a      	strb	r2, [r3, #0]

  return;
 800162a:	bf00      	nop
}
 800162c:	3714      	adds	r7, #20
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	200000fc 	.word	0x200000fc

0800163c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	460a      	mov	r2, r1
 8001646:	71fb      	strb	r3, [r7, #7]
 8001648:	4613      	mov	r3, r2
 800164a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 800164c:	4b29      	ldr	r3, [pc, #164]	@ (80016f4 <LinkTimerBefore+0xb8>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	79ba      	ldrb	r2, [r7, #6]
 8001654:	429a      	cmp	r2, r3
 8001656:	d032      	beq.n	80016be <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001658:	79ba      	ldrb	r2, [r7, #6]
 800165a:	4927      	ldr	r1, [pc, #156]	@ (80016f8 <LinkTimerBefore+0xbc>)
 800165c:	4613      	mov	r3, r2
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	4413      	add	r3, r2
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	440b      	add	r3, r1
 8001666:	3314      	adds	r3, #20
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800166c:	7bfa      	ldrb	r2, [r7, #15]
 800166e:	4922      	ldr	r1, [pc, #136]	@ (80016f8 <LinkTimerBefore+0xbc>)
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	3315      	adds	r3, #21
 800167c:	79fa      	ldrb	r2, [r7, #7]
 800167e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001680:	79fa      	ldrb	r2, [r7, #7]
 8001682:	491d      	ldr	r1, [pc, #116]	@ (80016f8 <LinkTimerBefore+0xbc>)
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	440b      	add	r3, r1
 800168e:	3315      	adds	r3, #21
 8001690:	79ba      	ldrb	r2, [r7, #6]
 8001692:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001694:	79fa      	ldrb	r2, [r7, #7]
 8001696:	4918      	ldr	r1, [pc, #96]	@ (80016f8 <LinkTimerBefore+0xbc>)
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	440b      	add	r3, r1
 80016a2:	3314      	adds	r3, #20
 80016a4:	7bfa      	ldrb	r2, [r7, #15]
 80016a6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80016a8:	79ba      	ldrb	r2, [r7, #6]
 80016aa:	4913      	ldr	r1, [pc, #76]	@ (80016f8 <LinkTimerBefore+0xbc>)
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	440b      	add	r3, r1
 80016b6:	3314      	adds	r3, #20
 80016b8:	79fa      	ldrb	r2, [r7, #7]
 80016ba:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80016bc:	e014      	b.n	80016e8 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80016be:	79fa      	ldrb	r2, [r7, #7]
 80016c0:	490d      	ldr	r1, [pc, #52]	@ (80016f8 <LinkTimerBefore+0xbc>)
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	440b      	add	r3, r1
 80016cc:	3315      	adds	r3, #21
 80016ce:	79ba      	ldrb	r2, [r7, #6]
 80016d0:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80016d2:	79ba      	ldrb	r2, [r7, #6]
 80016d4:	4908      	ldr	r1, [pc, #32]	@ (80016f8 <LinkTimerBefore+0xbc>)
 80016d6:	4613      	mov	r3, r2
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	4413      	add	r3, r2
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	440b      	add	r3, r1
 80016e0:	3314      	adds	r3, #20
 80016e2:	79fa      	ldrb	r2, [r7, #7]
 80016e4:	701a      	strb	r2, [r3, #0]
  return;
 80016e6:	bf00      	nop
}
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	2000018c 	.word	0x2000018c
 80016f8:	200000fc 	.word	0x200000fc

080016fc <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001706:	4b4e      	ldr	r3, [pc, #312]	@ (8001840 <linkTimer+0x144>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b06      	cmp	r3, #6
 800170e:	d118      	bne.n	8001742 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001710:	4b4b      	ldr	r3, [pc, #300]	@ (8001840 <linkTimer+0x144>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4b4b      	ldr	r3, [pc, #300]	@ (8001844 <linkTimer+0x148>)
 8001718:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 800171a:	4a49      	ldr	r2, [pc, #292]	@ (8001840 <linkTimer+0x144>)
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	4949      	ldr	r1, [pc, #292]	@ (8001848 <linkTimer+0x14c>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3315      	adds	r3, #21
 8001730:	2206      	movs	r2, #6
 8001732:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001734:	4b45      	ldr	r3, [pc, #276]	@ (800184c <linkTimer+0x150>)
 8001736:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800173a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	81fb      	strh	r3, [r7, #14]
 8001740:	e078      	b.n	8001834 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001742:	f000 f909 	bl	8001958 <ReturnTimeElapsed>
 8001746:	4603      	mov	r3, r0
 8001748:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800174a:	79fa      	ldrb	r2, [r7, #7]
 800174c:	493e      	ldr	r1, [pc, #248]	@ (8001848 <linkTimer+0x14c>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	440b      	add	r3, r1
 8001758:	3308      	adds	r3, #8
 800175a:	6819      	ldr	r1, [r3, #0]
 800175c:	89fb      	ldrh	r3, [r7, #14]
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	4419      	add	r1, r3
 8001762:	4839      	ldr	r0, [pc, #228]	@ (8001848 <linkTimer+0x14c>)
 8001764:	4613      	mov	r3, r2
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	4413      	add	r3, r2
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	4403      	add	r3, r0
 800176e:	3308      	adds	r3, #8
 8001770:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001772:	79fa      	ldrb	r2, [r7, #7]
 8001774:	4934      	ldr	r1, [pc, #208]	@ (8001848 <linkTimer+0x14c>)
 8001776:	4613      	mov	r3, r2
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4413      	add	r3, r2
 800177c:	00db      	lsls	r3, r3, #3
 800177e:	440b      	add	r3, r1
 8001780:	3308      	adds	r3, #8
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001786:	4b2e      	ldr	r3, [pc, #184]	@ (8001840 <linkTimer+0x144>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	b2db      	uxtb	r3, r3
 800178c:	4619      	mov	r1, r3
 800178e:	4a2e      	ldr	r2, [pc, #184]	@ (8001848 <linkTimer+0x14c>)
 8001790:	460b      	mov	r3, r1
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	440b      	add	r3, r1
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	4413      	add	r3, r2
 800179a:	3308      	adds	r3, #8
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d337      	bcc.n	8001814 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80017a4:	4b26      	ldr	r3, [pc, #152]	@ (8001840 <linkTimer+0x144>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80017aa:	7b7a      	ldrb	r2, [r7, #13]
 80017ac:	4926      	ldr	r1, [pc, #152]	@ (8001848 <linkTimer+0x14c>)
 80017ae:	4613      	mov	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	440b      	add	r3, r1
 80017b8:	3315      	adds	r3, #21
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80017be:	e013      	b.n	80017e8 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80017c0:	7b7a      	ldrb	r2, [r7, #13]
 80017c2:	4921      	ldr	r1, [pc, #132]	@ (8001848 <linkTimer+0x14c>)
 80017c4:	4613      	mov	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	4413      	add	r3, r2
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	440b      	add	r3, r1
 80017ce:	3315      	adds	r3, #21
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80017d4:	7b7a      	ldrb	r2, [r7, #13]
 80017d6:	491c      	ldr	r1, [pc, #112]	@ (8001848 <linkTimer+0x14c>)
 80017d8:	4613      	mov	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	440b      	add	r3, r1
 80017e2:	3315      	adds	r3, #21
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80017e8:	7b3b      	ldrb	r3, [r7, #12]
 80017ea:	2b06      	cmp	r3, #6
 80017ec:	d00b      	beq.n	8001806 <linkTimer+0x10a>
 80017ee:	7b3a      	ldrb	r2, [r7, #12]
 80017f0:	4915      	ldr	r1, [pc, #84]	@ (8001848 <linkTimer+0x14c>)
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	440b      	add	r3, r1
 80017fc:	3308      	adds	r3, #8
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	429a      	cmp	r2, r3
 8001804:	d2dc      	bcs.n	80017c0 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001806:	7b7a      	ldrb	r2, [r7, #13]
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	4611      	mov	r1, r2
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fecf 	bl	80015b0 <LinkTimerAfter>
 8001812:	e00f      	b.n	8001834 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001814:	4b0a      	ldr	r3, [pc, #40]	@ (8001840 <linkTimer+0x144>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	b2da      	uxtb	r2, r3
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff ff0c 	bl	800163c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <linkTimer+0x144>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <linkTimer+0x148>)
 800182c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800182e:	4a04      	ldr	r2, [pc, #16]	@ (8001840 <linkTimer+0x144>)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001834:	89fb      	ldrh	r3, [r7, #14]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000018c 	.word	0x2000018c
 8001844:	2000018d 	.word	0x2000018d
 8001848:	200000fc 	.word	0x200000fc
 800184c:	20000190 	.word	0x20000190

08001850 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	460a      	mov	r2, r1
 800185a:	71fb      	strb	r3, [r7, #7]
 800185c:	4613      	mov	r3, r2
 800185e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001860:	4b39      	ldr	r3, [pc, #228]	@ (8001948 <UnlinkTimer+0xf8>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	79fa      	ldrb	r2, [r7, #7]
 8001868:	429a      	cmp	r2, r3
 800186a:	d111      	bne.n	8001890 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800186c:	4b36      	ldr	r3, [pc, #216]	@ (8001948 <UnlinkTimer+0xf8>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	b2da      	uxtb	r2, r3
 8001872:	4b36      	ldr	r3, [pc, #216]	@ (800194c <UnlinkTimer+0xfc>)
 8001874:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001876:	79fa      	ldrb	r2, [r7, #7]
 8001878:	4935      	ldr	r1, [pc, #212]	@ (8001950 <UnlinkTimer+0x100>)
 800187a:	4613      	mov	r3, r2
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4413      	add	r3, r2
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	440b      	add	r3, r1
 8001884:	3315      	adds	r3, #21
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4b2f      	ldr	r3, [pc, #188]	@ (8001948 <UnlinkTimer+0xf8>)
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e03e      	b.n	800190e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001890:	79fa      	ldrb	r2, [r7, #7]
 8001892:	492f      	ldr	r1, [pc, #188]	@ (8001950 <UnlinkTimer+0x100>)
 8001894:	4613      	mov	r3, r2
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4413      	add	r3, r2
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	440b      	add	r3, r1
 800189e:	3314      	adds	r3, #20
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80018a4:	79fa      	ldrb	r2, [r7, #7]
 80018a6:	492a      	ldr	r1, [pc, #168]	@ (8001950 <UnlinkTimer+0x100>)
 80018a8:	4613      	mov	r3, r2
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	4413      	add	r3, r2
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	440b      	add	r3, r1
 80018b2:	3315      	adds	r3, #21
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80018b8:	79f9      	ldrb	r1, [r7, #7]
 80018ba:	7bfa      	ldrb	r2, [r7, #15]
 80018bc:	4824      	ldr	r0, [pc, #144]	@ (8001950 <UnlinkTimer+0x100>)
 80018be:	460b      	mov	r3, r1
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	440b      	add	r3, r1
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	4403      	add	r3, r0
 80018c8:	3315      	adds	r3, #21
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b2d8      	uxtb	r0, r3
 80018ce:	4920      	ldr	r1, [pc, #128]	@ (8001950 <UnlinkTimer+0x100>)
 80018d0:	4613      	mov	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4413      	add	r3, r2
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	440b      	add	r3, r1
 80018da:	3315      	adds	r3, #21
 80018dc:	4602      	mov	r2, r0
 80018de:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018e0:	7bbb      	ldrb	r3, [r7, #14]
 80018e2:	2b06      	cmp	r3, #6
 80018e4:	d013      	beq.n	800190e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80018e6:	79f9      	ldrb	r1, [r7, #7]
 80018e8:	7bba      	ldrb	r2, [r7, #14]
 80018ea:	4819      	ldr	r0, [pc, #100]	@ (8001950 <UnlinkTimer+0x100>)
 80018ec:	460b      	mov	r3, r1
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	440b      	add	r3, r1
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4403      	add	r3, r0
 80018f6:	3314      	adds	r3, #20
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	b2d8      	uxtb	r0, r3
 80018fc:	4914      	ldr	r1, [pc, #80]	@ (8001950 <UnlinkTimer+0x100>)
 80018fe:	4613      	mov	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4413      	add	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	440b      	add	r3, r1
 8001908:	3314      	adds	r3, #20
 800190a:	4602      	mov	r2, r0
 800190c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800190e:	79fa      	ldrb	r2, [r7, #7]
 8001910:	490f      	ldr	r1, [pc, #60]	@ (8001950 <UnlinkTimer+0x100>)
 8001912:	4613      	mov	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	4413      	add	r3, r2
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	440b      	add	r3, r1
 800191c:	330c      	adds	r3, #12
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <UnlinkTimer+0xf8>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b06      	cmp	r3, #6
 800192a:	d107      	bne.n	800193c <UnlinkTimer+0xec>
 800192c:	79bb      	ldrb	r3, [r7, #6]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d104      	bne.n	800193c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001932:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <UnlinkTimer+0x104>)
 8001934:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001938:	601a      	str	r2, [r3, #0]
  }

  return;
 800193a:	bf00      	nop
 800193c:	bf00      	nop
}
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	2000018c 	.word	0x2000018c
 800194c:	2000018d 	.word	0x2000018d
 8001950:	200000fc 	.word	0x200000fc
 8001954:	20000190 	.word	0x20000190

08001958 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800195e:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001966:	d026      	beq.n	80019b6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001968:	f7ff fe02 	bl	8001570 <ReadRtcSsrValue>
 800196c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800196e:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	429a      	cmp	r2, r3
 8001976:	d805      	bhi.n	8001984 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001978:	4b13      	ldr	r3, [pc, #76]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	e00a      	b.n	800199a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <ReturnTimeElapsed+0x74>)
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	461a      	mov	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001990:	4b0d      	ldr	r3, [pc, #52]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	4413      	add	r3, r2
 8001998:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 800199a:	4b0d      	ldr	r3, [pc, #52]	@ (80019d0 <ReturnTimeElapsed+0x78>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	fb02 f303 	mul.w	r3, r2, r3
 80019a6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80019a8:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <ReturnTimeElapsed+0x7c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	40d3      	lsrs	r3, r2
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	e001      	b.n	80019ba <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	b29b      	uxth	r3, r3
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000190 	.word	0x20000190
 80019cc:	20000198 	.word	0x20000198
 80019d0:	20000196 	.word	0x20000196
 80019d4:	20000195 	.word	0x20000195

080019d8 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d108      	bne.n	80019fa <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80019e8:	f7ff fdc2 	bl	8001570 <ReadRtcSsrValue>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4a21      	ldr	r2, [pc, #132]	@ (8001a74 <RestartWakeupCounter+0x9c>)
 80019f0:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80019f2:	2003      	movs	r0, #3
 80019f4:	f001 fcd7 	bl	80033a6 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 80019f8:	e039      	b.n	8001a6e <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d803      	bhi.n	8001a08 <RestartWakeupCounter+0x30>
 8001a00:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <RestartWakeupCounter+0xa0>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d002      	beq.n	8001a0e <RestartWakeupCounter+0x36>
      Value -= 1;
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a0e:	bf00      	nop
 8001a10:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f8      	beq.n	8001a10 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001a1e:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001a2e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001a30:	4b13      	ldr	r3, [pc, #76]	@ (8001a80 <RestartWakeupCounter+0xa8>)
 8001a32:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001a36:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001a38:	2003      	movs	r0, #3
 8001a3a:	f001 fcc2 	bl	80033c2 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001a3e:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <RestartWakeupCounter+0xac>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	0c1b      	lsrs	r3, r3, #16
 8001a44:	041b      	lsls	r3, r3, #16
 8001a46:	88fa      	ldrh	r2, [r7, #6]
 8001a48:	490e      	ldr	r1, [pc, #56]	@ (8001a84 <RestartWakeupCounter+0xac>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001a4e:	f7ff fd8f 	bl	8001570 <ReadRtcSsrValue>
 8001a52:	4603      	mov	r3, r0
 8001a54:	4a07      	ldr	r2, [pc, #28]	@ (8001a74 <RestartWakeupCounter+0x9c>)
 8001a56:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001a58:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001a66:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001a68:	f3af 8000 	nop.w
  return ;
 8001a6c:	bf00      	nop
}
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000190 	.word	0x20000190
 8001a78:	20000195 	.word	0x20000195
 8001a7c:	200001e0 	.word	0x200001e0
 8001a80:	58000800 	.word	0x58000800
 8001a84:	40002800 	.word	0x40002800

08001a88 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001a8e:	4b45      	ldr	r3, [pc, #276]	@ (8001ba4 <RescheduleTimerList+0x11c>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a9a:	d107      	bne.n	8001aac <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001a9c:	bf00      	nop
 8001a9e:	4b42      	ldr	r3, [pc, #264]	@ (8001ba8 <RescheduleTimerList+0x120>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f8      	bne.n	8001a9e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001aac:	4b3e      	ldr	r3, [pc, #248]	@ (8001ba8 <RescheduleTimerList+0x120>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba8 <RescheduleTimerList+0x120>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001aba:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001abc:	4b3b      	ldr	r3, [pc, #236]	@ (8001bac <RescheduleTimerList+0x124>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001ac2:	7bfa      	ldrb	r2, [r7, #15]
 8001ac4:	493a      	ldr	r1, [pc, #232]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4413      	add	r3, r2
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	440b      	add	r3, r1
 8001ad0:	3308      	adds	r3, #8
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001ad6:	f7ff ff3f 	bl	8001958 <ReturnTimeElapsed>
 8001ada:	4603      	mov	r3, r0
 8001adc:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d205      	bcs.n	8001af2 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001aea:	4b32      	ldr	r3, [pc, #200]	@ (8001bb4 <RescheduleTimerList+0x12c>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
 8001af0:	e04d      	b.n	8001b8e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001af2:	88fb      	ldrh	r3, [r7, #6]
 8001af4:	4a30      	ldr	r2, [pc, #192]	@ (8001bb8 <RescheduleTimerList+0x130>)
 8001af6:	8812      	ldrh	r2, [r2, #0]
 8001af8:	b292      	uxth	r2, r2
 8001afa:	4413      	add	r3, r2
 8001afc:	461a      	mov	r2, r3
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d906      	bls.n	8001b12 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001b04:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb8 <RescheduleTimerList+0x130>)
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb4 <RescheduleTimerList+0x12c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
 8001b10:	e03d      	b.n	8001b8e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	88fb      	ldrh	r3, [r7, #6]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b1c:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <RescheduleTimerList+0x12c>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b22:	e034      	b.n	8001b8e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001b24:	7bfa      	ldrb	r2, [r7, #15]
 8001b26:	4922      	ldr	r1, [pc, #136]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b28:	4613      	mov	r3, r2
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	440b      	add	r3, r1
 8001b32:	3308      	adds	r3, #8
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d20a      	bcs.n	8001b52 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	491c      	ldr	r1, [pc, #112]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	440b      	add	r3, r1
 8001b4a:	3308      	adds	r3, #8
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	e013      	b.n	8001b7a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001b52:	7bfa      	ldrb	r2, [r7, #15]
 8001b54:	4916      	ldr	r1, [pc, #88]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b56:	4613      	mov	r3, r2
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	440b      	add	r3, r1
 8001b60:	3308      	adds	r3, #8
 8001b62:	6819      	ldr	r1, [r3, #0]
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	7bfa      	ldrb	r2, [r7, #15]
 8001b68:	1ac9      	subs	r1, r1, r3
 8001b6a:	4811      	ldr	r0, [pc, #68]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	4413      	add	r3, r2
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4403      	add	r3, r0
 8001b76:	3308      	adds	r3, #8
 8001b78:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001b7a:	7bfa      	ldrb	r2, [r7, #15]
 8001b7c:	490c      	ldr	r1, [pc, #48]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b7e:	4613      	mov	r3, r2
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	4413      	add	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	440b      	add	r3, r1
 8001b88:	3315      	adds	r3, #21
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b06      	cmp	r3, #6
 8001b92:	d1c7      	bne.n	8001b24 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001b94:	89bb      	ldrh	r3, [r7, #12]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff ff1e 	bl	80019d8 <RestartWakeupCounter>

  return ;
 8001b9c:	bf00      	nop
}
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40002800 	.word	0x40002800
 8001ba8:	200001e0 	.word	0x200001e0
 8001bac:	2000018c 	.word	0x2000018c
 8001bb0:	200000fc 	.word	0x200000fc
 8001bb4:	20000194 	.word	0x20000194
 8001bb8:	2000019a 	.word	0x2000019a

08001bbc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	@ 0x28
 8001bc0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8001bc6:	617b      	str	r3, [r7, #20]
  return(result);
 8001bc8:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001bcc:	b672      	cpsid	i
}
 8001bce:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001bd0:	4b59      	ldr	r3, [pc, #356]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	22ca      	movs	r2, #202	@ 0xca
 8001bd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001bd8:	4b57      	ldr	r3, [pc, #348]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2253      	movs	r2, #83	@ 0x53
 8001bde:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001be0:	4b55      	ldr	r3, [pc, #340]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	4b54      	ldr	r3, [pc, #336]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bee:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001bf0:	4b52      	ldr	r3, [pc, #328]	@ (8001d3c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001bf8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001bfc:	4950      	ldr	r1, [pc, #320]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001bfe:	4613      	mov	r3, r2
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4413      	add	r3, r2
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	440b      	add	r3, r1
 8001c08:	330c      	adds	r3, #12
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d16e      	bne.n	8001cf0 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001c12:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c16:	494a      	ldr	r1, [pc, #296]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001c26:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c2a:	4945      	ldr	r1, [pc, #276]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	440b      	add	r3, r1
 8001c36:	3310      	adds	r3, #16
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001c3c:	4b41      	ldr	r3, [pc, #260]	@ (8001d44 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d04c      	beq.n	8001ce0 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001c46:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c4a:	493d      	ldr	r1, [pc, #244]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	440b      	add	r3, r1
 8001c56:	330d      	adds	r3, #13
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d124      	bne.n	8001caa <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001c60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c64:	2101      	movs	r1, #1
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fdf2 	bl	8001850 <UnlinkTimer>
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	f383 8810 	msr	PRIMASK, r3
}
 8001c76:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001c78:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c7c:	4930      	ldr	r1, [pc, #192]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	440b      	add	r3, r1
 8001c88:	3304      	adds	r3, #4
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c90:	4611      	mov	r1, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 fa32 	bl	80020fc <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001c98:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	22ca      	movs	r2, #202	@ 0xca
 8001c9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ca0:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2253      	movs	r2, #83	@ 0x53
 8001ca6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ca8:	e012      	b.n	8001cd0 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f383 8810 	msr	PRIMASK, r3
}
 8001cb4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f99a 	bl	8001ff4 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	22ca      	movs	r2, #202	@ 0xca
 8001cc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2253      	movs	r2, #83	@ 0x53
 8001cce:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001cd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cd4:	69fa      	ldr	r2, [r7, #28]
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	69b8      	ldr	r0, [r7, #24]
 8001cda:	f000 fa95 	bl	8002208 <HW_TS_RTC_Int_AppNot>
 8001cde:	e022      	b.n	8001d26 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001ce0:	f7ff fed2 	bl	8001a88 <RescheduleTimerList>
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f383 8810 	msr	PRIMASK, r3
}
 8001cee:	e01a      	b.n	8001d26 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001cf0:	bf00      	nop
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f8      	beq.n	8001cf2 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d00:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d10:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d12:	4b0d      	ldr	r3, [pc, #52]	@ (8001d48 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001d14:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f383 8810 	msr	PRIMASK, r3
}
 8001d24:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d26:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	22ff      	movs	r2, #255	@ 0xff
 8001d2c:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001d2e:	bf00      	nop
}
 8001d30:	3728      	adds	r7, #40	@ 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200001e0 	.word	0x200001e0
 8001d3c:	2000018c 	.word	0x2000018c
 8001d40:	200000fc 	.word	0x200000fc
 8001d44:	20000194 	.word	0x20000194
 8001d48:	58000800 	.word	0x58000800

08001d4c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b088      	sub	sp, #32
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	6039      	str	r1, [r7, #0]
 8001d56:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d58:	4b5e      	ldr	r3, [pc, #376]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	22ca      	movs	r2, #202	@ 0xca
 8001d5e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d60:	4b5c      	ldr	r3, [pc, #368]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2253      	movs	r2, #83	@ 0x53
 8001d66:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001d68:	4b5b      	ldr	r3, [pc, #364]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	4a5a      	ldr	r2, [pc, #360]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d6e:	f043 0320 	orr.w	r3, r3, #32
 8001d72:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001d74:	4b58      	ldr	r3, [pc, #352]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	f1c3 0304 	rsb	r3, r3, #4
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	4b55      	ldr	r3, [pc, #340]	@ (8001edc <HW_TS_Init+0x190>)
 8001d88:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001d8a:	4b53      	ldr	r3, [pc, #332]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001d92:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001d96:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	fa92 f2a2 	rbit	r2, r2
 8001d9e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	2a00      	cmp	r2, #0
 8001da8:	d101      	bne.n	8001dae <HW_TS_Init+0x62>
  {
    return 32U;
 8001daa:	2220      	movs	r2, #32
 8001dac:	e003      	b.n	8001db6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	fab2 f282 	clz	r2, r2
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	40d3      	lsrs	r3, r2
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	3301      	adds	r3, #1
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4b48      	ldr	r3, [pc, #288]	@ (8001ee0 <HW_TS_Init+0x194>)
 8001dc0:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001dc2:	4b45      	ldr	r3, [pc, #276]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	3301      	adds	r3, #1
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	4b44      	ldr	r3, [pc, #272]	@ (8001ee4 <HW_TS_Init+0x198>)
 8001dd4:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001dd6:	4b43      	ldr	r3, [pc, #268]	@ (8001ee4 <HW_TS_Init+0x198>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	4a40      	ldr	r2, [pc, #256]	@ (8001ee0 <HW_TS_Init+0x194>)
 8001dde:	7812      	ldrb	r2, [r2, #0]
 8001de0:	fb02 f303 	mul.w	r3, r2, r3
 8001de4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001de8:	4a3c      	ldr	r2, [pc, #240]	@ (8001edc <HW_TS_Init+0x190>)
 8001dea:	7812      	ldrb	r2, [r2, #0]
 8001dec:	40d3      	lsrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d904      	bls.n	8001e04 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001dfa:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee8 <HW_TS_Init+0x19c>)
 8001dfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e00:	801a      	strh	r2, [r3, #0]
 8001e02:	e003      	b.n	8001e0c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	4b37      	ldr	r3, [pc, #220]	@ (8001ee8 <HW_TS_Init+0x19c>)
 8001e0a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e0c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e10:	f7ff fb9c 	bl	800154c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e14:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e18:	f7ff fb84 	bl	8001524 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d13d      	bne.n	8001e9e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e22:	4b32      	ldr	r3, [pc, #200]	@ (8001eec <HW_TS_Init+0x1a0>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001e28:	4b31      	ldr	r3, [pc, #196]	@ (8001ef0 <HW_TS_Init+0x1a4>)
 8001e2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e2e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001e30:	2300      	movs	r3, #0
 8001e32:	77fb      	strb	r3, [r7, #31]
 8001e34:	e00c      	b.n	8001e50 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001e36:	7ffa      	ldrb	r2, [r7, #31]
 8001e38:	492e      	ldr	r1, [pc, #184]	@ (8001ef4 <HW_TS_Init+0x1a8>)
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	440b      	add	r3, r1
 8001e44:	330c      	adds	r3, #12
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001e4a:	7ffb      	ldrb	r3, [r7, #31]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	77fb      	strb	r3, [r7, #31]
 8001e50:	7ffb      	ldrb	r3, [r7, #31]
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d9ef      	bls.n	8001e36 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001e56:	4b28      	ldr	r3, [pc, #160]	@ (8001ef8 <HW_TS_Init+0x1ac>)
 8001e58:	2206      	movs	r2, #6
 8001e5a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e6a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e7c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001efc <HW_TS_Init+0x1b0>)
 8001e80:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e84:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001e86:	2003      	movs	r0, #3
 8001e88:	f001 fa9b 	bl	80033c2 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001e8c:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	e009      	b.n	8001eb2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001eac:	2003      	movs	r0, #3
 8001eae:	f001 fa7a 	bl	80033a6 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	22ff      	movs	r2, #255	@ 0xff
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2103      	movs	r1, #3
 8001ebe:	2003      	movs	r0, #3
 8001ec0:	f001 fa2f 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001ec4:	2003      	movs	r0, #3
 8001ec6:	f001 fa46 	bl	8003356 <HAL_NVIC_EnableIRQ>

  return;
 8001eca:	bf00      	nop
}
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200001e0 	.word	0x200001e0
 8001ed8:	40002800 	.word	0x40002800
 8001edc:	20000195 	.word	0x20000195
 8001ee0:	20000196 	.word	0x20000196
 8001ee4:	20000198 	.word	0x20000198
 8001ee8:	2000019a 	.word	0x2000019a
 8001eec:	20000194 	.word	0x20000194
 8001ef0:	20000190 	.word	0x20000190
 8001ef4:	200000fc 	.word	0x200000fc
 8001ef8:	2000018c 	.word	0x2000018c
 8001efc:	58000800 	.word	0x58000800

08001f00 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b08b      	sub	sp, #44	@ 0x2c
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	603b      	str	r3, [r7, #0]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f16:	f3ef 8310 	mrs	r3, PRIMASK
 8001f1a:	61fb      	str	r3, [r7, #28]
  return(result);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f1e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f24:	e004      	b.n	8001f30 <HW_TS_Create+0x30>
  {
    loop++;
 8001f26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	d80c      	bhi.n	8001f52 <HW_TS_Create+0x52>
 8001f38:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f3c:	492c      	ldr	r1, [pc, #176]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f3e:	4613      	mov	r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	330c      	adds	r3, #12
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1e9      	bne.n	8001f26 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d038      	beq.n	8001fcc <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001f5a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f5e:	4924      	ldr	r1, [pc, #144]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f60:	4613      	mov	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4413      	add	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	440b      	add	r3, r1
 8001f6a:	330c      	adds	r3, #12
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	701a      	strb	r2, [r3, #0]
 8001f70:	6a3b      	ldr	r3, [r7, #32]
 8001f72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	f383 8810 	msr	PRIMASK, r3
}
 8001f7a:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001f7c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f80:	491b      	ldr	r1, [pc, #108]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3310      	adds	r3, #16
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001f92:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f96:	4916      	ldr	r1, [pc, #88]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f98:	4613      	mov	r3, r2
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	4413      	add	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	440b      	add	r3, r1
 8001fa2:	330d      	adds	r3, #13
 8001fa4:	79fa      	ldrb	r2, [r7, #7]
 8001fa6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001fa8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fac:	4910      	ldr	r1, [pc, #64]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	440b      	add	r3, r1
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fc2:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001fca:	e008      	b.n	8001fde <HW_TS_Create+0xde>
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f383 8810 	msr	PRIMASK, r3
}
 8001fd6:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8001fde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	372c      	adds	r7, #44	@ 0x2c
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	200000fc 	.word	0x200000fc

08001ff4 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8002002:	60fb      	str	r3, [r7, #12]
  return(result);
 8002004:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002006:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002008:	b672      	cpsid	i
}
 800200a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800200c:	2003      	movs	r0, #3
 800200e:	f001 f9b0 	bl	8003372 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002012:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	22ca      	movs	r2, #202	@ 0xca
 8002018:	625a      	str	r2, [r3, #36]	@ 0x24
 800201a:	4b32      	ldr	r3, [pc, #200]	@ (80020e4 <HW_TS_Stop+0xf0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2253      	movs	r2, #83	@ 0x53
 8002020:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	4930      	ldr	r1, [pc, #192]	@ (80020e8 <HW_TS_Stop+0xf4>)
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	440b      	add	r3, r1
 8002030:	330c      	adds	r3, #12
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d142      	bne.n	80020c0 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	2100      	movs	r1, #0
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fc06 	bl	8001850 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002044:	4b29      	ldr	r3, [pc, #164]	@ (80020ec <HW_TS_Stop+0xf8>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800204a:	7cfb      	ldrb	r3, [r7, #19]
 800204c:	2b06      	cmp	r3, #6
 800204e:	d12f      	bne.n	80020b0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002050:	4b27      	ldr	r3, [pc, #156]	@ (80020f0 <HW_TS_Stop+0xfc>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800205c:	d107      	bne.n	800206e <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800205e:	bf00      	nop
 8002060:	4b20      	ldr	r3, [pc, #128]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f003 0304 	and.w	r3, r3, #4
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f8      	bne.n	8002060 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800206e:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	4b1b      	ldr	r3, [pc, #108]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800207c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800207e:	bf00      	nop
 8002080:	4b18      	ldr	r3, [pc, #96]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	2b00      	cmp	r3, #0
 800208c:	d0f8      	beq.n	8002080 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800208e:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4b13      	ldr	r3, [pc, #76]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800209e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80020a0:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <HW_TS_Stop+0x100>)
 80020a2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80020a6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80020a8:	2003      	movs	r0, #3
 80020aa:	f001 f98a 	bl	80033c2 <HAL_NVIC_ClearPendingIRQ>
 80020ae:	e007      	b.n	80020c0 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80020b0:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <HW_TS_Stop+0x104>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	7cfa      	ldrb	r2, [r7, #19]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d001      	beq.n	80020c0 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80020bc:	f7ff fce4 	bl	8001a88 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80020c0:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <HW_TS_Stop+0xf0>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	22ff      	movs	r2, #255	@ 0xff
 80020c6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80020c8:	2003      	movs	r0, #3
 80020ca:	f001 f944 	bl	8003356 <HAL_NVIC_EnableIRQ>
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	f383 8810 	msr	PRIMASK, r3
}
 80020d8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80020da:	bf00      	nop
}
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200001e0 	.word	0x200001e0
 80020e8:	200000fc 	.word	0x200000fc
 80020ec:	2000018c 	.word	0x2000018c
 80020f0:	40002800 	.word	0x40002800
 80020f4:	58000800 	.word	0x58000800
 80020f8:	2000018d 	.word	0x2000018d

080020fc <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	6039      	str	r1, [r7, #0]
 8002106:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002108:	79fa      	ldrb	r2, [r7, #7]
 800210a:	493b      	ldr	r1, [pc, #236]	@ (80021f8 <HW_TS_Start+0xfc>)
 800210c:	4613      	mov	r3, r2
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	4413      	add	r3, r2
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	440b      	add	r3, r1
 8002116:	330c      	adds	r3, #12
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d103      	bne.n	8002128 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff66 	bl	8001ff4 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002128:	f3ef 8310 	mrs	r3, PRIMASK
 800212c:	60fb      	str	r3, [r7, #12]
  return(result);
 800212e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002130:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002132:	b672      	cpsid	i
}
 8002134:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002136:	2003      	movs	r0, #3
 8002138:	f001 f91b 	bl	8003372 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800213c:	4b2f      	ldr	r3, [pc, #188]	@ (80021fc <HW_TS_Start+0x100>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	22ca      	movs	r2, #202	@ 0xca
 8002142:	625a      	str	r2, [r3, #36]	@ 0x24
 8002144:	4b2d      	ldr	r3, [pc, #180]	@ (80021fc <HW_TS_Start+0x100>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2253      	movs	r2, #83	@ 0x53
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800214c:	79fa      	ldrb	r2, [r7, #7]
 800214e:	492a      	ldr	r1, [pc, #168]	@ (80021f8 <HW_TS_Start+0xfc>)
 8002150:	4613      	mov	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	440b      	add	r3, r1
 800215a:	330c      	adds	r3, #12
 800215c:	2202      	movs	r2, #2
 800215e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002160:	79fa      	ldrb	r2, [r7, #7]
 8002162:	4925      	ldr	r1, [pc, #148]	@ (80021f8 <HW_TS_Start+0xfc>)
 8002164:	4613      	mov	r3, r2
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	4413      	add	r3, r2
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	440b      	add	r3, r1
 800216e:	3308      	adds	r3, #8
 8002170:	683a      	ldr	r2, [r7, #0]
 8002172:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002174:	79fa      	ldrb	r2, [r7, #7]
 8002176:	4920      	ldr	r1, [pc, #128]	@ (80021f8 <HW_TS_Start+0xfc>)
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	440b      	add	r3, r1
 8002182:	3304      	adds	r3, #4
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff fab6 	bl	80016fc <linkTimer>
 8002190:	4603      	mov	r3, r0
 8002192:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002194:	4b1a      	ldr	r3, [pc, #104]	@ (8002200 <HW_TS_Start+0x104>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800219a:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <HW_TS_Start+0x108>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	7c7a      	ldrb	r2, [r7, #17]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d002      	beq.n	80021ac <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80021a6:	f7ff fc6f 	bl	8001a88 <RescheduleTimerList>
 80021aa:	e013      	b.n	80021d4 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80021ac:	79fa      	ldrb	r2, [r7, #7]
 80021ae:	4912      	ldr	r1, [pc, #72]	@ (80021f8 <HW_TS_Start+0xfc>)
 80021b0:	4613      	mov	r3, r2
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	440b      	add	r3, r1
 80021ba:	3308      	adds	r3, #8
 80021bc:	6819      	ldr	r1, [r3, #0]
 80021be:	8a7b      	ldrh	r3, [r7, #18]
 80021c0:	79fa      	ldrb	r2, [r7, #7]
 80021c2:	1ac9      	subs	r1, r1, r3
 80021c4:	480c      	ldr	r0, [pc, #48]	@ (80021f8 <HW_TS_Start+0xfc>)
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4413      	add	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	4403      	add	r3, r0
 80021d0:	3308      	adds	r3, #8
 80021d2:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80021d4:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <HW_TS_Start+0x100>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	22ff      	movs	r2, #255	@ 0xff
 80021da:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80021dc:	2003      	movs	r0, #3
 80021de:	f001 f8ba 	bl	8003356 <HAL_NVIC_EnableIRQ>
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	f383 8810 	msr	PRIMASK, r3
}
 80021ec:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80021ee:	bf00      	nop
}
 80021f0:	3718      	adds	r7, #24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200000fc 	.word	0x200000fc
 80021fc:	200001e0 	.word	0x200001e0
 8002200:	2000018c 	.word	0x2000018c
 8002204:	2000018d 	.word	0x2000018d

08002208 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	460b      	mov	r3, r1
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4798      	blx	r3

  return;
 800221a:	bf00      	nop
}
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	4603      	mov	r3, r0
 8002230:	73fb      	strb	r3, [r7, #15]
 8002232:	4613      	mov	r3, r2
 8002234:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 800223a:	2300      	movs	r3, #0
 800223c:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10e      	bne.n	8002262 <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 8002244:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HW_UART_Transmit_DMA+0x80>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HW_UART_Transmit_DMA+0x84>)
 800224c:	4a17      	ldr	r2, [pc, #92]	@ (80022ac <HW_UART_Transmit_DMA+0x88>)
 800224e:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002250:	89bb      	ldrh	r3, [r7, #12]
 8002252:	461a      	mov	r2, r3
 8002254:	68b9      	ldr	r1, [r7, #8]
 8002256:	4814      	ldr	r0, [pc, #80]	@ (80022a8 <HW_UART_Transmit_DMA+0x84>)
 8002258:	f005 f888 	bl	800736c <HAL_UART_Transmit_DMA>
 800225c:	4603      	mov	r3, r0
 800225e:	75fb      	strb	r3, [r7, #23]
            break;
 8002260:	e000      	b.n	8002264 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002262:	bf00      	nop
    }

    switch (hal_status)
 8002264:	7dfb      	ldrb	r3, [r7, #23]
 8002266:	2b03      	cmp	r3, #3
 8002268:	d816      	bhi.n	8002298 <HW_UART_Transmit_DMA+0x74>
 800226a:	a201      	add	r2, pc, #4	@ (adr r2, 8002270 <HW_UART_Transmit_DMA+0x4c>)
 800226c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002270:	08002281 	.word	0x08002281
 8002274:	08002287 	.word	0x08002287
 8002278:	0800228d 	.word	0x0800228d
 800227c:	08002293 	.word	0x08002293
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8002280:	2300      	movs	r3, #0
 8002282:	75bb      	strb	r3, [r7, #22]
            break;
 8002284:	e009      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002286:	2301      	movs	r3, #1
 8002288:	75bb      	strb	r3, [r7, #22]
            break;
 800228a:	e006      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 800228c:	2302      	movs	r3, #2
 800228e:	75bb      	strb	r3, [r7, #22]
            break;
 8002290:	e003      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 8002292:	2303      	movs	r3, #3
 8002294:	75bb      	strb	r3, [r7, #22]
            break;
 8002296:	e000      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002298:	bf00      	nop
    }

    return hw_status;
 800229a:	7dbb      	ldrb	r3, [r7, #22]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200001a0 	.word	0x200001a0
 80022a8:	2000029c 	.word	0x2000029c
 80022ac:	40013800 	.word	0x40013800

080022b0 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	4b09      	ldr	r3, [pc, #36]	@ (80022e4 <HAL_UART_RxCpltCallback+0x34>)
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d107      	bne.n	80022d4 <HAL_UART_RxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80022c4:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <HAL_UART_RxCpltCallback+0x38>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <HAL_UART_RxCpltCallback+0x28>
            {
                HW_huart1RxCb();
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <HAL_UART_RxCpltCallback+0x38>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4798      	blx	r3
            }
            break;
 80022d2:	e001      	b.n	80022d8 <HAL_UART_RxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 80022d4:	bf00      	nop
 80022d6:	e000      	b.n	80022da <HAL_UART_RxCpltCallback+0x2a>
            break;
 80022d8:	bf00      	nop
    }

    return;
 80022da:	bf00      	nop
}
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40013800 	.word	0x40013800
 80022e8:	2000019c 	.word	0x2000019c

080022ec <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_UART_TxCpltCallback+0x34>)
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d107      	bne.n	8002310 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8002300:	4b08      	ldr	r3, [pc, #32]	@ (8002324 <HAL_UART_TxCpltCallback+0x38>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_UART_TxCpltCallback+0x38>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4798      	blx	r3
            }
            break;
 800230e:	e001      	b.n	8002314 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 8002310:	bf00      	nop
 8002312:	e000      	b.n	8002316 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002314:	bf00      	nop
    }

    return;
 8002316:	bf00      	nop
}
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40013800 	.word	0x40013800
 8002324:	200001a0 	.word	0x200001a0

08002328 <LL_RCC_LSE_SetDriveCapability>:
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002330:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002338:	f023 0218 	bic.w	r2, r3, #24
 800233c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4313      	orrs	r3, r2
 8002344:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <LL_AHB1_GRP1_EnableClock>:
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800235c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002360:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002362:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4313      	orrs	r3, r2
 800236a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800236c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002370:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4013      	ands	r3, r2
 8002376:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002378:	68fb      	ldr	r3, [r7, #12]
}
 800237a:	bf00      	nop
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <LL_AHB2_GRP1_EnableClock>:
{
 8002386:	b480      	push	{r7}
 8002388:	b085      	sub	sp, #20
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800238e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002392:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002394:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4313      	orrs	r3, r2
 800239c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800239e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4013      	ands	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023aa:	68fb      	ldr	r3, [r7, #12]
}
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023bc:	f000 fdd8 	bl	8002f70 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80023c0:	f7fe fdc2 	bl	8000f48 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023c4:	f000 f826 	bl	8002414 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80023c8:	f000 f886 	bl	80024d8 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80023cc:	f000 f8a4 	bl	8002518 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023d0:	f000 fa2e 	bl	8002830 <MX_GPIO_Init>
  MX_DMA_Init();
 80023d4:	f000 fa1a 	bl	800280c <MX_DMA_Init>
  MX_RTC_Init();
 80023d8:	f000 f8ba 	bl	8002550 <MX_RTC_Init>
  MX_TIM17_Init();
 80023dc:	f000 f9a2 	bl	8002724 <MX_TIM17_Init>
  MX_TIM2_Init();
 80023e0:	f000 f920 	bl	8002624 <MX_TIM2_Init>
  MX_RF_Init();
 80023e4:	f000 f8ac 	bl	8002540 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80023e8:	2100      	movs	r1, #0
 80023ea:	4809      	ldr	r0, [pc, #36]	@ (8002410 <main+0x58>)
 80023ec:	f004 f83c 	bl	8006468 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80023f0:	2104      	movs	r1, #4
 80023f2:	4807      	ldr	r0, [pc, #28]	@ (8002410 <main+0x58>)
 80023f4:	f004 f838 	bl	8006468 <HAL_TIM_IC_Start_IT>
	TLC59731_Init();
 80023f8:	f009 fa0c 	bl	800b814 <TLC59731_Init>
	TLC59731_SetRGB(5, 25, 5);
 80023fc:	2205      	movs	r2, #5
 80023fe:	2119      	movs	r1, #25
 8002400:	2005      	movs	r0, #5
 8002402:	f009 fa19 	bl	800b838 <TLC59731_SetRGB>
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002406:	f7fe fdad 	bl	8000f64 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
    /* USER CODE END WHILE */
    MX_APPE_Process();
 800240a:	f7ff f85a 	bl	80014c2 <MX_APPE_Process>
 800240e:	e7fc      	b.n	800240a <main+0x52>
 8002410:	20000204 	.word	0x20000204

08002414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b09a      	sub	sp, #104	@ 0x68
 8002418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800241a:	f107 0320 	add.w	r3, r7, #32
 800241e:	2248      	movs	r2, #72	@ 0x48
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f00c fa5a 	bl	800e8dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002428:	1d3b      	adds	r3, r7, #4
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]
 8002434:	611a      	str	r2, [r3, #16]
 8002436:	615a      	str	r2, [r3, #20]
 8002438:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800243a:	f001 fd35 	bl	8003ea8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800243e:	2010      	movs	r0, #16
 8002440:	f7ff ff72 	bl	8002328 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002444:	4b23      	ldr	r3, [pc, #140]	@ (80024d4 <SystemClock_Config+0xc0>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800244c:	4a21      	ldr	r2, [pc, #132]	@ (80024d4 <SystemClock_Config+0xc0>)
 800244e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	4b1f      	ldr	r3, [pc, #124]	@ (80024d4 <SystemClock_Config+0xc0>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800245c:	603b      	str	r3, [r7, #0]
 800245e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002460:	2327      	movs	r3, #39	@ 0x27
 8002462:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800246a:	2301      	movs	r3, #1
 800246c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800246e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002474:	2301      	movs	r3, #1
 8002476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002478:	2340      	movs	r3, #64	@ 0x40
 800247a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800247c:	2300      	movs	r3, #0
 800247e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8002480:	23a0      	movs	r3, #160	@ 0xa0
 8002482:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002484:	2300      	movs	r3, #0
 8002486:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002488:	f107 0320 	add.w	r3, r7, #32
 800248c:	4618      	mov	r0, r3
 800248e:	f002 f89f 	bl	80045d0 <HAL_RCC_OscConfig>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002498:	f000 fa0a 	bl	80028b0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800249c:	236f      	movs	r3, #111	@ 0x6f
 800249e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024a8:	2300      	movs	r3, #0
 80024aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024b8:	1d3b      	adds	r3, r7, #4
 80024ba:	2101      	movs	r1, #1
 80024bc:	4618      	mov	r0, r3
 80024be:	f002 fbfb 	bl	8004cb8 <HAL_RCC_ClockConfig>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80024c8:	f000 f9f2 	bl	80028b0 <Error_Handler>
  }
}
 80024cc:	bf00      	nop
 80024ce:	3768      	adds	r7, #104	@ 0x68
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	58000400 	.word	0x58000400

080024d8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b094      	sub	sp, #80	@ 0x50
 80024dc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024de:	463b      	mov	r3, r7
 80024e0:	2250      	movs	r2, #80	@ 0x50
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f00c f9f9 	bl	800e8dc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80024ea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80024ee:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80024f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024f4:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80024f6:	2300      	movs	r3, #0
 80024f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80024fa:	2310      	movs	r3, #16
 80024fc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024fe:	463b      	mov	r3, r7
 8002500:	4618      	mov	r0, r3
 8002502:	f003 f816 	bl	8005532 <HAL_RCCEx_PeriphCLKConfig>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 800250c:	f000 f9d0 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002510:	bf00      	nop
 8002512:	3750      	adds	r7, #80	@ 0x50
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <MX_IPCC_Init+0x20>)
 800251e:	4a07      	ldr	r2, [pc, #28]	@ (800253c <MX_IPCC_Init+0x24>)
 8002520:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002522:	4805      	ldr	r0, [pc, #20]	@ (8002538 <MX_IPCC_Init+0x20>)
 8002524:	f001 fc3a 	bl	8003d9c <HAL_IPCC_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800252e:	f000 f9bf 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	200001a4 	.word	0x200001a4
 800253c:	58000c00 	.word	0x58000c00

08002540 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
	...

08002550 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002556:	1d3b      	adds	r3, r7, #4
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002564:	2300      	movs	r3, #0
 8002566:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002568:	4b2c      	ldr	r3, [pc, #176]	@ (800261c <MX_RTC_Init+0xcc>)
 800256a:	4a2d      	ldr	r2, [pc, #180]	@ (8002620 <MX_RTC_Init+0xd0>)
 800256c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800256e:	4b2b      	ldr	r3, [pc, #172]	@ (800261c <MX_RTC_Init+0xcc>)
 8002570:	2200      	movs	r2, #0
 8002572:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002574:	4b29      	ldr	r3, [pc, #164]	@ (800261c <MX_RTC_Init+0xcc>)
 8002576:	220f      	movs	r2, #15
 8002578:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800257a:	4b28      	ldr	r3, [pc, #160]	@ (800261c <MX_RTC_Init+0xcc>)
 800257c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002580:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002582:	4b26      	ldr	r3, [pc, #152]	@ (800261c <MX_RTC_Init+0xcc>)
 8002584:	2200      	movs	r2, #0
 8002586:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002588:	4b24      	ldr	r3, [pc, #144]	@ (800261c <MX_RTC_Init+0xcc>)
 800258a:	2200      	movs	r2, #0
 800258c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800258e:	4b23      	ldr	r3, [pc, #140]	@ (800261c <MX_RTC_Init+0xcc>)
 8002590:	2200      	movs	r2, #0
 8002592:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002594:	4b21      	ldr	r3, [pc, #132]	@ (800261c <MX_RTC_Init+0xcc>)
 8002596:	2200      	movs	r2, #0
 8002598:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800259a:	4820      	ldr	r0, [pc, #128]	@ (800261c <MX_RTC_Init+0xcc>)
 800259c:	f003 fa50 	bl	8005a40 <HAL_RTC_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80025a6:	f000 f983 	bl	80028b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 80025be:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025c2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80025c4:	1d3b      	adds	r3, r7, #4
 80025c6:	2201      	movs	r2, #1
 80025c8:	4619      	mov	r1, r3
 80025ca:	4814      	ldr	r0, [pc, #80]	@ (800261c <MX_RTC_Init+0xcc>)
 80025cc:	f003 fac0 	bl	8005b50 <HAL_RTC_SetTime>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 80025d6:	f000 f96b 	bl	80028b0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80025da:	2301      	movs	r3, #1
 80025dc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80025de:	2301      	movs	r3, #1
 80025e0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80025e2:	2301      	movs	r3, #1
 80025e4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80025ea:	463b      	mov	r3, r7
 80025ec:	2201      	movs	r2, #1
 80025ee:	4619      	mov	r1, r3
 80025f0:	480a      	ldr	r0, [pc, #40]	@ (800261c <MX_RTC_Init+0xcc>)
 80025f2:	f003 fbaa 	bl	8005d4a <HAL_RTC_SetDate>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <MX_RTC_Init+0xb0>
  {
    Error_Handler();
 80025fc:	f000 f958 	bl	80028b0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002600:	2200      	movs	r2, #0
 8002602:	2100      	movs	r1, #0
 8002604:	4805      	ldr	r0, [pc, #20]	@ (800261c <MX_RTC_Init+0xcc>)
 8002606:	f003 fd3b 	bl	8006080 <HAL_RTCEx_SetWakeUpTimer_IT>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8002610:	f000 f94e 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	200001e0 	.word	0x200001e0
 8002620:	40002800 	.word	0x40002800

08002624 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	@ 0x30
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800262a:	f107 0320 	add.w	r3, r7, #32
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	609a      	str	r2, [r3, #8]
 8002636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	609a      	str	r2, [r3, #8]
 800264e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002650:	4b33      	ldr	r3, [pc, #204]	@ (8002720 <MX_TIM2_Init+0xfc>)
 8002652:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002656:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320-1;
 8002658:	4b31      	ldr	r3, [pc, #196]	@ (8002720 <MX_TIM2_Init+0xfc>)
 800265a:	f240 123f 	movw	r2, #319	@ 0x13f
 800265e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002660:	4b2f      	ldr	r3, [pc, #188]	@ (8002720 <MX_TIM2_Init+0xfc>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002666:	4b2e      	ldr	r3, [pc, #184]	@ (8002720 <MX_TIM2_Init+0xfc>)
 8002668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800266c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800266e:	4b2c      	ldr	r3, [pc, #176]	@ (8002720 <MX_TIM2_Init+0xfc>)
 8002670:	2200      	movs	r2, #0
 8002672:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002674:	4b2a      	ldr	r3, [pc, #168]	@ (8002720 <MX_TIM2_Init+0xfc>)
 8002676:	2200      	movs	r2, #0
 8002678:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800267a:	4829      	ldr	r0, [pc, #164]	@ (8002720 <MX_TIM2_Init+0xfc>)
 800267c:	f003 fdcc 	bl	8006218 <HAL_TIM_Base_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8002686:	f000 f913 	bl	80028b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800268a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800268e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002690:	f107 0320 	add.w	r3, r7, #32
 8002694:	4619      	mov	r1, r3
 8002696:	4822      	ldr	r0, [pc, #136]	@ (8002720 <MX_TIM2_Init+0xfc>)
 8002698:	f004 f9af 	bl	80069fa <HAL_TIM_ConfigClockSource>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80026a2:	f000 f905 	bl	80028b0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80026a6:	481e      	ldr	r0, [pc, #120]	@ (8002720 <MX_TIM2_Init+0xfc>)
 80026a8:	f003 fe7c 	bl	80063a4 <HAL_TIM_IC_Init>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80026b2:	f000 f8fd 	bl	80028b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026be:	f107 0314 	add.w	r3, r7, #20
 80026c2:	4619      	mov	r1, r3
 80026c4:	4816      	ldr	r0, [pc, #88]	@ (8002720 <MX_TIM2_Init+0xfc>)
 80026c6:	f004 fd53 	bl	8007170 <HAL_TIMEx_MasterConfigSynchronization>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80026d0:	f000 f8ee 	bl	80028b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80026d4:	2300      	movs	r3, #0
 80026d6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80026d8:	2301      	movs	r3, #1
 80026da:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80026e4:	1d3b      	adds	r3, r7, #4
 80026e6:	2200      	movs	r2, #0
 80026e8:	4619      	mov	r1, r3
 80026ea:	480d      	ldr	r0, [pc, #52]	@ (8002720 <MX_TIM2_Init+0xfc>)
 80026ec:	f004 f8e9 	bl	80068c2 <HAL_TIM_IC_ConfigChannel>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80026f6:	f000 f8db 	bl	80028b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80026fa:	2302      	movs	r3, #2
 80026fc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80026fe:	2302      	movs	r3, #2
 8002700:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002702:	1d3b      	adds	r3, r7, #4
 8002704:	2204      	movs	r2, #4
 8002706:	4619      	mov	r1, r3
 8002708:	4805      	ldr	r0, [pc, #20]	@ (8002720 <MX_TIM2_Init+0xfc>)
 800270a:	f004 f8da 	bl	80068c2 <HAL_TIM_IC_ConfigChannel>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8002714:	f000 f8cc 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002718:	bf00      	nop
 800271a:	3730      	adds	r7, #48	@ 0x30
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	20000204 	.word	0x20000204

08002724 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002728:	4b0f      	ldr	r3, [pc, #60]	@ (8002768 <MX_TIM17_Init+0x44>)
 800272a:	4a10      	ldr	r2, [pc, #64]	@ (800276c <MX_TIM17_Init+0x48>)
 800272c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 800272e:	4b0e      	ldr	r3, [pc, #56]	@ (8002768 <MX_TIM17_Init+0x44>)
 8002730:	2200      	movs	r2, #0
 8002732:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002734:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <MX_TIM17_Init+0x44>)
 8002736:	2200      	movs	r2, #0
 8002738:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800273a:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <MX_TIM17_Init+0x44>)
 800273c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002740:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002742:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <MX_TIM17_Init+0x44>)
 8002744:	2200      	movs	r2, #0
 8002746:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002748:	4b07      	ldr	r3, [pc, #28]	@ (8002768 <MX_TIM17_Init+0x44>)
 800274a:	2200      	movs	r2, #0
 800274c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <MX_TIM17_Init+0x44>)
 8002750:	2200      	movs	r2, #0
 8002752:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002754:	4804      	ldr	r0, [pc, #16]	@ (8002768 <MX_TIM17_Init+0x44>)
 8002756:	f003 fd5f 	bl	8006218 <HAL_TIM_Base_Init>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8002760:	f000 f8a6 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000250 	.word	0x20000250
 800276c:	40014800 	.word	0x40014800

08002770 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002774:	4b23      	ldr	r3, [pc, #140]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 8002776:	4a24      	ldr	r2, [pc, #144]	@ (8002808 <MX_USART1_UART_Init+0x98>)
 8002778:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800277a:	4b22      	ldr	r3, [pc, #136]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 800277c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002780:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002782:	4b20      	ldr	r3, [pc, #128]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002788:	4b1e      	ldr	r3, [pc, #120]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 800278a:	2200      	movs	r2, #0
 800278c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800278e:	4b1d      	ldr	r3, [pc, #116]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 8002790:	2200      	movs	r2, #0
 8002792:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002794:	4b1b      	ldr	r3, [pc, #108]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 8002796:	220c      	movs	r2, #12
 8002798:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800279a:	4b1a      	ldr	r3, [pc, #104]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 800279c:	2200      	movs	r2, #0
 800279e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 80027a0:	4b18      	ldr	r3, [pc, #96]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027a2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80027a6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027a8:	4b16      	ldr	r3, [pc, #88]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027ae:	4b15      	ldr	r3, [pc, #84]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027b4:	4b13      	ldr	r3, [pc, #76]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027ba:	4812      	ldr	r0, [pc, #72]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027bc:	f004 fd76 	bl	80072ac <HAL_UART_Init>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80027c6:	f000 f873 	bl	80028b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027ca:	2100      	movs	r1, #0
 80027cc:	480d      	ldr	r0, [pc, #52]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027ce:	f005 ffec 	bl	80087aa <HAL_UARTEx_SetTxFifoThreshold>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80027d8:	f000 f86a 	bl	80028b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027dc:	2100      	movs	r1, #0
 80027de:	4809      	ldr	r0, [pc, #36]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027e0:	f006 f821 	bl	8008826 <HAL_UARTEx_SetRxFifoThreshold>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80027ea:	f000 f861 	bl	80028b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80027ee:	4805      	ldr	r0, [pc, #20]	@ (8002804 <MX_USART1_UART_Init+0x94>)
 80027f0:	f005 ffa2 	bl	8008738 <HAL_UARTEx_DisableFifoMode>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80027fa:	f000 f859 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	2000029c 	.word	0x2000029c
 8002808:	40013800 	.word	0x40013800

0800280c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002810:	2004      	movs	r0, #4
 8002812:	f7ff fd9f 	bl	8002354 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002816:	2001      	movs	r0, #1
 8002818:	f7ff fd9c 	bl	8002354 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 15, 0);
 800281c:	2200      	movs	r2, #0
 800281e:	210f      	movs	r1, #15
 8002820:	200b      	movs	r0, #11
 8002822:	f000 fd7e 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002826:	200b      	movs	r0, #11
 8002828:	f000 fd95 	bl	8003356 <HAL_NVIC_EnableIRQ>

}
 800282c:	bf00      	nop
 800282e:	bd80      	pop	{r7, pc}

08002830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002836:	1d3b      	adds	r3, r7, #4
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	609a      	str	r2, [r3, #8]
 8002840:	60da      	str	r2, [r3, #12]
 8002842:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002844:	2001      	movs	r0, #1
 8002846:	f7ff fd9e 	bl	8002386 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800284a:	2002      	movs	r0, #2
 800284c:	f7ff fd9b 	bl	8002386 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002850:	2080      	movs	r0, #128	@ 0x80
 8002852:	f7ff fd98 	bl	8002386 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RGB_GPIO_Port, LED_RGB_Pin, GPIO_PIN_RESET);
 8002856:	2200      	movs	r2, #0
 8002858:	2180      	movs	r1, #128	@ 0x80
 800285a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800285e:	f001 fa61 	bl	8003d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RGB_CS_GPIO_Port, LED_RGB_CS_Pin, GPIO_PIN_RESET);
 8002862:	2200      	movs	r2, #0
 8002864:	2102      	movs	r1, #2
 8002866:	4811      	ldr	r0, [pc, #68]	@ (80028ac <MX_GPIO_Init+0x7c>)
 8002868:	f001 fa5c 	bl	8003d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RGB_Pin */
  GPIO_InitStruct.Pin = LED_RGB_Pin;
 800286c:	2380      	movs	r3, #128	@ 0x80
 800286e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002870:	2301      	movs	r3, #1
 8002872:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002878:	2300      	movs	r3, #0
 800287a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_RGB_GPIO_Port, &GPIO_InitStruct);
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	4619      	mov	r1, r3
 8002880:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002884:	f001 f8de 	bl	8003a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RGB_CS_Pin */
  GPIO_InitStruct.Pin = LED_RGB_CS_Pin;
 8002888:	2302      	movs	r3, #2
 800288a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800288c:	2301      	movs	r3, #1
 800288e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002890:	2300      	movs	r3, #0
 8002892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002894:	2300      	movs	r3, #0
 8002896:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_RGB_CS_GPIO_Port, &GPIO_InitStruct);
 8002898:	1d3b      	adds	r3, r7, #4
 800289a:	4619      	mov	r1, r3
 800289c:	4803      	ldr	r0, [pc, #12]	@ (80028ac <MX_GPIO_Init+0x7c>)
 800289e:	f001 f8d1 	bl	8003a44 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80028a2:	bf00      	nop
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	48001c00 	.word	0x48001c00

080028b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80028b4:	b672      	cpsid	i
}
 80028b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80028b8:	bf00      	nop
 80028ba:	e7fd      	b.n	80028b8 <Error_Handler+0x8>

080028bc <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80028c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80028d4:	bf00      	nop
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <LL_AHB2_GRP1_EnableClock>:
{
 80028de:	b480      	push	{r7}
 80028e0:	b085      	sub	sp, #20
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80028e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80028f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4013      	ands	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002902:	68fb      	ldr	r3, [r7, #12]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_AHB3_GRP1_EnableClock>:
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002918:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800291c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800291e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4313      	orrs	r3, r2
 8002926:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800292c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4013      	ands	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002934:	68fb      	ldr	r3, [r7, #12]
}
 8002936:	bf00      	nop
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <LL_APB1_GRP1_EnableClock>:
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800294a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800294e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002950:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4313      	orrs	r3, r2
 8002958:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800295a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800295e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4013      	ands	r3, r2
 8002964:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002966:	68fb      	ldr	r3, [r7, #12]
}
 8002968:	bf00      	nop
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <LL_APB2_GRP1_EnableClock>:
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800297c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002980:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002982:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4313      	orrs	r3, r2
 800298a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800298c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002990:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4013      	ands	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002998:	68fb      	ldr	r3, [r7, #12]
}
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80029aa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80029ae:	f7ff ffaf 	bl	8002910 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80029b2:	2200      	movs	r2, #0
 80029b4:	2100      	movs	r1, #0
 80029b6:	202e      	movs	r0, #46	@ 0x2e
 80029b8:	f000 fcb3 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80029bc:	202e      	movs	r0, #46	@ 0x2e
 80029be:	f000 fcca 	bl	8003356 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a0d      	ldr	r2, [pc, #52]	@ (8002a0c <HAL_IPCC_MspInit+0x44>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d113      	bne.n	8002a02 <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80029da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80029de:	f7ff ff97 	bl	8002910 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80029e2:	2200      	movs	r2, #0
 80029e4:	2100      	movs	r1, #0
 80029e6:	202c      	movs	r0, #44	@ 0x2c
 80029e8:	f000 fc9b 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80029ec:	202c      	movs	r0, #44	@ 0x2c
 80029ee:	f000 fcb2 	bl	8003356 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80029f2:	2200      	movs	r2, #0
 80029f4:	2100      	movs	r1, #0
 80029f6:	202d      	movs	r0, #45	@ 0x2d
 80029f8:	f000 fc93 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80029fc:	202d      	movs	r0, #45	@ 0x2d
 80029fe:	f000 fcaa 	bl	8003356 <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	58000c00 	.word	0x58000c00

08002a10 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b096      	sub	sp, #88	@ 0x58
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a18:	f107 0308 	add.w	r3, r7, #8
 8002a1c:	2250      	movs	r2, #80	@ 0x50
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f00b ff5b 	bl	800e8dc <memset>
  if(hrtc->Instance==RTC)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a12      	ldr	r2, [pc, #72]	@ (8002a74 <HAL_RTC_MspInit+0x64>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d11d      	bne.n	8002a6c <HAL_RTC_MspInit+0x5c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a30:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a34:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002a36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a3c:	f107 0308 	add.w	r3, r7, #8
 8002a40:	4618      	mov	r0, r3
 8002a42:	f002 fd76 	bl	8005532 <HAL_RCCEx_PeriphCLKConfig>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002a4c:	f7ff ff30 	bl	80028b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a50:	f7ff ff34 	bl	80028bc <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002a54:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002a58:	f7ff ff73 	bl	8002942 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	2100      	movs	r1, #0
 8002a60:	2003      	movs	r0, #3
 8002a62:	f000 fc5e 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002a66:	2003      	movs	r0, #3
 8002a68:	f000 fc75 	bl	8003356 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002a6c:	bf00      	nop
 8002a6e:	3758      	adds	r7, #88	@ 0x58
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40002800 	.word	0x40002800

08002a78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a80:	f107 030c 	add.w	r3, r7, #12
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
 8002a8c:	60da      	str	r2, [r3, #12]
 8002a8e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a98:	d11f      	bne.n	8002ada <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a9a:	2001      	movs	r0, #1
 8002a9c:	f7ff ff51 	bl	8002942 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa0:	2001      	movs	r0, #1
 8002aa2:	f7ff ff1c 	bl	80028de <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aaa:	2302      	movs	r3, #2
 8002aac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	4619      	mov	r1, r3
 8002ac0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac4:	f000 ffbe 	bl	8003a44 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	2100      	movs	r1, #0
 8002acc:	201c      	movs	r0, #28
 8002ace:	f000 fc28 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ad2:	201c      	movs	r0, #28
 8002ad4:	f000 fc3f 	bl	8003356 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002ad8:	e010      	b.n	8002afc <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM17)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a09      	ldr	r2, [pc, #36]	@ (8002b04 <HAL_TIM_Base_MspInit+0x8c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d10b      	bne.n	8002afc <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002ae4:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002ae8:	f7ff ff44 	bl	8002974 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8002aec:	2200      	movs	r2, #0
 8002aee:	2100      	movs	r1, #0
 8002af0:	201a      	movs	r0, #26
 8002af2:	f000 fc16 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002af6:	201a      	movs	r0, #26
 8002af8:	f000 fc2d 	bl	8003356 <HAL_NVIC_EnableIRQ>
}
 8002afc:	bf00      	nop
 8002afe:	3720      	adds	r7, #32
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40014800 	.word	0x40014800

08002b08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b09c      	sub	sp, #112	@ 0x70
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b20:	f107 030c 	add.w	r3, r7, #12
 8002b24:	2250      	movs	r2, #80	@ 0x50
 8002b26:	2100      	movs	r1, #0
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f00b fed7 	bl	800e8dc <memset>
  if(huart->Instance==USART1)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a39      	ldr	r2, [pc, #228]	@ (8002c18 <HAL_UART_MspInit+0x110>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d16a      	bne.n	8002c0e <HAL_UART_MspInit+0x106>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b40:	f107 030c 	add.w	r3, r7, #12
 8002b44:	4618      	mov	r0, r3
 8002b46:	f002 fcf4 	bl	8005532 <HAL_RCCEx_PeriphCLKConfig>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002b50:	f7ff feae 	bl	80028b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b54:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002b58:	f7ff ff0c 	bl	8002974 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	f7ff febe 	bl	80028de <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b62:	2002      	movs	r0, #2
 8002b64:	f7ff febb 	bl	80028de <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b76:	2300      	movs	r3, #0
 8002b78:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b7a:	2307      	movs	r3, #7
 8002b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b7e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b82:	4619      	mov	r1, r3
 8002b84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b88:	f000 ff5c 	bl	8003a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b8c:	2340      	movs	r3, #64	@ 0x40
 8002b8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b9c:	2307      	movs	r3, #7
 8002b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	481d      	ldr	r0, [pc, #116]	@ (8002c1c <HAL_UART_MspInit+0x114>)
 8002ba8:	f000 ff4c 	bl	8003a44 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002bac:	4b1c      	ldr	r3, [pc, #112]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bae:	4a1d      	ldr	r2, [pc, #116]	@ (8002c24 <HAL_UART_MspInit+0x11c>)
 8002bb0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bb4:	220f      	movs	r2, #15
 8002bb6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bb8:	4b19      	ldr	r3, [pc, #100]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bba:	2210      	movs	r2, #16
 8002bbc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bbe:	4b18      	ldr	r3, [pc, #96]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bc4:	4b16      	ldr	r3, [pc, #88]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bc6:	2280      	movs	r2, #128	@ 0x80
 8002bc8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bca:	4b15      	ldr	r3, [pc, #84]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bd0:	4b13      	ldr	r3, [pc, #76]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002bd6:	4b12      	ldr	r3, [pc, #72]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bdc:	4b10      	ldr	r3, [pc, #64]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002be2:	480f      	ldr	r0, [pc, #60]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002be4:	f000 fbfc 	bl	80033e0 <HAL_DMA_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8002bee:	f7ff fe5f 	bl	80028b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bf6:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002bf8:	4a09      	ldr	r2, [pc, #36]	@ (8002c20 <HAL_UART_MspInit+0x118>)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2100      	movs	r1, #0
 8002c02:	2024      	movs	r0, #36	@ 0x24
 8002c04:	f000 fb8d 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c08:	2024      	movs	r0, #36	@ 0x24
 8002c0a:	f000 fba4 	bl	8003356 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002c0e:	bf00      	nop
 8002c10:	3770      	adds	r7, #112	@ 0x70
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40013800 	.word	0x40013800
 8002c1c:	48000400 	.word	0x48000400
 8002c20:	20000368 	.word	0x20000368
 8002c24:	40020008 	.word	0x40020008

08002c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c2c:	bf00      	nop
 8002c2e:	e7fd      	b.n	8002c2c <NMI_Handler+0x4>

08002c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c34:	bf00      	nop
 8002c36:	e7fd      	b.n	8002c34 <HardFault_Handler+0x4>

08002c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c3c:	bf00      	nop
 8002c3e:	e7fd      	b.n	8002c3c <MemManage_Handler+0x4>

08002c40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <BusFault_Handler+0x4>

08002c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c4c:	bf00      	nop
 8002c4e:	e7fd      	b.n	8002c4c <UsageFault_Handler+0x4>

08002c50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c54:	bf00      	nop
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c7e:	f000 f9d1 	bl	8003024 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002c8a:	f7fe ff97 	bl	8001bbc <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c98:	4802      	ldr	r0, [pc, #8]	@ (8002ca4 <DMA1_Channel1_IRQHandler+0x10>)
 8002c9a:	f000 fd82 	bl	80037a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000368 	.word	0x20000368

08002ca8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002cac:	4802      	ldr	r0, [pc, #8]	@ (8002cb8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002cae:	f003 fd01 	bl	80066b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000250 	.word	0x20000250

08002cbc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cc0:	4802      	ldr	r0, [pc, #8]	@ (8002ccc <TIM2_IRQHandler+0x10>)
 8002cc2:	f003 fcf7 	bl	80066b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000204 	.word	0x20000204

08002cd0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002cd4:	4802      	ldr	r0, [pc, #8]	@ (8002ce0 <USART1_IRQHandler+0x10>)
 8002cd6:	f004 fbc9 	bl	800746c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	2000029c 	.word	0x2000029c

08002ce4 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002ce8:	f00a fefa 	bl	800dae0 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002cf4:	f00a ff2a 	bl	800db4c <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002cf8:	bf00      	nop
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002d00:	f001 f828 	bl	8003d54 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d14:	2300      	movs	r3, #0
 8002d16:	617b      	str	r3, [r7, #20]
 8002d18:	e00a      	b.n	8002d30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d1a:	f3af 8000 	nop.w
 8002d1e:	4601      	mov	r1, r0
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	1c5a      	adds	r2, r3, #1
 8002d24:	60ba      	str	r2, [r7, #8]
 8002d26:	b2ca      	uxtb	r2, r1
 8002d28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	dbf0      	blt.n	8002d1a <_read+0x12>
  }

  return len;
 8002d38:	687b      	ldr	r3, [r7, #4]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d6a:	605a      	str	r2, [r3, #4]
  return 0;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <_isatty>:

int _isatty(int file)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d82:	2301      	movs	r3, #1
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
	...

08002dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db4:	4a14      	ldr	r2, [pc, #80]	@ (8002e08 <_sbrk+0x5c>)
 8002db6:	4b15      	ldr	r3, [pc, #84]	@ (8002e0c <_sbrk+0x60>)
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dc0:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <_sbrk+0x64>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d102      	bne.n	8002dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dc8:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <_sbrk+0x64>)
 8002dca:	4a12      	ldr	r2, [pc, #72]	@ (8002e14 <_sbrk+0x68>)
 8002dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dce:	4b10      	ldr	r3, [pc, #64]	@ (8002e10 <_sbrk+0x64>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d207      	bcs.n	8002dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ddc:	f00b fde2 	bl	800e9a4 <__errno>
 8002de0:	4603      	mov	r3, r0
 8002de2:	220c      	movs	r2, #12
 8002de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002de6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dea:	e009      	b.n	8002e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <_sbrk+0x64>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002df2:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <_sbrk+0x64>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4413      	add	r3, r2
 8002dfa:	4a05      	ldr	r2, [pc, #20]	@ (8002e10 <_sbrk+0x64>)
 8002dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20030000 	.word	0x20030000
 8002e0c:	00000400 	.word	0x00000400
 8002e10:	200003c8 	.word	0x200003c8
 8002e14:	20001bd0 	.word	0x20001bd0

08002e18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002e1c:	4b24      	ldr	r3, [pc, #144]	@ (8002eb0 <SystemInit+0x98>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e22:	4a23      	ldr	r2, [pc, #140]	@ (8002eb0 <SystemInit+0x98>)
 8002e24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e36:	f043 0301 	orr.w	r3, r3, #1
 8002e3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e40:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8002e44:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e50:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <SystemInit+0x9c>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002e56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e62:	f023 0305 	bic.w	r3, r3, #5
 8002e66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e76:	f023 0301 	bic.w	r3, r3, #1
 8002e7a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e82:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb8 <SystemInit+0xa0>)
 8002e84:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002e86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb8 <SystemInit+0xa0>)
 8002e8c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002e8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002e9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	619a      	str	r2, [r3, #24]
}
 8002ea6:	bf00      	nop
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	e000ed00 	.word	0xe000ed00
 8002eb4:	faf6fefb 	.word	0xfaf6fefb
 8002eb8:	22041000 	.word	0x22041000

08002ebc <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002ebc:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ebe:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ec0:	3304      	adds	r3, #4

08002ec2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ec2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ec4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002ec6:	d3f9      	bcc.n	8002ebc <CopyDataInit>
  bx lr
 8002ec8:	4770      	bx	lr

08002eca <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002eca:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002ecc:	3004      	adds	r0, #4

08002ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002ece:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002ed0:	d3fb      	bcc.n	8002eca <FillZerobss>
  bx lr
 8002ed2:	4770      	bx	lr

08002ed4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ed4:	480c      	ldr	r0, [pc, #48]	@ (8002f08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ed6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ed8:	f7ff ff9e 	bl	8002e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002edc:	480b      	ldr	r0, [pc, #44]	@ (8002f0c <LoopForever+0x6>)
 8002ede:	490c      	ldr	r1, [pc, #48]	@ (8002f10 <LoopForever+0xa>)
 8002ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8002f14 <LoopForever+0xe>)
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	f7ff ffed 	bl	8002ec2 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002ee8:	480b      	ldr	r0, [pc, #44]	@ (8002f18 <LoopForever+0x12>)
 8002eea:	490c      	ldr	r1, [pc, #48]	@ (8002f1c <LoopForever+0x16>)
 8002eec:	4a0c      	ldr	r2, [pc, #48]	@ (8002f20 <LoopForever+0x1a>)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	f7ff ffe7 	bl	8002ec2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002ef4:	480b      	ldr	r0, [pc, #44]	@ (8002f24 <LoopForever+0x1e>)
 8002ef6:	490c      	ldr	r1, [pc, #48]	@ (8002f28 <LoopForever+0x22>)
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f7ff ffe8 	bl	8002ece <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002efe:	f00b fd57 	bl	800e9b0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002f02:	f7ff fa59 	bl	80023b8 <main>

08002f06 <LoopForever>:

LoopForever:
  b LoopForever
 8002f06:	e7fe      	b.n	8002f06 <LoopForever>
  ldr   r0, =_estack
 8002f08:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002f0c:	20000008 	.word	0x20000008
 8002f10:	20000094 	.word	0x20000094
 8002f14:	080115bc 	.word	0x080115bc
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002f18:	200301e4 	.word	0x200301e4
 8002f1c:	20030a67 	.word	0x20030a67
 8002f20:	0801168e 	.word	0x0801168e
  INIT_BSS _sbss, _ebss
 8002f24:	200000e0 	.word	0x200000e0
 8002f28:	20001bd0 	.word	0x20001bd0

08002f2c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f2c:	e7fe      	b.n	8002f2c <ADC1_IRQHandler>
	...

08002f30 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002f34:	4b05      	ldr	r3, [pc, #20]	@ (8002f4c <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	4a04      	ldr	r2, [pc, #16]	@ (8002f4c <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	6053      	str	r3, [r2, #4]
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e0042000 	.word	0xe0042000

08002f50 <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	4a04      	ldr	r2, [pc, #16]	@ (8002f6c <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002f5a:	f043 0302 	orr.w	r3, r3, #2
 8002f5e:	6053      	str	r3, [r2, #4]
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	e0042000 	.word	0xe0042000

08002f70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <HAL_Init+0x3c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a0b      	ldr	r2, [pc, #44]	@ (8002fac <HAL_Init+0x3c>)
 8002f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f84:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f86:	2003      	movs	r0, #3
 8002f88:	f000 f9c0 	bl	800330c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f8c:	200f      	movs	r0, #15
 8002f8e:	f000 f80f 	bl	8002fb0 <HAL_InitTick>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	71fb      	strb	r3, [r7, #7]
 8002f9c:	e001      	b.n	8002fa2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f9e:	f7ff fd02 	bl	80029a6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	58004000 	.word	0x58004000

08002fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002fbc:	4b17      	ldr	r3, [pc, #92]	@ (800301c <HAL_InitTick+0x6c>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d024      	beq.n	800300e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002fc4:	f002 f824 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	4b14      	ldr	r3, [pc, #80]	@ (800301c <HAL_InitTick+0x6c>)
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	4619      	mov	r1, r3
 8002fd0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fd4:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f000 f9d6 	bl	800338e <HAL_SYSTICK_Config>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10f      	bne.n	8003008 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b0f      	cmp	r3, #15
 8002fec:	d809      	bhi.n	8003002 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ff6:	f000 f994 	bl	8003322 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ffa:	4a09      	ldr	r2, [pc, #36]	@ (8003020 <HAL_InitTick+0x70>)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6013      	str	r3, [r2, #0]
 8003000:	e007      	b.n	8003012 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	73fb      	strb	r3, [r7, #15]
 8003006:	e004      	b.n	8003012 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
 800300c:	e001      	b.n	8003012 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003012:	7bfb      	ldrb	r3, [r7, #15]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000010 	.word	0x20000010
 8003020:	2000000c 	.word	0x2000000c

08003024 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003028:	4b06      	ldr	r3, [pc, #24]	@ (8003044 <HAL_IncTick+0x20>)
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	461a      	mov	r2, r3
 800302e:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <HAL_IncTick+0x24>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4413      	add	r3, r2
 8003034:	4a04      	ldr	r2, [pc, #16]	@ (8003048 <HAL_IncTick+0x24>)
 8003036:	6013      	str	r3, [r2, #0]
}
 8003038:	bf00      	nop
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	20000010 	.word	0x20000010
 8003048:	200003cc 	.word	0x200003cc

0800304c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  return uwTick;
 8003050:	4b03      	ldr	r3, [pc, #12]	@ (8003060 <HAL_GetTick+0x14>)
 8003052:	681b      	ldr	r3, [r3, #0]
}
 8003054:	4618      	mov	r0, r3
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	200003cc 	.word	0x200003cc

08003064 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003068:	4b03      	ldr	r3, [pc, #12]	@ (8003078 <HAL_GetTickPrio+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	2000000c 	.word	0x2000000c

0800307c <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003080:	4b03      	ldr	r3, [pc, #12]	@ (8003090 <HAL_GetTickFreq+0x14>)
 8003082:	781b      	ldrb	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	20000010 	.word	0x20000010

08003094 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8003098:	f7ff ff4a 	bl	8002f30 <LL_DBGMCU_EnableDBGSleepMode>
}
 800309c:	bf00      	nop
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80030a4:	f7ff ff54 	bl	8002f50 <LL_DBGMCU_EnableDBGStopMode>
}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}

080030ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030bc:	4b0c      	ldr	r3, [pc, #48]	@ (80030f0 <__NVIC_SetPriorityGrouping+0x44>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030c8:	4013      	ands	r3, r2
 80030ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030de:	4a04      	ldr	r2, [pc, #16]	@ (80030f0 <__NVIC_SetPriorityGrouping+0x44>)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	60d3      	str	r3, [r2, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030f8:	4b04      	ldr	r3, [pc, #16]	@ (800310c <__NVIC_GetPriorityGrouping+0x18>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	0a1b      	lsrs	r3, r3, #8
 80030fe:	f003 0307 	and.w	r3, r3, #7
}
 8003102:	4618      	mov	r0, r3
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	e000ed00 	.word	0xe000ed00

08003110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	2b00      	cmp	r3, #0
 8003120:	db0b      	blt.n	800313a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	f003 021f 	and.w	r2, r3, #31
 8003128:	4907      	ldr	r1, [pc, #28]	@ (8003148 <__NVIC_EnableIRQ+0x38>)
 800312a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	2001      	movs	r0, #1
 8003132:	fa00 f202 	lsl.w	r2, r0, r2
 8003136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	e000e100 	.word	0xe000e100

0800314c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315a:	2b00      	cmp	r3, #0
 800315c:	db12      	blt.n	8003184 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	f003 021f 	and.w	r2, r3, #31
 8003164:	490a      	ldr	r1, [pc, #40]	@ (8003190 <__NVIC_DisableIRQ+0x44>)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	095b      	lsrs	r3, r3, #5
 800316c:	2001      	movs	r0, #1
 800316e:	fa00 f202 	lsl.w	r2, r0, r2
 8003172:	3320      	adds	r3, #32
 8003174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003178:	f3bf 8f4f 	dsb	sy
}
 800317c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800317e:	f3bf 8f6f 	isb	sy
}
 8003182:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	e000e100 	.word	0xe000e100

08003194 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800319e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	db0c      	blt.n	80031c0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	f003 021f 	and.w	r2, r3, #31
 80031ac:	4907      	ldr	r1, [pc, #28]	@ (80031cc <__NVIC_SetPendingIRQ+0x38>)
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	2001      	movs	r0, #1
 80031b6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ba:	3340      	adds	r3, #64	@ 0x40
 80031bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000e100 	.word	0xe000e100

080031d0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	db0c      	blt.n	80031fc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	4907      	ldr	r1, [pc, #28]	@ (8003208 <__NVIC_ClearPendingIRQ+0x38>)
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2001      	movs	r0, #1
 80031f2:	fa00 f202 	lsl.w	r2, r0, r2
 80031f6:	3360      	adds	r3, #96	@ 0x60
 80031f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	e000e100 	.word	0xe000e100

0800320c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	6039      	str	r1, [r7, #0]
 8003216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321c:	2b00      	cmp	r3, #0
 800321e:	db0a      	blt.n	8003236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	b2da      	uxtb	r2, r3
 8003224:	490c      	ldr	r1, [pc, #48]	@ (8003258 <__NVIC_SetPriority+0x4c>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	0112      	lsls	r2, r2, #4
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	440b      	add	r3, r1
 8003230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003234:	e00a      	b.n	800324c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4908      	ldr	r1, [pc, #32]	@ (800325c <__NVIC_SetPriority+0x50>)
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	3b04      	subs	r3, #4
 8003244:	0112      	lsls	r2, r2, #4
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	440b      	add	r3, r1
 800324a:	761a      	strb	r2, [r3, #24]
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000e100 	.word	0xe000e100
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003260:	b480      	push	{r7}
 8003262:	b089      	sub	sp, #36	@ 0x24
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f1c3 0307 	rsb	r3, r3, #7
 800327a:	2b04      	cmp	r3, #4
 800327c:	bf28      	it	cs
 800327e:	2304      	movcs	r3, #4
 8003280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	3304      	adds	r3, #4
 8003286:	2b06      	cmp	r3, #6
 8003288:	d902      	bls.n	8003290 <NVIC_EncodePriority+0x30>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3b03      	subs	r3, #3
 800328e:	e000      	b.n	8003292 <NVIC_EncodePriority+0x32>
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003294:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43da      	mvns	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	401a      	ands	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	fa01 f303 	lsl.w	r3, r1, r3
 80032b2:	43d9      	mvns	r1, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b8:	4313      	orrs	r3, r2
         );
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3724      	adds	r7, #36	@ 0x24
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032d8:	d301      	bcc.n	80032de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032da:	2301      	movs	r3, #1
 80032dc:	e00f      	b.n	80032fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032de:	4a0a      	ldr	r2, [pc, #40]	@ (8003308 <SysTick_Config+0x40>)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032e6:	210f      	movs	r1, #15
 80032e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032ec:	f7ff ff8e 	bl	800320c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032f0:	4b05      	ldr	r3, [pc, #20]	@ (8003308 <SysTick_Config+0x40>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032f6:	4b04      	ldr	r3, [pc, #16]	@ (8003308 <SysTick_Config+0x40>)
 80032f8:	2207      	movs	r2, #7
 80032fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	e000e010 	.word	0xe000e010

0800330c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff fec9 	bl	80030ac <__NVIC_SetPriorityGrouping>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	4603      	mov	r3, r0
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
 800332e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003330:	f7ff fee0 	bl	80030f4 <__NVIC_GetPriorityGrouping>
 8003334:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	6978      	ldr	r0, [r7, #20]
 800333c:	f7ff ff90 	bl	8003260 <NVIC_EncodePriority>
 8003340:	4602      	mov	r2, r0
 8003342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003346:	4611      	mov	r1, r2
 8003348:	4618      	mov	r0, r3
 800334a:	f7ff ff5f 	bl	800320c <__NVIC_SetPriority>
}
 800334e:	bf00      	nop
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	4603      	mov	r3, r0
 800335e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff fed3 	bl	8003110 <__NVIC_EnableIRQ>
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	4603      	mov	r3, r0
 800337a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800337c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fee3 	bl	800314c <__NVIC_DisableIRQ>
}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b082      	sub	sp, #8
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7ff ff96 	bl	80032c8 <SysTick_Config>
 800339c:	4603      	mov	r3, r0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	4603      	mov	r3, r0
 80033ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80033b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff feed 	bl	8003194 <__NVIC_SetPendingIRQ>
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b082      	sub	sp, #8
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	4603      	mov	r3, r0
 80033ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80033cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fefd 	bl	80031d0 <__NVIC_ClearPendingIRQ>
}
 80033d6:	bf00      	nop
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e08e      	b.n	8003510 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	4b47      	ldr	r3, [pc, #284]	@ (8003518 <HAL_DMA_Init+0x138>)
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d80f      	bhi.n	800341e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	4b45      	ldr	r3, [pc, #276]	@ (800351c <HAL_DMA_Init+0x13c>)
 8003406:	4413      	add	r3, r2
 8003408:	4a45      	ldr	r2, [pc, #276]	@ (8003520 <HAL_DMA_Init+0x140>)
 800340a:	fba2 2303 	umull	r2, r3, r2, r3
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	009a      	lsls	r2, r3, #2
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a42      	ldr	r2, [pc, #264]	@ (8003524 <HAL_DMA_Init+0x144>)
 800341a:	641a      	str	r2, [r3, #64]	@ 0x40
 800341c:	e00e      	b.n	800343c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	461a      	mov	r2, r3
 8003424:	4b40      	ldr	r3, [pc, #256]	@ (8003528 <HAL_DMA_Init+0x148>)
 8003426:	4413      	add	r3, r2
 8003428:	4a3d      	ldr	r2, [pc, #244]	@ (8003520 <HAL_DMA_Init+0x140>)
 800342a:	fba2 2303 	umull	r2, r3, r2, r3
 800342e:	091b      	lsrs	r3, r3, #4
 8003430:	009a      	lsls	r2, r3, #2
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a3c      	ldr	r2, [pc, #240]	@ (800352c <HAL_DMA_Init+0x14c>)
 800343a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003456:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003460:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800346c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003478:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	4313      	orrs	r3, r2
 8003484:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fa74 	bl	800397c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800349c:	d102      	bne.n	80034a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ac:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80034b0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034ba:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d010      	beq.n	80034e6 <HAL_DMA_Init+0x106>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d80c      	bhi.n	80034e6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 fa93 	bl	80039f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80034e2:	605a      	str	r2, [r3, #4]
 80034e4:	e008      	b.n	80034f8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40020407 	.word	0x40020407
 800351c:	bffdfff8 	.word	0xbffdfff8
 8003520:	cccccccd 	.word	0xcccccccd
 8003524:	40020000 	.word	0x40020000
 8003528:	bffdfbf8 	.word	0xbffdfbf8
 800352c:	40020400 	.word	0x40020400

08003530 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
 800353c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003548:	2b01      	cmp	r3, #1
 800354a:	d101      	bne.n	8003550 <HAL_DMA_Start_IT+0x20>
 800354c:	2302      	movs	r3, #2
 800354e:	e066      	b.n	800361e <HAL_DMA_Start_IT+0xee>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b01      	cmp	r3, #1
 8003562:	d155      	bne.n	8003610 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0201 	bic.w	r2, r2, #1
 8003580:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f9b9 	bl	8003900 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	2b00      	cmp	r3, #0
 8003594:	d008      	beq.n	80035a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 020e 	orr.w	r2, r2, #14
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	e00f      	b.n	80035c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0204 	bic.w	r2, r2, #4
 80035b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 020a 	orr.w	r2, r2, #10
 80035c6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d007      	beq.n	80035e6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035e4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035fc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f042 0201 	orr.w	r2, r2, #1
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	e005      	b.n	800361c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003618:	2302      	movs	r3, #2
 800361a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800361c:	7dfb      	ldrb	r3, [r7, #23]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3718      	adds	r7, #24
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003626:	b480      	push	{r7}
 8003628:	b083      	sub	sp, #12
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e04f      	b.n	80036d8 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d008      	beq.n	8003656 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2204      	movs	r2, #4
 8003648:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e040      	b.n	80036d8 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 020e 	bic.w	r2, r2, #14
 8003664:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003670:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003674:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 0201 	bic.w	r2, r2, #1
 8003684:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368a:	f003 021c 	and.w	r2, r3, #28
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	2101      	movs	r1, #1
 8003694:	fa01 f202 	lsl.w	r2, r1, r2
 8003698:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036a2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00c      	beq.n	80036c6 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036c4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d005      	beq.n	8003708 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2204      	movs	r2, #4
 8003700:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	73fb      	strb	r3, [r7, #15]
 8003706:	e047      	b.n	8003798 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 020e 	bic.w	r2, r2, #14
 8003716:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0201 	bic.w	r2, r2, #1
 8003726:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003732:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003736:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373c:	f003 021c 	and.w	r2, r3, #28
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003744:	2101      	movs	r1, #1
 8003746:	fa01 f202 	lsl.w	r2, r1, r2
 800374a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003754:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00c      	beq.n	8003778 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003768:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800376c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003776:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	4798      	blx	r3
    }
  }
  return status;
 8003798:	7bfb      	ldrb	r3, [r7, #15]
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b084      	sub	sp, #16
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037be:	f003 031c 	and.w	r3, r3, #28
 80037c2:	2204      	movs	r2, #4
 80037c4:	409a      	lsls	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d026      	beq.n	800381c <HAL_DMA_IRQHandler+0x7a>
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d021      	beq.n	800381c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0320 	and.w	r3, r3, #32
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d107      	bne.n	80037f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0204 	bic.w	r2, r2, #4
 80037f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fa:	f003 021c 	and.w	r2, r3, #28
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	2104      	movs	r1, #4
 8003804:	fa01 f202 	lsl.w	r2, r1, r2
 8003808:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380e:	2b00      	cmp	r3, #0
 8003810:	d071      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800381a:	e06c      	b.n	80038f6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003820:	f003 031c 	and.w	r3, r3, #28
 8003824:	2202      	movs	r2, #2
 8003826:	409a      	lsls	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4013      	ands	r3, r2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d02e      	beq.n	800388e <HAL_DMA_IRQHandler+0xec>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d029      	beq.n	800388e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0320 	and.w	r3, r3, #32
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10b      	bne.n	8003860 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 020a 	bic.w	r2, r2, #10
 8003856:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003864:	f003 021c 	and.w	r2, r3, #28
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	2102      	movs	r1, #2
 800386e:	fa01 f202 	lsl.w	r2, r1, r2
 8003872:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	2b00      	cmp	r3, #0
 8003882:	d038      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800388c:	e033      	b.n	80038f6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003892:	f003 031c 	and.w	r3, r3, #28
 8003896:	2208      	movs	r2, #8
 8003898:	409a      	lsls	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4013      	ands	r3, r2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d02a      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x156>
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f003 0308 	and.w	r3, r3, #8
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d025      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 020e 	bic.w	r2, r2, #14
 80038ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c0:	f003 021c 	and.w	r2, r3, #28
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c8:	2101      	movs	r1, #1
 80038ca:	fa01 f202 	lsl.w	r2, r1, r2
 80038ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d004      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80038f6:	bf00      	nop
 80038f8:	bf00      	nop
}
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003916:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003928:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	f003 021c 	and.w	r2, r3, #28
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f202 	lsl.w	r2, r1, r2
 800393c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2b10      	cmp	r3, #16
 800394c:	d108      	bne.n	8003960 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800395e:	e007      	b.n	8003970 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68ba      	ldr	r2, [r7, #8]
 8003966:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	60da      	str	r2, [r3, #12]
}
 8003970:	bf00      	nop
 8003972:	3714      	adds	r7, #20
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	461a      	mov	r2, r3
 800398a:	4b17      	ldr	r3, [pc, #92]	@ (80039e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800398c:	429a      	cmp	r2, r3
 800398e:	d80a      	bhi.n	80039a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003994:	089b      	lsrs	r3, r3, #2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800399c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6493      	str	r3, [r2, #72]	@ 0x48
 80039a4:	e007      	b.n	80039b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039aa:	089b      	lsrs	r3, r3, #2
 80039ac:	009a      	lsls	r2, r3, #2
 80039ae:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80039b0:	4413      	add	r3, r2
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	3b08      	subs	r3, #8
 80039be:	4a0c      	ldr	r2, [pc, #48]	@ (80039f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a0a      	ldr	r2, [pc, #40]	@ (80039f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80039cc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	2201      	movs	r2, #1
 80039d6:	409a      	lsls	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80039dc:	bf00      	nop
 80039de:	3714      	adds	r7, #20
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	40020407 	.word	0x40020407
 80039ec:	4002081c 	.word	0x4002081c
 80039f0:	cccccccd 	.word	0xcccccccd
 80039f4:	40020880 	.word	0x40020880

080039f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a08:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	461a      	mov	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a09      	ldr	r2, [pc, #36]	@ (8003a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003a1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	3b01      	subs	r3, #1
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2201      	movs	r2, #1
 8003a28:	409a      	lsls	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003a2e:	bf00      	nop
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	1000823f 	.word	0x1000823f
 8003a40:	40020940 	.word	0x40020940

08003a44 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a52:	e14c      	b.n	8003cee <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a60:	4013      	ands	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 813e 	beq.w	8003ce8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f003 0303 	and.w	r3, r3, #3
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d005      	beq.n	8003a84 <HAL_GPIO_Init+0x40>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 0303 	and.w	r3, r3, #3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d130      	bne.n	8003ae6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	2203      	movs	r2, #3
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43db      	mvns	r3, r3
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	68da      	ldr	r2, [r3, #12]
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003aba:	2201      	movs	r2, #1
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	091b      	lsrs	r3, r3, #4
 8003ad0:	f003 0201 	and.w	r2, r3, #1
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	2b03      	cmp	r3, #3
 8003af0:	d017      	beq.n	8003b22 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	2203      	movs	r2, #3
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	43db      	mvns	r3, r3
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	4013      	ands	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	689a      	ldr	r2, [r3, #8]
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d123      	bne.n	8003b76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	08da      	lsrs	r2, r3, #3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3208      	adds	r2, #8
 8003b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	220f      	movs	r2, #15
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	08da      	lsrs	r2, r3, #3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3208      	adds	r2, #8
 8003b70:	6939      	ldr	r1, [r7, #16]
 8003b72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	2203      	movs	r2, #3
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	43db      	mvns	r3, r3
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0203 	and.w	r2, r3, #3
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 8098 	beq.w	8003ce8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003bb8:	4a54      	ldr	r2, [pc, #336]	@ (8003d0c <HAL_GPIO_Init+0x2c8>)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	089b      	lsrs	r3, r3, #2
 8003bbe:	3302      	adds	r3, #2
 8003bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	220f      	movs	r2, #15
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003be2:	d019      	beq.n	8003c18 <HAL_GPIO_Init+0x1d4>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a4a      	ldr	r2, [pc, #296]	@ (8003d10 <HAL_GPIO_Init+0x2cc>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d013      	beq.n	8003c14 <HAL_GPIO_Init+0x1d0>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a49      	ldr	r2, [pc, #292]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d00d      	beq.n	8003c10 <HAL_GPIO_Init+0x1cc>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a48      	ldr	r2, [pc, #288]	@ (8003d18 <HAL_GPIO_Init+0x2d4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d007      	beq.n	8003c0c <HAL_GPIO_Init+0x1c8>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a47      	ldr	r2, [pc, #284]	@ (8003d1c <HAL_GPIO_Init+0x2d8>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d101      	bne.n	8003c08 <HAL_GPIO_Init+0x1c4>
 8003c04:	2304      	movs	r3, #4
 8003c06:	e008      	b.n	8003c1a <HAL_GPIO_Init+0x1d6>
 8003c08:	2307      	movs	r3, #7
 8003c0a:	e006      	b.n	8003c1a <HAL_GPIO_Init+0x1d6>
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e004      	b.n	8003c1a <HAL_GPIO_Init+0x1d6>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e002      	b.n	8003c1a <HAL_GPIO_Init+0x1d6>
 8003c14:	2301      	movs	r3, #1
 8003c16:	e000      	b.n	8003c1a <HAL_GPIO_Init+0x1d6>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	f002 0203 	and.w	r2, r2, #3
 8003c20:	0092      	lsls	r2, r2, #2
 8003c22:	4093      	lsls	r3, r2
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c2a:	4938      	ldr	r1, [pc, #224]	@ (8003d0c <HAL_GPIO_Init+0x2c8>)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	089b      	lsrs	r3, r3, #2
 8003c30:	3302      	adds	r3, #2
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c38:	4b39      	ldr	r3, [pc, #228]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	43db      	mvns	r3, r3
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4013      	ands	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c5c:	4a30      	ldr	r2, [pc, #192]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003c62:	4b2f      	ldr	r3, [pc, #188]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c86:	4a26      	ldr	r2, [pc, #152]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003c8c:	4b24      	ldr	r3, [pc, #144]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	43db      	mvns	r3, r3
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cb2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003cba:	4b19      	ldr	r3, [pc, #100]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ce0:	4a0f      	ldr	r2, [pc, #60]	@ (8003d20 <HAL_GPIO_Init+0x2dc>)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	3301      	adds	r3, #1
 8003cec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f47f aeab 	bne.w	8003a54 <HAL_GPIO_Init+0x10>
  }
}
 8003cfe:	bf00      	nop
 8003d00:	bf00      	nop
 8003d02:	371c      	adds	r7, #28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	48000400 	.word	0x48000400
 8003d14:	48000800 	.word	0x48000800
 8003d18:	48000c00 	.word	0x48000c00
 8003d1c:	48001000 	.word	0x48001000
 8003d20:	58000800 	.word	0x58000800

08003d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	807b      	strh	r3, [r7, #2]
 8003d30:	4613      	mov	r3, r2
 8003d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d34:	787b      	ldrb	r3, [r7, #1]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d003      	beq.n	8003d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d3a:	887a      	ldrh	r2, [r7, #2]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d40:	e002      	b.n	8003d48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d42:	887a      	ldrh	r2, [r7, #2]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8003d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d84 <HAL_HSEM_IRQHandler+0x30>)
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8003d60:	4b08      	ldr	r3, [pc, #32]	@ (8003d84 <HAL_HSEM_IRQHandler+0x30>)
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	43db      	mvns	r3, r3
 8003d68:	4906      	ldr	r1, [pc, #24]	@ (8003d84 <HAL_HSEM_IRQHandler+0x30>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8003d6e:	4a05      	ldr	r2, [pc, #20]	@ (8003d84 <HAL_HSEM_IRQHandler+0x30>)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 f807 	bl	8003d88 <HAL_HSEM_FreeCallback>
}
 8003d7a:	bf00      	nop
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	58001500 	.word	0x58001500

08003d88 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d01e      	beq.n	8003dec <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8003dae:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <HAL_IPCC_Init+0x60>)
 8003db0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d102      	bne.n	8003dc4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7fe fe02 	bl	80029c8 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8003dc4:	68b8      	ldr	r0, [r7, #8]
 8003dc6:	f000 f85b 	bl	8003e80 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f82c 	bl	8003e34 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8003dea:	e001      	b.n	8003df0 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	58000c00 	.word	0x58000c00

08003e00 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	3714      	adds	r7, #20
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b085      	sub	sp, #20
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	60f8      	str	r0, [r7, #12]
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	4613      	mov	r3, r2
 8003e26:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8003e28:	bf00      	nop
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	e00f      	b.n	8003e62 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	4413      	add	r3, r2
 8003e4a:	4a0b      	ldr	r2, [pc, #44]	@ (8003e78 <IPCC_SetDefaultCallbacks+0x44>)
 8003e4c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	3306      	adds	r3, #6
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	4413      	add	r3, r2
 8003e58:	4a08      	ldr	r2, [pc, #32]	@ (8003e7c <IPCC_SetDefaultCallbacks+0x48>)
 8003e5a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b05      	cmp	r3, #5
 8003e66:	d9ec      	bls.n	8003e42 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8003e68:	bf00      	nop
 8003e6a:	bf00      	nop
 8003e6c:	3714      	adds	r7, #20
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	08003e01 	.word	0x08003e01
 8003e7c:	08003e1b 	.word	0x08003e1b

08003e80 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8003e94:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	223f      	movs	r2, #63	@ 0x3f
 8003e9a:	609a      	str	r2, [r3, #8]
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003eac:	4b05      	ldr	r3, [pc, #20]	@ (8003ec4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a04      	ldr	r2, [pc, #16]	@ (8003ec4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb6:	6013      	str	r3, [r2, #0]
}
 8003eb8:	bf00      	nop
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	58000400 	.word	0x58000400

08003ec8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003ecc:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <HAL_PWREx_GetVoltageRange+0x18>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	58000400 	.word	0x58000400

08003ee4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ef6:	d101      	bne.n	8003efc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e000      	b.n	8003efe <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <LL_RCC_HSE_Enable>:
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f1a:	6013      	str	r3, [r2, #0]
}
 8003f1c:	bf00      	nop
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <LL_RCC_HSE_Disable>:
{
 8003f26:	b480      	push	{r7}
 8003f28:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003f2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
}
 8003f3a:	bf00      	nop
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_RCC_HSE_IsReady>:
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f56:	d101      	bne.n	8003f5c <LL_RCC_HSE_IsReady+0x18>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <LL_RCC_HSE_IsReady+0x1a>
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <LL_RCC_HSI_Enable>:
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f7a:	6013      	str	r3, [r2, #0]
}
 8003f7c:	bf00      	nop
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <LL_RCC_HSI_Disable>:
{
 8003f86:	b480      	push	{r7}
 8003f88:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f98:	6013      	str	r3, [r2, #0]
}
 8003f9a:	bf00      	nop
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <LL_RCC_HSI_IsReady>:
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fb6:	d101      	bne.n	8003fbc <LL_RCC_HSI_IsReady+0x18>
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e000      	b.n	8003fbe <LL_RCC_HSI_IsReady+0x1a>
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	061b      	lsls	r3, r3, #24
 8003fde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	604b      	str	r3, [r1, #4]
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <LL_RCC_HSI48_Enable>:
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003ff6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ffa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ffe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800400a:	bf00      	nop
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <LL_RCC_HSI48_Disable>:
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004018:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800401c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004020:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004024:	f023 0301 	bic.w	r3, r3, #1
 8004028:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800402c:	bf00      	nop
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <LL_RCC_HSI48_IsReady>:
{
 8004036:	b480      	push	{r7}
 8004038:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800403a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800403e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b02      	cmp	r3, #2
 8004048:	d101      	bne.n	800404e <LL_RCC_HSI48_IsReady+0x18>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <LL_RCC_HSI48_IsReady+0x1a>
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <LL_RCC_LSE_Enable>:
{
 800405a:	b480      	push	{r7}
 800405c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800405e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004066:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004072:	bf00      	nop
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <LL_RCC_LSE_Disable>:
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004080:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004088:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800408c:	f023 0301 	bic.w	r3, r3, #1
 8004090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004094:	bf00      	nop
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <LL_RCC_LSE_EnableBypass>:
{
 800409e:	b480      	push	{r7}
 80040a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040ae:	f043 0304 	orr.w	r3, r3, #4
 80040b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040b6:	bf00      	nop
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <LL_RCC_LSE_DisableBypass>:
{
 80040c0:	b480      	push	{r7}
 80040c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040d0:	f023 0304 	bic.w	r3, r3, #4
 80040d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040d8:	bf00      	nop
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <LL_RCC_LSE_IsReady>:
{
 80040e2:	b480      	push	{r7}
 80040e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80040e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d101      	bne.n	80040fa <LL_RCC_LSE_IsReady+0x18>
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <LL_RCC_LSE_IsReady+0x1a>
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <LL_RCC_LSI1_Enable>:
{
 8004106:	b480      	push	{r7}
 8004108:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800410a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800410e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004112:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004116:	f043 0301 	orr.w	r3, r3, #1
 800411a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800411e:	bf00      	nop
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <LL_RCC_LSI1_Disable>:
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800412c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004134:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004138:	f023 0301 	bic.w	r3, r3, #1
 800413c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004140:	bf00      	nop
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr

0800414a <LL_RCC_LSI1_IsReady>:
{
 800414a:	b480      	push	{r7}
 800414c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800414e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b02      	cmp	r3, #2
 800415c:	d101      	bne.n	8004162 <LL_RCC_LSI1_IsReady+0x18>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <LL_RCC_LSI1_IsReady+0x1a>
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr

0800416e <LL_RCC_LSI2_Enable>:
{
 800416e:	b480      	push	{r7}
 8004170:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004176:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800417a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800417e:	f043 0304 	orr.w	r3, r3, #4
 8004182:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004186:	bf00      	nop
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <LL_RCC_LSI2_Disable>:
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004194:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004198:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800419c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041a0:	f023 0304 	bic.w	r3, r3, #4
 80041a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr

080041b2 <LL_RCC_LSI2_IsReady>:
{
 80041b2:	b480      	push	{r7}
 80041b4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80041b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b08      	cmp	r3, #8
 80041c4:	d101      	bne.n	80041ca <LL_RCC_LSI2_IsReady+0x18>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <LL_RCC_LSI2_IsReady+0x1a>
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr

080041d6 <LL_RCC_LSI2_SetTrimming>:
{
 80041d6:	b480      	push	{r7}
 80041d8:	b083      	sub	sp, #12
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80041de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	021b      	lsls	r3, r3, #8
 80041ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <LL_RCC_MSI_Enable>:
{
 8004204:	b480      	push	{r7}
 8004206:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004212:	f043 0301 	orr.w	r3, r3, #1
 8004216:	6013      	str	r3, [r2, #0]
}
 8004218:	bf00      	nop
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <LL_RCC_MSI_Disable>:
{
 8004222:	b480      	push	{r7}
 8004224:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004226:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004230:	f023 0301 	bic.w	r3, r3, #1
 8004234:	6013      	str	r3, [r2, #0]
}
 8004236:	bf00      	nop
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <LL_RCC_MSI_IsReady>:
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b02      	cmp	r3, #2
 8004250:	d101      	bne.n	8004256 <LL_RCC_MSI_IsReady+0x16>
 8004252:	2301      	movs	r3, #1
 8004254:	e000      	b.n	8004258 <LL_RCC_MSI_IsReady+0x18>
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <LL_RCC_MSI_SetRange>:
{
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800426a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004274:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4313      	orrs	r3, r2
 800427c:	600b      	str	r3, [r1, #0]
}
 800427e:	bf00      	nop
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr

0800428a <LL_RCC_MSI_GetRange>:
{
 800428a:	b480      	push	{r7}
 800428c:	b083      	sub	sp, #12
 800428e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800429a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2bb0      	cmp	r3, #176	@ 0xb0
 80042a0:	d901      	bls.n	80042a6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80042a2:	23b0      	movs	r3, #176	@ 0xb0
 80042a4:	607b      	str	r3, [r7, #4]
  return msiRange;
 80042a6:	687b      	ldr	r3, [r7, #4]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80042bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	021b      	lsls	r3, r3, #8
 80042ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80042ce:	4313      	orrs	r3, r2
 80042d0:	604b      	str	r3, [r1, #4]
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <LL_RCC_SetSysClkSource>:
{
 80042de:	b480      	push	{r7}
 80042e0:	b083      	sub	sp, #12
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80042e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f023 0203 	bic.w	r2, r3, #3
 80042f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	608b      	str	r3, [r1, #8]
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <LL_RCC_GetSysClkSource>:
{
 8004306:	b480      	push	{r7}
 8004308:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800430a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 030c 	and.w	r3, r3, #12
}
 8004314:	4618      	mov	r0, r3
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <LL_RCC_SetAHBPrescaler>:
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004330:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4313      	orrs	r3, r2
 8004338:	608b      	str	r3, [r1, #8]
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <LL_C2_RCC_SetAHBPrescaler>:
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800434e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004352:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004356:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800435a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <LL_RCC_SetAHB4Prescaler>:
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800437a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800437e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004382:	f023 020f 	bic.w	r2, r3, #15
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	091b      	lsrs	r3, r3, #4
 800438a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800438e:	4313      	orrs	r3, r2
 8004390:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <LL_RCC_SetAPB1Prescaler>:
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80043a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	608b      	str	r3, [r1, #8]
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <LL_RCC_SetAPB2Prescaler>:
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80043d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	608b      	str	r3, [r1, #8]
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <LL_RCC_GetAHBPrescaler>:
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80043f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <LL_RCC_GetAHB4Prescaler>:
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800440c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004410:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800441a:	4618      	mov	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <LL_RCC_GetAPB1Prescaler>:
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8004432:	4618      	mov	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <LL_RCC_GetAPB2Prescaler>:
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800444a:	4618      	mov	r0, r3
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004462:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004466:	6013      	str	r3, [r2, #0]
}
 8004468:	bf00      	nop
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr

08004472 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004472:	b480      	push	{r7}
 8004474:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004480:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004484:	6013      	str	r3, [r2, #0]
}
 8004486:	bf00      	nop
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044a2:	d101      	bne.n	80044a8 <LL_RCC_PLL_IsReady+0x18>
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <LL_RCC_PLL_IsReady+0x1a>
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80044b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	0a1b      	lsrs	r3, r3, #8
 80044c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80044ce:	b480      	push	{r7}
 80044d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80044d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80044dc:	4618      	mov	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80044e6:	b480      	push	{r7}
 80044e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80044ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80044fe:	b480      	push	{r7}
 8004500:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004502:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0303 	and.w	r3, r3, #3
}
 800450c:	4618      	mov	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004516:	b480      	push	{r7}
 8004518:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800451a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004528:	d101      	bne.n	800452e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800452a:	2301      	movs	r3, #1
 800452c:	e000      	b.n	8004530 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr

0800453a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800453a:	b480      	push	{r7}
 800453c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800453e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004542:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800454e:	d101      	bne.n	8004554 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004550:	2301      	movs	r3, #1
 8004552:	e000      	b.n	8004556 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004568:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800456c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004574:	d101      	bne.n	800457a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004576:	2301      	movs	r3, #1
 8004578:	e000      	b.n	800457c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004586:	b480      	push	{r7}
 8004588:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800458a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004598:	d101      	bne.n	800459e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80045aa:	b480      	push	{r7}
 80045ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80045ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045bc:	d101      	bne.n	80045c2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
	...

080045d0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045d0:	b590      	push	{r4, r7, lr}
 80045d2:	b08d      	sub	sp, #52	@ 0x34
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e363      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0320 	and.w	r3, r3, #32
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 808d 	beq.w	800470a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045f0:	f7ff fe89 	bl	8004306 <LL_RCC_GetSysClkSource>
 80045f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045f6:	f7ff ff82 	bl	80044fe <LL_RCC_PLL_GetMainSource>
 80045fa:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80045fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d005      	beq.n	800460e <HAL_RCC_OscConfig+0x3e>
 8004602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004604:	2b0c      	cmp	r3, #12
 8004606:	d147      	bne.n	8004698 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8004608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460a:	2b01      	cmp	r3, #1
 800460c:	d144      	bne.n	8004698 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e347      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800461e:	f7ff fe34 	bl	800428a <LL_RCC_MSI_GetRange>
 8004622:	4603      	mov	r3, r0
 8004624:	429c      	cmp	r4, r3
 8004626:	d914      	bls.n	8004652 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fd2f 	bl	8005090 <RCC_SetFlashLatencyFromMSIRange>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d001      	beq.n	800463c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e336      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004640:	4618      	mov	r0, r3
 8004642:	f7ff fe0e 	bl	8004262 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	4618      	mov	r0, r3
 800464c:	f7ff fe32 	bl	80042b4 <LL_RCC_MSI_SetCalibTrimming>
 8004650:	e013      	b.n	800467a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff fe03 	bl	8004262 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff fe27 	bl	80042b4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fd10 	bl	8005090 <RCC_SetFlashLatencyFromMSIRange>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e317      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800467a:	f000 fcc9 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 800467e:	4603      	mov	r3, r0
 8004680:	4aa4      	ldr	r2, [pc, #656]	@ (8004914 <HAL_RCC_OscConfig+0x344>)
 8004682:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004684:	4ba4      	ldr	r3, [pc, #656]	@ (8004918 <HAL_RCC_OscConfig+0x348>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f7fe fc91 	bl	8002fb0 <HAL_InitTick>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d039      	beq.n	8004708 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e308      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d01e      	beq.n	80046de <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80046a0:	f7ff fdb0 	bl	8004204 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046a4:	f7fe fcd2 	bl	800304c <HAL_GetTick>
 80046a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80046aa:	e008      	b.n	80046be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046ac:	f7fe fcce 	bl	800304c <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e2f5      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80046be:	f7ff fdbf 	bl	8004240 <LL_RCC_MSI_IsReady>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f1      	beq.n	80046ac <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7ff fdc8 	bl	8004262 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff fdec 	bl	80042b4 <LL_RCC_MSI_SetCalibTrimming>
 80046dc:	e015      	b.n	800470a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046de:	f7ff fda0 	bl	8004222 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046e2:	f7fe fcb3 	bl	800304c <HAL_GetTick>
 80046e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046ea:	f7fe fcaf 	bl	800304c <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e2d6      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80046fc:	f7ff fda0 	bl	8004240 <LL_RCC_MSI_IsReady>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f1      	bne.n	80046ea <HAL_RCC_OscConfig+0x11a>
 8004706:	e000      	b.n	800470a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004708:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d047      	beq.n	80047a6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004716:	f7ff fdf6 	bl	8004306 <LL_RCC_GetSysClkSource>
 800471a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800471c:	f7ff feef 	bl	80044fe <LL_RCC_PLL_GetMainSource>
 8004720:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004722:	6a3b      	ldr	r3, [r7, #32]
 8004724:	2b08      	cmp	r3, #8
 8004726:	d005      	beq.n	8004734 <HAL_RCC_OscConfig+0x164>
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	2b0c      	cmp	r3, #12
 800472c:	d108      	bne.n	8004740 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	2b03      	cmp	r3, #3
 8004732:	d105      	bne.n	8004740 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d134      	bne.n	80047a6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e2b4      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004748:	d102      	bne.n	8004750 <HAL_RCC_OscConfig+0x180>
 800474a:	f7ff fbdd 	bl	8003f08 <LL_RCC_HSE_Enable>
 800474e:	e001      	b.n	8004754 <HAL_RCC_OscConfig+0x184>
 8004750:	f7ff fbe9 	bl	8003f26 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d012      	beq.n	8004782 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475c:	f7fe fc76 	bl	800304c <HAL_GetTick>
 8004760:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004764:	f7fe fc72 	bl	800304c <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b64      	cmp	r3, #100	@ 0x64
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e299      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004776:	f7ff fbe5 	bl	8003f44 <LL_RCC_HSE_IsReady>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0f1      	beq.n	8004764 <HAL_RCC_OscConfig+0x194>
 8004780:	e011      	b.n	80047a6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004782:	f7fe fc63 	bl	800304c <HAL_GetTick>
 8004786:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800478a:	f7fe fc5f 	bl	800304c <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b64      	cmp	r3, #100	@ 0x64
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e286      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800479c:	f7ff fbd2 	bl	8003f44 <LL_RCC_HSE_IsReady>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1f1      	bne.n	800478a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d04c      	beq.n	800484c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047b2:	f7ff fda8 	bl	8004306 <LL_RCC_GetSysClkSource>
 80047b6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047b8:	f7ff fea1 	bl	80044fe <LL_RCC_PLL_GetMainSource>
 80047bc:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d005      	beq.n	80047d0 <HAL_RCC_OscConfig+0x200>
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	2b0c      	cmp	r3, #12
 80047c8:	d10e      	bne.n	80047e8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d10b      	bne.n	80047e8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d101      	bne.n	80047dc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e266      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff fbf1 	bl	8003fc8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80047e6:	e031      	b.n	800484c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d019      	beq.n	8004824 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047f0:	f7ff fbba 	bl	8003f68 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f4:	f7fe fc2a 	bl	800304c <HAL_GetTick>
 80047f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80047fa:	e008      	b.n	800480e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047fc:	f7fe fc26 	bl	800304c <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b02      	cmp	r3, #2
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e24d      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800480e:	f7ff fbc9 	bl	8003fa4 <LL_RCC_HSI_IsReady>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0f1      	beq.n	80047fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff fbd3 	bl	8003fc8 <LL_RCC_HSI_SetCalibTrimming>
 8004822:	e013      	b.n	800484c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004824:	f7ff fbaf 	bl	8003f86 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004828:	f7fe fc10 	bl	800304c <HAL_GetTick>
 800482c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004830:	f7fe fc0c 	bl	800304c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e233      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004842:	f7ff fbaf 	bl	8003fa4 <LL_RCC_HSI_IsReady>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1f1      	bne.n	8004830 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0308 	and.w	r3, r3, #8
 8004854:	2b00      	cmp	r3, #0
 8004856:	d106      	bne.n	8004866 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 80a3 	beq.w	80049ac <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d076      	beq.n	800495c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0310 	and.w	r3, r3, #16
 8004876:	2b00      	cmp	r3, #0
 8004878:	d046      	beq.n	8004908 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800487a:	f7ff fc66 	bl	800414a <LL_RCC_LSI1_IsReady>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d113      	bne.n	80048ac <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004884:	f7ff fc3f 	bl	8004106 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004888:	f7fe fbe0 	bl	800304c <HAL_GetTick>
 800488c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004890:	f7fe fbdc 	bl	800304c <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e203      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80048a2:	f7ff fc52 	bl	800414a <LL_RCC_LSI1_IsReady>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0f1      	beq.n	8004890 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80048ac:	f7ff fc5f 	bl	800416e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b0:	f7fe fbcc 	bl	800304c <HAL_GetTick>
 80048b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80048b8:	f7fe fbc8 	bl	800304c <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b03      	cmp	r3, #3
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e1ef      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80048ca:	f7ff fc72 	bl	80041b2 <LL_RCC_LSI2_IsReady>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d0f1      	beq.n	80048b8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	4618      	mov	r0, r3
 80048da:	f7ff fc7c 	bl	80041d6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80048de:	f7ff fc23 	bl	8004128 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e2:	f7fe fbb3 	bl	800304c <HAL_GetTick>
 80048e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80048ea:	f7fe fbaf 	bl	800304c <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e1d6      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80048fc:	f7ff fc25 	bl	800414a <LL_RCC_LSI1_IsReady>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1f1      	bne.n	80048ea <HAL_RCC_OscConfig+0x31a>
 8004906:	e051      	b.n	80049ac <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8004908:	f7ff fbfd 	bl	8004106 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490c:	f7fe fb9e 	bl	800304c <HAL_GetTick>
 8004910:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004912:	e00c      	b.n	800492e <HAL_RCC_OscConfig+0x35e>
 8004914:	20000008 	.word	0x20000008
 8004918:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800491c:	f7fe fb96 	bl	800304c <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1bd      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800492e:	f7ff fc0c 	bl	800414a <LL_RCC_LSI1_IsReady>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0f1      	beq.n	800491c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8004938:	f7ff fc2a 	bl	8004190 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800493e:	f7fe fb85 	bl	800304c <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b03      	cmp	r3, #3
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e1ac      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004950:	f7ff fc2f 	bl	80041b2 <LL_RCC_LSI2_IsReady>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1f1      	bne.n	800493e <HAL_RCC_OscConfig+0x36e>
 800495a:	e027      	b.n	80049ac <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800495c:	f7ff fc18 	bl	8004190 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004960:	f7fe fb74 	bl	800304c <HAL_GetTick>
 8004964:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004968:	f7fe fb70 	bl	800304c <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b03      	cmp	r3, #3
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e197      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800497a:	f7ff fc1a 	bl	80041b2 <LL_RCC_LSI2_IsReady>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1f1      	bne.n	8004968 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004984:	f7ff fbd0 	bl	8004128 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004988:	f7fe fb60 	bl	800304c <HAL_GetTick>
 800498c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004990:	f7fe fb5c 	bl	800304c <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e183      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80049a2:	f7ff fbd2 	bl	800414a <LL_RCC_LSI1_IsReady>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1f1      	bne.n	8004990 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d05b      	beq.n	8004a70 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b8:	4ba7      	ldr	r3, [pc, #668]	@ (8004c58 <HAL_RCC_OscConfig+0x688>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d114      	bne.n	80049ee <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80049c4:	f7ff fa70 	bl	8003ea8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049c8:	f7fe fb40 	bl	800304c <HAL_GetTick>
 80049cc:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049d0:	f7fe fb3c 	bl	800304c <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e163      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049e2:	4b9d      	ldr	r3, [pc, #628]	@ (8004c58 <HAL_RCC_OscConfig+0x688>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d0f0      	beq.n	80049d0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d102      	bne.n	80049fc <HAL_RCC_OscConfig+0x42c>
 80049f6:	f7ff fb30 	bl	800405a <LL_RCC_LSE_Enable>
 80049fa:	e00c      	b.n	8004a16 <HAL_RCC_OscConfig+0x446>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	2b05      	cmp	r3, #5
 8004a02:	d104      	bne.n	8004a0e <HAL_RCC_OscConfig+0x43e>
 8004a04:	f7ff fb4b 	bl	800409e <LL_RCC_LSE_EnableBypass>
 8004a08:	f7ff fb27 	bl	800405a <LL_RCC_LSE_Enable>
 8004a0c:	e003      	b.n	8004a16 <HAL_RCC_OscConfig+0x446>
 8004a0e:	f7ff fb35 	bl	800407c <LL_RCC_LSE_Disable>
 8004a12:	f7ff fb55 	bl	80040c0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d014      	beq.n	8004a48 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a1e:	f7fe fb15 	bl	800304c <HAL_GetTick>
 8004a22:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004a24:	e00a      	b.n	8004a3c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a26:	f7fe fb11 	bl	800304c <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e136      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004a3c:	f7ff fb51 	bl	80040e2 <LL_RCC_LSE_IsReady>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0ef      	beq.n	8004a26 <HAL_RCC_OscConfig+0x456>
 8004a46:	e013      	b.n	8004a70 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a48:	f7fe fb00 	bl	800304c <HAL_GetTick>
 8004a4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004a4e:	e00a      	b.n	8004a66 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a50:	f7fe fafc 	bl	800304c <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e121      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004a66:	f7ff fb3c 	bl	80040e2 <LL_RCC_LSE_IsReady>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1ef      	bne.n	8004a50 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d02c      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d014      	beq.n	8004aae <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a84:	f7ff fab5 	bl	8003ff2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a88:	f7fe fae0 	bl	800304c <HAL_GetTick>
 8004a8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a90:	f7fe fadc 	bl	800304c <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e103      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004aa2:	f7ff fac8 	bl	8004036 <LL_RCC_HSI48_IsReady>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d0f1      	beq.n	8004a90 <HAL_RCC_OscConfig+0x4c0>
 8004aac:	e013      	b.n	8004ad6 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004aae:	f7ff fab1 	bl	8004014 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab2:	f7fe facb 	bl	800304c <HAL_GetTick>
 8004ab6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004ab8:	e008      	b.n	8004acc <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004aba:	f7fe fac7 	bl	800304c <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e0ee      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004acc:	f7ff fab3 	bl	8004036 <LL_RCC_HSI48_IsReady>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f1      	bne.n	8004aba <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	f000 80e4 	beq.w	8004ca8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ae0:	f7ff fc11 	bl	8004306 <LL_RCC_GetSysClkSource>
 8004ae4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8004ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	f040 80b4 	bne.w	8004c60 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f003 0203 	and.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d123      	bne.n	8004b4e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d11c      	bne.n	8004b4e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	0a1b      	lsrs	r3, r3, #8
 8004b18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d114      	bne.n	8004b4e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d10d      	bne.n	8004b4e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d106      	bne.n	8004b4e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d05d      	beq.n	8004c0a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	2b0c      	cmp	r3, #12
 8004b52:	d058      	beq.n	8004c06 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e0a1      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b66:	f7ff fc84 	bl	8004472 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b6a:	f7fe fa6f 	bl	800304c <HAL_GetTick>
 8004b6e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b72:	f7fe fa6b 	bl	800304c <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e092      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1ef      	bne.n	8004b72 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	4b30      	ldr	r3, [pc, #192]	@ (8004c5c <HAL_RCC_OscConfig+0x68c>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ba4:	4311      	orrs	r1, r2
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004baa:	0212      	lsls	r2, r2, #8
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bb8:	4311      	orrs	r1, r2
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bc8:	f7ff fc44 	bl	8004454 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bdc:	f7fe fa36 	bl	800304c <HAL_GetTick>
 8004be0:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be4:	f7fe fa32 	bl	800304c <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e059      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0ef      	beq.n	8004be4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c04:	e050      	b.n	8004ca8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e04f      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d147      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c18:	f7ff fc1c 	bl	8004454 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c2c:	f7fe fa0e 	bl	800304c <HAL_GetTick>
 8004c30:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c34:	f7fe fa0a 	bl	800304c <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e031      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0ef      	beq.n	8004c34 <HAL_RCC_OscConfig+0x664>
 8004c54:	e028      	b.n	8004ca8 <HAL_RCC_OscConfig+0x6d8>
 8004c56:	bf00      	nop
 8004c58:	58000400 	.word	0x58000400
 8004c5c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	2b0c      	cmp	r3, #12
 8004c64:	d01e      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c66:	f7ff fc04 	bl	8004472 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6a:	f7fe f9ef 	bl	800304c <HAL_GetTick>
 8004c6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c70:	e008      	b.n	8004c84 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c72:	f7fe f9eb 	bl	800304c <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e012      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1ef      	bne.n	8004c72 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c9c:	4b05      	ldr	r3, [pc, #20]	@ (8004cb4 <HAL_RCC_OscConfig+0x6e4>)
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	60cb      	str	r3, [r1, #12]
 8004ca2:	e001      	b.n	8004ca8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e000      	b.n	8004caa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3734      	adds	r7, #52	@ 0x34
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd90      	pop	{r4, r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	eefefffc 	.word	0xeefefffc

08004cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e12d      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b98      	ldr	r3, [pc, #608]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d91b      	bls.n	8004d12 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b95      	ldr	r3, [pc, #596]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0207 	bic.w	r2, r3, #7
 8004ce2:	4993      	ldr	r1, [pc, #588]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cea:	f7fe f9af 	bl	800304c <HAL_GetTick>
 8004cee:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf0:	e008      	b.n	8004d04 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004cf2:	f7fe f9ab 	bl	800304c <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e111      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d04:	4b8a      	ldr	r3, [pc, #552]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d1ef      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d016      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7ff fafb 	bl	800431e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004d28:	f7fe f990 	bl	800304c <HAL_GetTick>
 8004d2c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004d2e:	e008      	b.n	8004d42 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004d30:	f7fe f98c 	bl	800304c <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d901      	bls.n	8004d42 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e0f2      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004d42:	f7ff fbe8 	bl	8004516 <LL_RCC_IsActiveFlag_HPRE>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d0f1      	beq.n	8004d30 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0320 	and.w	r3, r3, #32
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d016      	beq.n	8004d86 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7ff faf2 	bl	8004346 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004d62:	f7fe f973 	bl	800304c <HAL_GetTick>
 8004d66:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004d68:	e008      	b.n	8004d7c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004d6a:	f7fe f96f 	bl	800304c <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d901      	bls.n	8004d7c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e0d5      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004d7c:	f7ff fbdd 	bl	800453a <LL_RCC_IsActiveFlag_C2HPRE>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0f1      	beq.n	8004d6a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d016      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7ff faeb 	bl	8004372 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004d9c:	f7fe f956 	bl	800304c <HAL_GetTick>
 8004da0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004da4:	f7fe f952 	bl	800304c <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e0b8      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004db6:	f7ff fbd3 	bl	8004560 <LL_RCC_IsActiveFlag_SHDHPRE>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f1      	beq.n	8004da4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d016      	beq.n	8004dfa <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff fae5 	bl	80043a0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004dd6:	f7fe f939 	bl	800304c <HAL_GetTick>
 8004dda:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004ddc:	e008      	b.n	8004df0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004dde:	f7fe f935 	bl	800304c <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d901      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e09b      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004df0:	f7ff fbc9 	bl	8004586 <LL_RCC_IsActiveFlag_PPRE1>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0f1      	beq.n	8004dde <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d017      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7ff fadb 	bl	80043c8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004e12:	f7fe f91b 	bl	800304c <HAL_GetTick>
 8004e16:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004e1a:	f7fe f917 	bl	800304c <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e07d      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004e2c:	f7ff fbbd 	bl	80045aa <LL_RCC_IsActiveFlag_PPRE2>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d0f1      	beq.n	8004e1a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d043      	beq.n	8004eca <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d106      	bne.n	8004e58 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004e4a:	f7ff f87b 	bl	8003f44 <LL_RCC_HSE_IsReady>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d11e      	bne.n	8004e92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e067      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	2b03      	cmp	r3, #3
 8004e5e:	d106      	bne.n	8004e6e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004e60:	f7ff fb16 	bl	8004490 <LL_RCC_PLL_IsReady>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d113      	bne.n	8004e92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e05c      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004e76:	f7ff f9e3 	bl	8004240 <LL_RCC_MSI_IsReady>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d108      	bne.n	8004e92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e051      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004e84:	f7ff f88e 	bl	8003fa4 <LL_RCC_HSI_IsReady>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e04a      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7ff fa21 	bl	80042de <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e9c:	f7fe f8d6 	bl	800304c <HAL_GetTick>
 8004ea0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ea2:	e00a      	b.n	8004eba <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ea4:	f7fe f8d2 	bl	800304c <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e036      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eba:	f7ff fa24 	bl	8004306 <LL_RCC_GetSysClkSource>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d1ec      	bne.n	8004ea4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004eca:	4b19      	ldr	r3, [pc, #100]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0307 	and.w	r3, r3, #7
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d21b      	bcs.n	8004f10 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed8:	4b15      	ldr	r3, [pc, #84]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f023 0207 	bic.w	r2, r3, #7
 8004ee0:	4913      	ldr	r1, [pc, #76]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ee8:	f7fe f8b0 	bl	800304c <HAL_GetTick>
 8004eec:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eee:	e008      	b.n	8004f02 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004ef0:	f7fe f8ac 	bl	800304c <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e012      	b.n	8004f28 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f02:	4b0b      	ldr	r3, [pc, #44]	@ (8004f30 <HAL_RCC_ClockConfig+0x278>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d1ef      	bne.n	8004ef0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004f10:	f000 f87e 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 8004f14:	4603      	mov	r3, r0
 8004f16:	4a07      	ldr	r2, [pc, #28]	@ (8004f34 <HAL_RCC_ClockConfig+0x27c>)
 8004f18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004f1a:	f7fe f8a3 	bl	8003064 <HAL_GetTickPrio>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7fe f845 	bl	8002fb0 <HAL_InitTick>
 8004f26:	4603      	mov	r3, r0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	58004000 	.word	0x58004000
 8004f34:	20000008 	.word	0x20000008

08004f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f38:	b590      	push	{r4, r7, lr}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f3e:	f7ff f9e2 	bl	8004306 <LL_RCC_GetSysClkSource>
 8004f42:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10a      	bne.n	8004f60 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004f4a:	f7ff f99e 	bl	800428a <LL_RCC_MSI_GetRange>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	091b      	lsrs	r3, r3, #4
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	4a2b      	ldr	r2, [pc, #172]	@ (8005004 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5c:	60fb      	str	r3, [r7, #12]
 8004f5e:	e04b      	b.n	8004ff8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d102      	bne.n	8004f6c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f66:	4b28      	ldr	r3, [pc, #160]	@ (8005008 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004f68:	60fb      	str	r3, [r7, #12]
 8004f6a:	e045      	b.n	8004ff8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b08      	cmp	r3, #8
 8004f70:	d10a      	bne.n	8004f88 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004f72:	f7fe ffb7 	bl	8003ee4 <LL_RCC_HSE_IsEnabledDiv2>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d102      	bne.n	8004f82 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004f7c:	4b22      	ldr	r3, [pc, #136]	@ (8005008 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	e03a      	b.n	8004ff8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004f82:	4b22      	ldr	r3, [pc, #136]	@ (800500c <HAL_RCC_GetSysClockFreq+0xd4>)
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	e037      	b.n	8004ff8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004f88:	f7ff fab9 	bl	80044fe <LL_RCC_PLL_GetMainSource>
 8004f8c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d003      	beq.n	8004f9c <HAL_RCC_GetSysClockFreq+0x64>
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	d003      	beq.n	8004fa2 <HAL_RCC_GetSysClockFreq+0x6a>
 8004f9a:	e00d      	b.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005008 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004f9e:	60bb      	str	r3, [r7, #8]
        break;
 8004fa0:	e015      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004fa2:	f7fe ff9f 	bl	8003ee4 <LL_RCC_HSE_IsEnabledDiv2>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d102      	bne.n	8004fb2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004fac:	4b16      	ldr	r3, [pc, #88]	@ (8005008 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004fae:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004fb0:	e00d      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004fb2:	4b16      	ldr	r3, [pc, #88]	@ (800500c <HAL_RCC_GetSysClockFreq+0xd4>)
 8004fb4:	60bb      	str	r3, [r7, #8]
        break;
 8004fb6:	e00a      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004fb8:	f7ff f967 	bl	800428a <LL_RCC_MSI_GetRange>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	091b      	lsrs	r3, r3, #4
 8004fc0:	f003 030f 	and.w	r3, r3, #15
 8004fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8005004 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fca:	60bb      	str	r3, [r7, #8]
        break;
 8004fcc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8004fce:	f7ff fa71 	bl	80044b4 <LL_RCC_PLL_GetN>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	fb03 f402 	mul.w	r4, r3, r2
 8004fda:	f7ff fa84 	bl	80044e6 <LL_RCC_PLL_GetDivider>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	091b      	lsrs	r3, r3, #4
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	fbb4 f4f3 	udiv	r4, r4, r3
 8004fe8:	f7ff fa71 	bl	80044ce <LL_RCC_PLL_GetR>
 8004fec:	4603      	mov	r3, r0
 8004fee:	0f5b      	lsrs	r3, r3, #29
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	fbb4 f3f3 	udiv	r3, r4, r3
 8004ff6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd90      	pop	{r4, r7, pc}
 8005002:	bf00      	nop
 8005004:	08011388 	.word	0x08011388
 8005008:	00f42400 	.word	0x00f42400
 800500c:	01e84800 	.word	0x01e84800

08005010 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005010:	b598      	push	{r3, r4, r7, lr}
 8005012:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005014:	f7ff ff90 	bl	8004f38 <HAL_RCC_GetSysClockFreq>
 8005018:	4604      	mov	r4, r0
 800501a:	f7ff f9e9 	bl	80043f0 <LL_RCC_GetAHBPrescaler>
 800501e:	4603      	mov	r3, r0
 8005020:	091b      	lsrs	r3, r3, #4
 8005022:	f003 030f 	and.w	r3, r3, #15
 8005026:	4a03      	ldr	r2, [pc, #12]	@ (8005034 <HAL_RCC_GetHCLKFreq+0x24>)
 8005028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800502c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005030:	4618      	mov	r0, r3
 8005032:	bd98      	pop	{r3, r4, r7, pc}
 8005034:	08011328 	.word	0x08011328

08005038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005038:	b598      	push	{r3, r4, r7, lr}
 800503a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800503c:	f7ff ffe8 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 8005040:	4604      	mov	r4, r0
 8005042:	f7ff f9ef 	bl	8004424 <LL_RCC_GetAPB1Prescaler>
 8005046:	4603      	mov	r3, r0
 8005048:	0a1b      	lsrs	r3, r3, #8
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	4a04      	ldr	r2, [pc, #16]	@ (8005060 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005054:	f003 031f 	and.w	r3, r3, #31
 8005058:	fa24 f303 	lsr.w	r3, r4, r3
}
 800505c:	4618      	mov	r0, r3
 800505e:	bd98      	pop	{r3, r4, r7, pc}
 8005060:	08011368 	.word	0x08011368

08005064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005064:	b598      	push	{r3, r4, r7, lr}
 8005066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005068:	f7ff ffd2 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 800506c:	4604      	mov	r4, r0
 800506e:	f7ff f9e5 	bl	800443c <LL_RCC_GetAPB2Prescaler>
 8005072:	4603      	mov	r3, r0
 8005074:	0adb      	lsrs	r3, r3, #11
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	4a04      	ldr	r2, [pc, #16]	@ (800508c <HAL_RCC_GetPCLK2Freq+0x28>)
 800507c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005080:	f003 031f 	and.w	r3, r3, #31
 8005084:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005088:	4618      	mov	r0, r3
 800508a:	bd98      	pop	{r3, r4, r7, pc}
 800508c:	08011368 	.word	0x08011368

08005090 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005090:	b590      	push	{r4, r7, lr}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2bb0      	cmp	r3, #176	@ 0xb0
 800509c:	d903      	bls.n	80050a6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800509e:	4b15      	ldr	r3, [pc, #84]	@ (80050f4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80050a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a2:	60fb      	str	r3, [r7, #12]
 80050a4:	e007      	b.n	80050b6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	4a11      	ldr	r2, [pc, #68]	@ (80050f4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80050b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050b4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80050b6:	f7ff f9a7 	bl	8004408 <LL_RCC_GetAHB4Prescaler>
 80050ba:	4603      	mov	r3, r0
 80050bc:	091b      	lsrs	r3, r3, #4
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	4a0d      	ldr	r2, [pc, #52]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80050c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ce:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4a0a      	ldr	r2, [pc, #40]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80050d4:	fba2 2303 	umull	r2, r3, r2, r3
 80050d8:	0c9c      	lsrs	r4, r3, #18
 80050da:	f7fe fef5 	bl	8003ec8 <HAL_PWREx_GetVoltageRange>
 80050de:	4603      	mov	r3, r0
 80050e0:	4619      	mov	r1, r3
 80050e2:	4620      	mov	r0, r4
 80050e4:	f000 f80c 	bl	8005100 <RCC_SetFlashLatency>
 80050e8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd90      	pop	{r4, r7, pc}
 80050f2:	bf00      	nop
 80050f4:	08011388 	.word	0x08011388
 80050f8:	08011328 	.word	0x08011328
 80050fc:	431bde83 	.word	0x431bde83

08005100 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005100:	b590      	push	{r4, r7, lr}
 8005102:	b093      	sub	sp, #76	@ 0x4c
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800510a:	4b37      	ldr	r3, [pc, #220]	@ (80051e8 <RCC_SetFlashLatency+0xe8>)
 800510c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005110:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005112:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005116:	4a35      	ldr	r2, [pc, #212]	@ (80051ec <RCC_SetFlashLatency+0xec>)
 8005118:	f107 031c 	add.w	r3, r7, #28
 800511c:	ca07      	ldmia	r2, {r0, r1, r2}
 800511e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005122:	4b33      	ldr	r3, [pc, #204]	@ (80051f0 <RCC_SetFlashLatency+0xf0>)
 8005124:	f107 040c 	add.w	r4, r7, #12
 8005128:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800512a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800512e:	2300      	movs	r3, #0
 8005130:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005138:	d11a      	bne.n	8005170 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800513a:	2300      	movs	r3, #0
 800513c:	643b      	str	r3, [r7, #64]	@ 0x40
 800513e:	e013      	b.n	8005168 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	3348      	adds	r3, #72	@ 0x48
 8005146:	443b      	add	r3, r7
 8005148:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	429a      	cmp	r2, r3
 8005150:	d807      	bhi.n	8005162 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	3348      	adds	r3, #72	@ 0x48
 8005158:	443b      	add	r3, r7
 800515a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800515e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005160:	e020      	b.n	80051a4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005164:	3301      	adds	r3, #1
 8005166:	643b      	str	r3, [r7, #64]	@ 0x40
 8005168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800516a:	2b03      	cmp	r3, #3
 800516c:	d9e8      	bls.n	8005140 <RCC_SetFlashLatency+0x40>
 800516e:	e019      	b.n	80051a4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005170:	2300      	movs	r3, #0
 8005172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005174:	e013      	b.n	800519e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	3348      	adds	r3, #72	@ 0x48
 800517c:	443b      	add	r3, r7
 800517e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	429a      	cmp	r2, r3
 8005186:	d807      	bhi.n	8005198 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	3348      	adds	r3, #72	@ 0x48
 800518e:	443b      	add	r3, r7
 8005190:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005194:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005196:	e005      	b.n	80051a4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005198:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800519a:	3301      	adds	r3, #1
 800519c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800519e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d9e8      	bls.n	8005176 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80051a4:	4b13      	ldr	r3, [pc, #76]	@ (80051f4 <RCC_SetFlashLatency+0xf4>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f023 0207 	bic.w	r2, r3, #7
 80051ac:	4911      	ldr	r1, [pc, #68]	@ (80051f4 <RCC_SetFlashLatency+0xf4>)
 80051ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051b0:	4313      	orrs	r3, r2
 80051b2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80051b4:	f7fd ff4a 	bl	800304c <HAL_GetTick>
 80051b8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80051ba:	e008      	b.n	80051ce <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80051bc:	f7fd ff46 	bl	800304c <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d901      	bls.n	80051ce <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e007      	b.n	80051de <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80051ce:	4b09      	ldr	r3, [pc, #36]	@ (80051f4 <RCC_SetFlashLatency+0xf4>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0307 	and.w	r3, r3, #7
 80051d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051d8:	429a      	cmp	r2, r3
 80051da:	d1ef      	bne.n	80051bc <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	374c      	adds	r7, #76	@ 0x4c
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd90      	pop	{r4, r7, pc}
 80051e6:	bf00      	nop
 80051e8:	0800fb9c 	.word	0x0800fb9c
 80051ec:	0800fbac 	.word	0x0800fbac
 80051f0:	0800fbb8 	.word	0x0800fbb8
 80051f4:	58004000 	.word	0x58004000

080051f8 <LL_RCC_LSE_IsEnabled>:
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80051fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	2b01      	cmp	r3, #1
 800520a:	d101      	bne.n	8005210 <LL_RCC_LSE_IsEnabled+0x18>
 800520c:	2301      	movs	r3, #1
 800520e:	e000      	b.n	8005212 <LL_RCC_LSE_IsEnabled+0x1a>
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <LL_RCC_LSE_IsReady>:
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b02      	cmp	r3, #2
 800522e:	d101      	bne.n	8005234 <LL_RCC_LSE_IsReady+0x18>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <LL_RCC_LSE_IsReady+0x1a>
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <LL_RCC_SetRFWKPClockSource>:
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005248:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800524c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005250:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005254:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4313      	orrs	r3, r2
 800525c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <LL_RCC_SetSMPSClockSource>:
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8005274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527a:	f023 0203 	bic.w	r2, r3, #3
 800527e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4313      	orrs	r3, r2
 8005286:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <LL_RCC_SetSMPSPrescaler>:
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800529c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <LL_RCC_SetUSARTClockSource>:
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80052c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052cc:	f023 0203 	bic.w	r2, r3, #3
 80052d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <LL_RCC_SetLPUARTClockSource>:
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80052f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80052fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4313      	orrs	r3, r2
 8005304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <LL_RCC_SetI2CClockSource>:
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800531c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005320:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	091b      	lsrs	r3, r3, #4
 8005328:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800532c:	43db      	mvns	r3, r3
 800532e:	401a      	ands	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	011b      	lsls	r3, r3, #4
 8005334:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005338:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <LL_RCC_SetLPTIMClockSource>:
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005356:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800535a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	0c1b      	lsrs	r3, r3, #16
 8005362:	041b      	lsls	r3, r3, #16
 8005364:	43db      	mvns	r3, r3
 8005366:	401a      	ands	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	041b      	lsls	r3, r3, #16
 800536c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005370:	4313      	orrs	r3, r2
 8005372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <LL_RCC_SetSAIClockSource>:
{
 8005382:	b480      	push	{r7}
 8005384:	b083      	sub	sp, #12
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800538a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800538e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005392:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005396:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80053a2:	bf00      	nop
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <LL_RCC_SetRNGClockSource>:
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80053b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053be:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80053c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80053ce:	bf00      	nop
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <LL_RCC_SetCLK48ClockSource>:
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80053e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80053fa:	bf00      	nop
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <LL_RCC_SetUSBClockSource>:
{
 8005406:	b580      	push	{r7, lr}
 8005408:	b082      	sub	sp, #8
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f7ff ffe3 	bl	80053da <LL_RCC_SetCLK48ClockSource>
}
 8005414:	bf00      	nop
 8005416:	3708      	adds	r7, #8
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <LL_RCC_SetADCClockSource>:
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005430:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4313      	orrs	r3, r2
 8005438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <LL_RCC_SetRTCClockSource>:
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005450:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005454:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005458:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800545c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <LL_RCC_GetRTCClockSource>:
{
 8005474:	b480      	push	{r7}
 8005476:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005478:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800547c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005480:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8005484:	4618      	mov	r0, r3
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <LL_RCC_ForceBackupDomainReset>:
{
 800548e:	b480      	push	{r7}
 8005490:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005492:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800549e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80054a6:	bf00      	nop
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <LL_RCC_ReleaseBackupDomainReset>:
{
 80054b0:	b480      	push	{r7}
 80054b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80054b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80054c8:	bf00      	nop
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <LL_RCC_PLLSAI1_Enable>:
{
 80054d2:	b480      	push	{r7}
 80054d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80054d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054e4:	6013      	str	r3, [r2, #0]
}
 80054e6:	bf00      	nop
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <LL_RCC_PLLSAI1_Disable>:
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80054f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005502:	6013      	str	r3, [r2, #0]
}
 8005504:	bf00      	nop
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <LL_RCC_PLLSAI1_IsReady>:
{
 800550e:	b480      	push	{r7}
 8005510:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8005512:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800551c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005520:	d101      	bne.n	8005526 <LL_RCC_PLLSAI1_IsReady+0x18>
 8005522:	2301      	movs	r3, #1
 8005524:	e000      	b.n	8005528 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr

08005532 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b088      	sub	sp, #32
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800553a:	2300      	movs	r3, #0
 800553c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800553e:	2300      	movs	r3, #0
 8005540:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554a:	2b00      	cmp	r3, #0
 800554c:	d034      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005552:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005556:	d021      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005558:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800555c:	d81b      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800555e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005562:	d01d      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005564:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005568:	d815      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00b      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800556e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005572:	d110      	bne.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8005574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800557e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005582:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8005584:	e00d      	b.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	3304      	adds	r3, #4
 800558a:	4618      	mov	r0, r3
 800558c:	f000 f947 	bl	800581e <RCCEx_PLLSAI1_ConfigNP>
 8005590:	4603      	mov	r3, r0
 8005592:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005594:	e005      	b.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	77fb      	strb	r3, [r7, #31]
        break;
 800559a:	e002      	b.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800559c:	bf00      	nop
 800559e:	e000      	b.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80055a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055a2:	7ffb      	ldrb	r3, [r7, #31]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d105      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff fee8 	bl	8005382 <LL_RCC_SetSAIClockSource>
 80055b2:	e001      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b4:	7ffb      	ldrb	r3, [r7, #31]
 80055b6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d046      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80055c4:	f7ff ff56 	bl	8005474 <LL_RCC_GetRTCClockSource>
 80055c8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ce:	69ba      	ldr	r2, [r7, #24]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d03c      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80055d4:	f7fe fc68 	bl	8003ea8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d105      	bne.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7ff ff30 	bl	8005448 <LL_RCC_SetRTCClockSource>
 80055e8:	e02e      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80055ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055f2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80055f4:	f7ff ff4b 	bl	800548e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80055f8:	f7ff ff5a 	bl	80054b0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005606:	4313      	orrs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800560a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005614:	f7ff fdf0 	bl	80051f8 <LL_RCC_LSE_IsEnabled>
 8005618:	4603      	mov	r3, r0
 800561a:	2b01      	cmp	r3, #1
 800561c:	d114      	bne.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800561e:	f7fd fd15 	bl	800304c <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005624:	e00b      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005626:	f7fd fd11 	bl	800304c <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005634:	4293      	cmp	r3, r2
 8005636:	d902      	bls.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	77fb      	strb	r3, [r7, #31]
              break;
 800563c:	e004      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800563e:	f7ff fded 	bl	800521c <LL_RCC_LSE_IsReady>
 8005642:	4603      	mov	r3, r0
 8005644:	2b01      	cmp	r3, #1
 8005646:	d1ee      	bne.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005648:	7ffb      	ldrb	r3, [r7, #31]
 800564a:	77bb      	strb	r3, [r7, #30]
 800564c:	e001      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564e:	7ffb      	ldrb	r3, [r7, #31]
 8005650:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d004      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	4618      	mov	r0, r3
 8005664:	f7ff fe2a 	bl	80052bc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d004      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff fe35 	bl	80052e8 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0310 	and.w	r3, r3, #16
 8005686:	2b00      	cmp	r3, #0
 8005688:	d004      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff fe5d 	bl	800534e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0320 	and.w	r3, r3, #32
 800569c:	2b00      	cmp	r3, #0
 800569e:	d004      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7ff fe52 	bl	800534e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d004      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff fe2a 	bl	8005314 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0308 	and.w	r3, r3, #8
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d004      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff fe1f 	bl	8005314 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d022      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff fe8d 	bl	8005406 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056f4:	d107      	bne.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80056f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005700:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005704:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800570e:	d10b      	bne.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	3304      	adds	r3, #4
 8005714:	4618      	mov	r0, r3
 8005716:	f000 f8dd 	bl	80058d4 <RCCEx_PLLSAI1_ConfigNQ>
 800571a:	4603      	mov	r3, r0
 800571c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800571e:	7ffb      	ldrb	r3, [r7, #31]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d001      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8005724:	7ffb      	ldrb	r3, [r7, #31]
 8005726:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005730:	2b00      	cmp	r3, #0
 8005732:	d02b      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800573c:	d008      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005742:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005746:	d003      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800574c:	2b00      	cmp	r3, #0
 800574e:	d105      	bne.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005754:	4618      	mov	r0, r3
 8005756:	f7ff fe2a 	bl	80053ae <LL_RCC_SetRNGClockSource>
 800575a:	e00a      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005764:	60fb      	str	r3, [r7, #12]
 8005766:	2000      	movs	r0, #0
 8005768:	f7ff fe21 	bl	80053ae <LL_RCC_SetRNGClockSource>
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f7ff fe34 	bl	80053da <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005776:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800577a:	d107      	bne.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800577c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800578a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005794:	2b00      	cmp	r3, #0
 8005796:	d022      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800579c:	4618      	mov	r0, r3
 800579e:	f7ff fe3d 	bl	800541c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057aa:	d107      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80057ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057ba:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057c4:	d10b      	bne.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	3304      	adds	r3, #4
 80057ca:	4618      	mov	r0, r3
 80057cc:	f000 f8dd 	bl	800598a <RCCEx_PLLSAI1_ConfigNR>
 80057d0:	4603      	mov	r3, r0
 80057d2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80057d4:	7ffb      	ldrb	r3, [r7, #31]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80057da:	7ffb      	ldrb	r3, [r7, #31]
 80057dc:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d004      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7ff fd26 	bl	8005240 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d009      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff fd45 	bl	8005294 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800580e:	4618      	mov	r0, r3
 8005810:	f7ff fd2c 	bl	800526c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8005814:	7fbb      	ldrb	r3, [r7, #30]
}
 8005816:	4618      	mov	r0, r3
 8005818:	3720      	adds	r7, #32
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b084      	sub	sp, #16
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800582a:	f7ff fe61 	bl	80054f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800582e:	f7fd fc0d 	bl	800304c <HAL_GetTick>
 8005832:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005834:	e009      	b.n	800584a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005836:	f7fd fc09 	bl	800304c <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	2b02      	cmp	r3, #2
 8005842:	d902      	bls.n	800584a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	73fb      	strb	r3, [r7, #15]
      break;
 8005848:	e004      	b.n	8005854 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800584a:	f7ff fe60 	bl	800550e <LL_RCC_PLLSAI1_IsReady>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1f0      	bne.n	8005836 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8005854:	7bfb      	ldrb	r3, [r7, #15]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d137      	bne.n	80058ca <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800585a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	021b      	lsls	r3, r3, #8
 800586a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800586e:	4313      	orrs	r3, r2
 8005870:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8005872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005884:	4313      	orrs	r3, r2
 8005886:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005888:	f7ff fe23 	bl	80054d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800588c:	f7fd fbde 	bl	800304c <HAL_GetTick>
 8005890:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005892:	e009      	b.n	80058a8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005894:	f7fd fbda 	bl	800304c <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d902      	bls.n	80058a8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	73fb      	strb	r3, [r7, #15]
        break;
 80058a6:	e004      	b.n	80058b2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80058a8:	f7ff fe31 	bl	800550e <LL_RCC_PLLSAI1_IsReady>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d1f0      	bne.n	8005894 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80058b2:	7bfb      	ldrb	r3, [r7, #15]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d108      	bne.n	80058ca <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80058b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80058c6:	4313      	orrs	r3, r2
 80058c8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058dc:	2300      	movs	r3, #0
 80058de:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80058e0:	f7ff fe06 	bl	80054f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80058e4:	f7fd fbb2 	bl	800304c <HAL_GetTick>
 80058e8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80058ea:	e009      	b.n	8005900 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058ec:	f7fd fbae 	bl	800304c <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d902      	bls.n	8005900 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	73fb      	strb	r3, [r7, #15]
      break;
 80058fe:	e004      	b.n	800590a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005900:	f7ff fe05 	bl	800550e <LL_RCC_PLLSAI1_IsReady>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1f0      	bne.n	80058ec <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800590a:	7bfb      	ldrb	r3, [r7, #15]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d137      	bne.n	8005980 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005910:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	021b      	lsls	r3, r3, #8
 8005920:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005924:	4313      	orrs	r3, r2
 8005926:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8005928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800593a:	4313      	orrs	r3, r2
 800593c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800593e:	f7ff fdc8 	bl	80054d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005942:	f7fd fb83 	bl	800304c <HAL_GetTick>
 8005946:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005948:	e009      	b.n	800595e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800594a:	f7fd fb7f 	bl	800304c <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d902      	bls.n	800595e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	73fb      	strb	r3, [r7, #15]
        break;
 800595c:	e004      	b.n	8005968 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800595e:	f7ff fdd6 	bl	800550e <LL_RCC_PLLSAI1_IsReady>
 8005962:	4603      	mov	r3, r0
 8005964:	2b01      	cmp	r3, #1
 8005966:	d1f0      	bne.n	800594a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005968:	7bfb      	ldrb	r3, [r7, #15]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d108      	bne.n	8005980 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800596e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800597c:	4313      	orrs	r3, r2
 800597e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005980:	7bfb      	ldrb	r3, [r7, #15]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005992:	2300      	movs	r3, #0
 8005994:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005996:	f7ff fdab 	bl	80054f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800599a:	f7fd fb57 	bl	800304c <HAL_GetTick>
 800599e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80059a0:	e009      	b.n	80059b6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059a2:	f7fd fb53 	bl	800304c <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d902      	bls.n	80059b6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	73fb      	strb	r3, [r7, #15]
      break;
 80059b4:	e004      	b.n	80059c0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80059b6:	f7ff fdaa 	bl	800550e <LL_RCC_PLLSAI1_IsReady>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1f0      	bne.n	80059a2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d137      	bne.n	8005a36 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80059c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	021b      	lsls	r3, r3, #8
 80059d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059da:	4313      	orrs	r3, r2
 80059dc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80059de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059f0:	4313      	orrs	r3, r2
 80059f2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80059f4:	f7ff fd6d 	bl	80054d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059f8:	f7fd fb28 	bl	800304c <HAL_GetTick>
 80059fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80059fe:	e009      	b.n	8005a14 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a00:	f7fd fb24 	bl	800304c <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d902      	bls.n	8005a14 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	73fb      	strb	r3, [r7, #15]
        break;
 8005a12:	e004      	b.n	8005a1e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005a14:	f7ff fd7b 	bl	800550e <LL_RCC_PLLSAI1_IsReady>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d1f0      	bne.n	8005a00 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8005a1e:	7bfb      	ldrb	r3, [r7, #15]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d108      	bne.n	8005a36 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a28:	691a      	ldr	r2, [r3, #16]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a32:	4313      	orrs	r3, r2
 8005a34:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e07a      	b.n	8005b48 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d106      	bne.n	8005a6c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7fc ffd2 	bl	8002a10 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2202      	movs	r2, #2
 8005a70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f003 0310 	and.w	r3, r3, #16
 8005a7e:	2b10      	cmp	r3, #16
 8005a80:	d058      	beq.n	8005b34 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	22ca      	movs	r2, #202	@ 0xca
 8005a88:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2253      	movs	r2, #83	@ 0x53
 8005a90:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 fa58 	bl	8005f48 <RTC_EnterInitMode>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d12c      	bne.n	8005afc <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ab4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6899      	ldr	r1, [r3, #8]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	431a      	orrs	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	431a      	orrs	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	68d2      	ldr	r2, [r2, #12]
 8005adc:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6919      	ldr	r1, [r3, #16]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	041a      	lsls	r2, r3, #16
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 fa60 	bl	8005fb8 <RTC_ExitInitMode>
 8005af8:	4603      	mov	r3, r0
 8005afa:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d113      	bne.n	8005b2a <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 0203 	bic.w	r2, r2, #3
 8005b10:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	69da      	ldr	r2, [r3, #28]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	431a      	orrs	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	430a      	orrs	r2, r1
 8005b28:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	22ff      	movs	r2, #255	@ 0xff
 8005b30:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b32:	e001      	b.n	8005b38 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005b34:	2300      	movs	r3, #0
 8005b36:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d103      	bne.n	8005b46 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b50:	b590      	push	{r4, r7, lr}
 8005b52:	b087      	sub	sp, #28
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d101      	bne.n	8005b6e <HAL_RTC_SetTime+0x1e>
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e08b      	b.n	8005c86 <HAL_RTC_SetTime+0x136>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2202      	movs	r2, #2
 8005b7a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d126      	bne.n	8005bd2 <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d102      	bne.n	8005b98 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2200      	movs	r2, #0
 8005b96:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f000 fa31 	bl	8006004 <RTC_ByteToBcd2>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	785b      	ldrb	r3, [r3, #1]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 fa2a 	bl	8006004 <RTC_ByteToBcd2>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005bb4:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	789b      	ldrb	r3, [r3, #2]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 fa22 	bl	8006004 <RTC_ByteToBcd2>
 8005bc0:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bc2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	78db      	ldrb	r3, [r3, #3]
 8005bca:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	e018      	b.n	8005c04 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d102      	bne.n	8005be6 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2200      	movs	r2, #0
 8005be4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	785b      	ldrb	r3, [r3, #1]
 8005bf0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005bf2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005bf8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	78db      	ldrb	r3, [r3, #3]
 8005bfe:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c00:	4313      	orrs	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	22ca      	movs	r2, #202	@ 0xca
 8005c0a:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2253      	movs	r2, #83	@ 0x53
 8005c12:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 f997 	bl	8005f48 <RTC_EnterInitMode>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005c1e:	7cfb      	ldrb	r3, [r7, #19]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d120      	bne.n	8005c66 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005c2e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005c32:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005c42:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6899      	ldr	r1, [r3, #8]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	68da      	ldr	r2, [r3, #12]
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	431a      	orrs	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f9ab 	bl	8005fb8 <RTC_ExitInitMode>
 8005c62:	4603      	mov	r3, r0
 8005c64:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005c66:	7cfb      	ldrb	r3, [r7, #19]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d103      	bne.n	8005c74 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	22ff      	movs	r2, #255	@ 0xff
 8005c7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005c84:	7cfb      	ldrb	r3, [r7, #19]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	371c      	adds	r7, #28
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd90      	pop	{r4, r7, pc}

08005c8e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b086      	sub	sp, #24
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005cc0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005cc4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	0c1b      	lsrs	r3, r3, #16
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	0a1b      	lsrs	r3, r3, #8
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ce0:	b2da      	uxtb	r2, r3
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	0d9b      	lsrs	r3, r3, #22
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	f003 0301 	and.w	r3, r3, #1
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d11a      	bne.n	8005d40 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 f998 	bl	8006044 <RTC_Bcd2ToByte>
 8005d14:	4603      	mov	r3, r0
 8005d16:	461a      	mov	r2, r3
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	785b      	ldrb	r3, [r3, #1]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 f98f 	bl	8006044 <RTC_Bcd2ToByte>
 8005d26:	4603      	mov	r3, r0
 8005d28:	461a      	mov	r2, r3
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	789b      	ldrb	r3, [r3, #2]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 f986 	bl	8006044 <RTC_Bcd2ToByte>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d4a:	b590      	push	{r4, r7, lr}
 8005d4c:	b087      	sub	sp, #28
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	60f8      	str	r0, [r7, #12]
 8005d52:	60b9      	str	r1, [r7, #8]
 8005d54:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d101      	bne.n	8005d68 <HAL_RTC_SetDate+0x1e>
 8005d64:	2302      	movs	r3, #2
 8005d66:	e075      	b.n	8005e54 <HAL_RTC_SetDate+0x10a>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10e      	bne.n	8005d9c <HAL_RTC_SetDate+0x52>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	785b      	ldrb	r3, [r3, #1]
 8005d82:	f003 0310 	and.w	r3, r3, #16
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d008      	beq.n	8005d9c <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	785b      	ldrb	r3, [r3, #1]
 8005d8e:	f023 0310 	bic.w	r3, r3, #16
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	330a      	adds	r3, #10
 8005d96:	b2da      	uxtb	r2, r3
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d11c      	bne.n	8005ddc <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	78db      	ldrb	r3, [r3, #3]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 f92c 	bl	8006004 <RTC_ByteToBcd2>
 8005dac:	4603      	mov	r3, r0
 8005dae:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	785b      	ldrb	r3, [r3, #1]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 f925 	bl	8006004 <RTC_ByteToBcd2>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dbe:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	789b      	ldrb	r3, [r3, #2]
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f000 f91d 	bl	8006004 <RTC_ByteToBcd2>
 8005dca:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005dcc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
 8005dda:	e00e      	b.n	8005dfa <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	78db      	ldrb	r3, [r3, #3]
 8005de0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	785b      	ldrb	r3, [r3, #1]
 8005de6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005de8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005dee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005df6:	4313      	orrs	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	22ca      	movs	r2, #202	@ 0xca
 8005e00:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2253      	movs	r2, #83	@ 0x53
 8005e08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 f89c 	bl	8005f48 <RTC_EnterInitMode>
 8005e10:	4603      	mov	r3, r0
 8005e12:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e14:	7cfb      	ldrb	r3, [r7, #19]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10c      	bne.n	8005e34 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005e24:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005e28:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f8c4 	bl	8005fb8 <RTC_ExitInitMode>
 8005e30:	4603      	mov	r3, r0
 8005e32:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005e34:	7cfb      	ldrb	r3, [r7, #19]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d103      	bne.n	8005e42 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	22ff      	movs	r2, #255	@ 0xff
 8005e48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005e52:	7cfb      	ldrb	r3, [r7, #19]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	371c      	adds	r7, #28
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd90      	pop	{r4, r7, pc}

08005e5c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005e76:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005e7a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	0c1b      	lsrs	r3, r3, #16
 8005e80:	b2da      	uxtb	r2, r3
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	0a1b      	lsrs	r3, r3, #8
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	f003 031f 	and.w	r3, r3, #31
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e9e:	b2da      	uxtb	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	0b5b      	lsrs	r3, r3, #13
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	f003 0307 	and.w	r3, r3, #7
 8005eae:	b2da      	uxtb	r2, r3
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d11a      	bne.n	8005ef0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	78db      	ldrb	r3, [r3, #3]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f000 f8c0 	bl	8006044 <RTC_Bcd2ToByte>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	785b      	ldrb	r3, [r3, #1]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f000 f8b7 	bl	8006044 <RTC_Bcd2ToByte>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	461a      	mov	r2, r3
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	789b      	ldrb	r3, [r3, #2]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 f8ae 	bl	8006044 <RTC_Bcd2ToByte>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	461a      	mov	r2, r3
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
	...

08005efc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8005f44 <HAL_RTC_WaitForSynchro+0x48>)
 8005f0e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f10:	f7fd f89c 	bl	800304c <HAL_GetTick>
 8005f14:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f16:	e009      	b.n	8005f2c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f18:	f7fd f898 	bl	800304c <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f26:	d901      	bls.n	8005f2c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e007      	b.n	8005f3c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	f003 0320 	and.w	r3, r3, #32
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d0ee      	beq.n	8005f18 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	0001ff5f 	.word	0x0001ff5f

08005f48 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f54:	2300      	movs	r3, #0
 8005f56:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d123      	bne.n	8005fae <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68da      	ldr	r2, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f74:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f76:	f7fd f869 	bl	800304c <HAL_GetTick>
 8005f7a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005f7c:	e00d      	b.n	8005f9a <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f7e:	f7fd f865 	bl	800304c <HAL_GetTick>
 8005f82:	4602      	mov	r2, r0
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f8c:	d905      	bls.n	8005f9a <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2204      	movs	r2, #4
 8005f92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d102      	bne.n	8005fae <RTC_EnterInitMode+0x66>
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d1e7      	bne.n	8005f7e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fd2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f003 0320 	and.w	r3, r3, #32
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10b      	bne.n	8005ffa <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7ff ff8a 	bl	8005efc <HAL_RTC_WaitForSynchro>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d005      	beq.n	8005ffa <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2204      	movs	r2, #4
 8005ff2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3710      	adds	r7, #16
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006004:	b480      	push	{r7}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
 800600a:	4603      	mov	r3, r0
 800600c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800600e:	2300      	movs	r3, #0
 8006010:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = number;
 8006012:	79fb      	ldrb	r3, [r7, #7]
 8006014:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8006016:	e005      	b.n	8006024 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	3301      	adds	r3, #1
 800601c:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800601e:	7afb      	ldrb	r3, [r7, #11]
 8006020:	3b0a      	subs	r3, #10
 8006022:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8006024:	7afb      	ldrb	r3, [r7, #11]
 8006026:	2b09      	cmp	r3, #9
 8006028:	d8f6      	bhi.n	8006018 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	b2db      	uxtb	r3, r3
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	b2da      	uxtb	r2, r3
 8006032:	7afb      	ldrb	r3, [r7, #11]
 8006034:	4313      	orrs	r3, r2
 8006036:	b2db      	uxtb	r3, r3
}
 8006038:	4618      	mov	r0, r3
 800603a:	3714      	adds	r7, #20
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	4603      	mov	r3, r0
 800604c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006052:	79fb      	ldrb	r3, [r7, #7]
 8006054:	091b      	lsrs	r3, r3, #4
 8006056:	b2db      	uxtb	r3, r3
 8006058:	461a      	mov	r2, r3
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	005b      	lsls	r3, r3, #1
 8006062:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	b2da      	uxtb	r2, r3
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	b2db      	uxtb	r3, r3
 8006070:	4413      	add	r3, r2
 8006072:	b2db      	uxtb	r3, r3
}
 8006074:	4618      	mov	r0, r3
 8006076:	3714      	adds	r7, #20
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800608c:	4b5f      	ldr	r3, [pc, #380]	@ (800620c <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a5f      	ldr	r2, [pc, #380]	@ (8006210 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8006092:	fba2 2303 	umull	r2, r3, r2, r3
 8006096:	0adb      	lsrs	r3, r3, #11
 8006098:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800609c:	fb02 f303 	mul.w	r3, r2, r3
 80060a0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d101      	bne.n	80060b0 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 80060ac:	2302      	movs	r3, #2
 80060ae:	e0a7      	b.n	8006200 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2202      	movs	r2, #2
 80060bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	22ca      	movs	r2, #202	@ 0xca
 80060c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2253      	movs	r2, #83	@ 0x53
 80060ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d01a      	beq.n	8006114 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	3b01      	subs	r3, #1
 80060e2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10d      	bne.n	8006106 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	22ff      	movs	r2, #255	@ 0xff
 80060f0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2203      	movs	r2, #3
 80060f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e07c      	b.n	8006200 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d1e4      	bne.n	80060de <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689a      	ldr	r2, [r3, #8]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006122:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	b2da      	uxtb	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8006134:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006136:	4b35      	ldr	r3, [pc, #212]	@ (800620c <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a35      	ldr	r2, [pc, #212]	@ (8006210 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800613c:	fba2 2303 	umull	r2, r3, r2, r3
 8006140:	0adb      	lsrs	r3, r3, #11
 8006142:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006146:	fb02 f303 	mul.w	r3, r2, r3
 800614a:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	3b01      	subs	r3, #1
 8006150:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10d      	bne.n	8006174 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	22ff      	movs	r2, #255	@ 0xff
 800615e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2203      	movs	r2, #3
 8006164:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e045      	b.n	8006200 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	f003 0304 	and.w	r3, r3, #4
 800617e:	2b00      	cmp	r3, #0
 8006180:	d0e4      	beq.n	800614c <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689a      	ldr	r2, [r3, #8]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0207 	bic.w	r2, r2, #7
 8006190:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6899      	ldr	r1, [r3, #8]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	430a      	orrs	r2, r1
 80061a0:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80061aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006214 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061b0:	4a18      	ldr	r2, [pc, #96]	@ (8006214 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061b6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80061ba:	4b16      	ldr	r3, [pc, #88]	@ (8006214 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a15      	ldr	r2, [pc, #84]	@ (8006214 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061c4:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061d4:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061e4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	22ff      	movs	r2, #255	@ 0xff
 80061ec:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	371c      	adds	r7, #28
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr
 800620c:	20000008 	.word	0x20000008
 8006210:	10624dd3 	.word	0x10624dd3
 8006214:	58000800 	.word	0x58000800

08006218 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d101      	bne.n	800622a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e049      	b.n	80062be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d106      	bne.n	8006244 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f7fc fc1a 	bl	8002a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	3304      	adds	r3, #4
 8006254:	4619      	mov	r1, r3
 8006256:	4610      	mov	r0, r2
 8006258:	f000 fd04 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3708      	adds	r7, #8
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
	...

080062c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d001      	beq.n	80062e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e02e      	b.n	800633e <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a17      	ldr	r2, [pc, #92]	@ (800634c <HAL_TIM_Base_Start+0x84>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d004      	beq.n	80062fc <HAL_TIM_Base_Start+0x34>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062fa:	d115      	bne.n	8006328 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689a      	ldr	r2, [r3, #8]
 8006302:	4b13      	ldr	r3, [pc, #76]	@ (8006350 <HAL_TIM_Base_Start+0x88>)
 8006304:	4013      	ands	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2b06      	cmp	r3, #6
 800630c:	d015      	beq.n	800633a <HAL_TIM_Base_Start+0x72>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006314:	d011      	beq.n	800633a <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f042 0201 	orr.w	r2, r2, #1
 8006324:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006326:	e008      	b.n	800633a <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f042 0201 	orr.w	r2, r2, #1
 8006336:	601a      	str	r2, [r3, #0]
 8006338:	e000      	b.n	800633c <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	3714      	adds	r7, #20
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	40012c00 	.word	0x40012c00
 8006350:	00010007 	.word	0x00010007

08006354 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 8006366:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800636a:	2b00      	cmp	r3, #0
 800636c:	d10f      	bne.n	800638e <HAL_TIM_Base_Stop+0x3a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	6a1a      	ldr	r2, [r3, #32]
 8006374:	f240 4344 	movw	r3, #1092	@ 0x444
 8006378:	4013      	ands	r3, r2
 800637a:	2b00      	cmp	r3, #0
 800637c:	d107      	bne.n	800638e <HAL_TIM_Base_Stop+0x3a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f022 0201 	bic.w	r2, r2, #1
 800638c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e049      	b.n	800644a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d106      	bne.n	80063d0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 f841 	bl	8006452 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3304      	adds	r3, #4
 80063e0:	4619      	mov	r1, r3
 80063e2:	4610      	mov	r0, r2
 80063e4:	f000 fc3e 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
	...

08006468 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006472:	2300      	movs	r3, #0
 8006474:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d104      	bne.n	8006486 <HAL_TIM_IC_Start_IT+0x1e>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006482:	b2db      	uxtb	r3, r3
 8006484:	e023      	b.n	80064ce <HAL_TIM_IC_Start_IT+0x66>
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	2b04      	cmp	r3, #4
 800648a:	d104      	bne.n	8006496 <HAL_TIM_IC_Start_IT+0x2e>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006492:	b2db      	uxtb	r3, r3
 8006494:	e01b      	b.n	80064ce <HAL_TIM_IC_Start_IT+0x66>
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	2b08      	cmp	r3, #8
 800649a:	d104      	bne.n	80064a6 <HAL_TIM_IC_Start_IT+0x3e>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	e013      	b.n	80064ce <HAL_TIM_IC_Start_IT+0x66>
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	2b0c      	cmp	r3, #12
 80064aa:	d104      	bne.n	80064b6 <HAL_TIM_IC_Start_IT+0x4e>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	e00b      	b.n	80064ce <HAL_TIM_IC_Start_IT+0x66>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d104      	bne.n	80064c6 <HAL_TIM_IC_Start_IT+0x5e>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	e003      	b.n	80064ce <HAL_TIM_IC_Start_IT+0x66>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d104      	bne.n	80064e0 <HAL_TIM_IC_Start_IT+0x78>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	e013      	b.n	8006508 <HAL_TIM_IC_Start_IT+0xa0>
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	2b04      	cmp	r3, #4
 80064e4:	d104      	bne.n	80064f0 <HAL_TIM_IC_Start_IT+0x88>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	e00b      	b.n	8006508 <HAL_TIM_IC_Start_IT+0xa0>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b08      	cmp	r3, #8
 80064f4:	d104      	bne.n	8006500 <HAL_TIM_IC_Start_IT+0x98>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	e003      	b.n	8006508 <HAL_TIM_IC_Start_IT+0xa0>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006506:	b2db      	uxtb	r3, r3
 8006508:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800650a:	7bbb      	ldrb	r3, [r7, #14]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d102      	bne.n	8006516 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006510:	7b7b      	ldrb	r3, [r7, #13]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d001      	beq.n	800651a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e0c4      	b.n	80066a4 <HAL_TIM_IC_Start_IT+0x23c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d104      	bne.n	800652a <HAL_TIM_IC_Start_IT+0xc2>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2202      	movs	r2, #2
 8006524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006528:	e023      	b.n	8006572 <HAL_TIM_IC_Start_IT+0x10a>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	2b04      	cmp	r3, #4
 800652e:	d104      	bne.n	800653a <HAL_TIM_IC_Start_IT+0xd2>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006538:	e01b      	b.n	8006572 <HAL_TIM_IC_Start_IT+0x10a>
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2b08      	cmp	r3, #8
 800653e:	d104      	bne.n	800654a <HAL_TIM_IC_Start_IT+0xe2>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006548:	e013      	b.n	8006572 <HAL_TIM_IC_Start_IT+0x10a>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b0c      	cmp	r3, #12
 800654e:	d104      	bne.n	800655a <HAL_TIM_IC_Start_IT+0xf2>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006558:	e00b      	b.n	8006572 <HAL_TIM_IC_Start_IT+0x10a>
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b10      	cmp	r3, #16
 800655e:	d104      	bne.n	800656a <HAL_TIM_IC_Start_IT+0x102>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006568:	e003      	b.n	8006572 <HAL_TIM_IC_Start_IT+0x10a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2202      	movs	r2, #2
 800656e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d104      	bne.n	8006582 <HAL_TIM_IC_Start_IT+0x11a>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006580:	e013      	b.n	80065aa <HAL_TIM_IC_Start_IT+0x142>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2b04      	cmp	r3, #4
 8006586:	d104      	bne.n	8006592 <HAL_TIM_IC_Start_IT+0x12a>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006590:	e00b      	b.n	80065aa <HAL_TIM_IC_Start_IT+0x142>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b08      	cmp	r3, #8
 8006596:	d104      	bne.n	80065a2 <HAL_TIM_IC_Start_IT+0x13a>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065a0:	e003      	b.n	80065aa <HAL_TIM_IC_Start_IT+0x142>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2202      	movs	r2, #2
 80065a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	2b0c      	cmp	r3, #12
 80065ae:	d841      	bhi.n	8006634 <HAL_TIM_IC_Start_IT+0x1cc>
 80065b0:	a201      	add	r2, pc, #4	@ (adr r2, 80065b8 <HAL_TIM_IC_Start_IT+0x150>)
 80065b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b6:	bf00      	nop
 80065b8:	080065ed 	.word	0x080065ed
 80065bc:	08006635 	.word	0x08006635
 80065c0:	08006635 	.word	0x08006635
 80065c4:	08006635 	.word	0x08006635
 80065c8:	080065ff 	.word	0x080065ff
 80065cc:	08006635 	.word	0x08006635
 80065d0:	08006635 	.word	0x08006635
 80065d4:	08006635 	.word	0x08006635
 80065d8:	08006611 	.word	0x08006611
 80065dc:	08006635 	.word	0x08006635
 80065e0:	08006635 	.word	0x08006635
 80065e4:	08006635 	.word	0x08006635
 80065e8:	08006623 	.word	0x08006623
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68da      	ldr	r2, [r3, #12]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f042 0202 	orr.w	r2, r2, #2
 80065fa:	60da      	str	r2, [r3, #12]
      break;
 80065fc:	e01d      	b.n	800663a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68da      	ldr	r2, [r3, #12]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f042 0204 	orr.w	r2, r2, #4
 800660c:	60da      	str	r2, [r3, #12]
      break;
 800660e:	e014      	b.n	800663a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0208 	orr.w	r2, r2, #8
 800661e:	60da      	str	r2, [r3, #12]
      break;
 8006620:	e00b      	b.n	800663a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68da      	ldr	r2, [r3, #12]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f042 0210 	orr.w	r2, r2, #16
 8006630:	60da      	str	r2, [r3, #12]
      break;
 8006632:	e002      	b.n	800663a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	73fb      	strb	r3, [r7, #15]
      break;
 8006638:	bf00      	nop
  }

  if (status == HAL_OK)
 800663a:	7bfb      	ldrb	r3, [r7, #15]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d130      	bne.n	80066a2 <HAL_TIM_IC_Start_IT+0x23a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2201      	movs	r2, #1
 8006646:	6839      	ldr	r1, [r7, #0]
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fd6b 	bl	8007124 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a16      	ldr	r2, [pc, #88]	@ (80066ac <HAL_TIM_IC_Start_IT+0x244>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d004      	beq.n	8006662 <HAL_TIM_IC_Start_IT+0x1fa>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006660:	d115      	bne.n	800668e <HAL_TIM_IC_Start_IT+0x226>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689a      	ldr	r2, [r3, #8]
 8006668:	4b11      	ldr	r3, [pc, #68]	@ (80066b0 <HAL_TIM_IC_Start_IT+0x248>)
 800666a:	4013      	ands	r3, r2
 800666c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2b06      	cmp	r3, #6
 8006672:	d015      	beq.n	80066a0 <HAL_TIM_IC_Start_IT+0x238>
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800667a:	d011      	beq.n	80066a0 <HAL_TIM_IC_Start_IT+0x238>
      {
        __HAL_TIM_ENABLE(htim);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f042 0201 	orr.w	r2, r2, #1
 800668a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800668c:	e008      	b.n	80066a0 <HAL_TIM_IC_Start_IT+0x238>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 0201 	orr.w	r2, r2, #1
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	e000      	b.n	80066a2 <HAL_TIM_IC_Start_IT+0x23a>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a0:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	40012c00 	.word	0x40012c00
 80066b0:	00010007 	.word	0x00010007

080066b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d020      	beq.n	8006718 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d01b      	beq.n	8006718 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f06f 0202 	mvn.w	r2, #2
 80066e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	f003 0303 	and.w	r3, r3, #3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f006 fabe 	bl	800cc80 <HAL_TIM_IC_CaptureCallback>
 8006704:	e005      	b.n	8006712 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fa8e 	bl	8006c28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fa95 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b00      	cmp	r3, #0
 8006720:	d020      	beq.n	8006764 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f003 0304 	and.w	r3, r3, #4
 8006728:	2b00      	cmp	r3, #0
 800672a:	d01b      	beq.n	8006764 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f06f 0204 	mvn.w	r2, #4
 8006734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2202      	movs	r2, #2
 800673a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006746:	2b00      	cmp	r3, #0
 8006748:	d003      	beq.n	8006752 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f006 fa98 	bl	800cc80 <HAL_TIM_IC_CaptureCallback>
 8006750:	e005      	b.n	800675e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 fa68 	bl	8006c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 fa6f 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	f003 0308 	and.w	r3, r3, #8
 800676a:	2b00      	cmp	r3, #0
 800676c:	d020      	beq.n	80067b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	2b00      	cmp	r3, #0
 8006776:	d01b      	beq.n	80067b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f06f 0208 	mvn.w	r2, #8
 8006780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2204      	movs	r2, #4
 8006786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	f003 0303 	and.w	r3, r3, #3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d003      	beq.n	800679e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f006 fa72 	bl	800cc80 <HAL_TIM_IC_CaptureCallback>
 800679c:	e005      	b.n	80067aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 fa42 	bl	8006c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 fa49 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	f003 0310 	and.w	r3, r3, #16
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d020      	beq.n	80067fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f003 0310 	and.w	r3, r3, #16
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d01b      	beq.n	80067fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f06f 0210 	mvn.w	r2, #16
 80067cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2208      	movs	r2, #8
 80067d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d003      	beq.n	80067ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f006 fa4c 	bl	800cc80 <HAL_TIM_IC_CaptureCallback>
 80067e8:	e005      	b.n	80067f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fa1c 	bl	8006c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 fa23 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	d00c      	beq.n	8006820 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b00      	cmp	r3, #0
 800680e:	d007      	beq.n	8006820 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f06f 0201 	mvn.w	r2, #1
 8006818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f9fa 	bl	8006c14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006826:	2b00      	cmp	r3, #0
 8006828:	d104      	bne.n	8006834 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00c      	beq.n	800684e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800683a:	2b00      	cmp	r3, #0
 800683c:	d007      	beq.n	800684e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 fcfb 	bl	8007244 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00c      	beq.n	8006872 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800686a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 fcf3 	bl	8007258 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00c      	beq.n	8006896 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006882:	2b00      	cmp	r3, #0
 8006884:	d007      	beq.n	8006896 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800688e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f9dd 	bl	8006c50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	f003 0320 	and.w	r3, r3, #32
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00c      	beq.n	80068ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f003 0320 	and.w	r3, r3, #32
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d007      	beq.n	80068ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f06f 0220 	mvn.w	r2, #32
 80068b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 fcbb 	bl	8007230 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068ba:	bf00      	nop
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}

080068c2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80068c2:	b580      	push	{r7, lr}
 80068c4:	b086      	sub	sp, #24
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	60f8      	str	r0, [r7, #12]
 80068ca:	60b9      	str	r1, [r7, #8]
 80068cc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068ce:	2300      	movs	r3, #0
 80068d0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d101      	bne.n	80068e0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80068dc:	2302      	movs	r3, #2
 80068de:	e088      	b.n	80069f2 <HAL_TIM_IC_ConfigChannel+0x130>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d11b      	bne.n	8006926 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80068fe:	f000 fa1b 	bl	8006d38 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	699a      	ldr	r2, [r3, #24]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f022 020c 	bic.w	r2, r2, #12
 8006910:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6999      	ldr	r1, [r3, #24]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	689a      	ldr	r2, [r3, #8]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	619a      	str	r2, [r3, #24]
 8006924:	e060      	b.n	80069e8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2b04      	cmp	r3, #4
 800692a:	d11c      	bne.n	8006966 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800693c:	f000 faaa 	bl	8006e94 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	699a      	ldr	r2, [r3, #24]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800694e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6999      	ldr	r1, [r3, #24]
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	021a      	lsls	r2, r3, #8
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	430a      	orrs	r2, r1
 8006962:	619a      	str	r2, [r3, #24]
 8006964:	e040      	b.n	80069e8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b08      	cmp	r3, #8
 800696a:	d11b      	bne.n	80069a4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800697c:	f000 fb10 	bl	8006fa0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	69da      	ldr	r2, [r3, #28]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 020c 	bic.w	r2, r2, #12
 800698e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	69d9      	ldr	r1, [r3, #28]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	689a      	ldr	r2, [r3, #8]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	430a      	orrs	r2, r1
 80069a0:	61da      	str	r2, [r3, #28]
 80069a2:	e021      	b.n	80069e8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b0c      	cmp	r3, #12
 80069a8:	d11c      	bne.n	80069e4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80069ba:	f000 fb39 	bl	8007030 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69da      	ldr	r2, [r3, #28]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80069cc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	69d9      	ldr	r1, [r3, #28]
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	021a      	lsls	r2, r3, #8
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	61da      	str	r2, [r3, #28]
 80069e2:	e001      	b.n	80069e8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3718      	adds	r7, #24
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}

080069fa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069fa:	b580      	push	{r7, lr}
 80069fc:	b084      	sub	sp, #16
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
 8006a02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a04:	2300      	movs	r3, #0
 8006a06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d101      	bne.n	8006a16 <HAL_TIM_ConfigClockSource+0x1c>
 8006a12:	2302      	movs	r3, #2
 8006a14:	e0b6      	b.n	8006b84 <HAL_TIM_ConfigClockSource+0x18a>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2202      	movs	r2, #2
 8006a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006a34:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a38:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a40:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a52:	d03e      	beq.n	8006ad2 <HAL_TIM_ConfigClockSource+0xd8>
 8006a54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a58:	f200 8087 	bhi.w	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a60:	f000 8086 	beq.w	8006b70 <HAL_TIM_ConfigClockSource+0x176>
 8006a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a68:	d87f      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a6a:	2b70      	cmp	r3, #112	@ 0x70
 8006a6c:	d01a      	beq.n	8006aa4 <HAL_TIM_ConfigClockSource+0xaa>
 8006a6e:	2b70      	cmp	r3, #112	@ 0x70
 8006a70:	d87b      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a72:	2b60      	cmp	r3, #96	@ 0x60
 8006a74:	d050      	beq.n	8006b18 <HAL_TIM_ConfigClockSource+0x11e>
 8006a76:	2b60      	cmp	r3, #96	@ 0x60
 8006a78:	d877      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a7a:	2b50      	cmp	r3, #80	@ 0x50
 8006a7c:	d03c      	beq.n	8006af8 <HAL_TIM_ConfigClockSource+0xfe>
 8006a7e:	2b50      	cmp	r3, #80	@ 0x50
 8006a80:	d873      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a82:	2b40      	cmp	r3, #64	@ 0x40
 8006a84:	d058      	beq.n	8006b38 <HAL_TIM_ConfigClockSource+0x13e>
 8006a86:	2b40      	cmp	r3, #64	@ 0x40
 8006a88:	d86f      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a8a:	2b30      	cmp	r3, #48	@ 0x30
 8006a8c:	d064      	beq.n	8006b58 <HAL_TIM_ConfigClockSource+0x15e>
 8006a8e:	2b30      	cmp	r3, #48	@ 0x30
 8006a90:	d86b      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a92:	2b20      	cmp	r3, #32
 8006a94:	d060      	beq.n	8006b58 <HAL_TIM_ConfigClockSource+0x15e>
 8006a96:	2b20      	cmp	r3, #32
 8006a98:	d867      	bhi.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d05c      	beq.n	8006b58 <HAL_TIM_ConfigClockSource+0x15e>
 8006a9e:	2b10      	cmp	r3, #16
 8006aa0:	d05a      	beq.n	8006b58 <HAL_TIM_ConfigClockSource+0x15e>
 8006aa2:	e062      	b.n	8006b6a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ab4:	f000 fb16 	bl	80070e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ac6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	609a      	str	r2, [r3, #8]
      break;
 8006ad0:	e04f      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ae2:	f000 faff 	bl	80070e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	689a      	ldr	r2, [r3, #8]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006af4:	609a      	str	r2, [r3, #8]
      break;
 8006af6:	e03c      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b04:	461a      	mov	r2, r3
 8006b06:	f000 f97d 	bl	8006e04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2150      	movs	r1, #80	@ 0x50
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 faca 	bl	80070aa <TIM_ITRx_SetConfig>
      break;
 8006b16:	e02c      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b24:	461a      	mov	r2, r3
 8006b26:	f000 f9ff 	bl	8006f28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2160      	movs	r1, #96	@ 0x60
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 faba 	bl	80070aa <TIM_ITRx_SetConfig>
      break;
 8006b36:	e01c      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b44:	461a      	mov	r2, r3
 8006b46:	f000 f95d 	bl	8006e04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2140      	movs	r1, #64	@ 0x40
 8006b50:	4618      	mov	r0, r3
 8006b52:	f000 faaa 	bl	80070aa <TIM_ITRx_SetConfig>
      break;
 8006b56:	e00c      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4619      	mov	r1, r3
 8006b62:	4610      	mov	r0, r2
 8006b64:	f000 faa1 	bl	80070aa <TIM_ITRx_SetConfig>
      break;
 8006b68:	e003      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006b6e:	e000      	b.n	8006b72 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006b70:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b0c      	cmp	r3, #12
 8006b9e:	d831      	bhi.n	8006c04 <HAL_TIM_ReadCapturedValue+0x78>
 8006ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba6:	bf00      	nop
 8006ba8:	08006bdd 	.word	0x08006bdd
 8006bac:	08006c05 	.word	0x08006c05
 8006bb0:	08006c05 	.word	0x08006c05
 8006bb4:	08006c05 	.word	0x08006c05
 8006bb8:	08006be7 	.word	0x08006be7
 8006bbc:	08006c05 	.word	0x08006c05
 8006bc0:	08006c05 	.word	0x08006c05
 8006bc4:	08006c05 	.word	0x08006c05
 8006bc8:	08006bf1 	.word	0x08006bf1
 8006bcc:	08006c05 	.word	0x08006c05
 8006bd0:	08006c05 	.word	0x08006c05
 8006bd4:	08006c05 	.word	0x08006c05
 8006bd8:	08006bfb 	.word	0x08006bfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006be2:	60fb      	str	r3, [r7, #12]

      break;
 8006be4:	e00f      	b.n	8006c06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bec:	60fb      	str	r3, [r7, #12]

      break;
 8006bee:	e00a      	b.n	8006c06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf6:	60fb      	str	r3, [r7, #12]

      break;
 8006bf8:	e005      	b.n	8006c06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c00:	60fb      	str	r3, [r7, #12]

      break;
 8006c02:	e000      	b.n	8006c06 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006c04:	bf00      	nop
  }

  return tmpreg;
 8006c06:	68fb      	ldr	r3, [r7, #12]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3714      	adds	r7, #20
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a2d      	ldr	r2, [pc, #180]	@ (8006d2c <TIM_Base_SetConfig+0xc8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_Base_SetConfig+0x20>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c82:	d108      	bne.n	8006c96 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a24      	ldr	r2, [pc, #144]	@ (8006d2c <TIM_Base_SetConfig+0xc8>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00b      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ca4:	d007      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a21      	ldr	r2, [pc, #132]	@ (8006d30 <TIM_Base_SetConfig+0xcc>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d003      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a20      	ldr	r2, [pc, #128]	@ (8006d34 <TIM_Base_SetConfig+0xd0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d108      	bne.n	8006cc8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	689a      	ldr	r2, [r3, #8]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a10      	ldr	r2, [pc, #64]	@ (8006d2c <TIM_Base_SetConfig+0xc8>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d007      	beq.n	8006cfe <TIM_Base_SetConfig+0x9a>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a0f      	ldr	r2, [pc, #60]	@ (8006d30 <TIM_Base_SetConfig+0xcc>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d003      	beq.n	8006cfe <TIM_Base_SetConfig+0x9a>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8006d34 <TIM_Base_SetConfig+0xd0>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d103      	bne.n	8006d06 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	691a      	ldr	r2, [r3, #16]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f043 0204 	orr.w	r2, r3, #4
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	601a      	str	r2, [r3, #0]
}
 8006d1e:	bf00      	nop
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	40012c00 	.word	0x40012c00
 8006d30:	40014400 	.word	0x40014400
 8006d34:	40014800 	.word	0x40014800

08006d38 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
 8006d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6a1b      	ldr	r3, [r3, #32]
 8006d50:	f023 0201 	bic.w	r2, r3, #1
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	4a27      	ldr	r2, [pc, #156]	@ (8006df8 <TIM_TI1_SetConfig+0xc0>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d007      	beq.n	8006d70 <TIM_TI1_SetConfig+0x38>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	4a26      	ldr	r2, [pc, #152]	@ (8006dfc <TIM_TI1_SetConfig+0xc4>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d003      	beq.n	8006d70 <TIM_TI1_SetConfig+0x38>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	4a25      	ldr	r2, [pc, #148]	@ (8006e00 <TIM_TI1_SetConfig+0xc8>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d105      	bne.n	8006d7c <TIM_TI1_SetConfig+0x44>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	f023 0204 	bic.w	r2, r3, #4
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	699b      	ldr	r3, [r3, #24]
 8006d80:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	4a1c      	ldr	r2, [pc, #112]	@ (8006df8 <TIM_TI1_SetConfig+0xc0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d003      	beq.n	8006d92 <TIM_TI1_SetConfig+0x5a>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d90:	d101      	bne.n	8006d96 <TIM_TI1_SetConfig+0x5e>
 8006d92:	2301      	movs	r3, #1
 8006d94:	e000      	b.n	8006d98 <TIM_TI1_SetConfig+0x60>
 8006d96:	2300      	movs	r3, #0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d008      	beq.n	8006dae <TIM_TI1_SetConfig+0x76>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	f023 0303 	bic.w	r3, r3, #3
 8006da2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	617b      	str	r3, [r7, #20]
 8006dac:	e003      	b.n	8006db6 <TIM_TI1_SetConfig+0x7e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f043 0301 	orr.w	r3, r3, #1
 8006db4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	011b      	lsls	r3, r3, #4
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f023 030a 	bic.w	r3, r3, #10
 8006dd0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f003 030a 	and.w	r3, r3, #10
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	621a      	str	r2, [r3, #32]
}
 8006dea:	bf00      	nop
 8006dec:	371c      	adds	r7, #28
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	40012c00 	.word	0x40012c00
 8006dfc:	40014800 	.word	0x40014800
 8006e00:	40014400 	.word	0x40014400

08006e04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	f023 0201 	bic.w	r2, r3, #1
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	4a18      	ldr	r2, [pc, #96]	@ (8006e88 <TIM_TI1_ConfigInputStage+0x84>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d007      	beq.n	8006e3a <TIM_TI1_ConfigInputStage+0x36>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	4a17      	ldr	r2, [pc, #92]	@ (8006e8c <TIM_TI1_ConfigInputStage+0x88>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d003      	beq.n	8006e3a <TIM_TI1_ConfigInputStage+0x36>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	4a16      	ldr	r2, [pc, #88]	@ (8006e90 <TIM_TI1_ConfigInputStage+0x8c>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d105      	bne.n	8006e46 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	f023 0204 	bic.w	r2, r3, #4
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	011b      	lsls	r3, r3, #4
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f023 030a 	bic.w	r3, r3, #10
 8006e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e66:	697a      	ldr	r2, [r7, #20]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	621a      	str	r2, [r3, #32]
}
 8006e7a:	bf00      	nop
 8006e7c:	371c      	adds	r7, #28
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	40012c00 	.word	0x40012c00
 8006e8c:	40014800 	.word	0x40014800
 8006e90:	40014400 	.word	0x40014400

08006e94 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b087      	sub	sp, #28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
 8006ea0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	f023 0210 	bic.w	r2, r3, #16
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8006f24 <TIM_TI2_SetConfig+0x90>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d105      	bne.n	8006ec8 <TIM_TI2_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6a1b      	ldr	r3, [r3, #32]
 8006ec0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	021b      	lsls	r3, r3, #8
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	031b      	lsls	r3, r3, #12
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	693a      	ldr	r2, [r7, #16]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006efa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	011b      	lsls	r3, r3, #4
 8006f00:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	621a      	str	r2, [r3, #32]
}
 8006f16:	bf00      	nop
 8006f18:	371c      	adds	r7, #28
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	40012c00 	.word	0x40012c00

08006f28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b087      	sub	sp, #28
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	60f8      	str	r0, [r7, #12]
 8006f30:	60b9      	str	r1, [r7, #8]
 8006f32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6a1b      	ldr	r3, [r3, #32]
 8006f38:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
 8006f3e:	f023 0210 	bic.w	r2, r3, #16
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	4a14      	ldr	r2, [pc, #80]	@ (8006f9c <TIM_TI2_ConfigInputStage+0x74>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d105      	bne.n	8006f5a <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6a1b      	ldr	r3, [r3, #32]
 8006f52:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	031b      	lsls	r3, r3, #12
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	011b      	lsls	r3, r3, #4
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	621a      	str	r2, [r3, #32]
}
 8006f90:	bf00      	nop
 8006f92:	371c      	adds	r7, #28
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr
 8006f9c:	40012c00 	.word	0x40012c00

08006fa0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b087      	sub	sp, #28
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
 8006fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6a1b      	ldr	r3, [r3, #32]
 8006fb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800702c <TIM_TI3_SetConfig+0x8c>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d105      	bne.n	8006fd4 <TIM_TI3_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	f023 0303 	bic.w	r3, r3, #3
 8006fe0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ff0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	011b      	lsls	r3, r3, #4
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007004:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	021b      	lsls	r3, r3, #8
 800700a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	4313      	orrs	r3, r2
 8007012:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	621a      	str	r2, [r3, #32]
}
 8007020:	bf00      	nop
 8007022:	371c      	adds	r7, #28
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr
 800702c:	40012c00 	.word	0x40012c00

08007030 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
 800703c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a1b      	ldr	r3, [r3, #32]
 8007048:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800705c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	021b      	lsls	r3, r3, #8
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	4313      	orrs	r3, r2
 8007066:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800706e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	031b      	lsls	r3, r3, #12
 8007074:	b29b      	uxth	r3, r3
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	4313      	orrs	r3, r2
 800707a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007082:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	031b      	lsls	r3, r3, #12
 8007088:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	4313      	orrs	r3, r2
 8007090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	621a      	str	r2, [r3, #32]
}
 800709e:	bf00      	nop
 80070a0:	371c      	adds	r7, #28
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr

080070aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070aa:	b480      	push	{r7}
 80070ac:	b085      	sub	sp, #20
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
 80070b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80070c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	f043 0307 	orr.w	r3, r3, #7
 80070d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	609a      	str	r2, [r3, #8]
}
 80070d8:	bf00      	nop
 80070da:	3714      	adds	r7, #20
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b087      	sub	sp, #28
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
 80070f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	021a      	lsls	r2, r3, #8
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	431a      	orrs	r2, r3
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	4313      	orrs	r3, r2
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	609a      	str	r2, [r3, #8]
}
 8007118:	bf00      	nop
 800711a:	371c      	adds	r7, #28
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007124:	b480      	push	{r7}
 8007126:	b087      	sub	sp, #28
 8007128:	af00      	add	r7, sp, #0
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	60b9      	str	r1, [r7, #8]
 800712e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	f003 031f 	and.w	r3, r3, #31
 8007136:	2201      	movs	r2, #1
 8007138:	fa02 f303 	lsl.w	r3, r2, r3
 800713c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a1a      	ldr	r2, [r3, #32]
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	43db      	mvns	r3, r3
 8007146:	401a      	ands	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a1a      	ldr	r2, [r3, #32]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	f003 031f 	and.w	r3, r3, #31
 8007156:	6879      	ldr	r1, [r7, #4]
 8007158:	fa01 f303 	lsl.w	r3, r1, r3
 800715c:	431a      	orrs	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	621a      	str	r2, [r3, #32]
}
 8007162:	bf00      	nop
 8007164:	371c      	adds	r7, #28
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
	...

08007170 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007180:	2b01      	cmp	r3, #1
 8007182:	d101      	bne.n	8007188 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007184:	2302      	movs	r3, #2
 8007186:	e04a      	b.n	800721e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a1f      	ldr	r2, [pc, #124]	@ (800722c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d108      	bne.n	80071c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80071b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	68fa      	ldr	r2, [r7, #12]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a12      	ldr	r2, [pc, #72]	@ (800722c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d004      	beq.n	80071f2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f0:	d10c      	bne.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	68ba      	ldr	r2, [r7, #8]
 8007200:	4313      	orrs	r3, r2
 8007202:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3714      	adds	r7, #20
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	40012c00 	.word	0x40012c00

08007230 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <LL_RCC_GetUSARTClockSource>:
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007278:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4013      	ands	r3, r2
}
 8007280:	4618      	mov	r0, r3
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <LL_RCC_GetLPUARTClockSource>:
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007298:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4013      	ands	r3, r2
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e050      	b.n	8007360 <HAL_UART_Init+0xb4>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d114      	bne.n	80072f2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 fc67 	bl	8007ba4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d103      	bne.n	80072e8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a21      	ldr	r2, [pc, #132]	@ (8007368 <HAL_UART_Init+0xbc>)
 80072e4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2224      	movs	r2, #36	@ 0x24
 80072f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f022 0201 	bic.w	r2, r2, #1
 8007308:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800730e:	2b00      	cmp	r3, #0
 8007310:	d002      	beq.n	8007318 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fec0 	bl	8008098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 fc95 	bl	8007c48 <UART_SetConfig>
 800731e:	4603      	mov	r3, r0
 8007320:	2b01      	cmp	r3, #1
 8007322:	d101      	bne.n	8007328 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e01b      	b.n	8007360 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007336:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689a      	ldr	r2, [r3, #8]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007346:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f042 0201 	orr.w	r2, r2, #1
 8007356:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 ff3f 	bl	80081dc <UART_CheckIdleState>
 800735e:	4603      	mov	r3, r0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	08002b09 	.word	0x08002b09

0800736c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b08a      	sub	sp, #40	@ 0x28
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	4613      	mov	r3, r2
 8007378:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007380:	2b20      	cmp	r3, #32
 8007382:	d167      	bne.n	8007454 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d002      	beq.n	8007390 <HAL_UART_Transmit_DMA+0x24>
 800738a:	88fb      	ldrh	r3, [r7, #6]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d101      	bne.n	8007394 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	e060      	b.n	8007456 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	88fa      	ldrh	r2, [r7, #6]
 800739e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	88fa      	ldrh	r2, [r7, #6]
 80073a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2221      	movs	r2, #33	@ 0x21
 80073b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d028      	beq.n	8007414 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073c6:	4a26      	ldr	r2, [pc, #152]	@ (8007460 <HAL_UART_Transmit_DMA+0xf4>)
 80073c8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073ce:	4a25      	ldr	r2, [pc, #148]	@ (8007464 <HAL_UART_Transmit_DMA+0xf8>)
 80073d0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073d6:	4a24      	ldr	r2, [pc, #144]	@ (8007468 <HAL_UART_Transmit_DMA+0xfc>)
 80073d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073de:	2200      	movs	r2, #0
 80073e0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ea:	4619      	mov	r1, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3328      	adds	r3, #40	@ 0x28
 80073f2:	461a      	mov	r2, r3
 80073f4:	88fb      	ldrh	r3, [r7, #6]
 80073f6:	f7fc f89b 	bl	8003530 <HAL_DMA_Start_IT>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d009      	beq.n	8007414 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2210      	movs	r2, #16
 8007404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2220      	movs	r2, #32
 800740c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e020      	b.n	8007456 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2240      	movs	r2, #64	@ 0x40
 800741a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3308      	adds	r3, #8
 8007422:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	e853 3f00 	ldrex	r3, [r3]
 800742a:	613b      	str	r3, [r7, #16]
   return(result);
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3308      	adds	r3, #8
 800743a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800743c:	623a      	str	r2, [r7, #32]
 800743e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007440:	69f9      	ldr	r1, [r7, #28]
 8007442:	6a3a      	ldr	r2, [r7, #32]
 8007444:	e841 2300 	strex	r3, r2, [r1]
 8007448:	61bb      	str	r3, [r7, #24]
   return(result);
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1e5      	bne.n	800741c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007450:	2300      	movs	r3, #0
 8007452:	e000      	b.n	8007456 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007454:	2302      	movs	r3, #2
  }
}
 8007456:	4618      	mov	r0, r3
 8007458:	3728      	adds	r7, #40	@ 0x28
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	08008559 	.word	0x08008559
 8007464:	080085ef 	.word	0x080085ef
 8007468:	0800860f 	.word	0x0800860f

0800746c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b0ba      	sub	sp, #232	@ 0xe8
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007492:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007496:	f640 030f 	movw	r3, #2063	@ 0x80f
 800749a:	4013      	ands	r3, r2
 800749c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80074a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d11b      	bne.n	80074e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ac:	f003 0320 	and.w	r3, r3, #32
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d015      	beq.n	80074e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074b8:	f003 0320 	and.w	r3, r3, #32
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d105      	bne.n	80074cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80074c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d009      	beq.n	80074e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 8312 	beq.w	8007afa <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	4798      	blx	r3
      }
      return;
 80074de:	e30c      	b.n	8007afa <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80074e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f000 8129 	beq.w	800773c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80074ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80074ee:	4b90      	ldr	r3, [pc, #576]	@ (8007730 <HAL_UART_IRQHandler+0x2c4>)
 80074f0:	4013      	ands	r3, r2
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d106      	bne.n	8007504 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80074f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80074fa:	4b8e      	ldr	r3, [pc, #568]	@ (8007734 <HAL_UART_IRQHandler+0x2c8>)
 80074fc:	4013      	ands	r3, r2
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f000 811c 	beq.w	800773c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007508:	f003 0301 	and.w	r3, r3, #1
 800750c:	2b00      	cmp	r3, #0
 800750e:	d011      	beq.n	8007534 <HAL_UART_IRQHandler+0xc8>
 8007510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00b      	beq.n	8007534 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2201      	movs	r2, #1
 8007522:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800752a:	f043 0201 	orr.w	r2, r3, #1
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007538:	f003 0302 	and.w	r3, r3, #2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d011      	beq.n	8007564 <HAL_UART_IRQHandler+0xf8>
 8007540:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007544:	f003 0301 	and.w	r3, r3, #1
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00b      	beq.n	8007564 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2202      	movs	r2, #2
 8007552:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800755a:	f043 0204 	orr.w	r2, r3, #4
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007568:	f003 0304 	and.w	r3, r3, #4
 800756c:	2b00      	cmp	r3, #0
 800756e:	d011      	beq.n	8007594 <HAL_UART_IRQHandler+0x128>
 8007570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007574:	f003 0301 	and.w	r3, r3, #1
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00b      	beq.n	8007594 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2204      	movs	r2, #4
 8007582:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800758a:	f043 0202 	orr.w	r2, r3, #2
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007598:	f003 0308 	and.w	r3, r3, #8
 800759c:	2b00      	cmp	r3, #0
 800759e:	d017      	beq.n	80075d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a4:	f003 0320 	and.w	r3, r3, #32
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d105      	bne.n	80075b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80075ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80075b0:	4b5f      	ldr	r3, [pc, #380]	@ (8007730 <HAL_UART_IRQHandler+0x2c4>)
 80075b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d00b      	beq.n	80075d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2208      	movs	r2, #8
 80075be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075c6:	f043 0208 	orr.w	r2, r3, #8
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80075d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d012      	beq.n	8007602 <HAL_UART_IRQHandler+0x196>
 80075dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00c      	beq.n	8007602 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075f8:	f043 0220 	orr.w	r2, r3, #32
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007608:	2b00      	cmp	r3, #0
 800760a:	f000 8278 	beq.w	8007afe <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800760e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007612:	f003 0320 	and.w	r3, r3, #32
 8007616:	2b00      	cmp	r3, #0
 8007618:	d013      	beq.n	8007642 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800761a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800761e:	f003 0320 	and.w	r3, r3, #32
 8007622:	2b00      	cmp	r3, #0
 8007624:	d105      	bne.n	8007632 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800762a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d007      	beq.n	8007642 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007636:	2b00      	cmp	r3, #0
 8007638:	d003      	beq.n	8007642 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007648:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007656:	2b40      	cmp	r3, #64	@ 0x40
 8007658:	d005      	beq.n	8007666 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800765a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800765e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007662:	2b00      	cmp	r3, #0
 8007664:	d058      	beq.n	8007718 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 ff10 	bl	800848c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007676:	2b40      	cmp	r3, #64	@ 0x40
 8007678:	d148      	bne.n	800770c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	3308      	adds	r3, #8
 8007680:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007688:	e853 3f00 	ldrex	r3, [r3]
 800768c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007698:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	3308      	adds	r3, #8
 80076a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1d9      	bne.n	800767a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d017      	beq.n	8007700 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076d6:	4a18      	ldr	r2, [pc, #96]	@ (8007738 <HAL_UART_IRQHandler+0x2cc>)
 80076d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7fb ffff 	bl	80036e4 <HAL_DMA_Abort_IT>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d01f      	beq.n	800772c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80076fa:	4610      	mov	r0, r2
 80076fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fe:	e015      	b.n	800772c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770a:	e00f      	b.n	800772c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007716:	e009      	b.n	800772c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800772a:	e1e8      	b.n	8007afe <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772c:	bf00      	nop
    return;
 800772e:	e1e6      	b.n	8007afe <HAL_UART_IRQHandler+0x692>
 8007730:	10000001 	.word	0x10000001
 8007734:	04000120 	.word	0x04000120
 8007738:	08008683 	.word	0x08008683

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007740:	2b01      	cmp	r3, #1
 8007742:	f040 8176 	bne.w	8007a32 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800774a:	f003 0310 	and.w	r3, r3, #16
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 816f 	beq.w	8007a32 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007758:	f003 0310 	and.w	r3, r3, #16
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 8168 	beq.w	8007a32 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2210      	movs	r2, #16
 8007768:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007774:	2b40      	cmp	r3, #64	@ 0x40
 8007776:	f040 80dc 	bne.w	8007932 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007788:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800778c:	2b00      	cmp	r3, #0
 800778e:	f000 80b1 	beq.w	80078f4 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007798:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800779c:	429a      	cmp	r2, r3
 800779e:	f080 80a9 	bcs.w	80078f4 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 0320 	and.w	r3, r3, #32
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f040 8087 	bne.w	80078ce <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077cc:	e853 3f00 	ldrex	r3, [r3]
 80077d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	461a      	mov	r2, r3
 80077e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80077ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80077f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077fa:	e841 2300 	strex	r3, r2, [r1]
 80077fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007802:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1da      	bne.n	80077c0 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3308      	adds	r3, #8
 8007810:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007812:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007814:	e853 3f00 	ldrex	r3, [r3]
 8007818:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800781a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3308      	adds	r3, #8
 800782a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800782e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007832:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007836:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800783a:	e841 2300 	strex	r3, r2, [r1]
 800783e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007840:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1e1      	bne.n	800780a <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3308      	adds	r3, #8
 800784c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007850:	e853 3f00 	ldrex	r3, [r3]
 8007854:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007858:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800785c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3308      	adds	r3, #8
 8007866:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800786a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800786c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007870:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007872:	e841 2300 	strex	r3, r2, [r1]
 8007876:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007878:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1e3      	bne.n	8007846 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2220      	movs	r2, #32
 8007882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007892:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007894:	e853 3f00 	ldrex	r3, [r3]
 8007898:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800789a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800789c:	f023 0310 	bic.w	r3, r3, #16
 80078a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	461a      	mov	r2, r3
 80078aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e4      	bne.n	800788c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7fb feac 	bl	8003626 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2202      	movs	r2, #2
 80078d2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80078e6:	b292      	uxth	r2, r2
 80078e8:	1a8a      	subs	r2, r1, r2
 80078ea:	b292      	uxth	r2, r2
 80078ec:	4611      	mov	r1, r2
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80078f2:	e106      	b.n	8007b02 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80078fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078fe:	429a      	cmp	r2, r3
 8007900:	f040 80ff 	bne.w	8007b02 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 0320 	and.w	r3, r3, #32
 8007912:	2b20      	cmp	r3, #32
 8007914:	f040 80f5 	bne.w	8007b02 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2202      	movs	r2, #2
 800791c:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800792a:	4611      	mov	r1, r2
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	4798      	blx	r3
      return;
 8007930:	e0e7      	b.n	8007b02 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800793e:	b29b      	uxth	r3, r3
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	f000 80d9 	beq.w	8007b06 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 8007954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 80d4 	beq.w	8007b06 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007966:	e853 3f00 	ldrex	r3, [r3]
 800796a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800796c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800796e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007972:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	461a      	mov	r2, r3
 800797c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007980:	647b      	str	r3, [r7, #68]	@ 0x44
 8007982:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007984:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007986:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007988:	e841 2300 	strex	r3, r2, [r1]
 800798c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800798e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1e4      	bne.n	800795e <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	3308      	adds	r3, #8
 800799a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	e853 3f00 	ldrex	r3, [r3]
 80079a2:	623b      	str	r3, [r7, #32]
   return(result);
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079aa:	f023 0301 	bic.w	r3, r3, #1
 80079ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3308      	adds	r3, #8
 80079b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079bc:	633a      	str	r2, [r7, #48]	@ 0x30
 80079be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079c4:	e841 2300 	strex	r3, r2, [r1]
 80079c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1e1      	bne.n	8007994 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2220      	movs	r2, #32
 80079d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	e853 3f00 	ldrex	r3, [r3]
 80079f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f023 0310 	bic.w	r3, r3, #16
 80079f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	461a      	mov	r2, r3
 8007a02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a06:	61fb      	str	r3, [r7, #28]
 8007a08:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0a:	69b9      	ldr	r1, [r7, #24]
 8007a0c:	69fa      	ldr	r2, [r7, #28]
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	617b      	str	r3, [r7, #20]
   return(result);
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e4      	bne.n	80079e4 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2202      	movs	r2, #2
 8007a1e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007a26:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007a2a:	4611      	mov	r1, r2
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a30:	e069      	b.n	8007b06 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d010      	beq.n	8007a60 <HAL_UART_IRQHandler+0x5f4>
 8007a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00a      	beq.n	8007a60 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a52:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a5e:	e055      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d014      	beq.n	8007a96 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d105      	bne.n	8007a84 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d008      	beq.n	8007a96 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d03e      	beq.n	8007b0a <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	4798      	blx	r3
    }
    return;
 8007a94:	e039      	b.n	8007b0a <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d009      	beq.n	8007ab6 <HAL_UART_IRQHandler+0x64a>
 8007aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fdf7 	bl	80086a2 <UART_EndTransmit_IT>
    return;
 8007ab4:	e02a      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00b      	beq.n	8007ada <HAL_UART_IRQHandler+0x66e>
 8007ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d005      	beq.n	8007ada <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ad8:	e018      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ade:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d012      	beq.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
 8007ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	da0e      	bge.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007af8:	e008      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
      return;
 8007afa:	bf00      	nop
 8007afc:	e006      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
    return;
 8007afe:	bf00      	nop
 8007b00:	e004      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
      return;
 8007b02:	bf00      	nop
 8007b04:	e002      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
      return;
 8007b06:	bf00      	nop
 8007b08:	e000      	b.n	8007b0c <HAL_UART_IRQHandler+0x6a0>
    return;
 8007b0a:	bf00      	nop
  }
}
 8007b0c:	37e8      	adds	r7, #232	@ 0xe8
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop

08007b14 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007b80:	bf00      	nop
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	460b      	mov	r3, r1
 8007b96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a1a      	ldr	r2, [pc, #104]	@ (8007c18 <UART_InitCallbacksToDefault+0x74>)
 8007bb0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a19      	ldr	r2, [pc, #100]	@ (8007c1c <UART_InitCallbacksToDefault+0x78>)
 8007bb8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a18      	ldr	r2, [pc, #96]	@ (8007c20 <UART_InitCallbacksToDefault+0x7c>)
 8007bc0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a17      	ldr	r2, [pc, #92]	@ (8007c24 <UART_InitCallbacksToDefault+0x80>)
 8007bc8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	4a16      	ldr	r2, [pc, #88]	@ (8007c28 <UART_InitCallbacksToDefault+0x84>)
 8007bd0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a15      	ldr	r2, [pc, #84]	@ (8007c2c <UART_InitCallbacksToDefault+0x88>)
 8007bd8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a14      	ldr	r2, [pc, #80]	@ (8007c30 <UART_InitCallbacksToDefault+0x8c>)
 8007be0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a13      	ldr	r2, [pc, #76]	@ (8007c34 <UART_InitCallbacksToDefault+0x90>)
 8007be8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a12      	ldr	r2, [pc, #72]	@ (8007c38 <UART_InitCallbacksToDefault+0x94>)
 8007bf0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a11      	ldr	r2, [pc, #68]	@ (8007c3c <UART_InitCallbacksToDefault+0x98>)
 8007bf8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a10      	ldr	r2, [pc, #64]	@ (8007c40 <UART_InitCallbacksToDefault+0x9c>)
 8007c00:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a0f      	ldr	r2, [pc, #60]	@ (8007c44 <UART_InitCallbacksToDefault+0xa0>)
 8007c08:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	08007b15 	.word	0x08007b15
 8007c1c:	080022ed 	.word	0x080022ed
 8007c20:	08007b29 	.word	0x08007b29
 8007c24:	080022b1 	.word	0x080022b1
 8007c28:	08007b3d 	.word	0x08007b3d
 8007c2c:	08007b51 	.word	0x08007b51
 8007c30:	08007b65 	.word	0x08007b65
 8007c34:	08007b79 	.word	0x08007b79
 8007c38:	080086fd 	.word	0x080086fd
 8007c3c:	08008711 	.word	0x08008711
 8007c40:	08008725 	.word	0x08008725
 8007c44:	08007b8d 	.word	0x08007b8d

08007c48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c4c:	b08c      	sub	sp, #48	@ 0x30
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	689a      	ldr	r2, [r3, #8]
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	431a      	orrs	r2, r3
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	695b      	ldr	r3, [r3, #20]
 8007c66:	431a      	orrs	r2, r3
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	4baf      	ldr	r3, [pc, #700]	@ (8007f34 <UART_SetConfig+0x2ec>)
 8007c78:	4013      	ands	r3, r2
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	6812      	ldr	r2, [r2, #0]
 8007c7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c80:	430b      	orrs	r3, r1
 8007c82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	68da      	ldr	r2, [r3, #12]
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	430a      	orrs	r2, r1
 8007c98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4aa4      	ldr	r2, [pc, #656]	@ (8007f38 <UART_SetConfig+0x2f0>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d004      	beq.n	8007cb4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	6a1b      	ldr	r3, [r3, #32]
 8007cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007cbe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	6812      	ldr	r2, [r2, #0]
 8007cc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cc8:	430b      	orrs	r3, r1
 8007cca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd2:	f023 010f 	bic.w	r1, r3, #15
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a95      	ldr	r2, [pc, #596]	@ (8007f3c <UART_SetConfig+0x2f4>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d125      	bne.n	8007d38 <UART_SetConfig+0xf0>
 8007cec:	2003      	movs	r0, #3
 8007cee:	f7ff fabd 	bl	800726c <LL_RCC_GetUSARTClockSource>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d81b      	bhi.n	8007d30 <UART_SetConfig+0xe8>
 8007cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8007d00 <UART_SetConfig+0xb8>)
 8007cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfe:	bf00      	nop
 8007d00:	08007d11 	.word	0x08007d11
 8007d04:	08007d21 	.word	0x08007d21
 8007d08:	08007d19 	.word	0x08007d19
 8007d0c:	08007d29 	.word	0x08007d29
 8007d10:	2301      	movs	r3, #1
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d16:	e042      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d1e:	e03e      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d20:	2304      	movs	r3, #4
 8007d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d26:	e03a      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d28:	2308      	movs	r3, #8
 8007d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d2e:	e036      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d30:	2310      	movs	r3, #16
 8007d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d36:	e032      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a7e      	ldr	r2, [pc, #504]	@ (8007f38 <UART_SetConfig+0x2f0>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d12a      	bne.n	8007d98 <UART_SetConfig+0x150>
 8007d42:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8007d46:	f7ff faa1 	bl	800728c <LL_RCC_GetLPUARTClockSource>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d50:	d01a      	beq.n	8007d88 <UART_SetConfig+0x140>
 8007d52:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d56:	d81b      	bhi.n	8007d90 <UART_SetConfig+0x148>
 8007d58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d5c:	d00c      	beq.n	8007d78 <UART_SetConfig+0x130>
 8007d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d62:	d815      	bhi.n	8007d90 <UART_SetConfig+0x148>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d003      	beq.n	8007d70 <UART_SetConfig+0x128>
 8007d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d6c:	d008      	beq.n	8007d80 <UART_SetConfig+0x138>
 8007d6e:	e00f      	b.n	8007d90 <UART_SetConfig+0x148>
 8007d70:	2300      	movs	r3, #0
 8007d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d76:	e012      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d78:	2302      	movs	r3, #2
 8007d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d7e:	e00e      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d80:	2304      	movs	r3, #4
 8007d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d86:	e00a      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d88:	2308      	movs	r3, #8
 8007d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d8e:	e006      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d90:	2310      	movs	r3, #16
 8007d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d96:	e002      	b.n	8007d9e <UART_SetConfig+0x156>
 8007d98:	2310      	movs	r3, #16
 8007d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a65      	ldr	r2, [pc, #404]	@ (8007f38 <UART_SetConfig+0x2f0>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	f040 8097 	bne.w	8007ed8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007daa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007dae:	2b08      	cmp	r3, #8
 8007db0:	d823      	bhi.n	8007dfa <UART_SetConfig+0x1b2>
 8007db2:	a201      	add	r2, pc, #4	@ (adr r2, 8007db8 <UART_SetConfig+0x170>)
 8007db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db8:	08007ddd 	.word	0x08007ddd
 8007dbc:	08007dfb 	.word	0x08007dfb
 8007dc0:	08007de5 	.word	0x08007de5
 8007dc4:	08007dfb 	.word	0x08007dfb
 8007dc8:	08007deb 	.word	0x08007deb
 8007dcc:	08007dfb 	.word	0x08007dfb
 8007dd0:	08007dfb 	.word	0x08007dfb
 8007dd4:	08007dfb 	.word	0x08007dfb
 8007dd8:	08007df3 	.word	0x08007df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ddc:	f7fd f92c 	bl	8005038 <HAL_RCC_GetPCLK1Freq>
 8007de0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007de2:	e010      	b.n	8007e06 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007de4:	4b56      	ldr	r3, [pc, #344]	@ (8007f40 <UART_SetConfig+0x2f8>)
 8007de6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007de8:	e00d      	b.n	8007e06 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dea:	f7fd f8a5 	bl	8004f38 <HAL_RCC_GetSysClockFreq>
 8007dee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007df0:	e009      	b.n	8007e06 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007df2:	f248 0306 	movw	r3, #32774	@ 0x8006
 8007df6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007df8:	e005      	b.n	8007e06 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f000 812b 	beq.w	8008064 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e12:	4a4c      	ldr	r2, [pc, #304]	@ (8007f44 <UART_SetConfig+0x2fc>)
 8007e14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e18:	461a      	mov	r2, r3
 8007e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e20:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	685a      	ldr	r2, [r3, #4]
 8007e26:	4613      	mov	r3, r2
 8007e28:	005b      	lsls	r3, r3, #1
 8007e2a:	4413      	add	r3, r2
 8007e2c:	69ba      	ldr	r2, [r7, #24]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d305      	bcc.n	8007e3e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e38:	69ba      	ldr	r2, [r7, #24]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d903      	bls.n	8007e46 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e44:	e10e      	b.n	8008064 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e48:	2200      	movs	r2, #0
 8007e4a:	60bb      	str	r3, [r7, #8]
 8007e4c:	60fa      	str	r2, [r7, #12]
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e52:	4a3c      	ldr	r2, [pc, #240]	@ (8007f44 <UART_SetConfig+0x2fc>)
 8007e54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	603b      	str	r3, [r7, #0]
 8007e5e:	607a      	str	r2, [r7, #4]
 8007e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007e68:	f7f8 fce8 	bl	800083c <__aeabi_uldivmod>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4610      	mov	r0, r2
 8007e72:	4619      	mov	r1, r3
 8007e74:	f04f 0200 	mov.w	r2, #0
 8007e78:	f04f 0300 	mov.w	r3, #0
 8007e7c:	020b      	lsls	r3, r1, #8
 8007e7e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e82:	0202      	lsls	r2, r0, #8
 8007e84:	6979      	ldr	r1, [r7, #20]
 8007e86:	6849      	ldr	r1, [r1, #4]
 8007e88:	0849      	lsrs	r1, r1, #1
 8007e8a:	2000      	movs	r0, #0
 8007e8c:	460c      	mov	r4, r1
 8007e8e:	4605      	mov	r5, r0
 8007e90:	eb12 0804 	adds.w	r8, r2, r4
 8007e94:	eb43 0905 	adc.w	r9, r3, r5
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	469a      	mov	sl, r3
 8007ea0:	4693      	mov	fp, r2
 8007ea2:	4652      	mov	r2, sl
 8007ea4:	465b      	mov	r3, fp
 8007ea6:	4640      	mov	r0, r8
 8007ea8:	4649      	mov	r1, r9
 8007eaa:	f7f8 fcc7 	bl	800083c <__aeabi_uldivmod>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007eb6:	6a3b      	ldr	r3, [r7, #32]
 8007eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ebc:	d308      	bcc.n	8007ed0 <UART_SetConfig+0x288>
 8007ebe:	6a3b      	ldr	r3, [r7, #32]
 8007ec0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ec4:	d204      	bcs.n	8007ed0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6a3a      	ldr	r2, [r7, #32]
 8007ecc:	60da      	str	r2, [r3, #12]
 8007ece:	e0c9      	b.n	8008064 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ed6:	e0c5      	b.n	8008064 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ee0:	d16d      	bne.n	8007fbe <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007ee2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	2b07      	cmp	r3, #7
 8007eea:	d82d      	bhi.n	8007f48 <UART_SetConfig+0x300>
 8007eec:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef4 <UART_SetConfig+0x2ac>)
 8007eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef2:	bf00      	nop
 8007ef4:	08007f15 	.word	0x08007f15
 8007ef8:	08007f1d 	.word	0x08007f1d
 8007efc:	08007f49 	.word	0x08007f49
 8007f00:	08007f23 	.word	0x08007f23
 8007f04:	08007f49 	.word	0x08007f49
 8007f08:	08007f49 	.word	0x08007f49
 8007f0c:	08007f49 	.word	0x08007f49
 8007f10:	08007f2b 	.word	0x08007f2b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f14:	f7fd f8a6 	bl	8005064 <HAL_RCC_GetPCLK2Freq>
 8007f18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f1a:	e01b      	b.n	8007f54 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f1c:	4b08      	ldr	r3, [pc, #32]	@ (8007f40 <UART_SetConfig+0x2f8>)
 8007f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f20:	e018      	b.n	8007f54 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f22:	f7fd f809 	bl	8004f38 <HAL_RCC_GetSysClockFreq>
 8007f26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f28:	e014      	b.n	8007f54 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f2a:	f248 0306 	movw	r3, #32774	@ 0x8006
 8007f2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f30:	e010      	b.n	8007f54 <UART_SetConfig+0x30c>
 8007f32:	bf00      	nop
 8007f34:	cfff69f3 	.word	0xcfff69f3
 8007f38:	40008000 	.word	0x40008000
 8007f3c:	40013800 	.word	0x40013800
 8007f40:	00f42400 	.word	0x00f42400
 8007f44:	080113c8 	.word	0x080113c8
      default:
        pclk = 0U;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f52:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f000 8084 	beq.w	8008064 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f60:	4a4b      	ldr	r2, [pc, #300]	@ (8008090 <UART_SetConfig+0x448>)
 8007f62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f66:	461a      	mov	r2, r3
 8007f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f6e:	005a      	lsls	r2, r3, #1
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	085b      	lsrs	r3, r3, #1
 8007f76:	441a      	add	r2, r3
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f80:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f82:	6a3b      	ldr	r3, [r7, #32]
 8007f84:	2b0f      	cmp	r3, #15
 8007f86:	d916      	bls.n	8007fb6 <UART_SetConfig+0x36e>
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f8e:	d212      	bcs.n	8007fb6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	f023 030f 	bic.w	r3, r3, #15
 8007f98:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f9a:	6a3b      	ldr	r3, [r7, #32]
 8007f9c:	085b      	lsrs	r3, r3, #1
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	f003 0307 	and.w	r3, r3, #7
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	8bfb      	ldrh	r3, [r7, #30]
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	8bfa      	ldrh	r2, [r7, #30]
 8007fb2:	60da      	str	r2, [r3, #12]
 8007fb4:	e056      	b.n	8008064 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007fbc:	e052      	b.n	8008064 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007fbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	2b07      	cmp	r3, #7
 8007fc6:	d822      	bhi.n	800800e <UART_SetConfig+0x3c6>
 8007fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8007fd0 <UART_SetConfig+0x388>)
 8007fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fce:	bf00      	nop
 8007fd0:	08007ff1 	.word	0x08007ff1
 8007fd4:	08007ff9 	.word	0x08007ff9
 8007fd8:	0800800f 	.word	0x0800800f
 8007fdc:	08007fff 	.word	0x08007fff
 8007fe0:	0800800f 	.word	0x0800800f
 8007fe4:	0800800f 	.word	0x0800800f
 8007fe8:	0800800f 	.word	0x0800800f
 8007fec:	08008007 	.word	0x08008007
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ff0:	f7fd f838 	bl	8005064 <HAL_RCC_GetPCLK2Freq>
 8007ff4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ff6:	e010      	b.n	800801a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ff8:	4b26      	ldr	r3, [pc, #152]	@ (8008094 <UART_SetConfig+0x44c>)
 8007ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ffc:	e00d      	b.n	800801a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ffe:	f7fc ff9b 	bl	8004f38 <HAL_RCC_GetSysClockFreq>
 8008002:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008004:	e009      	b.n	800801a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008006:	f248 0306 	movw	r3, #32774	@ 0x8006
 800800a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800800c:	e005      	b.n	800801a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800800e:	2300      	movs	r3, #0
 8008010:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008018:	bf00      	nop
    }

    if (pclk != 0U)
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	2b00      	cmp	r3, #0
 800801e:	d021      	beq.n	8008064 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008024:	4a1a      	ldr	r2, [pc, #104]	@ (8008090 <UART_SetConfig+0x448>)
 8008026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800802a:	461a      	mov	r2, r3
 800802c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	085b      	lsrs	r3, r3, #1
 8008038:	441a      	add	r2, r3
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008042:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008044:	6a3b      	ldr	r3, [r7, #32]
 8008046:	2b0f      	cmp	r3, #15
 8008048:	d909      	bls.n	800805e <UART_SetConfig+0x416>
 800804a:	6a3b      	ldr	r3, [r7, #32]
 800804c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008050:	d205      	bcs.n	800805e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	b29a      	uxth	r2, r3
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	60da      	str	r2, [r3, #12]
 800805c:	e002      	b.n	8008064 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	2201      	movs	r2, #1
 8008068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	2201      	movs	r2, #1
 8008070:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	2200      	movs	r2, #0
 8008078:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	2200      	movs	r2, #0
 800807e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008080:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008084:	4618      	mov	r0, r3
 8008086:	3730      	adds	r7, #48	@ 0x30
 8008088:	46bd      	mov	sp, r7
 800808a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800808e:	bf00      	nop
 8008090:	080113c8 	.word	0x080113c8
 8008094:	00f42400 	.word	0x00f42400

08008098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	f003 0308 	and.w	r3, r3, #8
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00a      	beq.n	80080c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	430a      	orrs	r2, r1
 80080c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00a      	beq.n	80080e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	430a      	orrs	r2, r1
 80080e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e8:	f003 0302 	and.w	r3, r3, #2
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d00a      	beq.n	8008106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810a:	f003 0304 	and.w	r3, r3, #4
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00a      	beq.n	8008128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	430a      	orrs	r2, r1
 8008126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812c:	f003 0310 	and.w	r3, r3, #16
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00a      	beq.n	800814a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814e:	f003 0320 	and.w	r3, r3, #32
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00a      	beq.n	800816c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	430a      	orrs	r2, r1
 800816a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008174:	2b00      	cmp	r3, #0
 8008176:	d01a      	beq.n	80081ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	430a      	orrs	r2, r1
 800818c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008196:	d10a      	bne.n	80081ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00a      	beq.n	80081d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	430a      	orrs	r2, r1
 80081ce:	605a      	str	r2, [r3, #4]
  }
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b098      	sub	sp, #96	@ 0x60
 80081e0:	af02      	add	r7, sp, #8
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081ec:	f7fa ff2e 	bl	800304c <HAL_GetTick>
 80081f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 0308 	and.w	r3, r3, #8
 80081fc:	2b08      	cmp	r3, #8
 80081fe:	d12f      	bne.n	8008260 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008208:	2200      	movs	r2, #0
 800820a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 f88e 	bl	8008330 <UART_WaitOnFlagUntilTimeout>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d022      	beq.n	8008260 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008222:	e853 3f00 	ldrex	r3, [r3]
 8008226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800822a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800822e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	461a      	mov	r2, r3
 8008236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008238:	647b      	str	r3, [r7, #68]	@ 0x44
 800823a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800823e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008240:	e841 2300 	strex	r3, r2, [r1]
 8008244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e6      	bne.n	800821a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2220      	movs	r2, #32
 8008250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e063      	b.n	8008328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0304 	and.w	r3, r3, #4
 800826a:	2b04      	cmp	r3, #4
 800826c:	d149      	bne.n	8008302 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800826e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008272:	9300      	str	r3, [sp, #0]
 8008274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008276:	2200      	movs	r2, #0
 8008278:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f857 	bl	8008330 <UART_WaitOnFlagUntilTimeout>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d03c      	beq.n	8008302 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	e853 3f00 	ldrex	r3, [r3]
 8008294:	623b      	str	r3, [r7, #32]
   return(result);
 8008296:	6a3b      	ldr	r3, [r7, #32]
 8008298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800829c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80082a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082ae:	e841 2300 	strex	r3, r2, [r1]
 80082b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1e6      	bne.n	8008288 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	3308      	adds	r3, #8
 80082c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	e853 3f00 	ldrex	r3, [r3]
 80082c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f023 0301 	bic.w	r3, r3, #1
 80082d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3308      	adds	r3, #8
 80082d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082da:	61fa      	str	r2, [r7, #28]
 80082dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082de:	69b9      	ldr	r1, [r7, #24]
 80082e0:	69fa      	ldr	r2, [r7, #28]
 80082e2:	e841 2300 	strex	r3, r2, [r1]
 80082e6:	617b      	str	r3, [r7, #20]
   return(result);
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1e5      	bne.n	80082ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2220      	movs	r2, #32
 80082f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e012      	b.n	8008328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2220      	movs	r2, #32
 8008306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2220      	movs	r2, #32
 800830e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3758      	adds	r7, #88	@ 0x58
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	603b      	str	r3, [r7, #0]
 800833c:	4613      	mov	r3, r2
 800833e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008340:	e04f      	b.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008348:	d04b      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800834a:	f7fa fe7f 	bl	800304c <HAL_GetTick>
 800834e:	4602      	mov	r2, r0
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	429a      	cmp	r2, r3
 8008358:	d302      	bcc.n	8008360 <UART_WaitOnFlagUntilTimeout+0x30>
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008360:	2303      	movs	r3, #3
 8008362:	e04e      	b.n	8008402 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0304 	and.w	r3, r3, #4
 800836e:	2b00      	cmp	r3, #0
 8008370:	d037      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b80      	cmp	r3, #128	@ 0x80
 8008376:	d034      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2b40      	cmp	r3, #64	@ 0x40
 800837c:	d031      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	69db      	ldr	r3, [r3, #28]
 8008384:	f003 0308 	and.w	r3, r3, #8
 8008388:	2b08      	cmp	r3, #8
 800838a:	d110      	bne.n	80083ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2208      	movs	r2, #8
 8008392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f000 f879 	bl	800848c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2208      	movs	r2, #8
 800839e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e029      	b.n	8008402 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083bc:	d111      	bne.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f000 f85f 	bl	800848c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2220      	movs	r2, #32
 80083d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e00f      	b.n	8008402 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	4013      	ands	r3, r2
 80083ec:	68ba      	ldr	r2, [r7, #8]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	bf0c      	ite	eq
 80083f2:	2301      	moveq	r3, #1
 80083f4:	2300      	movne	r3, #0
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	461a      	mov	r2, r3
 80083fa:	79fb      	ldrb	r3, [r7, #7]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d0a0      	beq.n	8008342 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800840a:	b480      	push	{r7}
 800840c:	b08f      	sub	sp, #60	@ 0x3c
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	6a3b      	ldr	r3, [r7, #32]
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008426:	637b      	str	r3, [r7, #52]	@ 0x34
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	461a      	mov	r2, r3
 800842e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008432:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e6      	bne.n	8008412 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	3308      	adds	r3, #8
 800844a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	e853 3f00 	ldrex	r3, [r3]
 8008452:	60bb      	str	r3, [r7, #8]
   return(result);
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800845a:	633b      	str	r3, [r7, #48]	@ 0x30
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3308      	adds	r3, #8
 8008462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008464:	61ba      	str	r2, [r7, #24]
 8008466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008468:	6979      	ldr	r1, [r7, #20]
 800846a:	69ba      	ldr	r2, [r7, #24]
 800846c:	e841 2300 	strex	r3, r2, [r1]
 8008470:	613b      	str	r3, [r7, #16]
   return(result);
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1e5      	bne.n	8008444 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2220      	movs	r2, #32
 800847c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008480:	bf00      	nop
 8008482:	373c      	adds	r7, #60	@ 0x3c
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800848c:	b480      	push	{r7}
 800848e:	b095      	sub	sp, #84	@ 0x54
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800849c:	e853 3f00 	ldrex	r3, [r3]
 80084a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	461a      	mov	r2, r3
 80084b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80084b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084ba:	e841 2300 	strex	r3, r2, [r1]
 80084be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1e6      	bne.n	8008494 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3308      	adds	r3, #8
 80084cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ce:	6a3b      	ldr	r3, [r7, #32]
 80084d0:	e853 3f00 	ldrex	r3, [r3]
 80084d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084dc:	f023 0301 	bic.w	r3, r3, #1
 80084e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	3308      	adds	r3, #8
 80084e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80084ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1e3      	bne.n	80084c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008502:	2b01      	cmp	r3, #1
 8008504:	d118      	bne.n	8008538 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	60bb      	str	r3, [r7, #8]
   return(result);
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	f023 0310 	bic.w	r3, r3, #16
 800851a:	647b      	str	r3, [r7, #68]	@ 0x44
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	461a      	mov	r2, r3
 8008522:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008524:	61bb      	str	r3, [r7, #24]
 8008526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6979      	ldr	r1, [r7, #20]
 800852a:	69ba      	ldr	r2, [r7, #24]
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	613b      	str	r3, [r7, #16]
   return(result);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e6      	bne.n	8008506 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2220      	movs	r2, #32
 800853c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800854c:	bf00      	nop
 800854e:	3754      	adds	r7, #84	@ 0x54
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b090      	sub	sp, #64	@ 0x40
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008564:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 0320 	and.w	r3, r3, #32
 8008570:	2b00      	cmp	r3, #0
 8008572:	d133      	bne.n	80085dc <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3308      	adds	r3, #8
 800857a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	623b      	str	r3, [r7, #32]
   return(result);
 8008584:	6a3b      	ldr	r3, [r7, #32]
 8008586:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800858a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800858c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	3308      	adds	r3, #8
 8008592:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008594:	633a      	str	r2, [r7, #48]	@ 0x30
 8008596:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008598:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800859a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800859c:	e841 2300 	strex	r3, r2, [r1]
 80085a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d1e5      	bne.n	8008574 <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	e853 3f00 	ldrex	r3, [r3]
 80085b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80085be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c6:	61fb      	str	r3, [r7, #28]
 80085c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ca:	69b9      	ldr	r1, [r7, #24]
 80085cc:	69fa      	ldr	r2, [r7, #28]
 80085ce:	e841 2300 	strex	r3, r2, [r1]
 80085d2:	617b      	str	r3, [r7, #20]
   return(result);
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1e6      	bne.n	80085a8 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085da:	e004      	b.n	80085e6 <UART_DMATransmitCplt+0x8e>
    huart->TxCpltCallback(huart);
 80085dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085e2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80085e4:	4798      	blx	r3
}
 80085e6:	bf00      	nop
 80085e8:	3740      	adds	r7, #64	@ 0x40
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b084      	sub	sp, #16
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fa:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008606:	bf00      	nop
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b086      	sub	sp, #24
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800861a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008622:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800862a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008636:	2b80      	cmp	r3, #128	@ 0x80
 8008638:	d105      	bne.n	8008646 <UART_DMAError+0x38>
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	2b21      	cmp	r3, #33	@ 0x21
 800863e:	d102      	bne.n	8008646 <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8008640:	6978      	ldr	r0, [r7, #20]
 8008642:	f7ff fee2 	bl	800840a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008650:	2b40      	cmp	r3, #64	@ 0x40
 8008652:	d105      	bne.n	8008660 <UART_DMAError+0x52>
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2b22      	cmp	r3, #34	@ 0x22
 8008658:	d102      	bne.n	8008660 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 800865a:	6978      	ldr	r0, [r7, #20]
 800865c:	f7ff ff16 	bl	800848c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008666:	f043 0210 	orr.w	r2, r3, #16
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008676:	6978      	ldr	r0, [r7, #20]
 8008678:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800867a:	bf00      	nop
 800867c:	3718      	adds	r7, #24
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b084      	sub	sp, #16
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800868e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008696:	68f8      	ldr	r0, [r7, #12]
 8008698:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800869a:	bf00      	nop
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b088      	sub	sp, #32
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	e853 3f00 	ldrex	r3, [r3]
 80086b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086be:	61fb      	str	r3, [r7, #28]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	461a      	mov	r2, r3
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	61bb      	str	r3, [r7, #24]
 80086ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086cc:	6979      	ldr	r1, [r7, #20]
 80086ce:	69ba      	ldr	r2, [r7, #24]
 80086d0:	e841 2300 	strex	r3, r2, [r1]
 80086d4:	613b      	str	r3, [r7, #16]
   return(result);
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1e6      	bne.n	80086aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2220      	movs	r2, #32
 80086e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086f4:	bf00      	nop
 80086f6:	3720      	adds	r7, #32
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008738:	b480      	push	{r7}
 800873a:	b085      	sub	sp, #20
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008746:	2b01      	cmp	r3, #1
 8008748:	d101      	bne.n	800874e <HAL_UARTEx_DisableFifoMode+0x16>
 800874a:	2302      	movs	r3, #2
 800874c:	e027      	b.n	800879e <HAL_UARTEx_DisableFifoMode+0x66>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2224      	movs	r2, #36	@ 0x24
 800875a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0201 	bic.w	r2, r2, #1
 8008774:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800877c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2220      	movs	r2, #32
 8008790:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b084      	sub	sp, #16
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d101      	bne.n	80087c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80087be:	2302      	movs	r3, #2
 80087c0:	e02d      	b.n	800881e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2201      	movs	r2, #1
 80087c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2224      	movs	r2, #36	@ 0x24
 80087ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f022 0201 	bic.w	r2, r2, #1
 80087e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	683a      	ldr	r2, [r7, #0]
 80087fa:	430a      	orrs	r2, r1
 80087fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f850 	bl	80088a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2220      	movs	r2, #32
 8008810:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}

08008826 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008826:	b580      	push	{r7, lr}
 8008828:	b084      	sub	sp, #16
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
 800882e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008836:	2b01      	cmp	r3, #1
 8008838:	d101      	bne.n	800883e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800883a:	2302      	movs	r3, #2
 800883c:	e02d      	b.n	800889a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2201      	movs	r2, #1
 8008842:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2224      	movs	r2, #36	@ 0x24
 800884a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f022 0201 	bic.w	r2, r2, #1
 8008864:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	683a      	ldr	r2, [r7, #0]
 8008876:	430a      	orrs	r2, r1
 8008878:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f812 	bl	80088a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2220      	movs	r2, #32
 800888c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d108      	bne.n	80088c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80088c4:	e031      	b.n	800892a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80088c6:	2308      	movs	r3, #8
 80088c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80088ca:	2308      	movs	r3, #8
 80088cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	0e5b      	lsrs	r3, r3, #25
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	f003 0307 	and.w	r3, r3, #7
 80088dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	0f5b      	lsrs	r3, r3, #29
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	f003 0307 	and.w	r3, r3, #7
 80088ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088ee:	7bbb      	ldrb	r3, [r7, #14]
 80088f0:	7b3a      	ldrb	r2, [r7, #12]
 80088f2:	4911      	ldr	r1, [pc, #68]	@ (8008938 <UARTEx_SetNbDataToProcess+0x94>)
 80088f4:	5c8a      	ldrb	r2, [r1, r2]
 80088f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80088fa:	7b3a      	ldrb	r2, [r7, #12]
 80088fc:	490f      	ldr	r1, [pc, #60]	@ (800893c <UARTEx_SetNbDataToProcess+0x98>)
 80088fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008900:	fb93 f3f2 	sdiv	r3, r3, r2
 8008904:	b29a      	uxth	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	7b7a      	ldrb	r2, [r7, #13]
 8008910:	4909      	ldr	r1, [pc, #36]	@ (8008938 <UARTEx_SetNbDataToProcess+0x94>)
 8008912:	5c8a      	ldrb	r2, [r1, r2]
 8008914:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008918:	7b7a      	ldrb	r2, [r7, #13]
 800891a:	4908      	ldr	r1, [pc, #32]	@ (800893c <UARTEx_SetNbDataToProcess+0x98>)
 800891c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800891e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008922:	b29a      	uxth	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800892a:	bf00      	nop
 800892c:	3714      	adds	r7, #20
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	080113e0 	.word	0x080113e0
 800893c:	080113e8 	.word	0x080113e8

08008940 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b088      	sub	sp, #32
 8008944:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8008946:	2300      	movs	r3, #0
 8008948:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800894a:	f107 0308 	add.w	r3, r7, #8
 800894e:	2218      	movs	r2, #24
 8008950:	2100      	movs	r1, #0
 8008952:	4618      	mov	r0, r3
 8008954:	f001 f9bf 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008958:	233f      	movs	r3, #63	@ 0x3f
 800895a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800895c:	2381      	movs	r3, #129	@ 0x81
 800895e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008960:	1dfb      	adds	r3, r7, #7
 8008962:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008964:	2301      	movs	r3, #1
 8008966:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008968:	f107 0308 	add.w	r3, r7, #8
 800896c:	2100      	movs	r1, #0
 800896e:	4618      	mov	r0, r3
 8008970:	f001 fc3a 	bl	800a1e8 <hci_send_req>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	da01      	bge.n	800897e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800897a:	23ff      	movs	r3, #255	@ 0xff
 800897c:	e000      	b.n	8008980 <aci_gap_set_non_discoverable+0x40>
  return status;
 800897e:	79fb      	ldrb	r3, [r7, #7]
}
 8008980:	4618      	mov	r0, r3
 8008982:	3720      	adds	r7, #32
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8008988:	b5b0      	push	{r4, r5, r7, lr}
 800898a:	b0ce      	sub	sp, #312	@ 0x138
 800898c:	af00      	add	r7, sp, #0
 800898e:	4605      	mov	r5, r0
 8008990:	460c      	mov	r4, r1
 8008992:	4610      	mov	r0, r2
 8008994:	4619      	mov	r1, r3
 8008996:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800899a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800899e:	462a      	mov	r2, r5
 80089a0:	701a      	strb	r2, [r3, #0]
 80089a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80089aa:	4622      	mov	r2, r4
 80089ac:	801a      	strh	r2, [r3, #0]
 80089ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089b2:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 80089b6:	4602      	mov	r2, r0
 80089b8:	801a      	strh	r2, [r3, #0]
 80089ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089be:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80089c2:	460a      	mov	r2, r1
 80089c4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80089c6:	f107 0310 	add.w	r3, r7, #16
 80089ca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80089ce:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80089d2:	3308      	adds	r3, #8
 80089d4:	f107 0210 	add.w	r2, r7, #16
 80089d8:	4413      	add	r3, r2
 80089da:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80089de:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80089e2:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80089e6:	4413      	add	r3, r2
 80089e8:	3309      	adds	r3, #9
 80089ea:	f107 0210 	add.w	r2, r7, #16
 80089ee:	4413      	add	r3, r2
 80089f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80089f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089f8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80089fc:	2200      	movs	r2, #0
 80089fe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008a00:	2300      	movs	r3, #0
 8008a02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8008a06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a0a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a0e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8008a12:	7812      	ldrb	r2, [r2, #0]
 8008a14:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008a16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8008a20:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a24:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a28:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8008a2c:	8812      	ldrh	r2, [r2, #0]
 8008a2e:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8008a32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a36:	3302      	adds	r3, #2
 8008a38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8008a3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a40:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a44:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8008a48:	8812      	ldrh	r2, [r2, #0]
 8008a4a:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8008a4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a52:	3302      	adds	r3, #2
 8008a54:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8008a58:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a5c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a60:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8008a64:	7812      	ldrb	r2, [r2, #0]
 8008a66:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008a68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8008a72:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a76:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8008a7a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008a7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a80:	3301      	adds	r3, #1
 8008a82:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8008a86:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a8a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8008a8e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8008a90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a94:	3301      	adds	r3, #1
 8008a96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8008a9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a9e:	3308      	adds	r3, #8
 8008aa0:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8008aa4:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f001 f904 	bl	8009cb6 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8008aae:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8008ab2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8008ab6:	4413      	add	r3, r2
 8008ab8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8008abc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008ac0:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8008ac4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8008ac6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008aca:	3301      	adds	r3, #1
 8008acc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8008ad0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8008ada:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f001 f8e9 	bl	8009cb6 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8008ae4:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8008ae8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8008aec:	4413      	add	r3, r2
 8008aee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8008af2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008af6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8008afa:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8008afc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008b00:	3302      	adds	r3, #2
 8008b02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8008b06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008b0a:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8008b0e:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8008b10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008b14:	3302      	adds	r3, #2
 8008b16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008b1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008b1e:	2218      	movs	r2, #24
 8008b20:	2100      	movs	r1, #0
 8008b22:	4618      	mov	r0, r3
 8008b24:	f001 f8d7 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008b28:	233f      	movs	r3, #63	@ 0x3f
 8008b2a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8008b2e:	2383      	movs	r3, #131	@ 0x83
 8008b30:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008b34:	f107 0310 	add.w	r3, r7, #16
 8008b38:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008b3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008b40:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008b44:	f107 030f 	add.w	r3, r7, #15
 8008b48:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008b52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008b56:	2100      	movs	r1, #0
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f001 fb45 	bl	800a1e8 <hci_send_req>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	da01      	bge.n	8008b68 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8008b64:	23ff      	movs	r3, #255	@ 0xff
 8008b66:	e004      	b.n	8008b72 <aci_gap_set_discoverable+0x1ea>
  return status;
 8008b68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008b6c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008b70:	781b      	ldrb	r3, [r3, #0]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bdb0      	pop	{r4, r5, r7, pc}

08008b7c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b0cc      	sub	sp, #304	@ 0x130
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	4602      	mov	r2, r0
 8008b84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008b88:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008b8c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8008b8e:	f107 0310 	add.w	r3, r7, #16
 8008b92:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008b96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008b9a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8008ba8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008bac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008bb0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8008bb4:	7812      	ldrb	r2, [r2, #0]
 8008bb6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008bb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008bc2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008bc6:	2218      	movs	r2, #24
 8008bc8:	2100      	movs	r1, #0
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f001 f883 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008bd0:	233f      	movs	r3, #63	@ 0x3f
 8008bd2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8008bd6:	2385      	movs	r3, #133	@ 0x85
 8008bd8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008bdc:	f107 0310 	add.w	r3, r7, #16
 8008be0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008be4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008be8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008bec:	f107 030f 	add.w	r3, r7, #15
 8008bf0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008bfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008bfe:	2100      	movs	r1, #0
 8008c00:	4618      	mov	r0, r3
 8008c02:	f001 faf1 	bl	800a1e8 <hci_send_req>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	da01      	bge.n	8008c10 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8008c0c:	23ff      	movs	r3, #255	@ 0xff
 8008c0e:	e004      	b.n	8008c1a <aci_gap_set_io_capability+0x9e>
  return status;
 8008c10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c14:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008c18:	781b      	ldrb	r3, [r3, #0]
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8008c24:	b5b0      	push	{r4, r5, r7, lr}
 8008c26:	b0cc      	sub	sp, #304	@ 0x130
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	4605      	mov	r5, r0
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	4610      	mov	r0, r2
 8008c30:	4619      	mov	r1, r3
 8008c32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c36:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	701a      	strb	r2, [r3, #0]
 8008c3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c42:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8008c46:	4622      	mov	r2, r4
 8008c48:	701a      	strb	r2, [r3, #0]
 8008c4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c4e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8008c52:	4602      	mov	r2, r0
 8008c54:	701a      	strb	r2, [r3, #0]
 8008c56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008c5e:	460a      	mov	r2, r1
 8008c60:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8008c62:	f107 0310 	add.w	r3, r7, #16
 8008c66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008c6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c6e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008c72:	2200      	movs	r2, #0
 8008c74:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008c76:	2300      	movs	r3, #0
 8008c78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8008c7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008c80:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008c84:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8008c88:	7812      	ldrb	r2, [r2, #0]
 8008c8a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008c8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008c90:	3301      	adds	r3, #1
 8008c92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8008c96:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008c9a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008c9e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8008ca2:	7812      	ldrb	r2, [r2, #0]
 8008ca4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008ca6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008caa:	3301      	adds	r3, #1
 8008cac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8008cb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008cb4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008cb8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8008cbc:	7812      	ldrb	r2, [r2, #0]
 8008cbe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008cc0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8008cca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008cce:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008cd2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8008cd6:	7812      	ldrb	r2, [r2, #0]
 8008cd8:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8008cda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008cde:	3301      	adds	r3, #1
 8008ce0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8008ce4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008ce8:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8008cec:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008cee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8008cf8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008cfc:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8008d00:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008d02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d06:	3301      	adds	r3, #1
 8008d08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8008d0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d10:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8008d14:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008d16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8008d20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d24:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8008d28:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8008d2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d30:	3304      	adds	r3, #4
 8008d32:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8008d36:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d3a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8008d3e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8008d40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d44:	3301      	adds	r3, #1
 8008d46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008d4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008d4e:	2218      	movs	r2, #24
 8008d50:	2100      	movs	r1, #0
 8008d52:	4618      	mov	r0, r3
 8008d54:	f000 ffbf 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008d58:	233f      	movs	r3, #63	@ 0x3f
 8008d5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8008d5e:	2386      	movs	r3, #134	@ 0x86
 8008d60:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008d64:	f107 0310 	add.w	r3, r7, #16
 8008d68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008d6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008d74:	f107 030f 	add.w	r3, r7, #15
 8008d78:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008d82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008d86:	2100      	movs	r1, #0
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f001 fa2d 	bl	800a1e8 <hci_send_req>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	da01      	bge.n	8008d98 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8008d94:	23ff      	movs	r3, #255	@ 0xff
 8008d96:	e004      	b.n	8008da2 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8008d98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008d9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008da0:	781b      	ldrb	r3, [r3, #0]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bdb0      	pop	{r4, r5, r7, pc}

08008dac <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b0cc      	sub	sp, #304	@ 0x130
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	4602      	mov	r2, r0
 8008db4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008db8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008dbc:	6019      	str	r1, [r3, #0]
 8008dbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008dc2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8008dc6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8008dc8:	f107 0310 	add.w	r3, r7, #16
 8008dcc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008dd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008dd4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008dd8:	2200      	movs	r2, #0
 8008dda:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008de2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008de6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008dea:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8008dee:	8812      	ldrh	r2, [r2, #0]
 8008df0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008df2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008df6:	3302      	adds	r3, #2
 8008df8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8008dfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008e00:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008e04:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8008e08:	6812      	ldr	r2, [r2, #0]
 8008e0a:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8008e0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008e12:	3304      	adds	r3, #4
 8008e14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008e18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008e1c:	2218      	movs	r2, #24
 8008e1e:	2100      	movs	r1, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	f000 ff58 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008e26:	233f      	movs	r3, #63	@ 0x3f
 8008e28:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8008e2c:	2388      	movs	r3, #136	@ 0x88
 8008e2e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008e32:	f107 0310 	add.w	r3, r7, #16
 8008e36:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008e3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008e3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008e42:	f107 030f 	add.w	r3, r7, #15
 8008e46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008e50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008e54:	2100      	movs	r1, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f001 f9c6 	bl	800a1e8 <hci_send_req>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	da01      	bge.n	8008e66 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8008e62:	23ff      	movs	r3, #255	@ 0xff
 8008e64:	e004      	b.n	8008e70 <aci_gap_pass_key_resp+0xc4>
  return status;
 8008e66:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008e6a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008e6e:	781b      	ldrb	r3, [r3, #0]
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}

08008e7a <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8008e7a:	b590      	push	{r4, r7, lr}
 8008e7c:	b0cd      	sub	sp, #308	@ 0x134
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	4604      	mov	r4, r0
 8008e82:	4608      	mov	r0, r1
 8008e84:	4611      	mov	r1, r2
 8008e86:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008e8a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8008e8e:	6013      	str	r3, [r2, #0]
 8008e90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008e94:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008e98:	4622      	mov	r2, r4
 8008e9a:	701a      	strb	r2, [r3, #0]
 8008e9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ea0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	701a      	strb	r2, [r3, #0]
 8008ea8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008eac:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8008eb0:	460a      	mov	r2, r1
 8008eb2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8008eb4:	f107 0310 	add.w	r3, r7, #16
 8008eb8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8008ebc:	f107 0308 	add.w	r3, r7, #8
 8008ec0:	2207      	movs	r2, #7
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f000 ff06 	bl	8009cd6 <Osal_MemSet>
  int index_input = 0;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8008ed0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008ed4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008ed8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8008edc:	7812      	ldrb	r2, [r2, #0]
 8008ede:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008ee0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8008eea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008eee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008ef2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8008ef6:	7812      	ldrb	r2, [r2, #0]
 8008ef8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008efa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008efe:	3301      	adds	r3, #1
 8008f00:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8008f04:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008f08:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008f0c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8008f10:	7812      	ldrb	r2, [r2, #0]
 8008f12:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008f14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008f18:	3301      	adds	r3, #1
 8008f1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008f1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008f22:	2218      	movs	r2, #24
 8008f24:	2100      	movs	r1, #0
 8008f26:	4618      	mov	r0, r3
 8008f28:	f000 fed5 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008f2c:	233f      	movs	r3, #63	@ 0x3f
 8008f2e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8008f32:	238a      	movs	r3, #138	@ 0x8a
 8008f34:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008f38:	f107 0310 	add.w	r3, r7, #16
 8008f3c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008f40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008f44:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8008f48:	f107 0308 	add.w	r3, r7, #8
 8008f4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8008f50:	2307      	movs	r3, #7
 8008f52:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008f56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f001 f943 	bl	800a1e8 <hci_send_req>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	da01      	bge.n	8008f6c <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8008f68:	23ff      	movs	r3, #255	@ 0xff
 8008f6a:	e02e      	b.n	8008fca <aci_gap_init+0x150>
  if ( resp.Status )
 8008f6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008f70:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d005      	beq.n	8008f86 <aci_gap_init+0x10c>
    return resp.Status;
 8008f7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008f7e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	e021      	b.n	8008fca <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8008f86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008f8a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008f8e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008f98:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8008fa0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fa4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008fa8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8008fb2:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8008fb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fb8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008fbc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fc6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd90      	pop	{r4, r7, pc}

08008fd4 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b0cc      	sub	sp, #304	@ 0x130
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	4602      	mov	r2, r0
 8008fdc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fe0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008fe4:	6019      	str	r1, [r3, #0]
 8008fe6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fea:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008fee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8008ff0:	f107 0310 	add.w	r3, r7, #16
 8008ff4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008ff8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ffc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009000:	2200      	movs	r2, #0
 8009002:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009004:	2300      	movs	r3, #0
 8009006:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800900a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800900e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009012:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009016:	7812      	ldrb	r2, [r2, #0]
 8009018:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800901a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800901e:	3301      	adds	r3, #1
 8009020:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009024:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009028:	1c58      	adds	r0, r3, #1
 800902a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800902e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009032:	781a      	ldrb	r2, [r3, #0]
 8009034:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009038:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800903c:	6819      	ldr	r1, [r3, #0]
 800903e:	f000 fe3a 	bl	8009cb6 <Osal_MemCpy>
  index_input += AdvDataLen;
 8009042:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009046:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009050:	4413      	add	r3, r2
 8009052:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009056:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800905a:	2218      	movs	r2, #24
 800905c:	2100      	movs	r1, #0
 800905e:	4618      	mov	r0, r3
 8009060:	f000 fe39 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009064:	233f      	movs	r3, #63	@ 0x3f
 8009066:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800906a:	238e      	movs	r3, #142	@ 0x8e
 800906c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009070:	f107 0310 	add.w	r3, r7, #16
 8009074:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009078:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800907c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009080:	f107 030f 	add.w	r3, r7, #15
 8009084:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009088:	2301      	movs	r3, #1
 800908a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800908e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009092:	2100      	movs	r1, #0
 8009094:	4618      	mov	r0, r3
 8009096:	f001 f8a7 	bl	800a1e8 <hci_send_req>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	da01      	bge.n	80090a4 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 80090a0:	23ff      	movs	r3, #255	@ 0xff
 80090a2:	e004      	b.n	80090ae <aci_gap_update_adv_data+0xda>
  return status;
 80090a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80090a8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80090ac:	781b      	ldrb	r3, [r3, #0]
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b088      	sub	sp, #32
 80090bc:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80090be:	2300      	movs	r3, #0
 80090c0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80090c2:	f107 0308 	add.w	r3, r7, #8
 80090c6:	2218      	movs	r2, #24
 80090c8:	2100      	movs	r1, #0
 80090ca:	4618      	mov	r0, r3
 80090cc:	f000 fe03 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 80090d0:	233f      	movs	r3, #63	@ 0x3f
 80090d2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80090d4:	2392      	movs	r3, #146	@ 0x92
 80090d6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80090d8:	1dfb      	adds	r3, r7, #7
 80090da:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80090dc:	2301      	movs	r3, #1
 80090de:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80090e0:	f107 0308 	add.w	r3, r7, #8
 80090e4:	2100      	movs	r1, #0
 80090e6:	4618      	mov	r0, r3
 80090e8:	f001 f87e 	bl	800a1e8 <hci_send_req>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	da01      	bge.n	80090f6 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80090f2:	23ff      	movs	r3, #255	@ 0xff
 80090f4:	e000      	b.n	80090f8 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80090f6:	79fb      	ldrb	r3, [r7, #7]
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3720      	adds	r7, #32
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b0cc      	sub	sp, #304	@ 0x130
 8009104:	af00      	add	r7, sp, #0
 8009106:	4602      	mov	r2, r0
 8009108:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800910c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009110:	801a      	strh	r2, [r3, #0]
 8009112:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009116:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800911a:	460a      	mov	r2, r1
 800911c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800911e:	f107 0310 	add.w	r3, r7, #16
 8009122:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009126:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800912a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800912e:	2200      	movs	r2, #0
 8009130:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009132:	2300      	movs	r3, #0
 8009134:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009138:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800913c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009140:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009144:	8812      	ldrh	r2, [r2, #0]
 8009146:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009148:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800914c:	3302      	adds	r3, #2
 800914e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8009152:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009156:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800915a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800915e:	7812      	ldrb	r2, [r2, #0]
 8009160:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009162:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009166:	3301      	adds	r3, #1
 8009168:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800916c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009170:	2218      	movs	r2, #24
 8009172:	2100      	movs	r1, #0
 8009174:	4618      	mov	r0, r3
 8009176:	f000 fdae 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800917a:	233f      	movs	r3, #63	@ 0x3f
 800917c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8009180:	23a5      	movs	r3, #165	@ 0xa5
 8009182:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009186:	f107 0310 	add.w	r3, r7, #16
 800918a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800918e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009192:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009196:	f107 030f 	add.w	r3, r7, #15
 800919a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800919e:	2301      	movs	r3, #1
 80091a0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80091a4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80091a8:	2100      	movs	r1, #0
 80091aa:	4618      	mov	r0, r3
 80091ac:	f001 f81c 	bl	800a1e8 <hci_send_req>
 80091b0:	4603      	mov	r3, r0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	da01      	bge.n	80091ba <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 80091b6:	23ff      	movs	r3, #255	@ 0xff
 80091b8:	e004      	b.n	80091c4 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 80091ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80091be:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80091c2:	781b      	ldrb	r3, [r3, #0]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}

080091ce <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80091ce:	b580      	push	{r7, lr}
 80091d0:	b088      	sub	sp, #32
 80091d2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80091d4:	2300      	movs	r3, #0
 80091d6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80091d8:	f107 0308 	add.w	r3, r7, #8
 80091dc:	2218      	movs	r2, #24
 80091de:	2100      	movs	r1, #0
 80091e0:	4618      	mov	r0, r3
 80091e2:	f000 fd78 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 80091e6:	233f      	movs	r3, #63	@ 0x3f
 80091e8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80091ea:	f240 1301 	movw	r3, #257	@ 0x101
 80091ee:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80091f0:	1dfb      	adds	r3, r7, #7
 80091f2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80091f4:	2301      	movs	r3, #1
 80091f6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80091f8:	f107 0308 	add.w	r3, r7, #8
 80091fc:	2100      	movs	r1, #0
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fff2 	bl	800a1e8 <hci_send_req>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	da01      	bge.n	800920e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800920a:	23ff      	movs	r3, #255	@ 0xff
 800920c:	e000      	b.n	8009210 <aci_gatt_init+0x42>
  return status;
 800920e:	79fb      	ldrb	r3, [r7, #7]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3720      	adds	r7, #32
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8009218:	b590      	push	{r4, r7, lr}
 800921a:	b0cf      	sub	sp, #316	@ 0x13c
 800921c:	af00      	add	r7, sp, #0
 800921e:	4604      	mov	r4, r0
 8009220:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8009224:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8009228:	6001      	str	r1, [r0, #0]
 800922a:	4610      	mov	r0, r2
 800922c:	4619      	mov	r1, r3
 800922e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009232:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009236:	4622      	mov	r2, r4
 8009238:	701a      	strb	r2, [r3, #0]
 800923a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800923e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009242:	4602      	mov	r2, r0
 8009244:	701a      	strb	r2, [r3, #0]
 8009246:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800924a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800924e:	460a      	mov	r2, r1
 8009250:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8009252:	f107 0310 	add.w	r3, r7, #16
 8009256:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800925a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800925e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	2b01      	cmp	r3, #1
 8009266:	d00a      	beq.n	800927e <aci_gatt_add_service+0x66>
 8009268:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800926c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d101      	bne.n	800927a <aci_gatt_add_service+0x62>
 8009276:	2311      	movs	r3, #17
 8009278:	e002      	b.n	8009280 <aci_gatt_add_service+0x68>
 800927a:	2301      	movs	r3, #1
 800927c:	e000      	b.n	8009280 <aci_gatt_add_service+0x68>
 800927e:	2303      	movs	r3, #3
 8009280:	f107 0210 	add.w	r2, r7, #16
 8009284:	4413      	add	r3, r2
 8009286:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800928a:	f107 030c 	add.w	r3, r7, #12
 800928e:	2203      	movs	r2, #3
 8009290:	2100      	movs	r1, #0
 8009292:	4618      	mov	r0, r3
 8009294:	f000 fd1f 	bl	8009cd6 <Osal_MemSet>
  int index_input = 0;
 8009298:	2300      	movs	r3, #0
 800929a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800929e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80092a2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80092a6:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80092aa:	7812      	ldrb	r2, [r2, #0]
 80092ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80092ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80092b2:	3301      	adds	r3, #1
 80092b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80092b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80092bc:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d002      	beq.n	80092cc <aci_gatt_add_service+0xb4>
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d004      	beq.n	80092d4 <aci_gatt_add_service+0xbc>
 80092ca:	e007      	b.n	80092dc <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 80092cc:	2302      	movs	r3, #2
 80092ce:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80092d2:	e005      	b.n	80092e0 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80092d4:	2310      	movs	r3, #16
 80092d6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80092da:	e001      	b.n	80092e0 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80092dc:	2397      	movs	r3, #151	@ 0x97
 80092de:	e06c      	b.n	80093ba <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80092e0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80092e4:	1c58      	adds	r0, r3, #1
 80092e6:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 80092ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80092ee:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80092f2:	6819      	ldr	r1, [r3, #0]
 80092f4:	f000 fcdf 	bl	8009cb6 <Osal_MemCpy>
    index_input += size;
 80092f8:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80092fc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009300:	4413      	add	r3, r2
 8009302:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8009306:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800930a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800930e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009312:	7812      	ldrb	r2, [r2, #0]
 8009314:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8009316:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800931a:	3301      	adds	r3, #1
 800931c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8009320:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009324:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009328:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800932c:	7812      	ldrb	r2, [r2, #0]
 800932e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8009330:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009334:	3301      	adds	r3, #1
 8009336:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800933a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800933e:	2218      	movs	r2, #24
 8009340:	2100      	movs	r1, #0
 8009342:	4618      	mov	r0, r3
 8009344:	f000 fcc7 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009348:	233f      	movs	r3, #63	@ 0x3f
 800934a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800934e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8009352:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009356:	f107 0310 	add.w	r3, r7, #16
 800935a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800935e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009362:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009366:	f107 030c 	add.w	r3, r7, #12
 800936a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800936e:	2303      	movs	r3, #3
 8009370:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009374:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009378:	2100      	movs	r1, #0
 800937a:	4618      	mov	r0, r3
 800937c:	f000 ff34 	bl	800a1e8 <hci_send_req>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	da01      	bge.n	800938a <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009386:	23ff      	movs	r3, #255	@ 0xff
 8009388:	e017      	b.n	80093ba <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800938a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800938e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d005      	beq.n	80093a4 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009398:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800939c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	e00a      	b.n	80093ba <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80093a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80093a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80093ac:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80093b6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80093b8:	2300      	movs	r3, #0
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd90      	pop	{r4, r7, pc}

080093c4 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80093c4:	b590      	push	{r4, r7, lr}
 80093c6:	b0d1      	sub	sp, #324	@ 0x144
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80093d2:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80093d6:	600a      	str	r2, [r1, #0]
 80093d8:	4619      	mov	r1, r3
 80093da:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80093de:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80093e2:	4622      	mov	r2, r4
 80093e4:	801a      	strh	r2, [r3, #0]
 80093e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80093ea:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80093ee:	4602      	mov	r2, r0
 80093f0:	701a      	strb	r2, [r3, #0]
 80093f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80093f6:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 80093fa:	460a      	mov	r2, r1
 80093fc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 80093fe:	f107 0318 	add.w	r3, r7, #24
 8009402:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009406:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800940a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d00a      	beq.n	800942a <aci_gatt_add_char+0x66>
 8009414:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009418:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	2b02      	cmp	r3, #2
 8009420:	d101      	bne.n	8009426 <aci_gatt_add_char+0x62>
 8009422:	2313      	movs	r3, #19
 8009424:	e002      	b.n	800942c <aci_gatt_add_char+0x68>
 8009426:	2303      	movs	r3, #3
 8009428:	e000      	b.n	800942c <aci_gatt_add_char+0x68>
 800942a:	2305      	movs	r3, #5
 800942c:	f107 0218 	add.w	r2, r7, #24
 8009430:	4413      	add	r3, r2
 8009432:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009436:	f107 0314 	add.w	r3, r7, #20
 800943a:	2203      	movs	r2, #3
 800943c:	2100      	movs	r1, #0
 800943e:	4618      	mov	r0, r3
 8009440:	f000 fc49 	bl	8009cd6 <Osal_MemSet>
  int index_input = 0;
 8009444:	2300      	movs	r3, #0
 8009446:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800944a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800944e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009452:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009456:	8812      	ldrh	r2, [r2, #0]
 8009458:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800945a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800945e:	3302      	adds	r3, #2
 8009460:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8009464:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009468:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800946c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009470:	7812      	ldrb	r2, [r2, #0]
 8009472:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009474:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009478:	3301      	adds	r3, #1
 800947a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800947e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009482:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d002      	beq.n	8009492 <aci_gatt_add_char+0xce>
 800948c:	2b02      	cmp	r3, #2
 800948e:	d004      	beq.n	800949a <aci_gatt_add_char+0xd6>
 8009490:	e007      	b.n	80094a2 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8009492:	2302      	movs	r3, #2
 8009494:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8009498:	e005      	b.n	80094a6 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800949a:	2310      	movs	r3, #16
 800949c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80094a0:	e001      	b.n	80094a6 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80094a2:	2397      	movs	r3, #151	@ 0x97
 80094a4:	e091      	b.n	80095ca <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80094a6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80094aa:	1cd8      	adds	r0, r3, #3
 80094ac:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80094b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80094b4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80094b8:	6819      	ldr	r1, [r3, #0]
 80094ba:	f000 fbfc 	bl	8009cb6 <Osal_MemCpy>
    index_input += size;
 80094be:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80094c2:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80094c6:	4413      	add	r3, r2
 80094c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80094cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094d0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80094d4:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 80094d8:	8812      	ldrh	r2, [r2, #0]
 80094da:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80094dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80094e0:	3302      	adds	r3, #2
 80094e2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80094e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094ea:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80094ee:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 80094f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80094f4:	3301      	adds	r3, #1
 80094f6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80094fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094fe:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8009502:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8009504:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009508:	3301      	adds	r3, #1
 800950a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800950e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009512:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8009516:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8009518:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800951c:	3301      	adds	r3, #1
 800951e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8009522:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009526:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800952a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800952c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009530:	3301      	adds	r3, #1
 8009532:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8009536:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800953a:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800953e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8009540:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009544:	3301      	adds	r3, #1
 8009546:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800954a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800954e:	2218      	movs	r2, #24
 8009550:	2100      	movs	r1, #0
 8009552:	4618      	mov	r0, r3
 8009554:	f000 fbbf 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009558:	233f      	movs	r3, #63	@ 0x3f
 800955a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800955e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8009562:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8009566:	f107 0318 	add.w	r3, r7, #24
 800956a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800956e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009572:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8009576:	f107 0314 	add.w	r3, r7, #20
 800957a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800957e:	2303      	movs	r3, #3
 8009580:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009584:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8009588:	2100      	movs	r1, #0
 800958a:	4618      	mov	r0, r3
 800958c:	f000 fe2c 	bl	800a1e8 <hci_send_req>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	da01      	bge.n	800959a <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8009596:	23ff      	movs	r3, #255	@ 0xff
 8009598:	e017      	b.n	80095ca <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800959a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800959e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d005      	beq.n	80095b4 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 80095a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80095ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	e00a      	b.n	80095ca <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 80095b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80095b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095bc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80095c6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd90      	pop	{r4, r7, pc}

080095d4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80095d4:	b5b0      	push	{r4, r5, r7, lr}
 80095d6:	b0cc      	sub	sp, #304	@ 0x130
 80095d8:	af00      	add	r7, sp, #0
 80095da:	4605      	mov	r5, r0
 80095dc:	460c      	mov	r4, r1
 80095de:	4610      	mov	r0, r2
 80095e0:	4619      	mov	r1, r3
 80095e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80095e6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80095ea:	462a      	mov	r2, r5
 80095ec:	801a      	strh	r2, [r3, #0]
 80095ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80095f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095f6:	4622      	mov	r2, r4
 80095f8:	801a      	strh	r2, [r3, #0]
 80095fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80095fe:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8009602:	4602      	mov	r2, r0
 8009604:	701a      	strb	r2, [r3, #0]
 8009606:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800960a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800960e:	460a      	mov	r2, r1
 8009610:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8009612:	f107 0310 	add.w	r3, r7, #16
 8009616:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800961a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800961e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009622:	2200      	movs	r2, #0
 8009624:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009626:	2300      	movs	r3, #0
 8009628:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800962c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009630:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009634:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009638:	8812      	ldrh	r2, [r2, #0]
 800963a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800963c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009640:	3302      	adds	r3, #2
 8009642:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8009646:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800964a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800964e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8009652:	8812      	ldrh	r2, [r2, #0]
 8009654:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8009656:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800965a:	3302      	adds	r3, #2
 800965c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8009660:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009664:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009668:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800966c:	7812      	ldrb	r2, [r2, #0]
 800966e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8009670:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009674:	3301      	adds	r3, #1
 8009676:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800967a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800967e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009682:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8009686:	7812      	ldrb	r2, [r2, #0]
 8009688:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800968a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800968e:	3301      	adds	r3, #1
 8009690:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8009694:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009698:	1d98      	adds	r0, r3, #6
 800969a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800969e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80096a2:	781b      	ldrb	r3, [r3, #0]
 80096a4:	461a      	mov	r2, r3
 80096a6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80096aa:	f000 fb04 	bl	8009cb6 <Osal_MemCpy>
  index_input += Char_Value_Length;
 80096ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096b2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80096bc:	4413      	add	r3, r2
 80096be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80096c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80096c6:	2218      	movs	r2, #24
 80096c8:	2100      	movs	r1, #0
 80096ca:	4618      	mov	r0, r3
 80096cc:	f000 fb03 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 80096d0:	233f      	movs	r3, #63	@ 0x3f
 80096d2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 80096d6:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80096da:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80096de:	f107 0310 	add.w	r3, r7, #16
 80096e2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80096e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80096ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80096ee:	f107 030f 	add.w	r3, r7, #15
 80096f2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80096f6:	2301      	movs	r3, #1
 80096f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80096fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009700:	2100      	movs	r1, #0
 8009702:	4618      	mov	r0, r3
 8009704:	f000 fd70 	bl	800a1e8 <hci_send_req>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	da01      	bge.n	8009712 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800970e:	23ff      	movs	r3, #255	@ 0xff
 8009710:	e004      	b.n	800971c <aci_gatt_update_char_value+0x148>
  return status;
 8009712:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009716:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800971a:	781b      	ldrb	r3, [r3, #0]
}
 800971c:	4618      	mov	r0, r3
 800971e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009722:	46bd      	mov	sp, r7
 8009724:	bdb0      	pop	{r4, r5, r7, pc}

08009726 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8009726:	b580      	push	{r7, lr}
 8009728:	b0cc      	sub	sp, #304	@ 0x130
 800972a:	af00      	add	r7, sp, #0
 800972c:	4602      	mov	r2, r0
 800972e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009732:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009736:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8009738:	f107 0310 	add.w	r3, r7, #16
 800973c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009740:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009744:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009748:	2200      	movs	r2, #0
 800974a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800974c:	2300      	movs	r3, #0
 800974e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009752:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009756:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800975a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800975e:	8812      	ldrh	r2, [r2, #0]
 8009760:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009762:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009766:	3302      	adds	r3, #2
 8009768:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800976c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009770:	2218      	movs	r2, #24
 8009772:	2100      	movs	r1, #0
 8009774:	4618      	mov	r0, r3
 8009776:	f000 faae 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800977a:	233f      	movs	r3, #63	@ 0x3f
 800977c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8009780:	f240 1325 	movw	r3, #293	@ 0x125
 8009784:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009788:	f107 0310 	add.w	r3, r7, #16
 800978c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009790:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009794:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009798:	f107 030f 	add.w	r3, r7, #15
 800979c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80097a0:	2301      	movs	r3, #1
 80097a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80097a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80097aa:	2100      	movs	r1, #0
 80097ac:	4618      	mov	r0, r3
 80097ae:	f000 fd1b 	bl	800a1e8 <hci_send_req>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	da01      	bge.n	80097bc <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 80097b8:	23ff      	movs	r3, #255	@ 0xff
 80097ba:	e004      	b.n	80097c6 <aci_gatt_confirm_indication+0xa0>
  return status;
 80097bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80097c4:	781b      	ldrb	r3, [r3, #0]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <aci_gatt_permit_read>:

tBleStatus aci_gatt_permit_read( uint16_t Connection_Handle,
                                 uint8_t Read_status,
                                 uint8_t Error_Code,
                                 uint16_t Attr_Handle )
{
 80097d0:	b5b0      	push	{r4, r5, r7, lr}
 80097d2:	b0cc      	sub	sp, #304	@ 0x130
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	4605      	mov	r5, r0
 80097d8:	460c      	mov	r4, r1
 80097da:	4610      	mov	r0, r2
 80097dc:	4619      	mov	r1, r3
 80097de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097e2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80097e6:	462a      	mov	r2, r5
 80097e8:	801a      	strh	r2, [r3, #0]
 80097ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097ee:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80097f2:	4622      	mov	r2, r4
 80097f4:	701a      	strb	r2, [r3, #0]
 80097f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80097fe:	4602      	mov	r2, r0
 8009800:	701a      	strb	r2, [r3, #0]
 8009802:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009806:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800980a:	460a      	mov	r2, r1
 800980c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_permit_read_cp0 *cp0 = (aci_gatt_permit_read_cp0*)(cmd_buffer);
 800980e:	f107 0310 	add.w	r3, r7, #16
 8009812:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009816:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800981a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800981e:	2200      	movs	r2, #0
 8009820:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009822:	2300      	movs	r3, #0
 8009824:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009828:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800982c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009830:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009834:	8812      	ldrh	r2, [r2, #0]
 8009836:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009838:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800983c:	3302      	adds	r3, #2
 800983e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Read_status = Read_status;
 8009842:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009846:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800984a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800984e:	7812      	ldrb	r2, [r2, #0]
 8009850:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009852:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009856:	3301      	adds	r3, #1
 8009858:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 800985c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009860:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009864:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8009868:	7812      	ldrb	r2, [r2, #0]
 800986a:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800986c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009870:	3301      	adds	r3, #1
 8009872:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 8009876:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800987a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800987e:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8009882:	8812      	ldrh	r2, [r2, #0]
 8009884:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 8009886:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800988a:	3302      	adds	r3, #2
 800988c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009890:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009894:	2218      	movs	r2, #24
 8009896:	2100      	movs	r1, #0
 8009898:	4618      	mov	r0, r3
 800989a:	f000 fa1c 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800989e:	233f      	movs	r3, #63	@ 0x3f
 80098a0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 80098a4:	f240 1327 	movw	r3, #295	@ 0x127
 80098a8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80098ac:	f107 0310 	add.w	r3, r7, #16
 80098b0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80098b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098b8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80098bc:	f107 030f 	add.w	r3, r7, #15
 80098c0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80098c4:	2301      	movs	r3, #1
 80098c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80098ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80098ce:	2100      	movs	r1, #0
 80098d0:	4618      	mov	r0, r3
 80098d2:	f000 fc89 	bl	800a1e8 <hci_send_req>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	da01      	bge.n	80098e0 <aci_gatt_permit_read+0x110>
    return BLE_STATUS_TIMEOUT;
 80098dc:	23ff      	movs	r3, #255	@ 0xff
 80098de:	e004      	b.n	80098ea <aci_gatt_permit_read+0x11a>
  return status;
 80098e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098e4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80098e8:	781b      	ldrb	r3, [r3, #0]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bdb0      	pop	{r4, r5, r7, pc}

080098f4 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b0cc      	sub	sp, #304	@ 0x130
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098fe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009902:	601a      	str	r2, [r3, #0]
 8009904:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009908:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800990c:	4602      	mov	r2, r0
 800990e:	701a      	strb	r2, [r3, #0]
 8009910:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009914:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009918:	460a      	mov	r2, r1
 800991a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800991c:	f107 0310 	add.w	r3, r7, #16
 8009920:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009924:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009928:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800992c:	2200      	movs	r2, #0
 800992e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009930:	2300      	movs	r3, #0
 8009932:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8009936:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800993a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800993e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009942:	7812      	ldrb	r2, [r2, #0]
 8009944:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009946:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800994a:	3301      	adds	r3, #1
 800994c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8009950:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009954:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009958:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800995c:	7812      	ldrb	r2, [r2, #0]
 800995e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009960:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009964:	3301      	adds	r3, #1
 8009966:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800996a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800996e:	1c98      	adds	r0, r3, #2
 8009970:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009974:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009978:	781a      	ldrb	r2, [r3, #0]
 800997a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800997e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009982:	6819      	ldr	r1, [r3, #0]
 8009984:	f000 f997 	bl	8009cb6 <Osal_MemCpy>
  index_input += Length;
 8009988:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800998c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009996:	4413      	add	r3, r2
 8009998:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800999c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099a0:	2218      	movs	r2, #24
 80099a2:	2100      	movs	r1, #0
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 f996 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 80099aa:	233f      	movs	r3, #63	@ 0x3f
 80099ac:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 80099b0:	230c      	movs	r3, #12
 80099b2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80099b6:	f107 0310 	add.w	r3, r7, #16
 80099ba:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80099be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80099c6:	f107 030f 	add.w	r3, r7, #15
 80099ca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80099ce:	2301      	movs	r3, #1
 80099d0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80099d4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099d8:	2100      	movs	r1, #0
 80099da:	4618      	mov	r0, r3
 80099dc:	f000 fc04 	bl	800a1e8 <hci_send_req>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	da01      	bge.n	80099ea <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 80099e6:	23ff      	movs	r3, #255	@ 0xff
 80099e8:	e004      	b.n	80099f4 <aci_hal_write_config_data+0x100>
  return status;
 80099ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099ee:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80099f2:	781b      	ldrb	r3, [r3, #0]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b0cc      	sub	sp, #304	@ 0x130
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	4602      	mov	r2, r0
 8009a06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a0a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009a0e:	701a      	strb	r2, [r3, #0]
 8009a10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a14:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009a18:	460a      	mov	r2, r1
 8009a1a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8009a1c:	f107 0310 	add.w	r3, r7, #16
 8009a20:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009a24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a28:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009a30:	2300      	movs	r3, #0
 8009a32:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8009a36:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a3a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a3e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009a42:	7812      	ldrb	r2, [r2, #0]
 8009a44:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009a46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8009a50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a54:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a58:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009a5c:	7812      	ldrb	r2, [r2, #0]
 8009a5e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009a60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a64:	3301      	adds	r3, #1
 8009a66:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009a6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009a6e:	2218      	movs	r2, #24
 8009a70:	2100      	movs	r1, #0
 8009a72:	4618      	mov	r0, r3
 8009a74:	f000 f92f 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009a78:	233f      	movs	r3, #63	@ 0x3f
 8009a7a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8009a7e:	230f      	movs	r3, #15
 8009a80:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009a84:	f107 0310 	add.w	r3, r7, #16
 8009a88:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009a8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a90:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009a94:	f107 030f 	add.w	r3, r7, #15
 8009a98:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009aa2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009aa6:	2100      	movs	r1, #0
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f000 fb9d 	bl	800a1e8 <hci_send_req>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	da01      	bge.n	8009ab8 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8009ab4:	23ff      	movs	r3, #255	@ 0xff
 8009ab6:	e004      	b.n	8009ac2 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8009ab8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009abc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009ac0:	781b      	ldrb	r3, [r3, #0]
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b0cc      	sub	sp, #304	@ 0x130
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ad8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009adc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8009ade:	f107 0310 	add.w	r3, r7, #16
 8009ae2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009ae6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009aea:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009aee:	2200      	movs	r2, #0
 8009af0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009af2:	2300      	movs	r3, #0
 8009af4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8009af8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009afc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009b00:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009b04:	8812      	ldrh	r2, [r2, #0]
 8009b06:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009b08:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b0c:	3302      	adds	r3, #2
 8009b0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b16:	2218      	movs	r2, #24
 8009b18:	2100      	movs	r1, #0
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f000 f8db 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009b20:	233f      	movs	r3, #63	@ 0x3f
 8009b22:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8009b26:	2318      	movs	r3, #24
 8009b28:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009b2c:	f107 0310 	add.w	r3, r7, #16
 8009b30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009b34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009b3c:	f107 030f 	add.w	r3, r7, #15
 8009b40:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009b44:	2301      	movs	r3, #1
 8009b46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b4e:	2100      	movs	r1, #0
 8009b50:	4618      	mov	r0, r3
 8009b52:	f000 fb49 	bl	800a1e8 <hci_send_req>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	da01      	bge.n	8009b60 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8009b5c:	23ff      	movs	r3, #255	@ 0xff
 8009b5e:	e004      	b.n	8009b6a <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8009b60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b64:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009b68:	781b      	ldrb	r3, [r3, #0]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b088      	sub	sp, #32
 8009b78:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b7e:	f107 0308 	add.w	r3, r7, #8
 8009b82:	2218      	movs	r2, #24
 8009b84:	2100      	movs	r1, #0
 8009b86:	4618      	mov	r0, r3
 8009b88:	f000 f8a5 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x03;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8009b90:	2303      	movs	r3, #3
 8009b92:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009b94:	1dfb      	adds	r3, r7, #7
 8009b96:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b9c:	f107 0308 	add.w	r3, r7, #8
 8009ba0:	2100      	movs	r1, #0
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f000 fb20 	bl	800a1e8 <hci_send_req>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	da01      	bge.n	8009bb2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009bae:	23ff      	movs	r3, #255	@ 0xff
 8009bb0:	e000      	b.n	8009bb4 <hci_reset+0x40>
  return status;
 8009bb2:	79fb      	ldrb	r3, [r7, #7]
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3720      	adds	r7, #32
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8009bbc:	b590      	push	{r4, r7, lr}
 8009bbe:	b0cd      	sub	sp, #308	@ 0x134
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	4604      	mov	r4, r0
 8009bc4:	4608      	mov	r0, r1
 8009bc6:	4611      	mov	r1, r2
 8009bc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bcc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009bd0:	4622      	mov	r2, r4
 8009bd2:	701a      	strb	r2, [r3, #0]
 8009bd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bd8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009bdc:	4602      	mov	r2, r0
 8009bde:	701a      	strb	r2, [r3, #0]
 8009be0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009be4:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009be8:	460a      	mov	r2, r1
 8009bea:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8009bec:	f107 0310 	add.w	r3, r7, #16
 8009bf0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009bf4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bf8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009c00:	2300      	movs	r3, #0
 8009c02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8009c06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c0a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c0e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009c12:	7812      	ldrb	r2, [r2, #0]
 8009c14:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009c16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8009c20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c24:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c28:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009c2c:	7812      	ldrb	r2, [r2, #0]
 8009c2e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009c30:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c34:	3301      	adds	r3, #1
 8009c36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8009c3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c3e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c42:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009c46:	7812      	ldrb	r2, [r2, #0]
 8009c48:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009c4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c4e:	3301      	adds	r3, #1
 8009c50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009c54:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c58:	2218      	movs	r2, #24
 8009c5a:	2100      	movs	r1, #0
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f000 f83a 	bl	8009cd6 <Osal_MemSet>
  rq.ogf = 0x08;
 8009c62:	2308      	movs	r3, #8
 8009c64:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8009c68:	2331      	movs	r3, #49	@ 0x31
 8009c6a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009c6e:	f107 0310 	add.w	r3, r7, #16
 8009c72:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009c76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009c7e:	f107 030f 	add.w	r3, r7, #15
 8009c82:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009c86:	2301      	movs	r3, #1
 8009c88:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009c8c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c90:	2100      	movs	r1, #0
 8009c92:	4618      	mov	r0, r3
 8009c94:	f000 faa8 	bl	800a1e8 <hci_send_req>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	da01      	bge.n	8009ca2 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8009c9e:	23ff      	movs	r3, #255	@ 0xff
 8009ca0:	e004      	b.n	8009cac <hci_le_set_default_phy+0xf0>
  return status;
 8009ca2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ca6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009caa:	781b      	ldrb	r3, [r3, #0]
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd90      	pop	{r4, r7, pc}

08009cb6 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b084      	sub	sp, #16
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	60f8      	str	r0, [r7, #12]
 8009cbe:	60b9      	str	r1, [r7, #8]
 8009cc0:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	68b9      	ldr	r1, [r7, #8]
 8009cc6:	68f8      	ldr	r0, [r7, #12]
 8009cc8:	f004 fe99 	bl	800e9fe <memcpy>
 8009ccc:	4603      	mov	r3, r0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b084      	sub	sp, #16
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	60f8      	str	r0, [r7, #12]
 8009cde:	60b9      	str	r1, [r7, #8]
 8009ce0:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	68b9      	ldr	r1, [r7, #8]
 8009ce6:	68f8      	ldr	r0, [r7, #12]
 8009ce8:	f004 fdf8 	bl	800e8dc <memset>
 8009cec:	4603      	mov	r3, r0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3710      	adds	r7, #16
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}

08009cf6 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8009cf6:	b480      	push	{r7}
 8009cf8:	af00      	add	r7, sp, #0
  return;
 8009cfa:	bf00      	nop
}
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8009d04:	b480      	push	{r7}
 8009d06:	af00      	add	r7, sp, #0
  return;
 8009d08:	bf00      	nop
}
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8009d12:	b480      	push	{r7}
 8009d14:	af00      	add	r7, sp, #0
  return;
 8009d16:	bf00      	nop
}
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8009d20:	b480      	push	{r7}
 8009d22:	af00      	add	r7, sp, #0
  return;
 8009d24:	bf00      	nop
}
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr

08009d2e <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8009d2e:	b480      	push	{r7}
 8009d30:	af00      	add	r7, sp, #0
  return;
 8009d32:	bf00      	nop
}
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	af00      	add	r7, sp, #0
  return;
 8009d40:	bf00      	nop
}
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr

08009d4a <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8009d4a:	b480      	push	{r7}
 8009d4c:	af00      	add	r7, sp, #0
  return;
 8009d4e:	bf00      	nop
}
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8009d58:	b480      	push	{r7}
 8009d5a:	af00      	add	r7, sp, #0
  return;
 8009d5c:	bf00      	nop
}
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8009d66:	b480      	push	{r7}
 8009d68:	af00      	add	r7, sp, #0
  return;
 8009d6a:	bf00      	nop
}
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8009d74:	b480      	push	{r7}
 8009d76:	af00      	add	r7, sp, #0
  return;
 8009d78:	bf00      	nop
}
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8009d82:	b480      	push	{r7}
 8009d84:	af00      	add	r7, sp, #0
  return;
 8009d86:	bf00      	nop
}
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8009d90:	b480      	push	{r7}
 8009d92:	af00      	add	r7, sp, #0
  return;
 8009d94:	bf00      	nop
}
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr

08009d9e <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8009d9e:	b480      	push	{r7}
 8009da0:	af00      	add	r7, sp, #0
  return;
 8009da2:	bf00      	nop
}
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8009dac:	b480      	push	{r7}
 8009dae:	af00      	add	r7, sp, #0
  return;
 8009db0:	bf00      	nop
}
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8009dba:	b480      	push	{r7}
 8009dbc:	af00      	add	r7, sp, #0
  return;
 8009dbe:	bf00      	nop
}
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr

08009dc8 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8009dc8:	b480      	push	{r7}
 8009dca:	af00      	add	r7, sp, #0
  return;
 8009dcc:	bf00      	nop
}
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr

08009dd6 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	af00      	add	r7, sp, #0
  return;
 8009dda:	bf00      	nop
}
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8009de8:	4b04      	ldr	r3, [pc, #16]	@ (8009dfc <SVCCTL_Init+0x18>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8009dee:	4b04      	ldr	r3, [pc, #16]	@ (8009e00 <SVCCTL_Init+0x1c>)
 8009df0:	2200      	movs	r2, #0
 8009df2:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8009df4:	f000 f806 	bl	8009e04 <SVCCTL_SvcInit>

  return;
 8009df8:	bf00      	nop
}
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	20000094 	.word	0x20000094
 8009e00:	200000b4 	.word	0x200000b4

08009e04 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	af00      	add	r7, sp, #0
  BAS_Init();
 8009e08:	f7ff ff75 	bl	8009cf6 <BAS_Init>

  BLS_Init();
 8009e0c:	f7ff ff7a 	bl	8009d04 <BLS_Init>

  CRS_STM_Init();
 8009e10:	f7ff ff7f 	bl	8009d12 <CRS_STM_Init>

  DIS_Init();
 8009e14:	f7ff ff84 	bl	8009d20 <DIS_Init>

  EDS_STM_Init();
 8009e18:	f7ff ff89 	bl	8009d2e <EDS_STM_Init>

  HIDS_Init();
 8009e1c:	f7ff ff8e 	bl	8009d3c <HIDS_Init>

  HRS_Init();
 8009e20:	f7ff ff93 	bl	8009d4a <HRS_Init>

  HTS_Init();
 8009e24:	f7ff ff98 	bl	8009d58 <HTS_Init>

  IAS_Init();
 8009e28:	f7ff ff9d 	bl	8009d66 <IAS_Init>

  LLS_Init();
 8009e2c:	f7ff ffa2 	bl	8009d74 <LLS_Init>

  TPS_Init();
 8009e30:	f7ff ffa7 	bl	8009d82 <TPS_Init>

  MOTENV_STM_Init();
 8009e34:	f7ff ffac 	bl	8009d90 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8009e38:	f7ff ffb1 	bl	8009d9e <P2PS_STM_Init>

  ZDD_STM_Init();
 8009e3c:	f7ff ffb6 	bl	8009dac <ZDD_STM_Init>

  OTAS_STM_Init();
 8009e40:	f7ff ffbb 	bl	8009dba <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8009e44:	f7ff ffc7 	bl	8009dd6 <BVOPUS_STM_Init>

  MESH_Init();
 8009e48:	f7ff ffbe 	bl	8009dc8 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8009e4c:	f003 fa90 	bl	800d370 <SVCCTL_InitCustomSvc>
  
  return;
 8009e50:	bf00      	nop
}
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8009e5c:	4b09      	ldr	r3, [pc, #36]	@ (8009e84 <SVCCTL_RegisterSvcHandler+0x30>)
 8009e5e:	7f1b      	ldrb	r3, [r3, #28]
 8009e60:	4619      	mov	r1, r3
 8009e62:	4a08      	ldr	r2, [pc, #32]	@ (8009e84 <SVCCTL_RegisterSvcHandler+0x30>)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8009e6a:	4b06      	ldr	r3, [pc, #24]	@ (8009e84 <SVCCTL_RegisterSvcHandler+0x30>)
 8009e6c:	7f1b      	ldrb	r3, [r3, #28]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	b2da      	uxtb	r2, r3
 8009e72:	4b04      	ldr	r3, [pc, #16]	@ (8009e84 <SVCCTL_RegisterSvcHandler+0x30>)
 8009e74:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8009e76:	bf00      	nop
}
 8009e78:	370c      	adds	r7, #12
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	20000094 	.word	0x20000094

08009e88 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b086      	sub	sp, #24
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	3301      	adds	r3, #1
 8009e94:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8009e96:	2300      	movs	r3, #0
 8009e98:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	2bff      	cmp	r3, #255	@ 0xff
 8009ea0:	d125      	bne.n	8009eee <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	3302      	adds	r3, #2
 8009ea6:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	881b      	ldrh	r3, [r3, #0]
 8009eac:	b29b      	uxth	r3, r3
 8009eae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009eb2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009eb6:	d118      	bne.n	8009eea <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009eb8:	2300      	movs	r3, #0
 8009eba:	757b      	strb	r3, [r7, #21]
 8009ebc:	e00d      	b.n	8009eda <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8009ebe:	7d7b      	ldrb	r3, [r7, #21]
 8009ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8009f2c <SVCCTL_UserEvtRx+0xa4>)
 8009ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	4798      	blx	r3
 8009eca:	4603      	mov	r3, r0
 8009ecc:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8009ece:	7dfb      	ldrb	r3, [r7, #23]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d108      	bne.n	8009ee6 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009ed4:	7d7b      	ldrb	r3, [r7, #21]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	757b      	strb	r3, [r7, #21]
 8009eda:	4b14      	ldr	r3, [pc, #80]	@ (8009f2c <SVCCTL_UserEvtRx+0xa4>)
 8009edc:	7f1b      	ldrb	r3, [r3, #28]
 8009ede:	7d7a      	ldrb	r2, [r7, #21]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d3ec      	bcc.n	8009ebe <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8009ee4:	e002      	b.n	8009eec <SVCCTL_UserEvtRx+0x64>
              break;
 8009ee6:	bf00      	nop
          break;
 8009ee8:	e000      	b.n	8009eec <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8009eea:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8009eec:	e000      	b.n	8009ef0 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8009eee:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8009ef0:	7dfb      	ldrb	r3, [r7, #23]
 8009ef2:	2b02      	cmp	r3, #2
 8009ef4:	d00f      	beq.n	8009f16 <SVCCTL_UserEvtRx+0x8e>
 8009ef6:	2b02      	cmp	r3, #2
 8009ef8:	dc10      	bgt.n	8009f1c <SVCCTL_UserEvtRx+0x94>
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d002      	beq.n	8009f04 <SVCCTL_UserEvtRx+0x7c>
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d006      	beq.n	8009f10 <SVCCTL_UserEvtRx+0x88>
 8009f02:	e00b      	b.n	8009f1c <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f001 fe7f 	bl	800bc08 <SVCCTL_App_Notification>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	75bb      	strb	r3, [r7, #22]
      break;
 8009f0e:	e008      	b.n	8009f22 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009f10:	2301      	movs	r3, #1
 8009f12:	75bb      	strb	r3, [r7, #22]
      break;
 8009f14:	e005      	b.n	8009f22 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8009f16:	2300      	movs	r3, #0
 8009f18:	75bb      	strb	r3, [r7, #22]
      break;
 8009f1a:	e002      	b.n	8009f22 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	75bb      	strb	r3, [r7, #22]
      break;
 8009f20:	bf00      	nop
  }

  return (return_status);
 8009f22:	7dbb      	ldrb	r3, [r7, #22]
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3718      	adds	r7, #24
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	20000094 	.word	0x20000094

08009f30 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b088      	sub	sp, #32
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009f38:	f107 030c 	add.w	r3, r7, #12
 8009f3c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	2137      	movs	r1, #55	@ 0x37
 8009f48:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8009f4c:	f000 fae8 	bl	800a520 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	330b      	adds	r3, #11
 8009f54:	78db      	ldrb	r3, [r3, #3]
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3720      	adds	r7, #32
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}

08009f5e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8009f5e:	b580      	push	{r7, lr}
 8009f60:	b088      	sub	sp, #32
 8009f62:	af00      	add	r7, sp, #0
 8009f64:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009f66:	f107 030c 	add.w	r3, r7, #12
 8009f6a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	210f      	movs	r1, #15
 8009f76:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8009f7a:	f000 fad1 	bl	800a520 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009f7e:	69fb      	ldr	r3, [r7, #28]
 8009f80:	330b      	adds	r3, #11
 8009f82:	78db      	ldrb	r3, [r3, #3]
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3720      	adds	r7, #32
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b088      	sub	sp, #32
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009f94:	f107 030c 	add.w	r3, r7, #12
 8009f98:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8009f9a:	69fb      	ldr	r3, [r7, #28]
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	2110      	movs	r1, #16
 8009fa0:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8009fa4:	f000 fabc 	bl	800a520 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	330b      	adds	r3, #11
 8009fac:	78db      	ldrb	r3, [r3, #3]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3720      	adds	r7, #32
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
	...

08009fb8 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b08b      	sub	sp, #44	@ 0x2c
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009fe0:	4b4a      	ldr	r3, [pc, #296]	@ (800a10c <SHCI_GetWirelessFwInfo+0x154>)
 8009fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009fe8:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8009ff2:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a44      	ldr	r2, [pc, #272]	@ (800a110 <SHCI_GetWirelessFwInfo+0x158>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d10f      	bne.n	800a024 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	695b      	ldr	r3, [r3, #20]
 800a008:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	699b      	ldr	r3, [r3, #24]
 800a00e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	69db      	ldr	r3, [r3, #28]
 800a014:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	617b      	str	r3, [r7, #20]
 800a022:	e01a      	b.n	800a05a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a02c:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800a030:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	691b      	ldr	r3, [r3, #16]
 800a038:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	695b      	ldr	r3, [r3, #20]
 800a040:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	699b      	ldr	r3, [r3, #24]
 800a048:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800a05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05c:	0e1b      	lsrs	r3, r3, #24
 800a05e:	b2da      	uxtb	r2, r3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800a064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a066:	0c1b      	lsrs	r3, r3, #16
 800a068:	b2da      	uxtb	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a070:	0a1b      	lsrs	r3, r3, #8
 800a072:	b2da      	uxtb	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	091b      	lsrs	r3, r3, #4
 800a07c:	b2db      	uxtb	r3, r3
 800a07e:	f003 030f 	and.w	r3, r3, #15
 800a082:	b2da      	uxtb	r2, r3
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800a088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	f003 030f 	and.w	r3, r3, #15
 800a090:	b2da      	uxtb	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a096:	6a3b      	ldr	r3, [r7, #32]
 800a098:	0e1b      	lsrs	r3, r3, #24
 800a09a:	b2da      	uxtb	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a0a0:	6a3b      	ldr	r3, [r7, #32]
 800a0a2:	0c1b      	lsrs	r3, r3, #16
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800a0aa:	6a3b      	ldr	r3, [r7, #32]
 800a0ac:	0a1b      	lsrs	r3, r3, #8
 800a0ae:	b2da      	uxtb	r2, r3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a0b4:	6a3b      	ldr	r3, [r7, #32]
 800a0b6:	b2da      	uxtb	r2, r3
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	b2da      	uxtb	r2, r3
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800a0c4:	69bb      	ldr	r3, [r7, #24]
 800a0c6:	0e1b      	lsrs	r3, r3, #24
 800a0c8:	b2da      	uxtb	r2, r3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	0c1b      	lsrs	r3, r3, #16
 800a0d2:	b2da      	uxtb	r2, r3
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a0d8:	69bb      	ldr	r3, [r7, #24]
 800a0da:	0a1b      	lsrs	r3, r3, #8
 800a0dc:	b2da      	uxtb	r2, r3
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	0e1b      	lsrs	r3, r3, #24
 800a0e6:	b2da      	uxtb	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	0c1b      	lsrs	r3, r3, #16
 800a0f0:	b2da      	uxtb	r2, r3
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	b2da      	uxtb	r2, r3
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800a0fe:	2300      	movs	r3, #0
}
 800a100:	4618      	mov	r0, r3
 800a102:	372c      	adds	r7, #44	@ 0x2c
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	58004000 	.word	0x58004000
 800a110:	a94656b9 	.word	0xa94656b9

0800a114 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	4a08      	ldr	r2, [pc, #32]	@ (800a144 <hci_init+0x30>)
 800a124:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800a126:	4a08      	ldr	r2, [pc, #32]	@ (800a148 <hci_init+0x34>)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800a12c:	4806      	ldr	r0, [pc, #24]	@ (800a148 <hci_init+0x34>)
 800a12e:	f000 f979 	bl	800a424 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4618      	mov	r0, r3
 800a138:	f000 f8da 	bl	800a2f0 <TlInit>

  return;
 800a13c:	bf00      	nop
}
 800a13e:	3708      	adds	r7, #8
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}
 800a144:	200003f8 	.word	0x200003f8
 800a148:	200003d0 	.word	0x200003d0

0800a14c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a152:	4822      	ldr	r0, [pc, #136]	@ (800a1dc <hci_user_evt_proc+0x90>)
 800a154:	f000 fe1c 	bl	800ad90 <LST_is_empty>
 800a158:	4603      	mov	r3, r0
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d12b      	bne.n	800a1b6 <hci_user_evt_proc+0x6a>
 800a15e:	4b20      	ldr	r3, [pc, #128]	@ (800a1e0 <hci_user_evt_proc+0x94>)
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d027      	beq.n	800a1b6 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a166:	f107 030c 	add.w	r3, r7, #12
 800a16a:	4619      	mov	r1, r3
 800a16c:	481b      	ldr	r0, [pc, #108]	@ (800a1dc <hci_user_evt_proc+0x90>)
 800a16e:	f000 fe9e 	bl	800aeae <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800a172:	4b1c      	ldr	r3, [pc, #112]	@ (800a1e4 <hci_user_evt_proc+0x98>)
 800a174:	69db      	ldr	r3, [r3, #28]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00c      	beq.n	800a194 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800a17e:	2301      	movs	r3, #1
 800a180:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a182:	4b18      	ldr	r3, [pc, #96]	@ (800a1e4 <hci_user_evt_proc+0x98>)
 800a184:	69db      	ldr	r3, [r3, #28]
 800a186:	1d3a      	adds	r2, r7, #4
 800a188:	4610      	mov	r0, r2
 800a18a:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800a18c:	793a      	ldrb	r2, [r7, #4]
 800a18e:	4b14      	ldr	r3, [pc, #80]	@ (800a1e0 <hci_user_evt_proc+0x94>)
 800a190:	701a      	strb	r2, [r3, #0]
 800a192:	e002      	b.n	800a19a <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800a194:	4b12      	ldr	r3, [pc, #72]	@ (800a1e0 <hci_user_evt_proc+0x94>)
 800a196:	2201      	movs	r2, #1
 800a198:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800a19a:	4b11      	ldr	r3, [pc, #68]	@ (800a1e0 <hci_user_evt_proc+0x94>)
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d004      	beq.n	800a1ac <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f000 fc11 	bl	800a9cc <TL_MM_EvtDone>
 800a1aa:	e004      	b.n	800a1b6 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	480a      	ldr	r0, [pc, #40]	@ (800a1dc <hci_user_evt_proc+0x90>)
 800a1b2:	f000 fe0f 	bl	800add4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a1b6:	4809      	ldr	r0, [pc, #36]	@ (800a1dc <hci_user_evt_proc+0x90>)
 800a1b8:	f000 fdea 	bl	800ad90 <LST_is_empty>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d107      	bne.n	800a1d2 <hci_user_evt_proc+0x86>
 800a1c2:	4b07      	ldr	r3, [pc, #28]	@ (800a1e0 <hci_user_evt_proc+0x94>)
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d003      	beq.n	800a1d2 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800a1ca:	4804      	ldr	r0, [pc, #16]	@ (800a1dc <hci_user_evt_proc+0x90>)
 800a1cc:	f002 fbea 	bl	800c9a4 <hci_notify_asynch_evt>
  }


  return;
 800a1d0:	bf00      	nop
 800a1d2:	bf00      	nop
}
 800a1d4:	3710      	adds	r7, #16
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	200000bc 	.word	0x200000bc
 800a1e0:	200000c8 	.word	0x200000c8
 800a1e4:	200003d0 	.word	0x200003d0

0800a1e8 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b088      	sub	sp, #32
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	f000 f8d1 	bl	800a39c <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	885b      	ldrh	r3, [r3, #2]
 800a202:	b21b      	sxth	r3, r3
 800a204:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a208:	b21a      	sxth	r2, r3
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	881b      	ldrh	r3, [r3, #0]
 800a20e:	b21b      	sxth	r3, r3
 800a210:	029b      	lsls	r3, r3, #10
 800a212:	b21b      	sxth	r3, r3
 800a214:	4313      	orrs	r3, r2
 800a216:	b21b      	sxth	r3, r3
 800a218:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800a21a:	4b33      	ldr	r3, [pc, #204]	@ (800a2e8 <hci_send_req+0x100>)
 800a21c:	2201      	movs	r2, #1
 800a21e:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	68db      	ldr	r3, [r3, #12]
 800a224:	b2d9      	uxtb	r1, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	689a      	ldr	r2, [r3, #8]
 800a22a:	8bbb      	ldrh	r3, [r7, #28]
 800a22c:	4618      	mov	r0, r3
 800a22e:	f000 f88f 	bl	800a350 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800a232:	e04e      	b.n	800a2d2 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800a234:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800a238:	f002 fbcb 	bl	800c9d2 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800a23c:	e043      	b.n	800a2c6 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800a23e:	f107 030c 	add.w	r3, r7, #12
 800a242:	4619      	mov	r1, r3
 800a244:	4829      	ldr	r0, [pc, #164]	@ (800a2ec <hci_send_req+0x104>)
 800a246:	f000 fe32 	bl	800aeae <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	7a5b      	ldrb	r3, [r3, #9]
 800a24e:	2b0f      	cmp	r3, #15
 800a250:	d114      	bne.n	800a27c <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	330b      	adds	r3, #11
 800a256:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	885b      	ldrh	r3, [r3, #2]
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	8bba      	ldrh	r2, [r7, #28]
 800a260:	429a      	cmp	r2, r3
 800a262:	d104      	bne.n	800a26e <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	7812      	ldrb	r2, [r2, #0]
 800a26c:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	785b      	ldrb	r3, [r3, #1]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d027      	beq.n	800a2c6 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800a276:	2301      	movs	r3, #1
 800a278:	77fb      	strb	r3, [r7, #31]
 800a27a:	e024      	b.n	800a2c6 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	330b      	adds	r3, #11
 800a280:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800a282:	69bb      	ldr	r3, [r7, #24]
 800a284:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a288:	b29b      	uxth	r3, r3
 800a28a:	8bba      	ldrh	r2, [r7, #28]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d114      	bne.n	800a2ba <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	7a9b      	ldrb	r3, [r3, #10]
 800a294:	3b03      	subs	r3, #3
 800a296:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	695a      	ldr	r2, [r3, #20]
 800a29c:	7dfb      	ldrb	r3, [r7, #23]
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	bfa8      	it	ge
 800a2a2:	461a      	movge	r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6918      	ldr	r0, [r3, #16]
 800a2ac:	69bb      	ldr	r3, [r7, #24]
 800a2ae:	1cd9      	adds	r1, r3, #3
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	695b      	ldr	r3, [r3, #20]
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	f004 fba2 	bl	800e9fe <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d001      	beq.n	800a2c6 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800a2c6:	4809      	ldr	r0, [pc, #36]	@ (800a2ec <hci_send_req+0x104>)
 800a2c8:	f000 fd62 	bl	800ad90 <LST_is_empty>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d0b5      	beq.n	800a23e <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800a2d2:	7ffb      	ldrb	r3, [r7, #31]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d0ad      	beq.n	800a234 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800a2d8:	2001      	movs	r0, #1
 800a2da:	f000 f85f 	bl	800a39c <NotifyCmdStatus>

  return 0;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3720      	adds	r7, #32
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	200003fc 	.word	0x200003fc
 800a2ec:	200003f0 	.word	0x200003f0

0800a2f0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b086      	sub	sp, #24
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800a2f8:	480f      	ldr	r0, [pc, #60]	@ (800a338 <TlInit+0x48>)
 800a2fa:	f000 fd39 	bl	800ad70 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800a2fe:	4a0f      	ldr	r2, [pc, #60]	@ (800a33c <TlInit+0x4c>)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800a304:	480e      	ldr	r0, [pc, #56]	@ (800a340 <TlInit+0x50>)
 800a306:	f000 fd33 	bl	800ad70 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800a30a:	4b0e      	ldr	r3, [pc, #56]	@ (800a344 <TlInit+0x54>)
 800a30c:	2201      	movs	r2, #1
 800a30e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800a310:	4b0d      	ldr	r3, [pc, #52]	@ (800a348 <TlInit+0x58>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00a      	beq.n	800a32e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800a31c:	4b0b      	ldr	r3, [pc, #44]	@ (800a34c <TlInit+0x5c>)
 800a31e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800a320:	4b09      	ldr	r3, [pc, #36]	@ (800a348 <TlInit+0x58>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f107 0208 	add.w	r2, r7, #8
 800a328:	4610      	mov	r0, r2
 800a32a:	4798      	blx	r3
  }

  return;
 800a32c:	bf00      	nop
 800a32e:	bf00      	nop
}
 800a330:	3718      	adds	r7, #24
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	200003f0 	.word	0x200003f0
 800a33c:	200000c4 	.word	0x200000c4
 800a340:	200000bc 	.word	0x200000bc
 800a344:	200000c8 	.word	0x200000c8
 800a348:	200003d0 	.word	0x200003d0
 800a34c:	0800a3dd 	.word	0x0800a3dd

0800a350 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	4603      	mov	r3, r0
 800a358:	603a      	str	r2, [r7, #0]
 800a35a:	80fb      	strh	r3, [r7, #6]
 800a35c:	460b      	mov	r3, r1
 800a35e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800a360:	4b0c      	ldr	r3, [pc, #48]	@ (800a394 <SendCmd+0x44>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	88fa      	ldrh	r2, [r7, #6]
 800a366:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800a36a:	4b0a      	ldr	r3, [pc, #40]	@ (800a394 <SendCmd+0x44>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	797a      	ldrb	r2, [r7, #5]
 800a370:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800a372:	4b08      	ldr	r3, [pc, #32]	@ (800a394 <SendCmd+0x44>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	330c      	adds	r3, #12
 800a378:	797a      	ldrb	r2, [r7, #5]
 800a37a:	6839      	ldr	r1, [r7, #0]
 800a37c:	4618      	mov	r0, r3
 800a37e:	f004 fb3e 	bl	800e9fe <memcpy>

  hciContext.io.Send(0,0);
 800a382:	4b05      	ldr	r3, [pc, #20]	@ (800a398 <SendCmd+0x48>)
 800a384:	691b      	ldr	r3, [r3, #16]
 800a386:	2100      	movs	r1, #0
 800a388:	2000      	movs	r0, #0
 800a38a:	4798      	blx	r3

  return;
 800a38c:	bf00      	nop
}
 800a38e:	3708      	adds	r7, #8
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	200000c4 	.word	0x200000c4
 800a398:	200003d0 	.word	0x200003d0

0800a39c <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800a3a6:	79fb      	ldrb	r3, [r7, #7]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d108      	bne.n	800a3be <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800a3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d8 <NotifyCmdStatus+0x3c>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00d      	beq.n	800a3d0 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800a3b4:	4b08      	ldr	r3, [pc, #32]	@ (800a3d8 <NotifyCmdStatus+0x3c>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800a3bc:	e008      	b.n	800a3d0 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800a3be:	4b06      	ldr	r3, [pc, #24]	@ (800a3d8 <NotifyCmdStatus+0x3c>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d004      	beq.n	800a3d0 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800a3c6:	4b04      	ldr	r3, [pc, #16]	@ (800a3d8 <NotifyCmdStatus+0x3c>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	2001      	movs	r0, #1
 800a3cc:	4798      	blx	r3
  return;
 800a3ce:	bf00      	nop
 800a3d0:	bf00      	nop
}
 800a3d2:	3708      	adds	r7, #8
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	200003f8 	.word	0x200003f8

0800a3dc <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	7a5b      	ldrb	r3, [r3, #9]
 800a3e8:	2b0f      	cmp	r3, #15
 800a3ea:	d003      	beq.n	800a3f4 <TlEvtReceived+0x18>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	7a5b      	ldrb	r3, [r3, #9]
 800a3f0:	2b0e      	cmp	r3, #14
 800a3f2:	d107      	bne.n	800a404 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800a3f4:	6879      	ldr	r1, [r7, #4]
 800a3f6:	4809      	ldr	r0, [pc, #36]	@ (800a41c <TlEvtReceived+0x40>)
 800a3f8:	f000 fd12 	bl	800ae20 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	f002 fadd 	bl	800c9bc <hci_cmd_resp_release>
 800a402:	e006      	b.n	800a412 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800a404:	6879      	ldr	r1, [r7, #4]
 800a406:	4806      	ldr	r0, [pc, #24]	@ (800a420 <TlEvtReceived+0x44>)
 800a408:	f000 fd0a 	bl	800ae20 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a40c:	4804      	ldr	r0, [pc, #16]	@ (800a420 <TlEvtReceived+0x44>)
 800a40e:	f002 fac9 	bl	800c9a4 <hci_notify_asynch_evt>
  }

  return;
 800a412:	bf00      	nop
}
 800a414:	3708      	adds	r7, #8
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	200003f0 	.word	0x200003f0
 800a420:	200000bc 	.word	0x200000bc

0800a424 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a05      	ldr	r2, [pc, #20]	@ (800a444 <hci_register_io_bus+0x20>)
 800a430:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a04      	ldr	r2, [pc, #16]	@ (800a448 <hci_register_io_bus+0x24>)
 800a436:	611a      	str	r2, [r3, #16]

  return;
 800a438:	bf00      	nop
}
 800a43a:	370c      	adds	r7, #12
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr
 800a444:	0800a73d 	.word	0x0800a73d
 800a448:	0800a7a5 	.word	0x0800a7a5

0800a44c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	4a08      	ldr	r2, [pc, #32]	@ (800a47c <shci_init+0x30>)
 800a45c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800a45e:	4a08      	ldr	r2, [pc, #32]	@ (800a480 <shci_init+0x34>)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800a464:	4806      	ldr	r0, [pc, #24]	@ (800a480 <shci_init+0x34>)
 800a466:	f000 f915 	bl	800a694 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	4618      	mov	r0, r3
 800a470:	f000 f898 	bl	800a5a4 <TlInit>

  return;
 800a474:	bf00      	nop
}
 800a476:	3708      	adds	r7, #8
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	20000420 	.word	0x20000420
 800a480:	20000400 	.word	0x20000400

0800a484 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b084      	sub	sp, #16
 800a488:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a48a:	4822      	ldr	r0, [pc, #136]	@ (800a514 <shci_user_evt_proc+0x90>)
 800a48c:	f000 fc80 	bl	800ad90 <LST_is_empty>
 800a490:	4603      	mov	r3, r0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d12b      	bne.n	800a4ee <shci_user_evt_proc+0x6a>
 800a496:	4b20      	ldr	r3, [pc, #128]	@ (800a518 <shci_user_evt_proc+0x94>)
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d027      	beq.n	800a4ee <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a49e:	f107 030c 	add.w	r3, r7, #12
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	481b      	ldr	r0, [pc, #108]	@ (800a514 <shci_user_evt_proc+0x90>)
 800a4a6:	f000 fd02 	bl	800aeae <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800a4aa:	4b1c      	ldr	r3, [pc, #112]	@ (800a51c <shci_user_evt_proc+0x98>)
 800a4ac:	69db      	ldr	r3, [r3, #28]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d00c      	beq.n	800a4cc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a4ba:	4b18      	ldr	r3, [pc, #96]	@ (800a51c <shci_user_evt_proc+0x98>)
 800a4bc:	69db      	ldr	r3, [r3, #28]
 800a4be:	1d3a      	adds	r2, r7, #4
 800a4c0:	4610      	mov	r0, r2
 800a4c2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800a4c4:	793a      	ldrb	r2, [r7, #4]
 800a4c6:	4b14      	ldr	r3, [pc, #80]	@ (800a518 <shci_user_evt_proc+0x94>)
 800a4c8:	701a      	strb	r2, [r3, #0]
 800a4ca:	e002      	b.n	800a4d2 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a4cc:	4b12      	ldr	r3, [pc, #72]	@ (800a518 <shci_user_evt_proc+0x94>)
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800a4d2:	4b11      	ldr	r3, [pc, #68]	@ (800a518 <shci_user_evt_proc+0x94>)
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d004      	beq.n	800a4e4 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 fa75 	bl	800a9cc <TL_MM_EvtDone>
 800a4e2:	e004      	b.n	800a4ee <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	480a      	ldr	r0, [pc, #40]	@ (800a514 <shci_user_evt_proc+0x90>)
 800a4ea:	f000 fc73 	bl	800add4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a4ee:	4809      	ldr	r0, [pc, #36]	@ (800a514 <shci_user_evt_proc+0x90>)
 800a4f0:	f000 fc4e 	bl	800ad90 <LST_is_empty>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d107      	bne.n	800a50a <shci_user_evt_proc+0x86>
 800a4fa:	4b07      	ldr	r3, [pc, #28]	@ (800a518 <shci_user_evt_proc+0x94>)
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d003      	beq.n	800a50a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800a502:	4804      	ldr	r0, [pc, #16]	@ (800a514 <shci_user_evt_proc+0x90>)
 800a504:	f7f6 ffec 	bl	80014e0 <shci_notify_asynch_evt>
  }


  return;
 800a508:	bf00      	nop
 800a50a:	bf00      	nop
}
 800a50c:	3710      	adds	r7, #16
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	200000cc 	.word	0x200000cc
 800a518:	200000dc 	.word	0x200000dc
 800a51c:	20000400 	.word	0x20000400

0800a520 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
 800a526:	60ba      	str	r2, [r7, #8]
 800a528:	607b      	str	r3, [r7, #4]
 800a52a:	4603      	mov	r3, r0
 800a52c:	81fb      	strh	r3, [r7, #14]
 800a52e:	460b      	mov	r3, r1
 800a530:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800a532:	2000      	movs	r0, #0
 800a534:	f000 f868 	bl	800a608 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800a538:	4b17      	ldr	r3, [pc, #92]	@ (800a598 <shci_send+0x78>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	89fa      	ldrh	r2, [r7, #14]
 800a53e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800a542:	4b15      	ldr	r3, [pc, #84]	@ (800a598 <shci_send+0x78>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	7b7a      	ldrb	r2, [r7, #13]
 800a548:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800a54a:	4b13      	ldr	r3, [pc, #76]	@ (800a598 <shci_send+0x78>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	330c      	adds	r3, #12
 800a550:	7b7a      	ldrb	r2, [r7, #13]
 800a552:	68b9      	ldr	r1, [r7, #8]
 800a554:	4618      	mov	r0, r3
 800a556:	f004 fa52 	bl	800e9fe <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800a55a:	4b10      	ldr	r3, [pc, #64]	@ (800a59c <shci_send+0x7c>)
 800a55c:	2201      	movs	r2, #1
 800a55e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800a560:	4b0f      	ldr	r3, [pc, #60]	@ (800a5a0 <shci_send+0x80>)
 800a562:	691b      	ldr	r3, [r3, #16]
 800a564:	2100      	movs	r1, #0
 800a566:	2000      	movs	r0, #0
 800a568:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800a56a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800a56e:	f7f6 ffce 	bl	800150e <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f103 0008 	add.w	r0, r3, #8
 800a578:	4b07      	ldr	r3, [pc, #28]	@ (800a598 <shci_send+0x78>)
 800a57a:	6819      	ldr	r1, [r3, #0]
 800a57c:	4b06      	ldr	r3, [pc, #24]	@ (800a598 <shci_send+0x78>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	789b      	ldrb	r3, [r3, #2]
 800a582:	3303      	adds	r3, #3
 800a584:	461a      	mov	r2, r3
 800a586:	f004 fa3a 	bl	800e9fe <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a58a:	2001      	movs	r0, #1
 800a58c:	f000 f83c 	bl	800a608 <Cmd_SetStatus>

  return;
 800a590:	bf00      	nop
}
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	200000d8 	.word	0x200000d8
 800a59c:	20000424 	.word	0x20000424
 800a5a0:	20000400 	.word	0x20000400

0800a5a4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800a5ac:	4a10      	ldr	r2, [pc, #64]	@ (800a5f0 <TlInit+0x4c>)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800a5b2:	4810      	ldr	r0, [pc, #64]	@ (800a5f4 <TlInit+0x50>)
 800a5b4:	f000 fbdc 	bl	800ad70 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a5b8:	2001      	movs	r0, #1
 800a5ba:	f000 f825 	bl	800a608 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a5be:	4b0e      	ldr	r3, [pc, #56]	@ (800a5f8 <TlInit+0x54>)
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800a5c4:	4b0d      	ldr	r3, [pc, #52]	@ (800a5fc <TlInit+0x58>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d00c      	beq.n	800a5e6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800a5d0:	4b0b      	ldr	r3, [pc, #44]	@ (800a600 <TlInit+0x5c>)
 800a5d2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800a5d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a604 <TlInit+0x60>)
 800a5d6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800a5d8:	4b08      	ldr	r3, [pc, #32]	@ (800a5fc <TlInit+0x58>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f107 020c 	add.w	r2, r7, #12
 800a5e0:	4610      	mov	r0, r2
 800a5e2:	4798      	blx	r3
  }

  return;
 800a5e4:	bf00      	nop
 800a5e6:	bf00      	nop
}
 800a5e8:	3718      	adds	r7, #24
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	200000d8 	.word	0x200000d8
 800a5f4:	200000cc 	.word	0x200000cc
 800a5f8:	200000dc 	.word	0x200000dc
 800a5fc:	20000400 	.word	0x20000400
 800a600:	0800a659 	.word	0x0800a659
 800a604:	0800a671 	.word	0x0800a671

0800a608 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b082      	sub	sp, #8
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	4603      	mov	r3, r0
 800a610:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800a612:	79fb      	ldrb	r3, [r7, #7]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d10b      	bne.n	800a630 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800a618:	4b0d      	ldr	r3, [pc, #52]	@ (800a650 <Cmd_SetStatus+0x48>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d003      	beq.n	800a628 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800a620:	4b0b      	ldr	r3, [pc, #44]	@ (800a650 <Cmd_SetStatus+0x48>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	2000      	movs	r0, #0
 800a626:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800a628:	4b0a      	ldr	r3, [pc, #40]	@ (800a654 <Cmd_SetStatus+0x4c>)
 800a62a:	2200      	movs	r2, #0
 800a62c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800a62e:	e00b      	b.n	800a648 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800a630:	4b08      	ldr	r3, [pc, #32]	@ (800a654 <Cmd_SetStatus+0x4c>)
 800a632:	2201      	movs	r2, #1
 800a634:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800a636:	4b06      	ldr	r3, [pc, #24]	@ (800a650 <Cmd_SetStatus+0x48>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d004      	beq.n	800a648 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800a63e:	4b04      	ldr	r3, [pc, #16]	@ (800a650 <Cmd_SetStatus+0x48>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	2001      	movs	r0, #1
 800a644:	4798      	blx	r3
  return;
 800a646:	bf00      	nop
 800a648:	bf00      	nop
}
 800a64a:	3708      	adds	r7, #8
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	20000420 	.word	0x20000420
 800a654:	200000d4 	.word	0x200000d4

0800a658 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800a660:	2000      	movs	r0, #0
 800a662:	f7f6 ff49 	bl	80014f8 <shci_cmd_resp_release>

  return;
 800a666:	bf00      	nop
}
 800a668:	3708      	adds	r7, #8
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}
	...

0800a670 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800a678:	6879      	ldr	r1, [r7, #4]
 800a67a:	4805      	ldr	r0, [pc, #20]	@ (800a690 <TlUserEvtReceived+0x20>)
 800a67c:	f000 fbd0 	bl	800ae20 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a680:	4803      	ldr	r0, [pc, #12]	@ (800a690 <TlUserEvtReceived+0x20>)
 800a682:	f7f6 ff2d 	bl	80014e0 <shci_notify_asynch_evt>

  return;
 800a686:	bf00      	nop
}
 800a688:	3708      	adds	r7, #8
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	200000cc 	.word	0x200000cc

0800a694 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a05      	ldr	r2, [pc, #20]	@ (800a6b4 <shci_register_io_bus+0x20>)
 800a6a0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4a04      	ldr	r2, [pc, #16]	@ (800a6b8 <shci_register_io_bus+0x24>)
 800a6a6:	611a      	str	r2, [r3, #16]

  return;
 800a6a8:	bf00      	nop
}
 800a6aa:	370c      	adds	r7, #12
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	0800a859 	.word	0x0800a859
 800a6b8:	0800a8ad 	.word	0x0800a8ad

0800a6bc <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800a6c0:	f003 fa7a 	bl	800dbb8 <HW_IPCC_Enable>

  return;
 800a6c4:	bf00      	nop
}
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <TL_Init>:


void TL_Init( void )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a6cc:	4b10      	ldr	r3, [pc, #64]	@ (800a710 <TL_Init+0x48>)
 800a6ce:	4a11      	ldr	r2, [pc, #68]	@ (800a714 <TL_Init+0x4c>)
 800a6d0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a6d2:	4b0f      	ldr	r3, [pc, #60]	@ (800a710 <TL_Init+0x48>)
 800a6d4:	4a10      	ldr	r2, [pc, #64]	@ (800a718 <TL_Init+0x50>)
 800a6d6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a6d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a710 <TL_Init+0x48>)
 800a6da:	4a10      	ldr	r2, [pc, #64]	@ (800a71c <TL_Init+0x54>)
 800a6dc:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a6de:	4b0c      	ldr	r3, [pc, #48]	@ (800a710 <TL_Init+0x48>)
 800a6e0:	4a0f      	ldr	r2, [pc, #60]	@ (800a720 <TL_Init+0x58>)
 800a6e2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a6e4:	4b0a      	ldr	r3, [pc, #40]	@ (800a710 <TL_Init+0x48>)
 800a6e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a724 <TL_Init+0x5c>)
 800a6e8:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a6ea:	4b09      	ldr	r3, [pc, #36]	@ (800a710 <TL_Init+0x48>)
 800a6ec:	4a0e      	ldr	r2, [pc, #56]	@ (800a728 <TL_Init+0x60>)
 800a6ee:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a6f0:	4b07      	ldr	r3, [pc, #28]	@ (800a710 <TL_Init+0x48>)
 800a6f2:	4a0e      	ldr	r2, [pc, #56]	@ (800a72c <TL_Init+0x64>)
 800a6f4:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a6f6:	4b06      	ldr	r3, [pc, #24]	@ (800a710 <TL_Init+0x48>)
 800a6f8:	4a0d      	ldr	r2, [pc, #52]	@ (800a730 <TL_Init+0x68>)
 800a6fa:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a6fc:	4b04      	ldr	r3, [pc, #16]	@ (800a710 <TL_Init+0x48>)
 800a6fe:	4a0d      	ldr	r2, [pc, #52]	@ (800a734 <TL_Init+0x6c>)
 800a700:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a702:	4b03      	ldr	r3, [pc, #12]	@ (800a710 <TL_Init+0x48>)
 800a704:	4a0c      	ldr	r2, [pc, #48]	@ (800a738 <TL_Init+0x70>)
 800a706:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a708:	f003 fa6a 	bl	800dbe0 <HW_IPCC_Init>

  return;
 800a70c:	bf00      	nop
}
 800a70e:	bd80      	pop	{r7, pc}
 800a710:	20030000 	.word	0x20030000
 800a714:	20030028 	.word	0x20030028
 800a718:	20030048 	.word	0x20030048
 800a71c:	20030058 	.word	0x20030058
 800a720:	20030068 	.word	0x20030068
 800a724:	20030070 	.word	0x20030070
 800a728:	20030078 	.word	0x20030078
 800a72c:	20030080 	.word	0x20030080
 800a730:	2003009c 	.word	0x2003009c
 800a734:	200300a0 	.word	0x200300a0
 800a738:	200300ac 	.word	0x200300ac

0800a73c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800a748:	4811      	ldr	r0, [pc, #68]	@ (800a790 <TL_BLE_Init+0x54>)
 800a74a:	f000 fb11 	bl	800ad70 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800a74e:	4b11      	ldr	r3, [pc, #68]	@ (800a794 <TL_BLE_Init+0x58>)
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	689a      	ldr	r2, [r3, #8]
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	68da      	ldr	r2, [r3, #12]
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	4a0c      	ldr	r2, [pc, #48]	@ (800a798 <TL_BLE_Init+0x5c>)
 800a768:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	4a08      	ldr	r2, [pc, #32]	@ (800a790 <TL_BLE_Init+0x54>)
 800a76e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800a770:	f003 fa4c 	bl	800dc0c <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	4a08      	ldr	r2, [pc, #32]	@ (800a79c <TL_BLE_Init+0x60>)
 800a77a:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	685b      	ldr	r3, [r3, #4]
 800a780:	4a07      	ldr	r2, [pc, #28]	@ (800a7a0 <TL_BLE_Init+0x64>)
 800a782:	6013      	str	r3, [r2, #0]

  return 0;
 800a784:	2300      	movs	r3, #0
}
 800a786:	4618      	mov	r0, r3
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	200300c8 	.word	0x200300c8
 800a794:	20030000 	.word	0x20030000
 800a798:	20030a58 	.word	0x20030a58
 800a79c:	20000430 	.word	0x20000430
 800a7a0:	20000434 	.word	0x20000434

0800a7a4 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800a7b0:	4b09      	ldr	r3, [pc, #36]	@ (800a7d8 <TL_BLE_SendCmd+0x34>)
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800a7ba:	4b07      	ldr	r3, [pc, #28]	@ (800a7d8 <TL_BLE_SendCmd+0x34>)
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	2001      	movs	r0, #1
 800a7c4:	f000 f970 	bl	800aaa8 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800a7c8:	f003 fa3a 	bl	800dc40 <HW_IPCC_BLE_SendCmd>

  return 0;
 800a7cc:	2300      	movs	r3, #0
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3708      	adds	r7, #8
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20030000 	.word	0x20030000

0800a7dc <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800a7e2:	e01c      	b.n	800a81e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a7e4:	1d3b      	adds	r3, r7, #4
 800a7e6:	4619      	mov	r1, r3
 800a7e8:	4812      	ldr	r0, [pc, #72]	@ (800a834 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a7ea:	f000 fb60 	bl	800aeae <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	7a5b      	ldrb	r3, [r3, #9]
 800a7f2:	2b0f      	cmp	r3, #15
 800a7f4:	d003      	beq.n	800a7fe <HW_IPCC_BLE_RxEvtNot+0x22>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	7a5b      	ldrb	r3, [r3, #9]
 800a7fa:	2b0e      	cmp	r3, #14
 800a7fc:	d105      	bne.n	800a80a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4619      	mov	r1, r3
 800a802:	2002      	movs	r0, #2
 800a804:	f000 f950 	bl	800aaa8 <OutputDbgTrace>
 800a808:	e004      	b.n	800a814 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4619      	mov	r1, r3
 800a80e:	2005      	movs	r0, #5
 800a810:	f000 f94a 	bl	800aaa8 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800a814:	4b08      	ldr	r3, [pc, #32]	@ (800a838 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	687a      	ldr	r2, [r7, #4]
 800a81a:	4610      	mov	r0, r2
 800a81c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a81e:	4805      	ldr	r0, [pc, #20]	@ (800a834 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a820:	f000 fab6 	bl	800ad90 <LST_is_empty>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d0dc      	beq.n	800a7e4 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800a82a:	bf00      	nop
}
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	200300c8 	.word	0x200300c8
 800a838:	20000430 	.word	0x20000430

0800a83c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800a840:	2100      	movs	r1, #0
 800a842:	2004      	movs	r0, #4
 800a844:	f000 f930 	bl	800aaa8 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800a848:	4b02      	ldr	r3, [pc, #8]	@ (800a854 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4798      	blx	r3
       
  return;
 800a84e:	bf00      	nop
}
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	20000434 	.word	0x20000434

0800a858 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800a864:	480d      	ldr	r0, [pc, #52]	@ (800a89c <TL_SYS_Init+0x44>)
 800a866:	f000 fa83 	bl	800ad70 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a86a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a0 <TL_SYS_Init+0x48>)
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	689a      	ldr	r2, [r3, #8]
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	4a08      	ldr	r2, [pc, #32]	@ (800a89c <TL_SYS_Init+0x44>)
 800a87c:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800a87e:	f003 fa11 	bl	800dca4 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a07      	ldr	r2, [pc, #28]	@ (800a8a4 <TL_SYS_Init+0x4c>)
 800a888:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	685b      	ldr	r3, [r3, #4]
 800a88e:	4a06      	ldr	r2, [pc, #24]	@ (800a8a8 <TL_SYS_Init+0x50>)
 800a890:	6013      	str	r3, [r2, #0]

  return 0;
 800a892:	2300      	movs	r3, #0
}
 800a894:	4618      	mov	r0, r3
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	200300d0 	.word	0x200300d0
 800a8a0:	20030000 	.word	0x20030000
 800a8a4:	20000438 	.word	0x20000438
 800a8a8:	2000043c 	.word	0x2000043c

0800a8ac <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b082      	sub	sp, #8
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	460b      	mov	r3, r1
 800a8b6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800a8b8:	4b09      	ldr	r3, [pc, #36]	@ (800a8e0 <TL_SYS_SendCmd+0x34>)
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2210      	movs	r2, #16
 800a8c0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800a8c2:	4b07      	ldr	r3, [pc, #28]	@ (800a8e0 <TL_SYS_SendCmd+0x34>)
 800a8c4:	68db      	ldr	r3, [r3, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	2006      	movs	r0, #6
 800a8cc:	f000 f8ec 	bl	800aaa8 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800a8d0:	f003 fa02 	bl	800dcd8 <HW_IPCC_SYS_SendCmd>

  return 0;
 800a8d4:	2300      	movs	r3, #0
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	20030000 	.word	0x20030000

0800a8e4 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a8e8:	4b07      	ldr	r3, [pc, #28]	@ (800a908 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a8ea:	68db      	ldr	r3, [r3, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4619      	mov	r1, r3
 800a8f0:	2007      	movs	r0, #7
 800a8f2:	f000 f8d9 	bl	800aaa8 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a8f6:	4b05      	ldr	r3, [pc, #20]	@ (800a90c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a03      	ldr	r2, [pc, #12]	@ (800a908 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a8fc:	68d2      	ldr	r2, [r2, #12]
 800a8fe:	6812      	ldr	r2, [r2, #0]
 800a900:	4610      	mov	r0, r2
 800a902:	4798      	blx	r3

  return;
 800a904:	bf00      	nop
}
 800a906:	bd80      	pop	{r7, pc}
 800a908:	20030000 	.word	0x20030000
 800a90c:	20000438 	.word	0x20000438

0800a910 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b082      	sub	sp, #8
 800a914:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a916:	e00e      	b.n	800a936 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800a918:	1d3b      	adds	r3, r7, #4
 800a91a:	4619      	mov	r1, r3
 800a91c:	480b      	ldr	r0, [pc, #44]	@ (800a94c <HW_IPCC_SYS_EvtNot+0x3c>)
 800a91e:	f000 fac6 	bl	800aeae <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4619      	mov	r1, r3
 800a926:	2008      	movs	r0, #8
 800a928:	f000 f8be 	bl	800aaa8 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800a92c:	4b08      	ldr	r3, [pc, #32]	@ (800a950 <HW_IPCC_SYS_EvtNot+0x40>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	687a      	ldr	r2, [r7, #4]
 800a932:	4610      	mov	r0, r2
 800a934:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a936:	4805      	ldr	r0, [pc, #20]	@ (800a94c <HW_IPCC_SYS_EvtNot+0x3c>)
 800a938:	f000 fa2a 	bl	800ad90 <LST_is_empty>
 800a93c:	4603      	mov	r3, r0
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d0ea      	beq.n	800a918 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800a942:	bf00      	nop
}
 800a944:	3708      	adds	r7, #8
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
 800a94a:	bf00      	nop
 800a94c:	200300d0 	.word	0x200300d0
 800a950:	2000043c 	.word	0x2000043c

0800a954 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800a95c:	4817      	ldr	r0, [pc, #92]	@ (800a9bc <TL_MM_Init+0x68>)
 800a95e:	f000 fa07 	bl	800ad70 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800a962:	4817      	ldr	r0, [pc, #92]	@ (800a9c0 <TL_MM_Init+0x6c>)
 800a964:	f000 fa04 	bl	800ad70 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800a968:	4b16      	ldr	r3, [pc, #88]	@ (800a9c4 <TL_MM_Init+0x70>)
 800a96a:	691b      	ldr	r3, [r3, #16]
 800a96c:	4a16      	ldr	r2, [pc, #88]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a96e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800a970:	4b15      	ldr	r3, [pc, #84]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	6892      	ldr	r2, [r2, #8]
 800a978:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800a97a:	4b13      	ldr	r3, [pc, #76]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	68d2      	ldr	r2, [r2, #12]
 800a982:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800a984:	4b10      	ldr	r3, [pc, #64]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a0c      	ldr	r2, [pc, #48]	@ (800a9bc <TL_MM_Init+0x68>)
 800a98a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800a98c:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	6812      	ldr	r2, [r2, #0]
 800a994:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800a996:	4b0c      	ldr	r3, [pc, #48]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	6852      	ldr	r2, [r2, #4]
 800a99e:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800a9a0:	4b09      	ldr	r3, [pc, #36]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	6912      	ldr	r2, [r2, #16]
 800a9a8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800a9aa:	4b07      	ldr	r3, [pc, #28]	@ (800a9c8 <TL_MM_Init+0x74>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	687a      	ldr	r2, [r7, #4]
 800a9b0:	6952      	ldr	r2, [r2, #20]
 800a9b2:	619a      	str	r2, [r3, #24]

  return;
 800a9b4:	bf00      	nop
}
 800a9b6:	3708      	adds	r7, #8
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}
 800a9bc:	200300b8 	.word	0x200300b8
 800a9c0:	20000428 	.word	0x20000428
 800a9c4:	20030000 	.word	0x20030000
 800a9c8:	20000440 	.word	0x20000440

0800a9cc <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800a9d4:	6879      	ldr	r1, [r7, #4]
 800a9d6:	4807      	ldr	r0, [pc, #28]	@ (800a9f4 <TL_MM_EvtDone+0x28>)
 800a9d8:	f000 fa22 	bl	800ae20 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800a9dc:	6879      	ldr	r1, [r7, #4]
 800a9de:	2000      	movs	r0, #0
 800a9e0:	f000 f862 	bl	800aaa8 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800a9e4:	4804      	ldr	r0, [pc, #16]	@ (800a9f8 <TL_MM_EvtDone+0x2c>)
 800a9e6:	f003 f9bd 	bl	800dd64 <HW_IPCC_MM_SendFreeBuf>

  return;
 800a9ea:	bf00      	nop
}
 800a9ec:	3708      	adds	r7, #8
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop
 800a9f4:	20000428 	.word	0x20000428
 800a9f8:	0800a9fd 	.word	0x0800a9fd

0800a9fc <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b082      	sub	sp, #8
 800aa00:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800aa02:	e00c      	b.n	800aa1e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800aa04:	1d3b      	adds	r3, r7, #4
 800aa06:	4619      	mov	r1, r3
 800aa08:	480a      	ldr	r0, [pc, #40]	@ (800aa34 <SendFreeBuf+0x38>)
 800aa0a:	f000 fa50 	bl	800aeae <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800aa0e:	4b0a      	ldr	r3, [pc, #40]	@ (800aa38 <SendFreeBuf+0x3c>)
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	691b      	ldr	r3, [r3, #16]
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	4611      	mov	r1, r2
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f000 fa01 	bl	800ae20 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800aa1e:	4805      	ldr	r0, [pc, #20]	@ (800aa34 <SendFreeBuf+0x38>)
 800aa20:	f000 f9b6 	bl	800ad90 <LST_is_empty>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d0ec      	beq.n	800aa04 <SendFreeBuf+0x8>
  }

  return;
 800aa2a:	bf00      	nop
}
 800aa2c:	3708      	adds	r7, #8
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	bf00      	nop
 800aa34:	20000428 	.word	0x20000428
 800aa38:	20030000 	.word	0x20030000

0800aa3c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800aa40:	4805      	ldr	r0, [pc, #20]	@ (800aa58 <TL_TRACES_Init+0x1c>)
 800aa42:	f000 f995 	bl	800ad70 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800aa46:	4b05      	ldr	r3, [pc, #20]	@ (800aa5c <TL_TRACES_Init+0x20>)
 800aa48:	695b      	ldr	r3, [r3, #20]
 800aa4a:	4a03      	ldr	r2, [pc, #12]	@ (800aa58 <TL_TRACES_Init+0x1c>)
 800aa4c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800aa4e:	f003 f9db 	bl	800de08 <HW_IPCC_TRACES_Init>

  return;
 800aa52:	bf00      	nop
}
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop
 800aa58:	200300c0 	.word	0x200300c0
 800aa5c:	20030000 	.word	0x20030000

0800aa60 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800aa66:	e008      	b.n	800aa7a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800aa68:	1d3b      	adds	r3, r7, #4
 800aa6a:	4619      	mov	r1, r3
 800aa6c:	4808      	ldr	r0, [pc, #32]	@ (800aa90 <HW_IPCC_TRACES_EvtNot+0x30>)
 800aa6e:	f000 fa1e 	bl	800aeae <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	4618      	mov	r0, r3
 800aa76:	f000 f80d 	bl	800aa94 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800aa7a:	4805      	ldr	r0, [pc, #20]	@ (800aa90 <HW_IPCC_TRACES_EvtNot+0x30>)
 800aa7c:	f000 f988 	bl	800ad90 <LST_is_empty>
 800aa80:	4603      	mov	r3, r0
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d0f0      	beq.n	800aa68 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800aa86:	bf00      	nop
}
 800aa88:	3708      	adds	r7, #8
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	bf00      	nop
 800aa90:	200300c0 	.word	0x200300c0

0800aa94 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800aa9c:	bf00      	nop
 800aa9e:	370c      	adds	r7, #12
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b087      	sub	sp, #28
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	4603      	mov	r3, r0
 800aab0:	6039      	str	r1, [r7, #0]
 800aab2:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800aab4:	79fb      	ldrb	r3, [r7, #7]
 800aab6:	2b08      	cmp	r3, #8
 800aab8:	d84c      	bhi.n	800ab54 <OutputDbgTrace+0xac>
 800aaba:	a201      	add	r2, pc, #4	@ (adr r2, 800aac0 <OutputDbgTrace+0x18>)
 800aabc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aac0:	0800aae5 	.word	0x0800aae5
 800aac4:	0800ab09 	.word	0x0800ab09
 800aac8:	0800ab15 	.word	0x0800ab15
 800aacc:	0800ab0f 	.word	0x0800ab0f
 800aad0:	0800ab55 	.word	0x0800ab55
 800aad4:	0800ab29 	.word	0x0800ab29
 800aad8:	0800ab35 	.word	0x0800ab35
 800aadc:	0800ab3b 	.word	0x0800ab3b
 800aae0:	0800ab49 	.word	0x0800ab49
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	7a5b      	ldrb	r3, [r3, #9]
 800aaec:	2bff      	cmp	r3, #255	@ 0xff
 800aaee:	d005      	beq.n	800aafc <OutputDbgTrace+0x54>
 800aaf0:	2bff      	cmp	r3, #255	@ 0xff
 800aaf2:	dc05      	bgt.n	800ab00 <OutputDbgTrace+0x58>
 800aaf4:	2b0e      	cmp	r3, #14
 800aaf6:	d005      	beq.n	800ab04 <OutputDbgTrace+0x5c>
 800aaf8:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800aafa:	e001      	b.n	800ab00 <OutputDbgTrace+0x58>
      break;
 800aafc:	bf00      	nop
 800aafe:	e02a      	b.n	800ab56 <OutputDbgTrace+0xae>
      break;
 800ab00:	bf00      	nop
 800ab02:	e028      	b.n	800ab56 <OutputDbgTrace+0xae>
      break;
 800ab04:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800ab06:	e026      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800ab0c:	e023      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800ab12:	e020      	b.n	800ab56 <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	7a5b      	ldrb	r3, [r3, #9]
 800ab1c:	2b0e      	cmp	r3, #14
 800ab1e:	d001      	beq.n	800ab24 <OutputDbgTrace+0x7c>
 800ab20:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800ab22:	e000      	b.n	800ab26 <OutputDbgTrace+0x7e>
      break;
 800ab24:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab26:	e016      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	7a5b      	ldrb	r3, [r3, #9]
 800ab30:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab32:	e010      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800ab38:	e00d      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	785b      	ldrb	r3, [r3, #1]
 800ab42:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800ab44:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab46:	e006      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	7a5b      	ldrb	r3, [r3, #9]
 800ab50:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab52:	e000      	b.n	800ab56 <OutputDbgTrace+0xae>
    
  default:
    break;
 800ab54:	bf00      	nop
  }
  
  return;
 800ab56:	bf00      	nop
}
 800ab58:	371c      	adds	r7, #28
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop

0800ab64 <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 800ab70:	215c      	movs	r1, #92	@ 0x5c
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f003 feba 	bl	800e8ec <strrchr>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d007      	beq.n	800ab8e <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 800ab7e:	215c      	movs	r1, #92	@ 0x5c
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f003 feb3 	bl	800e8ec <strrchr>
 800ab86:	4603      	mov	r3, r0
 800ab88:	3301      	adds	r3, #1
 800ab8a:	60fb      	str	r3, [r7, #12]
 800ab8c:	e00d      	b.n	800abaa <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 800ab8e:	212f      	movs	r1, #47	@ 0x2f
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f003 feab 	bl	800e8ec <strrchr>
 800ab96:	4603      	mov	r3, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d006      	beq.n	800abaa <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 800ab9c:	212f      	movs	r1, #47	@ 0x2f
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f003 fea4 	bl	800e8ec <strrchr>
 800aba4:	4603      	mov	r3, r0
 800aba6:	3301      	adds	r3, #1
 800aba8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800abaa:	68fb      	ldr	r3, [r7, #12]
}
 800abac:	4618      	mov	r0, r3
 800abae:	3710      	adds	r7, #16
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b086      	sub	sp, #24
 800abb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abba:	f3ef 8310 	mrs	r3, PRIMASK
 800abbe:	60fb      	str	r3, [r7, #12]
  return(result);
 800abc0:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800abc2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800abc4:	b672      	cpsid	i
}
 800abc6:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800abc8:	1cbb      	adds	r3, r7, #2
 800abca:	4619      	mov	r1, r3
 800abcc:	4812      	ldr	r0, [pc, #72]	@ (800ac18 <DbgTrace_TxCpltCallback+0x64>)
 800abce:	f000 fbe5 	bl	800b39c <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800abd2:	1cbb      	adds	r3, r7, #2
 800abd4:	4619      	mov	r1, r3
 800abd6:	4810      	ldr	r0, [pc, #64]	@ (800ac18 <DbgTrace_TxCpltCallback+0x64>)
 800abd8:	f000 fccf 	bl	800b57a <CircularQueue_Sense>
 800abdc:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d00c      	beq.n	800abfe <DbgTrace_TxCpltCallback+0x4a>
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	f383 8810 	msr	PRIMASK, r3
}
 800abee:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800abf0:	887b      	ldrh	r3, [r7, #2]
 800abf2:	4a0a      	ldr	r2, [pc, #40]	@ (800ac1c <DbgTrace_TxCpltCallback+0x68>)
 800abf4:	4619      	mov	r1, r3
 800abf6:	6938      	ldr	r0, [r7, #16]
 800abf8:	f7f6 f8dd 	bl	8000db6 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800abfc:	e008      	b.n	800ac10 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800abfe:	4b08      	ldr	r3, [pc, #32]	@ (800ac20 <DbgTrace_TxCpltCallback+0x6c>)
 800ac00:	2201      	movs	r2, #1
 800ac02:	701a      	strb	r2, [r3, #0]
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f383 8810 	msr	PRIMASK, r3
}
 800ac0e:	bf00      	nop
}
 800ac10:	bf00      	nop
 800ac12:	3718      	adds	r7, #24
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	20000444 	.word	0x20000444
 800ac1c:	0800abb5 	.word	0x0800abb5
 800ac20:	20000011 	.word	0x20000011

0800ac24 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800ac2a:	f7f6 f8be 	bl	8000daa <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800ac2e:	2302      	movs	r3, #2
 800ac30:	9300      	str	r3, [sp, #0]
 800ac32:	2300      	movs	r3, #0
 800ac34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ac38:	4903      	ldr	r1, [pc, #12]	@ (800ac48 <DbgTraceInit+0x24>)
 800ac3a:	4804      	ldr	r0, [pc, #16]	@ (800ac4c <DbgTraceInit+0x28>)
 800ac3c:	f000 f956 	bl	800aeec <CircularQueue_Init>
#endif 
#endif
  return;
 800ac40:	bf00      	nop
}
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	bf00      	nop
 800ac48:	20000464 	.word	0x20000464
 800ac4c:	20000444 	.word	0x20000444

0800ac50 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	60f8      	str	r0, [r7, #12]
 800ac58:	60b9      	str	r1, [r7, #8]
 800ac5a:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800ac5c:	687a      	ldr	r2, [r7, #4]
 800ac5e:	68b9      	ldr	r1, [r7, #8]
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f000 f805 	bl	800ac70 <DbgTraceWrite>
 800ac66:	4603      	mov	r3, r0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b08a      	sub	sp, #40	@ 0x28
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	60b9      	str	r1, [r7, #8]
 800ac7a:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac80:	f3ef 8310 	mrs	r3, PRIMASK
 800ac84:	61bb      	str	r3, [r7, #24]
  return(result);
 800ac86:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800ac88:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac90:	d102      	bne.n	800ac98 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800ac92:	2300      	movs	r3, #0
 800ac94:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac96:	e037      	b.n	800ad08 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d006      	beq.n	800acac <DbgTraceWrite+0x3c>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2b02      	cmp	r3, #2
 800aca2:	d003      	beq.n	800acac <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800aca4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aca8:	627b      	str	r3, [r7, #36]	@ 0x24
 800acaa:	e02d      	b.n	800ad08 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d02a      	beq.n	800ad08 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800acb6:	b672      	cpsid	i
}
 800acb8:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	b29a      	uxth	r2, r3
 800acbe:	2301      	movs	r3, #1
 800acc0:	68b9      	ldr	r1, [r7, #8]
 800acc2:	4814      	ldr	r0, [pc, #80]	@ (800ad14 <DbgTraceWrite+0xa4>)
 800acc4:	f000 f944 	bl	800af50 <CircularQueue_Add>
 800acc8:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800acca:	69fb      	ldr	r3, [r7, #28]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d015      	beq.n	800acfc <DbgTraceWrite+0x8c>
 800acd0:	4b11      	ldr	r3, [pc, #68]	@ (800ad18 <DbgTraceWrite+0xa8>)
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d010      	beq.n	800acfc <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800acda:	4b0f      	ldr	r3, [pc, #60]	@ (800ad18 <DbgTraceWrite+0xa8>)
 800acdc:	2200      	movs	r2, #0
 800acde:	701a      	strb	r2, [r3, #0]
 800ace0:	6a3b      	ldr	r3, [r7, #32]
 800ace2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	f383 8810 	msr	PRIMASK, r3
}
 800acea:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	b29b      	uxth	r3, r3
 800acf0:	4a0a      	ldr	r2, [pc, #40]	@ (800ad1c <DbgTraceWrite+0xac>)
 800acf2:	4619      	mov	r1, r3
 800acf4:	69f8      	ldr	r0, [r7, #28]
 800acf6:	f7f6 f85e 	bl	8000db6 <DbgOutputTraces>
 800acfa:	e005      	b.n	800ad08 <DbgTraceWrite+0x98>
 800acfc:	6a3b      	ldr	r3, [r7, #32]
 800acfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	f383 8810 	msr	PRIMASK, r3
}
 800ad06:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800ad08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3728      	adds	r7, #40	@ 0x28
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	20000444 	.word	0x20000444
 800ad18:	20000011 	.word	0x20000011
 800ad1c:	0800abb5 	.word	0x0800abb5

0800ad20 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ad20:	b480      	push	{r7}
 800ad22:	b085      	sub	sp, #20
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	4603      	mov	r3, r0
 800ad28:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ad2a:	4b0f      	ldr	r3, [pc, #60]	@ (800ad68 <OTP_Read+0x48>)
 800ad2c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ad2e:	e002      	b.n	800ad36 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	3b08      	subs	r3, #8
 800ad34:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	3307      	adds	r3, #7
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	79fa      	ldrb	r2, [r7, #7]
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d003      	beq.n	800ad4a <OTP_Read+0x2a>
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	4a09      	ldr	r2, [pc, #36]	@ (800ad6c <OTP_Read+0x4c>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d1f2      	bne.n	800ad30 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	3307      	adds	r3, #7
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	79fa      	ldrb	r2, [r7, #7]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d001      	beq.n	800ad5a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ad56:	2300      	movs	r3, #0
 800ad58:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3714      	adds	r7, #20
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr
 800ad68:	1fff73f8 	.word	0x1fff73f8
 800ad6c:	1fff7000 	.word	0x1fff7000

0800ad70 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	605a      	str	r2, [r3, #4]
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b087      	sub	sp, #28
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad98:	f3ef 8310 	mrs	r3, PRIMASK
 800ad9c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ada0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ada2:	b672      	cpsid	i
}
 800ada4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	429a      	cmp	r2, r3
 800adae:	d102      	bne.n	800adb6 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800adb0:	2301      	movs	r3, #1
 800adb2:	75fb      	strb	r3, [r7, #23]
 800adb4:	e001      	b.n	800adba <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800adb6:	2300      	movs	r3, #0
 800adb8:	75fb      	strb	r3, [r7, #23]
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	f383 8810 	msr	PRIMASK, r3
}
 800adc4:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800adc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	371c      	adds	r7, #28
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800add4:	b480      	push	{r7}
 800add6:	b087      	sub	sp, #28
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adde:	f3ef 8310 	mrs	r3, PRIMASK
 800ade2:	60fb      	str	r3, [r7, #12]
  return(result);
 800ade4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ade6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ade8:	b672      	cpsid	i
}
 800adea:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	687a      	ldr	r2, [r7, #4]
 800adf8:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	683a      	ldr	r2, [r7, #0]
 800adfe:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	683a      	ldr	r2, [r7, #0]
 800ae06:	605a      	str	r2, [r3, #4]
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	f383 8810 	msr	PRIMASK, r3
}
 800ae12:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ae14:	bf00      	nop
 800ae16:	371c      	adds	r7, #28
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1e:	4770      	bx	lr

0800ae20 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b087      	sub	sp, #28
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae2a:	f3ef 8310 	mrs	r3, PRIMASK
 800ae2e:	60fb      	str	r3, [r7, #12]
  return(result);
 800ae30:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ae32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ae34:	b672      	cpsid	i
}
 800ae36:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	685a      	ldr	r2, [r3, #4]
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	683a      	ldr	r2, [r7, #0]
 800ae4a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	683a      	ldr	r2, [r7, #0]
 800ae52:	601a      	str	r2, [r3, #0]
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	f383 8810 	msr	PRIMASK, r3
}
 800ae5e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ae60:	bf00      	nop
 800ae62:	371c      	adds	r7, #28
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b087      	sub	sp, #28
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae74:	f3ef 8310 	mrs	r3, PRIMASK
 800ae78:	60fb      	str	r3, [r7, #12]
  return(result);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ae7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ae7e:	b672      	cpsid	i
}
 800ae80:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	6812      	ldr	r2, [r2, #0]
 800ae8a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	6852      	ldr	r2, [r2, #4]
 800ae94:	605a      	str	r2, [r3, #4]
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	f383 8810 	msr	PRIMASK, r3
}
 800aea0:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800aea2:	bf00      	nop
 800aea4:	371c      	adds	r7, #28
 800aea6:	46bd      	mov	sp, r7
 800aea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeac:	4770      	bx	lr

0800aeae <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b086      	sub	sp, #24
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	6078      	str	r0, [r7, #4]
 800aeb6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aeb8:	f3ef 8310 	mrs	r3, PRIMASK
 800aebc:	60fb      	str	r3, [r7, #12]
  return(result);
 800aebe:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800aec0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aec2:	b672      	cpsid	i
}
 800aec4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681a      	ldr	r2, [r3, #0]
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7ff ffca 	bl	800ae6c <LST_remove_node>
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	f383 8810 	msr	PRIMASK, r3
}
 800aee2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800aee4:	bf00      	nop
 800aee6:	3718      	adds	r7, #24
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}

0800aeec <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b085      	sub	sp, #20
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	60f8      	str	r0, [r7, #12]
 800aef4:	60b9      	str	r1, [r7, #8]
 800aef6:	607a      	str	r2, [r7, #4]
 800aef8:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	68ba      	ldr	r2, [r7, #8]
 800aefe:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2200      	movs	r2, #0
 800af04:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	2200      	movs	r2, #0
 800af0a:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2200      	movs	r2, #0
 800af10:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2200      	movs	r2, #0
 800af16:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	687a      	ldr	r2, [r7, #4]
 800af1c:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	887a      	ldrh	r2, [r7, #2]
 800af22:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	7e3a      	ldrb	r2, [r7, #24]
 800af28:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800af2a:	7e3b      	ldrb	r3, [r7, #24]
 800af2c:	f003 0302 	and.w	r3, r3, #2
 800af30:	2b00      	cmp	r3, #0
 800af32:	d006      	beq.n	800af42 <CircularQueue_Init+0x56>
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	891b      	ldrh	r3, [r3, #8]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d002      	beq.n	800af42 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800af3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af40:	e000      	b.n	800af44 <CircularQueue_Init+0x58>
  }
  return 0;
 800af42:	2300      	movs	r3, #0
}
 800af44:	4618      	mov	r0, r3
 800af46:	3714      	adds	r7, #20
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr

0800af50 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b08e      	sub	sp, #56	@ 0x38
 800af54:	af00      	add	r7, sp, #0
 800af56:	60f8      	str	r0, [r7, #12]
 800af58:	60b9      	str	r1, [r7, #8]
 800af5a:	603b      	str	r3, [r7, #0]
 800af5c:	4613      	mov	r3, r2
 800af5e:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800af60:	2300      	movs	r3, #0
 800af62:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800af64:	2300      	movs	r3, #0
 800af66:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800af68:	2300      	movs	r3, #0
 800af6a:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800af6c:	2300      	movs	r3, #0
 800af6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af70:	2300      	movs	r3, #0
 800af72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800af74:	2300      	movs	r3, #0
 800af76:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800af78:	2300      	movs	r3, #0
 800af7a:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	891b      	ldrh	r3, [r3, #8]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d101      	bne.n	800af88 <CircularQueue_Add+0x38>
 800af84:	2302      	movs	r3, #2
 800af86:	e000      	b.n	800af8a <CircularQueue_Add+0x3a>
 800af88:	2300      	movs	r3, #0
 800af8a:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	695b      	ldr	r3, [r3, #20]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d029      	beq.n	800afe8 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	891b      	ldrh	r3, [r3, #8]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d122      	bne.n	800afe2 <CircularQueue_Add+0x92>
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	691b      	ldr	r3, [r3, #16]
 800afa4:	4413      	add	r3, r2
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	4618      	mov	r0, r3
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	691b      	ldr	r3, [r3, #16]
 800afb2:	1c59      	adds	r1, r3, #1
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	4299      	cmp	r1, r3
 800afba:	d306      	bcc.n	800afca <CircularQueue_Add+0x7a>
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	6919      	ldr	r1, [r3, #16]
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	685b      	ldr	r3, [r3, #4]
 800afc4:	1acb      	subs	r3, r1, r3
 800afc6:	3301      	adds	r3, #1
 800afc8:	e002      	b.n	800afd0 <CircularQueue_Add+0x80>
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	691b      	ldr	r3, [r3, #16]
 800afce:	3301      	adds	r3, #1
 800afd0:	4413      	add	r3, r2
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	021b      	lsls	r3, r3, #8
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	4403      	add	r3, r0
 800afda:	b29b      	uxth	r3, r3
 800afdc:	3302      	adds	r3, #2
 800afde:	b29b      	uxth	r3, r3
 800afe0:	e001      	b.n	800afe6 <CircularQueue_Add+0x96>
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	891b      	ldrh	r3, [r3, #8]
 800afe6:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	891b      	ldrh	r3, [r3, #8]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d002      	beq.n	800aff6 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	891b      	ldrh	r3, [r3, #8]
 800aff4:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	691a      	ldr	r2, [r3, #16]
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	68db      	ldr	r3, [r3, #12]
 800affe:	429a      	cmp	r2, r3
 800b000:	d307      	bcc.n	800b012 <CircularQueue_Add+0xc2>
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	685a      	ldr	r2, [r3, #4]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	6919      	ldr	r1, [r3, #16]
 800b00a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b00c:	440b      	add	r3, r1
 800b00e:	1ad3      	subs	r3, r2, r3
 800b010:	e000      	b.n	800b014 <CircularQueue_Add+0xc4>
 800b012:	2300      	movs	r3, #0
 800b014:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800b016:	88fa      	ldrh	r2, [r7, #6]
 800b018:	7ffb      	ldrb	r3, [r7, #31]
 800b01a:	4413      	add	r3, r2
 800b01c:	461a      	mov	r2, r3
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	fb02 f303 	mul.w	r3, r2, r3
 800b024:	69ba      	ldr	r2, [r7, #24]
 800b026:	429a      	cmp	r2, r3
 800b028:	d80b      	bhi.n	800b042 <CircularQueue_Add+0xf2>
 800b02a:	88fa      	ldrh	r2, [r7, #6]
 800b02c:	7ffb      	ldrb	r3, [r7, #31]
 800b02e:	4413      	add	r3, r2
 800b030:	461a      	mov	r2, r3
 800b032:	69bb      	ldr	r3, [r7, #24]
 800b034:	fbb3 f1f2 	udiv	r1, r3, r2
 800b038:	fb01 f202 	mul.w	r2, r1, r2
 800b03c:	1a9b      	subs	r3, r3, r2
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	e000      	b.n	800b044 <CircularQueue_Add+0xf4>
 800b042:	2300      	movs	r3, #0
 800b044:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800b046:	7dfa      	ldrb	r2, [r7, #23]
 800b048:	7ffb      	ldrb	r3, [r7, #31]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	bf8c      	ite	hi
 800b04e:	2301      	movhi	r3, #1
 800b050:	2300      	movls	r3, #0
 800b052:	b2db      	uxtb	r3, r3
 800b054:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800b056:	7fbb      	ldrb	r3, [r7, #30]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d008      	beq.n	800b06e <CircularQueue_Add+0x11e>
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	7f1b      	ldrb	r3, [r3, #28]
 800b060:	f003 0301 	and.w	r3, r3, #1
 800b064:	2b00      	cmp	r3, #0
 800b066:	d002      	beq.n	800b06e <CircularQueue_Add+0x11e>
 800b068:	7dfb      	ldrb	r3, [r7, #23]
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	e000      	b.n	800b070 <CircularQueue_Add+0x120>
 800b06e:	8bbb      	ldrh	r3, [r7, #28]
 800b070:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800b072:	7fbb      	ldrb	r3, [r7, #30]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d008      	beq.n	800b08a <CircularQueue_Add+0x13a>
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	7f1b      	ldrb	r3, [r3, #28]
 800b07c:	f003 0302 	and.w	r3, r3, #2
 800b080:	2b00      	cmp	r3, #0
 800b082:	d002      	beq.n	800b08a <CircularQueue_Add+0x13a>
 800b084:	7ffb      	ldrb	r3, [r7, #31]
 800b086:	b29b      	uxth	r3, r3
 800b088:	e000      	b.n	800b08c <CircularQueue_Add+0x13c>
 800b08a:	8bbb      	ldrh	r3, [r7, #28]
 800b08c:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800b08e:	88fb      	ldrh	r3, [r7, #6]
 800b090:	2b00      	cmp	r3, #0
 800b092:	f000 817e 	beq.w	800b392 <CircularQueue_Add+0x442>
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	695a      	ldr	r2, [r3, #20]
 800b09a:	88f9      	ldrh	r1, [r7, #6]
 800b09c:	7ffb      	ldrb	r3, [r7, #31]
 800b09e:	440b      	add	r3, r1
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	fb01 f303 	mul.w	r3, r1, r3
 800b0a8:	441a      	add	r2, r3
 800b0aa:	8bbb      	ldrh	r3, [r7, #28]
 800b0ac:	441a      	add	r2, r3
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	f200 816d 	bhi.w	800b392 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b0bc:	e14a      	b.n	800b354 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	691a      	ldr	r2, [r3, #16]
 800b0c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0c4:	441a      	add	r2, r3
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	685b      	ldr	r3, [r3, #4]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d307      	bcc.n	800b0de <CircularQueue_Add+0x18e>
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	691a      	ldr	r2, [r3, #16]
 800b0d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0d4:	441a      	add	r2, r3
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	1ad3      	subs	r3, r2, r3
 800b0dc:	e003      	b.n	800b0e6 <CircularQueue_Add+0x196>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	691a      	ldr	r2, [r3, #16]
 800b0e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0e4:	4413      	add	r3, r2
 800b0e6:	68fa      	ldr	r2, [r7, #12]
 800b0e8:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	691b      	ldr	r3, [r3, #16]
 800b0ee:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	891b      	ldrh	r3, [r3, #8]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d130      	bne.n	800b15a <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	681a      	ldr	r2, [r3, #0]
 800b0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0fe:	1c59      	adds	r1, r3, #1
 800b100:	6339      	str	r1, [r7, #48]	@ 0x30
 800b102:	4413      	add	r3, r2
 800b104:	88fa      	ldrh	r2, [r7, #6]
 800b106:	b2d2      	uxtb	r2, r2
 800b108:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	685b      	ldr	r3, [r3, #4]
 800b10e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b110:	429a      	cmp	r2, r3
 800b112:	d304      	bcc.n	800b11e <CircularQueue_Add+0x1ce>
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b11a:	1ad3      	subs	r3, r2, r3
 800b11c:	e000      	b.n	800b120 <CircularQueue_Add+0x1d0>
 800b11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b120:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800b122:	88fb      	ldrh	r3, [r7, #6]
 800b124:	0a1b      	lsrs	r3, r3, #8
 800b126:	b298      	uxth	r0, r3
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b12e:	1c59      	adds	r1, r3, #1
 800b130:	6339      	str	r1, [r7, #48]	@ 0x30
 800b132:	4413      	add	r3, r2
 800b134:	b2c2      	uxtb	r2, r0
 800b136:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b13e:	429a      	cmp	r2, r3
 800b140:	d304      	bcc.n	800b14c <CircularQueue_Add+0x1fc>
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	e000      	b.n	800b14e <CircularQueue_Add+0x1fe>
 800b14c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b14e:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	695b      	ldr	r3, [r3, #20]
 800b154:	1c9a      	adds	r2, r3, #2
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800b15a:	88fa      	ldrh	r2, [r7, #6]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	6859      	ldr	r1, [r3, #4]
 800b160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b162:	1acb      	subs	r3, r1, r3
 800b164:	4293      	cmp	r3, r2
 800b166:	bf28      	it	cs
 800b168:	4613      	movcs	r3, r2
 800b16a:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800b16c:	88fb      	ldrh	r3, [r7, #6]
 800b16e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b170:	429a      	cmp	r2, r3
 800b172:	d007      	beq.n	800b184 <CircularQueue_Add+0x234>
 800b174:	88fb      	ldrh	r3, [r7, #6]
 800b176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b178:	429a      	cmp	r2, r3
 800b17a:	d225      	bcs.n	800b1c8 <CircularQueue_Add+0x278>
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	7f1b      	ldrb	r3, [r3, #28]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d121      	bne.n	800b1c8 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681a      	ldr	r2, [r3, #0]
 800b188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b18a:	18d0      	adds	r0, r2, r3
 800b18c:	88fb      	ldrh	r3, [r7, #6]
 800b18e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b190:	fb02 f303 	mul.w	r3, r2, r3
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	4413      	add	r3, r2
 800b198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b19a:	4619      	mov	r1, r3
 800b19c:	f003 fc2f 	bl	800e9fe <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	695a      	ldr	r2, [r3, #20]
 800b1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1a6:	441a      	add	r2, r3
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800b1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b2:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800b1b4:	88fa      	ldrh	r2, [r7, #6]
 800b1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800b1bc:	7ffb      	ldrb	r3, [r7, #31]
 800b1be:	b29a      	uxth	r2, r3
 800b1c0:	88fb      	ldrh	r3, [r7, #6]
 800b1c2:	4413      	add	r3, r2
 800b1c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b1c6:	e0a4      	b.n	800b312 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800b1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	f000 80a1 	beq.w	800b312 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	7f1b      	ldrb	r3, [r3, #28]
 800b1d4:	f003 0301 	and.w	r3, r3, #1
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d03a      	beq.n	800b252 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	891b      	ldrh	r3, [r3, #8]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d10d      	bne.n	800b200 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ea:	3b02      	subs	r3, #2
 800b1ec:	4413      	add	r3, r2
 800b1ee:	22ff      	movs	r2, #255	@ 0xff
 800b1f0:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f8:	3b01      	subs	r3, #1
 800b1fa:	4413      	add	r3, r2
 800b1fc:	22ff      	movs	r2, #255	@ 0xff
 800b1fe:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	695a      	ldr	r2, [r3, #20]
 800b204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b206:	441a      	add	r2, r3
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800b20c:	2300      	movs	r3, #0
 800b20e:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800b210:	88fb      	ldrh	r3, [r7, #6]
 800b212:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800b214:	2300      	movs	r3, #0
 800b216:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	891b      	ldrh	r3, [r3, #8]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d16f      	bne.n	800b300 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681a      	ldr	r2, [r3, #0]
 800b224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b226:	1c59      	adds	r1, r3, #1
 800b228:	6339      	str	r1, [r7, #48]	@ 0x30
 800b22a:	4413      	add	r3, r2
 800b22c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b22e:	b2d2      	uxtb	r2, r2
 800b230:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b234:	0a18      	lsrs	r0, r3, #8
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23c:	1c59      	adds	r1, r3, #1
 800b23e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b240:	4413      	add	r3, r2
 800b242:	b2c2      	uxtb	r2, r0
 800b244:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	695b      	ldr	r3, [r3, #20]
 800b24a:	1c9a      	adds	r2, r3, #2
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	615a      	str	r2, [r3, #20]
 800b250:	e056      	b.n	800b300 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	7f1b      	ldrb	r3, [r3, #28]
 800b256:	f003 0302 	and.w	r3, r3, #2
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d050      	beq.n	800b300 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	891b      	ldrh	r3, [r3, #8]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d14a      	bne.n	800b2fc <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681a      	ldr	r2, [r3, #0]
 800b26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26c:	3b02      	subs	r3, #2
 800b26e:	4413      	add	r3, r2
 800b270:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b272:	b2d2      	uxtb	r2, r2
 800b274:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b278:	0a19      	lsrs	r1, r3, #8
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681a      	ldr	r2, [r3, #0]
 800b27e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b280:	3b01      	subs	r3, #1
 800b282:	4413      	add	r3, r2
 800b284:	b2ca      	uxtb	r2, r1
 800b286:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681a      	ldr	r2, [r3, #0]
 800b28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b28e:	18d0      	adds	r0, r2, r3
 800b290:	88fb      	ldrh	r3, [r7, #6]
 800b292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b294:	fb02 f303 	mul.w	r3, r2, r3
 800b298:	68ba      	ldr	r2, [r7, #8]
 800b29a:	4413      	add	r3, r2
 800b29c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b29e:	4619      	mov	r1, r3
 800b2a0:	f003 fbad 	bl	800e9fe <memcpy>
             q->byteCount += NbBytesToCopy; 
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	695a      	ldr	r2, [r3, #20]
 800b2a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2aa:	441a      	add	r2, r3
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800b2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b2:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800b2b4:	88fa      	ldrh	r2, [r7, #6]
 800b2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b8:	1ad3      	subs	r3, r2, r3
 800b2ba:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	699b      	ldr	r3, [r3, #24]
 800b2c0:	1c5a      	adds	r2, r3, #1
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	681a      	ldr	r2, [r3, #0]
 800b2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d0:	1c59      	adds	r1, r3, #1
 800b2d2:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2d4:	4413      	add	r3, r2
 800b2d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2d8:	b2d2      	uxtb	r2, r2
 800b2da:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2de:	0a18      	lsrs	r0, r3, #8
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e6:	1c59      	adds	r1, r3, #1
 800b2e8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2ea:	4413      	add	r3, r2
 800b2ec:	b2c2      	uxtb	r2, r0
 800b2ee:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	695b      	ldr	r3, [r3, #20]
 800b2f4:	1c9a      	adds	r2, r3, #2
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	615a      	str	r2, [r3, #20]
 800b2fa:	e001      	b.n	800b300 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	e049      	b.n	800b394 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800b300:	7ffb      	ldrb	r3, [r7, #31]
 800b302:	b29a      	uxth	r2, r3
 800b304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b306:	b29b      	uxth	r3, r3
 800b308:	4413      	add	r3, r2
 800b30a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2200      	movs	r2, #0
 800b310:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800b312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b314:	2b00      	cmp	r3, #0
 800b316:	d015      	beq.n	800b344 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	681a      	ldr	r2, [r3, #0]
 800b31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31e:	18d0      	adds	r0, r2, r3
 800b320:	88fb      	ldrh	r3, [r7, #6]
 800b322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b324:	fb03 f202 	mul.w	r2, r3, r2
 800b328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32a:	4413      	add	r3, r2
 800b32c:	68ba      	ldr	r2, [r7, #8]
 800b32e:	4413      	add	r3, r2
 800b330:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b332:	4619      	mov	r1, r3
 800b334:	f003 fb63 	bl	800e9fe <memcpy>
        q->byteCount += NbBytesToCopy;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	695a      	ldr	r2, [r3, #20]
 800b33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33e:	441a      	add	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	699b      	ldr	r3, [r3, #24]
 800b348:	1c5a      	adds	r2, r3, #1
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800b34e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b350:	3301      	adds	r3, #1
 800b352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b354:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	429a      	cmp	r2, r3
 800b35a:	f4ff aeb0 	bcc.w	800b0be <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681a      	ldr	r2, [r3, #0]
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	6919      	ldr	r1, [r3, #16]
 800b366:	7ffb      	ldrb	r3, [r7, #31]
 800b368:	4419      	add	r1, r3
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	4299      	cmp	r1, r3
 800b370:	d307      	bcc.n	800b382 <CircularQueue_Add+0x432>
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	6919      	ldr	r1, [r3, #16]
 800b376:	7ffb      	ldrb	r3, [r7, #31]
 800b378:	4419      	add	r1, r3
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	1acb      	subs	r3, r1, r3
 800b380:	e003      	b.n	800b38a <CircularQueue_Add+0x43a>
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6919      	ldr	r1, [r3, #16]
 800b386:	7ffb      	ldrb	r3, [r7, #31]
 800b388:	440b      	add	r3, r1
 800b38a:	4413      	add	r3, r2
 800b38c:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800b38e:	6a3b      	ldr	r3, [r7, #32]
 800b390:	e000      	b.n	800b394 <CircularQueue_Add+0x444>
    return NULL;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3738      	adds	r7, #56	@ 0x38
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	891b      	ldrh	r3, [r3, #8]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d101      	bne.n	800b3ba <CircularQueue_Remove+0x1e>
 800b3b6:	2302      	movs	r3, #2
 800b3b8:	e000      	b.n	800b3bc <CircularQueue_Remove+0x20>
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	695b      	ldr	r3, [r3, #20]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	f000 80ca 	beq.w	800b560 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	891b      	ldrh	r3, [r3, #8]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d120      	bne.n	800b416 <CircularQueue_Remove+0x7a>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	68db      	ldr	r3, [r3, #12]
 800b3dc:	4413      	add	r3, r2
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	68db      	ldr	r3, [r3, #12]
 800b3ea:	1c59      	adds	r1, r3, #1
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	4299      	cmp	r1, r3
 800b3f2:	d306      	bcc.n	800b402 <CircularQueue_Remove+0x66>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	68d9      	ldr	r1, [r3, #12]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	1acb      	subs	r3, r1, r3
 800b3fe:	3301      	adds	r3, #1
 800b400:	e002      	b.n	800b408 <CircularQueue_Remove+0x6c>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	3301      	adds	r3, #1
 800b408:	4413      	add	r3, r2
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	021b      	lsls	r3, r3, #8
 800b40e:	b29b      	uxth	r3, r3
 800b410:	4403      	add	r3, r0
 800b412:	b29b      	uxth	r3, r3
 800b414:	e001      	b.n	800b41a <CircularQueue_Remove+0x7e>
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	891b      	ldrh	r3, [r3, #8]
 800b41a:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	7f1b      	ldrb	r3, [r3, #28]
 800b420:	f003 0301 	and.w	r3, r3, #1
 800b424:	2b00      	cmp	r3, #0
 800b426:	d056      	beq.n	800b4d6 <CircularQueue_Remove+0x13a>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	7f1b      	ldrb	r3, [r3, #28]
 800b42c:	f003 0302 	and.w	r3, r3, #2
 800b430:	2b00      	cmp	r3, #0
 800b432:	d150      	bne.n	800b4d6 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b434:	897b      	ldrh	r3, [r7, #10]
 800b436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d103      	bne.n	800b446 <CircularQueue_Remove+0xaa>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	891b      	ldrh	r3, [r3, #8]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d012      	beq.n	800b46c <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	68da      	ldr	r2, [r3, #12]
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b44e:	429a      	cmp	r2, r3
 800b450:	d941      	bls.n	800b4d6 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	891b      	ldrh	r3, [r3, #8]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d03d      	beq.n	800b4d6 <CircularQueue_Remove+0x13a>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	685a      	ldr	r2, [r3, #4]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	68db      	ldr	r3, [r3, #12]
 800b462:	1ad3      	subs	r3, r2, r3
 800b464:	687a      	ldr	r2, [r7, #4]
 800b466:	8912      	ldrh	r2, [r2, #8]
 800b468:	4293      	cmp	r3, r2
 800b46a:	d234      	bcs.n	800b4d6 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	695a      	ldr	r2, [r3, #20]
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	68d9      	ldr	r1, [r3, #12]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	1acb      	subs	r3, r1, r3
 800b47a:	441a      	add	r2, r3
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2200      	movs	r2, #0
 800b484:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	891b      	ldrh	r3, [r3, #8]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d120      	bne.n	800b4d0 <CircularQueue_Remove+0x134>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681a      	ldr	r2, [r3, #0]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	68db      	ldr	r3, [r3, #12]
 800b496:	4413      	add	r3, r2
 800b498:	781b      	ldrb	r3, [r3, #0]
 800b49a:	4618      	mov	r0, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	1c59      	adds	r1, r3, #1
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	4299      	cmp	r1, r3
 800b4ac:	d306      	bcc.n	800b4bc <CircularQueue_Remove+0x120>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	68d9      	ldr	r1, [r3, #12]
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	1acb      	subs	r3, r1, r3
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	e002      	b.n	800b4c2 <CircularQueue_Remove+0x126>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	3301      	adds	r3, #1
 800b4c2:	4413      	add	r3, r2
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	021b      	lsls	r3, r3, #8
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	4403      	add	r3, r0
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	e001      	b.n	800b4d4 <CircularQueue_Remove+0x138>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	891b      	ldrh	r3, [r3, #8]
 800b4d4:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681a      	ldr	r2, [r3, #0]
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	68d9      	ldr	r1, [r3, #12]
 800b4de:	7a7b      	ldrb	r3, [r7, #9]
 800b4e0:	4419      	add	r1, r3
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	685b      	ldr	r3, [r3, #4]
 800b4e6:	4299      	cmp	r1, r3
 800b4e8:	d307      	bcc.n	800b4fa <CircularQueue_Remove+0x15e>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	68d9      	ldr	r1, [r3, #12]
 800b4ee:	7a7b      	ldrb	r3, [r7, #9]
 800b4f0:	4419      	add	r1, r3
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	1acb      	subs	r3, r1, r3
 800b4f8:	e003      	b.n	800b502 <CircularQueue_Remove+0x166>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	68d9      	ldr	r1, [r3, #12]
 800b4fe:	7a7b      	ldrb	r3, [r7, #9]
 800b500:	440b      	add	r3, r1
 800b502:	4413      	add	r3, r2
 800b504:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	695b      	ldr	r3, [r3, #20]
 800b50a:	8979      	ldrh	r1, [r7, #10]
 800b50c:	7a7a      	ldrb	r2, [r7, #9]
 800b50e:	440a      	add	r2, r1
 800b510:	1a9a      	subs	r2, r3, r2
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d01b      	beq.n	800b556 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	68da      	ldr	r2, [r3, #12]
 800b522:	897b      	ldrh	r3, [r7, #10]
 800b524:	441a      	add	r2, r3
 800b526:	7a7b      	ldrb	r3, [r7, #9]
 800b528:	441a      	add	r2, r3
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d309      	bcc.n	800b546 <CircularQueue_Remove+0x1aa>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	68da      	ldr	r2, [r3, #12]
 800b536:	897b      	ldrh	r3, [r7, #10]
 800b538:	441a      	add	r2, r3
 800b53a:	7a7b      	ldrb	r3, [r7, #9]
 800b53c:	441a      	add	r2, r3
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	1ad3      	subs	r3, r2, r3
 800b544:	e005      	b.n	800b552 <CircularQueue_Remove+0x1b6>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	68da      	ldr	r2, [r3, #12]
 800b54a:	897b      	ldrh	r3, [r7, #10]
 800b54c:	441a      	add	r2, r3
 800b54e:	7a7b      	ldrb	r3, [r7, #9]
 800b550:	4413      	add	r3, r2
 800b552:	687a      	ldr	r2, [r7, #4]
 800b554:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	699b      	ldr	r3, [r3, #24]
 800b55a:	1e5a      	subs	r2, r3, #1
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d002      	beq.n	800b56c <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	897a      	ldrh	r2, [r7, #10]
 800b56a:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800b56c:	68fb      	ldr	r3, [r7, #12]
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3714      	adds	r7, #20
 800b572:	46bd      	mov	sp, r7
 800b574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b578:	4770      	bx	lr

0800b57a <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800b57a:	b480      	push	{r7}
 800b57c:	b087      	sub	sp, #28
 800b57e:	af00      	add	r7, sp, #0
 800b580:	6078      	str	r0, [r7, #4]
 800b582:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800b584:	2300      	movs	r3, #0
 800b586:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800b588:	2300      	movs	r3, #0
 800b58a:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	891b      	ldrh	r3, [r3, #8]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d101      	bne.n	800b598 <CircularQueue_Sense+0x1e>
 800b594:	2302      	movs	r3, #2
 800b596:	e000      	b.n	800b59a <CircularQueue_Sense+0x20>
 800b598:	2300      	movs	r3, #0
 800b59a:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800b59c:	2300      	movs	r3, #0
 800b59e:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	695b      	ldr	r3, [r3, #20]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	f000 808e 	beq.w	800b6ca <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	891b      	ldrh	r3, [r3, #8]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d120      	bne.n	800b5fe <CircularQueue_Sense+0x84>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681a      	ldr	r2, [r3, #0]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	68db      	ldr	r3, [r3, #12]
 800b5c4:	4413      	add	r3, r2
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	1c59      	adds	r1, r3, #1
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	4299      	cmp	r1, r3
 800b5da:	d306      	bcc.n	800b5ea <CircularQueue_Sense+0x70>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	68d9      	ldr	r1, [r3, #12]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	685b      	ldr	r3, [r3, #4]
 800b5e4:	1acb      	subs	r3, r1, r3
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	e002      	b.n	800b5f0 <CircularQueue_Sense+0x76>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	68db      	ldr	r3, [r3, #12]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	4413      	add	r3, r2
 800b5f2:	781b      	ldrb	r3, [r3, #0]
 800b5f4:	021b      	lsls	r3, r3, #8
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	4403      	add	r3, r0
 800b5fa:	b29b      	uxth	r3, r3
 800b5fc:	e001      	b.n	800b602 <CircularQueue_Sense+0x88>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	891b      	ldrh	r3, [r3, #8]
 800b602:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	7f1b      	ldrb	r3, [r3, #28]
 800b608:	f003 0301 	and.w	r3, r3, #1
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d047      	beq.n	800b6a0 <CircularQueue_Sense+0x126>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	7f1b      	ldrb	r3, [r3, #28]
 800b614:	f003 0302 	and.w	r3, r3, #2
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d141      	bne.n	800b6a0 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b61c:	8a7b      	ldrh	r3, [r7, #18]
 800b61e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b622:	4293      	cmp	r3, r2
 800b624:	d103      	bne.n	800b62e <CircularQueue_Sense+0xb4>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	891b      	ldrh	r3, [r3, #8]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d012      	beq.n	800b654 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	68da      	ldr	r2, [r3, #12]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b636:	429a      	cmp	r2, r3
 800b638:	d932      	bls.n	800b6a0 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	891b      	ldrh	r3, [r3, #8]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d02e      	beq.n	800b6a0 <CircularQueue_Sense+0x126>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	685a      	ldr	r2, [r3, #4]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	1ad3      	subs	r3, r2, r3
 800b64c:	687a      	ldr	r2, [r7, #4]
 800b64e:	8912      	ldrh	r2, [r2, #8]
 800b650:	4293      	cmp	r3, r2
 800b652:	d225      	bcs.n	800b6a0 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800b654:	2300      	movs	r3, #0
 800b656:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	891b      	ldrh	r3, [r3, #8]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d11c      	bne.n	800b69a <CircularQueue_Sense+0x120>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681a      	ldr	r2, [r3, #0]
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	4413      	add	r3, r2
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	4618      	mov	r0, r3
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	1c59      	adds	r1, r3, #1
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	4299      	cmp	r1, r3
 800b67a:	d305      	bcc.n	800b688 <CircularQueue_Sense+0x10e>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	68f9      	ldr	r1, [r7, #12]
 800b682:	1acb      	subs	r3, r1, r3
 800b684:	3301      	adds	r3, #1
 800b686:	e001      	b.n	800b68c <CircularQueue_Sense+0x112>
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	3301      	adds	r3, #1
 800b68c:	4413      	add	r3, r2
 800b68e:	781b      	ldrb	r3, [r3, #0]
 800b690:	021b      	lsls	r3, r3, #8
 800b692:	b29b      	uxth	r3, r3
 800b694:	4403      	add	r3, r0
 800b696:	b29b      	uxth	r3, r3
 800b698:	e001      	b.n	800b69e <CircularQueue_Sense+0x124>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	891b      	ldrh	r3, [r3, #8]
 800b69e:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681a      	ldr	r2, [r3, #0]
 800b6a4:	7af9      	ldrb	r1, [r7, #11]
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	4419      	add	r1, r3
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	4299      	cmp	r1, r3
 800b6b0:	d306      	bcc.n	800b6c0 <CircularQueue_Sense+0x146>
 800b6b2:	7af9      	ldrb	r1, [r7, #11]
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	4419      	add	r1, r3
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	1acb      	subs	r3, r1, r3
 800b6be:	e002      	b.n	800b6c6 <CircularQueue_Sense+0x14c>
 800b6c0:	7af9      	ldrb	r1, [r7, #11]
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	440b      	add	r3, r1
 800b6c6:	4413      	add	r3, r2
 800b6c8:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d002      	beq.n	800b6d6 <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	8a7a      	ldrh	r2, [r7, #18]
 800b6d4:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800b6d6:	697b      	ldr	r3, [r7, #20]
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	371c      	adds	r7, #28
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr

0800b6e4 <PWM_SIGNAL_Init>:
#include "pwm_signal.h"

void PWM_SIGNAL_Init(PWM_SIGNAL_TypeDef *sPWMSignal, uint32_t freq_clk, uint32_t pre_scaler, uint8_t is_16_bit)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b085      	sub	sp, #20
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
 800b6f0:	70fb      	strb	r3, [r7, #3]
	if (!sPWMSignal) // Check se  null
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d009      	beq.n	800b70c <PWM_SIGNAL_Init+0x28>
	{
		return;
	}
	sPWMSignal->tim_freq = freq_clk / pre_scaler;
 800b6f8:	68ba      	ldr	r2, [r7, #8]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	fbb2 f2f3 	udiv	r2, r2, r3
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	60da      	str	r2, [r3, #12]
	sPWMSignal->is_16_bit = is_16_bit;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	78fa      	ldrb	r2, [r7, #3]
 800b708:	741a      	strb	r2, [r3, #16]
 800b70a:	e000      	b.n	800b70e <PWM_SIGNAL_Init+0x2a>
		return;
 800b70c:	bf00      	nop
}
 800b70e:	3714      	adds	r7, #20
 800b710:	46bd      	mov	sp, r7
 800b712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b716:	4770      	bx	lr

0800b718 <PWM_SIGNAL_ComputePWM>:

void PWM_SIGNAL_ComputePWM(PWM_SIGNAL_TypeDef *sPWMSignal, TIM_HandleTypeDef *htim, int channel, uint8_t is_rising)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b086      	sub	sp, #24
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	607a      	str	r2, [r7, #4]
 800b724:	70fb      	strb	r3, [r7, #3]
	if (!sPWMSignal) // Check se  null
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d01f      	beq.n	800b76c <PWM_SIGNAL_ComputePWM+0x54>
	{
		return;
	}
	uint32_t current = HAL_TIM_ReadCapturedValue(htim, channel);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	4619      	mov	r1, r3
 800b730:	68b8      	ldr	r0, [r7, #8]
 800b732:	f7fb fa2b 	bl	8006b8c <HAL_TIM_ReadCapturedValue>
 800b736:	6138      	str	r0, [r7, #16]
	uint32_t diff = current - sPWMSignal->prec;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	693a      	ldr	r2, [r7, #16]
 800b73e:	1ad3      	subs	r3, r2, r3
 800b740:	617b      	str	r3, [r7, #20]
	if (sPWMSignal->is_16_bit)
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	7c1b      	ldrb	r3, [r3, #16]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d002      	beq.n	800b750 <PWM_SIGNAL_ComputePWM+0x38>
	{
		diff = (uint16_t) diff;
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	617b      	str	r3, [r7, #20]
	}

	if (is_rising)
 800b750:	78fb      	ldrb	r3, [r7, #3]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d006      	beq.n	800b764 <PWM_SIGNAL_ComputePWM+0x4c>
	{
		sPWMSignal->cycle_time = diff;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	697a      	ldr	r2, [r7, #20]
 800b75a:	605a      	str	r2, [r3, #4]
		sPWMSignal->prec = current;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	693a      	ldr	r2, [r7, #16]
 800b760:	601a      	str	r2, [r3, #0]
 800b762:	e004      	b.n	800b76e <PWM_SIGNAL_ComputePWM+0x56>
	}
	else
	{
		sPWMSignal->up_time = diff;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	697a      	ldr	r2, [r7, #20]
 800b768:	609a      	str	r2, [r3, #8]
 800b76a:	e000      	b.n	800b76e <PWM_SIGNAL_ComputePWM+0x56>
		return;
 800b76c:	bf00      	nop
	}
}
 800b76e:	3718      	adds	r7, #24
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}

0800b774 <PWM_SIGNAL_GetFrequency>:

uint32_t PWM_SIGNAL_GetFrequency(PWM_SIGNAL_TypeDef *sPWMSignal)
{
 800b774:	b480      	push	{r7}
 800b776:	b083      	sub	sp, #12
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
	if (!sPWMSignal) // Check se  null
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d101      	bne.n	800b786 <PWM_SIGNAL_GetFrequency+0x12>
	{
		return 0;
 800b782:	2300      	movs	r3, #0
 800b784:	e00b      	b.n	800b79e <PWM_SIGNAL_GetFrequency+0x2a>
	}
	if (sPWMSignal->cycle_time == 0)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d101      	bne.n	800b792 <PWM_SIGNAL_GetFrequency+0x1e>
		return 0;
 800b78e:	2300      	movs	r3, #0
 800b790:	e005      	b.n	800b79e <PWM_SIGNAL_GetFrequency+0x2a>
	return sPWMSignal->tim_freq / sPWMSignal->cycle_time;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	68da      	ldr	r2, [r3, #12]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	370c      	adds	r7, #12
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr
	...

0800b7ac <PWM_SIGNAL_GetDutyCycle>:

uint8_t PWM_SIGNAL_GetDutyCycle(PWM_SIGNAL_TypeDef *sPWMSignal)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b082      	sub	sp, #8
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
	if (!sPWMSignal) // Check se  null
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d101      	bne.n	800b7be <PWM_SIGNAL_GetDutyCycle+0x12>
	{
		return 0;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	e024      	b.n	800b808 <PWM_SIGNAL_GetDutyCycle+0x5c>
	}
	if (sPWMSignal->cycle_time == 0)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d101      	bne.n	800b7ca <PWM_SIGNAL_GetDutyCycle+0x1e>
		return 0;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	e01e      	b.n	800b808 <PWM_SIGNAL_GetDutyCycle+0x5c>
	return ((float) sPWMSignal->up_time / sPWMSignal->cycle_time) * 100.0;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	689b      	ldr	r3, [r3, #8]
 800b7ce:	ee07 3a90 	vmov	s15, r3
 800b7d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	ee07 3a90 	vmov	s15, r3
 800b7de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b7e6:	ee16 0a90 	vmov	r0, s13
 800b7ea:	f7f4 ffaf 	bl	800074c <__aeabi_f2d>
 800b7ee:	f04f 0200 	mov.w	r2, #0
 800b7f2:	4b07      	ldr	r3, [pc, #28]	@ (800b810 <PWM_SIGNAL_GetDutyCycle+0x64>)
 800b7f4:	f7f4 fd1c 	bl	8000230 <__aeabi_dmul>
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	4610      	mov	r0, r2
 800b7fe:	4619      	mov	r1, r3
 800b800:	f7f4 fffc 	bl	80007fc <__aeabi_d2uiz>
 800b804:	4603      	mov	r3, r0
 800b806:	b2db      	uxtb	r3, r3
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3708      	adds	r7, #8
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	40590000 	.word	0x40590000

0800b814 <TLC59731_Init>:
};

struct TLC59731_TypeDef led;

uint8_t TLC59731_Init()
{
 800b814:	b580      	push	{r7, lr}
 800b816:	af00      	add	r7, sp, #0
	led.state = TLC59731_STATE_OFF;
 800b818:	4b06      	ldr	r3, [pc, #24]	@ (800b834 <TLC59731_Init+0x20>)
 800b81a:	2201      	movs	r2, #1
 800b81c:	70da      	strb	r2, [r3, #3]
	TLC59731_SetRGB(0x00, 0x00, 0x00);
 800b81e:	2200      	movs	r2, #0
 800b820:	2100      	movs	r1, #0
 800b822:	2000      	movs	r0, #0
 800b824:	f000 f808 	bl	800b838 <TLC59731_SetRGB>
	TLC59731_Off();
 800b828:	f000 f830 	bl	800b88c <TLC59731_Off>
	return 0;
 800b82c:	2300      	movs	r3, #0
}
 800b82e:	4618      	mov	r0, r3
 800b830:	bd80      	pop	{r7, pc}
 800b832:	bf00      	nop
 800b834:	20001464 	.word	0x20001464

0800b838 <TLC59731_SetRGB>:
	TLC59731_On();
	return 0;
}

uint8_t TLC59731_SetRGB(uint8_t red, uint8_t green, uint8_t blue)
{
 800b838:	b480      	push	{r7}
 800b83a:	b083      	sub	sp, #12
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	4603      	mov	r3, r0
 800b840:	71fb      	strb	r3, [r7, #7]
 800b842:	460b      	mov	r3, r1
 800b844:	71bb      	strb	r3, [r7, #6]
 800b846:	4613      	mov	r3, r2
 800b848:	717b      	strb	r3, [r7, #5]
	led.RGB_value[TLC59731_RED] = red;
 800b84a:	4a08      	ldr	r2, [pc, #32]	@ (800b86c <TLC59731_SetRGB+0x34>)
 800b84c:	79fb      	ldrb	r3, [r7, #7]
 800b84e:	7013      	strb	r3, [r2, #0]
	led.RGB_value[TLC59731_GREEN] = green;
 800b850:	4a06      	ldr	r2, [pc, #24]	@ (800b86c <TLC59731_SetRGB+0x34>)
 800b852:	79bb      	ldrb	r3, [r7, #6]
 800b854:	7053      	strb	r3, [r2, #1]
	led.RGB_value[TLC59731_BLUE] = blue;
 800b856:	4a05      	ldr	r2, [pc, #20]	@ (800b86c <TLC59731_SetRGB+0x34>)
 800b858:	797b      	ldrb	r3, [r7, #5]
 800b85a:	7093      	strb	r3, [r2, #2]
	return 0;
 800b85c:	2300      	movs	r3, #0
}
 800b85e:	4618      	mov	r0, r3
 800b860:	370c      	adds	r7, #12
 800b862:	46bd      	mov	sp, r7
 800b864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b868:	4770      	bx	lr
 800b86a:	bf00      	nop
 800b86c:	20001464 	.word	0x20001464

0800b870 <TLC59731_On>:

uint8_t TLC59731_On()
{
 800b870:	b580      	push	{r7, lr}
 800b872:	af00      	add	r7, sp, #0
	led.state = TLC59731_STATE_ON;
 800b874:	4b04      	ldr	r3, [pc, #16]	@ (800b888 <TLC59731_On+0x18>)
 800b876:	2200      	movs	r2, #0
 800b878:	70da      	strb	r2, [r3, #3]
	return writeData(led.RGB_value);
 800b87a:	4803      	ldr	r0, [pc, #12]	@ (800b888 <TLC59731_On+0x18>)
 800b87c:	f000 f81e 	bl	800b8bc <writeData>
 800b880:	4603      	mov	r3, r0
}
 800b882:	4618      	mov	r0, r3
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	20001464 	.word	0x20001464

0800b88c <TLC59731_Off>:

uint8_t TLC59731_Off()
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
	uint8_t rgb[] =
 800b892:	1d3b      	adds	r3, r7, #4
 800b894:	2100      	movs	r1, #0
 800b896:	460a      	mov	r2, r1
 800b898:	801a      	strh	r2, [r3, #0]
 800b89a:	460a      	mov	r2, r1
 800b89c:	709a      	strb	r2, [r3, #2]
	{ 0x00, 0x00, 0x00 };
	led.state = TLC59731_STATE_OFF;
 800b89e:	4b06      	ldr	r3, [pc, #24]	@ (800b8b8 <TLC59731_Off+0x2c>)
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	70da      	strb	r2, [r3, #3]
	return writeData(rgb);
 800b8a4:	1d3b      	adds	r3, r7, #4
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f000 f808 	bl	800b8bc <writeData>
 800b8ac:	4603      	mov	r3, r0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3708      	adds	r7, #8
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
 800b8b6:	bf00      	nop
 800b8b8:	20001464 	.word	0x20001464

0800b8bc <writeData>:

/**
 * RGB array lungo TLC59731_NUM_COLOR
 */
uint8_t writeData(uint8_t *RGB)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b084      	sub	sp, #16
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TLC59731_CS_PORT, TLC59731_CS_PIN, GPIO_PIN_SET);
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	2102      	movs	r1, #2
 800b8c8:	4811      	ldr	r0, [pc, #68]	@ (800b910 <writeData+0x54>)
 800b8ca:	f7f8 fa2b 	bl	8003d24 <HAL_GPIO_WritePin>

	startTimer();
 800b8ce:	f000 f877 	bl	800b9c0 <startTimer>

	writeCommand();
 800b8d2:	f000 f843 	bl	800b95c <writeCommand>

	// Scrittura dei colori
	for (uint8_t i = 0; i < TLC59731_NUM_COLOUR; i++)
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	73fb      	strb	r3, [r7, #15]
 800b8da:	e009      	b.n	800b8f0 <writeData+0x34>
	{
		writeByte(RGB[i]);
 800b8dc:	7bfb      	ldrb	r3, [r7, #15]
 800b8de:	687a      	ldr	r2, [r7, #4]
 800b8e0:	4413      	add	r3, r2
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f000 f815 	bl	800b914 <writeByte>
	for (uint8_t i = 0; i < TLC59731_NUM_COLOUR; i++)
 800b8ea:	7bfb      	ldrb	r3, [r7, #15]
 800b8ec:	3301      	adds	r3, #1
 800b8ee:	73fb      	strb	r3, [r7, #15]
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
 800b8f2:	2b02      	cmp	r3, #2
 800b8f4:	d9f2      	bls.n	800b8dc <writeData+0x20>
	}

//	writeEOS();
//	writeGSLAT();

	stopTimer();
 800b8f6:	f000 f86d 	bl	800b9d4 <stopTimer>

	HAL_GPIO_WritePin(TLC59731_CS_PORT, TLC59731_CS_PIN, GPIO_PIN_RESET);
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	2102      	movs	r1, #2
 800b8fe:	4804      	ldr	r0, [pc, #16]	@ (800b910 <writeData+0x54>)
 800b900:	f7f8 fa10 	bl	8003d24 <HAL_GPIO_WritePin>

	return 0;
 800b904:	2300      	movs	r3, #0
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	48001c00 	.word	0x48001c00

0800b914 <writeByte>:

/**
 * Il primo bite scritto deve essere il MSB
 */
void writeByte(uint8_t byte)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0
 800b91a:	4603      	mov	r3, r0
 800b91c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = byte;
 800b91e:	79fb      	ldrb	r3, [r7, #7]
 800b920:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 8; i++)
 800b922:	2300      	movs	r3, #0
 800b924:	73bb      	strb	r3, [r7, #14]
 800b926:	e011      	b.n	800b94c <writeByte+0x38>
	{
		uint8_t val = data & TLC59731_MSB_MASK;
 800b928:	7bfb      	ldrb	r3, [r7, #15]
 800b92a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b92e:	737b      	strb	r3, [r7, #13]
		if (val == 0)
 800b930:	7b7b      	ldrb	r3, [r7, #13]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d102      	bne.n	800b93c <writeByte+0x28>
		{
			writeBit_0();
 800b936:	f000 f818 	bl	800b96a <writeBit_0>
 800b93a:	e001      	b.n	800b940 <writeByte+0x2c>
		}
		else
		{
			writeBit_1();
 800b93c:	f000 f81e 	bl	800b97c <writeBit_1>
		}
		data = data << 1;
 800b940:	7bfb      	ldrb	r3, [r7, #15]
 800b942:	005b      	lsls	r3, r3, #1
 800b944:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 8; i++)
 800b946:	7bbb      	ldrb	r3, [r7, #14]
 800b948:	3301      	adds	r3, #1
 800b94a:	73bb      	strb	r3, [r7, #14]
 800b94c:	7bbb      	ldrb	r3, [r7, #14]
 800b94e:	2b07      	cmp	r3, #7
 800b950:	d9ea      	bls.n	800b928 <writeByte+0x14>
	}
}
 800b952:	bf00      	nop
 800b954:	bf00      	nop
 800b956:	3710      	adds	r7, #16
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <writeCommand>:

void writeCommand()
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	af00      	add	r7, sp, #0
	writeByte(TLC59731_WRITE_COMMAND);
 800b960:	203a      	movs	r0, #58	@ 0x3a
 800b962:	f7ff ffd7 	bl	800b914 <writeByte>
}
 800b966:	bf00      	nop
 800b968:	bd80      	pop	{r7, pc}

0800b96a <writeBit_0>:
	delayMicro(TLC59731_T_CYCLE * 4);
	pulsePin();
}

void writeBit_0()
{
 800b96a:	b580      	push	{r7, lr}
 800b96c:	af00      	add	r7, sp, #0
	pulsePin();
 800b96e:	f000 f813 	bl	800b998 <pulsePin>
	delayMicro(TLC59731_T_CYCLE);
 800b972:	2019      	movs	r0, #25
 800b974:	f000 f838 	bl	800b9e8 <delayMicro>
}
 800b978:	bf00      	nop
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <writeBit_1>:
void writeBit_1()
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	af00      	add	r7, sp, #0
	pulsePin();
 800b980:	f000 f80a 	bl	800b998 <pulsePin>
	delayMicro(TLC59731_T_CYCLE / 2);
 800b984:	200c      	movs	r0, #12
 800b986:	f000 f82f 	bl	800b9e8 <delayMicro>
	pulsePin();
 800b98a:	f000 f805 	bl	800b998 <pulsePin>
	delayMicro(TLC59731_T_CYCLE / 2);
 800b98e:	200c      	movs	r0, #12
 800b990:	f000 f82a 	bl	800b9e8 <delayMicro>
}
 800b994:	bf00      	nop
 800b996:	bd80      	pop	{r7, pc}

0800b998 <pulsePin>:

void pulsePin()
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TLC59731_PWM_PORT, TLC59731_PWM_PIN, GPIO_PIN_SET);
 800b99c:	2201      	movs	r2, #1
 800b99e:	2180      	movs	r1, #128	@ 0x80
 800b9a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b9a4:	f7f8 f9be 	bl	8003d24 <HAL_GPIO_WritePin>
	delayMicro(TLC59731_PULSE_CYCLE);
 800b9a8:	2005      	movs	r0, #5
 800b9aa:	f000 f81d 	bl	800b9e8 <delayMicro>
	HAL_GPIO_WritePin(TLC59731_PWM_PORT, TLC59731_PWM_PIN, GPIO_PIN_RESET);
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	2180      	movs	r1, #128	@ 0x80
 800b9b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b9b6:	f7f8 f9b5 	bl	8003d24 <HAL_GPIO_WritePin>
}
 800b9ba:	bf00      	nop
 800b9bc:	bd80      	pop	{r7, pc}
	...

0800b9c0 <startTimer>:

void startTimer()
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Start(&TLC59731_TIM);
 800b9c4:	4802      	ldr	r0, [pc, #8]	@ (800b9d0 <startTimer+0x10>)
 800b9c6:	f7fa fc7f 	bl	80062c8 <HAL_TIM_Base_Start>
}
 800b9ca:	bf00      	nop
 800b9cc:	bd80      	pop	{r7, pc}
 800b9ce:	bf00      	nop
 800b9d0:	20000250 	.word	0x20000250

0800b9d4 <stopTimer>:

void stopTimer()
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&TLC59731_TIM);
 800b9d8:	4802      	ldr	r0, [pc, #8]	@ (800b9e4 <stopTimer+0x10>)
 800b9da:	f7fa fcbb 	bl	8006354 <HAL_TIM_Base_Stop>
}
 800b9de:	bf00      	nop
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	20000250 	.word	0x20000250

0800b9e8 <delayMicro>:

/**
 * Ipotesi Il timer va a 32MHz
 */
void delayMicro(uint32_t delay)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b085      	sub	sp, #20
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
	delay *= 32;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	015b      	lsls	r3, r3, #5
 800b9f4:	607b      	str	r3, [r7, #4]
	uint16_t start = __HAL_TIM_GET_COUNTER(&TLC59731_TIM);
 800b9f6:	4b0a      	ldr	r3, [pc, #40]	@ (800ba20 <delayMicro+0x38>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9fc:	81fb      	strh	r3, [r7, #14]
	while (__HAL_TIM_GET_COUNTER(&TLC59731_TIM) - start < delay)
 800b9fe:	bf00      	nop
 800ba00:	4b07      	ldr	r3, [pc, #28]	@ (800ba20 <delayMicro+0x38>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba06:	89fb      	ldrh	r3, [r7, #14]
 800ba08:	1ad3      	subs	r3, r2, r3
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	429a      	cmp	r2, r3
 800ba0e:	d8f7      	bhi.n	800ba00 <delayMicro+0x18>
	{
	}
}
 800ba10:	bf00      	nop
 800ba12:	bf00      	nop
 800ba14:	3714      	adds	r7, #20
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	20000250 	.word	0x20000250

0800ba24 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800ba24:	b480      	push	{r7}
 800ba26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800ba28:	4b03      	ldr	r3, [pc, #12]	@ (800ba38 <LL_FLASH_GetUDN+0x14>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba34:	4770      	bx	lr
 800ba36:	bf00      	nop
 800ba38:	1fff7580 	.word	0x1fff7580

0800ba3c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800ba40:	4b03      	ldr	r3, [pc, #12]	@ (800ba50 <LL_FLASH_GetDeviceID+0x14>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	b2db      	uxtb	r3, r3
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4e:	4770      	bx	lr
 800ba50:	1fff7584 	.word	0x1fff7584

0800ba54 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800ba54:	b480      	push	{r7}
 800ba56:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800ba58:	4b03      	ldr	r3, [pc, #12]	@ (800ba68 <LL_FLASH_GetSTCompanyID+0x14>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	0a1b      	lsrs	r3, r3, #8
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	46bd      	mov	sp, r7
 800ba62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba66:	4770      	bx	lr
 800ba68:	1fff7584 	.word	0x1fff7584

0800ba6c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b092      	sub	sp, #72	@ 0x48
 800ba70:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800ba72:	2392      	movs	r3, #146	@ 0x92
 800ba74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800ba78:	463b      	mov	r3, r7
 800ba7a:	2243      	movs	r2, #67	@ 0x43
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f002 ff2c 	bl	800e8dc <memset>
 800ba84:	2344      	movs	r3, #68	@ 0x44
 800ba86:	82bb      	strh	r3, [r7, #20]
 800ba88:	2308      	movs	r3, #8
 800ba8a:	82fb      	strh	r3, [r7, #22]
 800ba8c:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 800ba90:	833b      	strh	r3, [r7, #24]
 800ba92:	2302      	movs	r3, #2
 800ba94:	76bb      	strb	r3, [r7, #26]
 800ba96:	2301      	movs	r3, #1
 800ba98:	76fb      	strb	r3, [r7, #27]
 800ba9a:	2312      	movs	r3, #18
 800ba9c:	773b      	strb	r3, [r7, #28]
 800ba9e:	2329      	movs	r3, #41	@ 0x29
 800baa0:	777b      	strb	r3, [r7, #29]
 800baa2:	239c      	movs	r3, #156	@ 0x9c
 800baa4:	83fb      	strh	r3, [r7, #30]
 800baa6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800baaa:	843b      	strh	r3, [r7, #32]
 800baac:	2302      	movs	r3, #2
 800baae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800bab2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bab6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bab8:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 800babc:	853b      	strh	r3, [r7, #40]	@ 0x28
 800babe:	2301      	movs	r3, #1
 800bac0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bac4:	2320      	movs	r3, #32
 800bac6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800baca:	2303      	movs	r3, #3
 800bacc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800bad0:	f240 6372 	movw	r3, #1650	@ 0x672
 800bad4:	867b      	strh	r3, [r7, #50]	@ 0x32
 800bad6:	230d      	movs	r3, #13
 800bad8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800badc:	2304      	movs	r3, #4
 800bade:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800bae2:	f000 fbaf 	bl	800c244 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800bae6:	2101      	movs	r1, #1
 800bae8:	2002      	movs	r0, #2
 800baea:	f002 f9c5 	bl	800de78 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800baee:	4a3c      	ldr	r2, [pc, #240]	@ (800bbe0 <APP_BLE_Init+0x174>)
 800baf0:	2100      	movs	r1, #0
 800baf2:	2002      	movs	r0, #2
 800baf4:	f002 fb72 	bl	800e1dc <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800baf8:	463b      	mov	r3, r7
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7fe fa18 	bl	8009f30 <SHCI_C2_BLE_Init>
 800bb00:	4603      	mov	r3, r0
 800bb02:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (status != SHCI_Success)
 800bb06:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d012      	beq.n	800bb34 <APP_BLE_Init+0xc8>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800bb0e:	4835      	ldr	r0, [pc, #212]	@ (800bbe4 <APP_BLE_Init+0x178>)
 800bb10:	f7ff f828 	bl	800ab64 <DbgTraceGetFileName>
 800bb14:	4601      	mov	r1, r0
 800bb16:	f44f 739d 	mov.w	r3, #314	@ 0x13a
 800bb1a:	4a33      	ldr	r2, [pc, #204]	@ (800bbe8 <APP_BLE_Init+0x17c>)
 800bb1c:	4833      	ldr	r0, [pc, #204]	@ (800bbec <APP_BLE_Init+0x180>)
 800bb1e:	f002 fd6b 	bl	800e5f8 <iprintf>
 800bb22:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb26:	4619      	mov	r1, r3
 800bb28:	4831      	ldr	r0, [pc, #196]	@ (800bbf0 <APP_BLE_Init+0x184>)
 800bb2a:	f002 fd65 	bl	800e5f8 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800bb2e:	f7f6 febf 	bl	80028b0 <Error_Handler>
 800bb32:	e00c      	b.n	800bb4e <APP_BLE_Init+0xe2>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800bb34:	482b      	ldr	r0, [pc, #172]	@ (800bbe4 <APP_BLE_Init+0x178>)
 800bb36:	f7ff f815 	bl	800ab64 <DbgTraceGetFileName>
 800bb3a:	4601      	mov	r1, r0
 800bb3c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800bb40:	4a29      	ldr	r2, [pc, #164]	@ (800bbe8 <APP_BLE_Init+0x17c>)
 800bb42:	482a      	ldr	r0, [pc, #168]	@ (800bbec <APP_BLE_Init+0x180>)
 800bb44:	f002 fd58 	bl	800e5f8 <iprintf>
 800bb48:	482a      	ldr	r0, [pc, #168]	@ (800bbf4 <APP_BLE_Init+0x188>)
 800bb4a:	f002 fd55 	bl	800e5f8 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800bb4e:	f000 fb8f 	bl	800c270 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800bb52:	f7fe f947 	bl	8009de4 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bb56:	4b28      	ldr	r3, [pc, #160]	@ (800bbf8 <APP_BLE_Init+0x18c>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800bb5e:	4b26      	ldr	r3, [pc, #152]	@ (800bbf8 <APP_BLE_Init+0x18c>)
 800bb60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bb64:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800bb66:	4a25      	ldr	r2, [pc, #148]	@ (800bbfc <APP_BLE_Init+0x190>)
 800bb68:	2100      	movs	r1, #0
 800bb6a:	2001      	movs	r0, #1
 800bb6c:	f002 fb36 	bl	800e1dc <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800bb70:	2006      	movs	r0, #6
 800bb72:	f7fd ffab 	bl	8009acc <aci_hal_set_radio_activity_mask>
 800bb76:	4603      	mov	r3, r0
 800bb78:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (ret != BLE_STATUS_SUCCESS)
 800bb7c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d010      	beq.n	800bba6 <APP_BLE_Init+0x13a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800bb84:	4817      	ldr	r0, [pc, #92]	@ (800bbe4 <APP_BLE_Init+0x178>)
 800bb86:	f7fe ffed 	bl	800ab64 <DbgTraceGetFileName>
 800bb8a:	4601      	mov	r1, r0
 800bb8c:	f44f 73b2 	mov.w	r3, #356	@ 0x164
 800bb90:	4a15      	ldr	r2, [pc, #84]	@ (800bbe8 <APP_BLE_Init+0x17c>)
 800bb92:	4816      	ldr	r0, [pc, #88]	@ (800bbec <APP_BLE_Init+0x180>)
 800bb94:	f002 fd30 	bl	800e5f8 <iprintf>
 800bb98:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	4818      	ldr	r0, [pc, #96]	@ (800bc00 <APP_BLE_Init+0x194>)
 800bba0:	f002 fd2a 	bl	800e5f8 <iprintf>
 800bba4:	e00c      	b.n	800bbc0 <APP_BLE_Init+0x154>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800bba6:	480f      	ldr	r0, [pc, #60]	@ (800bbe4 <APP_BLE_Init+0x178>)
 800bba8:	f7fe ffdc 	bl	800ab64 <DbgTraceGetFileName>
 800bbac:	4601      	mov	r1, r0
 800bbae:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800bbb2:	4a0d      	ldr	r2, [pc, #52]	@ (800bbe8 <APP_BLE_Init+0x17c>)
 800bbb4:	480d      	ldr	r0, [pc, #52]	@ (800bbec <APP_BLE_Init+0x180>)
 800bbb6:	f002 fd1f 	bl	800e5f8 <iprintf>
 800bbba:	4812      	ldr	r0, [pc, #72]	@ (800bc04 <APP_BLE_Init+0x198>)
 800bbbc:	f002 fd1c 	bl	800e5f8 <iprintf>
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800bbc0:	f001 f820 	bl	800cc04 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800bbc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf8 <APP_BLE_Init+0x18c>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800bbca:	4b0b      	ldr	r3, [pc, #44]	@ (800bbf8 <APP_BLE_Init+0x18c>)
 800bbcc:	2200      	movs	r2, #0
 800bbce:	739a      	strb	r2, [r3, #14]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800bbd0:	2001      	movs	r0, #1
 800bbd2:	f000 fdd5 	bl	800c780 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800bbd6:	bf00      	nop
}
 800bbd8:	3748      	adds	r7, #72	@ 0x48
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	0800a14d 	.word	0x0800a14d
 800bbe4:	0800fbc8 	.word	0x0800fbc8
 800bbe8:	08011418 	.word	0x08011418
 800bbec:	0800fbe4 	.word	0x0800fbe4
 800bbf0:	0800fbf8 	.word	0x0800fbf8
 800bbf4:	0800fc30 	.word	0x0800fc30
 800bbf8:	20001470 	.word	0x20001470
 800bbfc:	0800c905 	.word	0x0800c905
 800bc00:	0800fc58 	.word	0x0800fc58
 800bc04:	0800fc9c 	.word	0x0800fc9c

0800bc08 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800bc08:	b5b0      	push	{r4, r5, r7, lr}
 800bc0a:	b092      	sub	sp, #72	@ 0x48
 800bc0c:	af04      	add	r7, sp, #16
 800bc0e:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800bc10:	2392      	movs	r3, #146	@ 0x92
 800bc12:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	633b      	str	r3, [r7, #48]	@ 0x30

  switch (p_event_pckt->evt)
 800bc1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc1e:	781b      	ldrb	r3, [r3, #0]
 800bc20:	2bff      	cmp	r3, #255	@ 0xff
 800bc22:	f000 815f 	beq.w	800bee4 <SVCCTL_App_Notification+0x2dc>
 800bc26:	2bff      	cmp	r3, #255	@ 0xff
 800bc28:	f300 82d9 	bgt.w	800c1de <SVCCTL_App_Notification+0x5d6>
 800bc2c:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc2e:	d06a      	beq.n	800bd06 <SVCCTL_App_Notification+0xfe>
 800bc30:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc32:	f300 82d4 	bgt.w	800c1de <SVCCTL_App_Notification+0x5d6>
 800bc36:	2b05      	cmp	r3, #5
 800bc38:	d002      	beq.n	800bc40 <SVCCTL_App_Notification+0x38>
 800bc3a:	2b10      	cmp	r3, #16
 800bc3c:	d042      	beq.n	800bcc4 <SVCCTL_App_Notification+0xbc>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800bc3e:	e2ce      	b.n	800c1de <SVCCTL_App_Notification+0x5d6>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800bc40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc42:	3302      	adds	r3, #2
 800bc44:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc4c:	b29a      	uxth	r2, r3
 800bc4e:	4b97      	ldr	r3, [pc, #604]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800bc50:	899b      	ldrh	r3, [r3, #12]
 800bc52:	429a      	cmp	r2, r3
 800bc54:	d128      	bne.n	800bca8 <SVCCTL_App_Notification+0xa0>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800bc56:	4b95      	ldr	r3, [pc, #596]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800bc58:	2200      	movs	r2, #0
 800bc5a:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bc5c:	4b93      	ldr	r3, [pc, #588]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800bc5e:	2200      	movs	r2, #0
 800bc60:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800bc64:	4892      	ldr	r0, [pc, #584]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bc66:	f7fe ff7d 	bl	800ab64 <DbgTraceGetFileName>
 800bc6a:	4601      	mov	r1, r0
 800bc6c:	f44f 73d6 	mov.w	r3, #428	@ 0x1ac
 800bc70:	4a90      	ldr	r2, [pc, #576]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bc72:	4891      	ldr	r0, [pc, #580]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bc74:	f002 fcc0 	bl	800e5f8 <iprintf>
 800bc78:	4890      	ldr	r0, [pc, #576]	@ (800bebc <SVCCTL_App_Notification+0x2b4>)
 800bc7a:	f002 fd2d 	bl	800e6d8 <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800bc7e:	488c      	ldr	r0, [pc, #560]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bc80:	f7fe ff70 	bl	800ab64 <DbgTraceGetFileName>
 800bc84:	4601      	mov	r1, r0
 800bc86:	f240 13ad 	movw	r3, #429	@ 0x1ad
 800bc8a:	4a8a      	ldr	r2, [pc, #552]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bc8c:	488a      	ldr	r0, [pc, #552]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bc8e:	f002 fcb3 	bl	800e5f8 <iprintf>
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	78db      	ldrb	r3, [r3, #3]
 800bca0:	461a      	mov	r2, r3
 800bca2:	4887      	ldr	r0, [pc, #540]	@ (800bec0 <SVCCTL_App_Notification+0x2b8>)
 800bca4:	f002 fca8 	bl	800e5f8 <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 800bca8:	2001      	movs	r0, #1
 800bcaa:	f000 fd69 	bl	800c780 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800bcae:	4b85      	ldr	r3, [pc, #532]	@ (800bec4 <SVCCTL_App_Notification+0x2bc>)
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800bcb4:	4b7d      	ldr	r3, [pc, #500]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800bcb6:	899a      	ldrh	r2, [r3, #12]
 800bcb8:	4b82      	ldr	r3, [pc, #520]	@ (800bec4 <SVCCTL_App_Notification+0x2bc>)
 800bcba:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800bcbc:	4881      	ldr	r0, [pc, #516]	@ (800bec4 <SVCCTL_App_Notification+0x2bc>)
 800bcbe:	f000 ff77 	bl	800cbb0 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800bcc2:	e28f      	b.n	800c1e4 <SVCCTL_App_Notification+0x5dc>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 800bcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc6:	3302      	adds	r3, #2
 800bcc8:	613b      	str	r3, [r7, #16]
      APP_DBG_MSG(">>== HCI_HARDWARE_ERROR_EVT_CODE\n");
 800bcca:	4879      	ldr	r0, [pc, #484]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bccc:	f7fe ff4a 	bl	800ab64 <DbgTraceGetFileName>
 800bcd0:	4601      	mov	r1, r0
 800bcd2:	f240 13cf 	movw	r3, #463	@ 0x1cf
 800bcd6:	4a77      	ldr	r2, [pc, #476]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bcd8:	4877      	ldr	r0, [pc, #476]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bcda:	f002 fc8d 	bl	800e5f8 <iprintf>
 800bcde:	487a      	ldr	r0, [pc, #488]	@ (800bec8 <SVCCTL_App_Notification+0x2c0>)
 800bce0:	f002 fcfa 	bl	800e6d8 <puts>
      APP_DBG_MSG("Hardware Code = 0x%02X\n",p_hardware_error_event->Hardware_Code);
 800bce4:	4872      	ldr	r0, [pc, #456]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bce6:	f7fe ff3d 	bl	800ab64 <DbgTraceGetFileName>
 800bcea:	4601      	mov	r1, r0
 800bcec:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 800bcf0:	4a70      	ldr	r2, [pc, #448]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bcf2:	4871      	ldr	r0, [pc, #452]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bcf4:	f002 fc80 	bl	800e5f8 <iprintf>
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	4873      	ldr	r0, [pc, #460]	@ (800becc <SVCCTL_App_Notification+0x2c4>)
 800bd00:	f002 fc7a 	bl	800e5f8 <iprintf>
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 800bd04:	e26e      	b.n	800c1e4 <SVCCTL_App_Notification+0x5dc>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800bd06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd08:	3302      	adds	r3, #2
 800bd0a:	61fb      	str	r3, [r7, #28]
      switch (p_meta_evt->subevent)
 800bd0c:	69fb      	ldr	r3, [r7, #28]
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d042      	beq.n	800bd9a <SVCCTL_App_Notification+0x192>
 800bd14:	2b03      	cmp	r3, #3
 800bd16:	f040 80c7 	bne.w	800bea8 <SVCCTL_App_Notification+0x2a0>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800bd1a:	69fb      	ldr	r3, [r7, #28]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800bd20:	4863      	ldr	r0, [pc, #396]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bd22:	f7fe ff1f 	bl	800ab64 <DbgTraceGetFileName>
 800bd26:	4601      	mov	r1, r0
 800bd28:	f44f 73f1 	mov.w	r3, #482	@ 0x1e2
 800bd2c:	4a61      	ldr	r2, [pc, #388]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bd2e:	4862      	ldr	r0, [pc, #392]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bd30:	f002 fc62 	bl	800e5f8 <iprintf>
 800bd34:	4866      	ldr	r0, [pc, #408]	@ (800bed0 <SVCCTL_App_Notification+0x2c8>)
 800bd36:	f002 fccf 	bl	800e6d8 <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800bd3a:	485d      	ldr	r0, [pc, #372]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bd3c:	f7fe ff12 	bl	800ab64 <DbgTraceGetFileName>
 800bd40:	4601      	mov	r1, r0
 800bd42:	f240 13e3 	movw	r3, #483	@ 0x1e3
 800bd46:	4a5b      	ldr	r2, [pc, #364]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bd48:	485b      	ldr	r0, [pc, #364]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bd4a:	f002 fc55 	bl	800e5f8 <iprintf>
 800bd4e:	69bb      	ldr	r3, [r7, #24]
 800bd50:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7f4 fce6 	bl	8000728 <__aeabi_i2d>
 800bd5c:	f04f 0200 	mov.w	r2, #0
 800bd60:	4b5c      	ldr	r3, [pc, #368]	@ (800bed4 <SVCCTL_App_Notification+0x2cc>)
 800bd62:	f7f4 fa65 	bl	8000230 <__aeabi_dmul>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4610      	mov	r0, r2
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	69bb      	ldr	r3, [r7, #24]
 800bd70:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800bd74:	b29b      	uxth	r3, r3
 800bd76:	461c      	mov	r4, r3
 800bd78:	69bb      	ldr	r3, [r7, #24]
 800bd7a:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	461a      	mov	r2, r3
 800bd82:	4613      	mov	r3, r2
 800bd84:	009b      	lsls	r3, r3, #2
 800bd86:	4413      	add	r3, r2
 800bd88:	005b      	lsls	r3, r3, #1
 800bd8a:	9301      	str	r3, [sp, #4]
 800bd8c:	9400      	str	r4, [sp, #0]
 800bd8e:	4602      	mov	r2, r0
 800bd90:	460b      	mov	r3, r1
 800bd92:	4851      	ldr	r0, [pc, #324]	@ (800bed8 <SVCCTL_App_Notification+0x2d0>)
 800bd94:	f002 fc30 	bl	800e5f8 <iprintf>
          break;
 800bd98:	e087      	b.n	800beaa <SVCCTL_App_Notification+0x2a2>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	3301      	adds	r3, #1
 800bd9e:	617b      	str	r3, [r7, #20]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800bda0:	4843      	ldr	r0, [pc, #268]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bda2:	f7fe fedf 	bl	800ab64 <DbgTraceGetFileName>
 800bda6:	4601      	mov	r1, r0
 800bda8:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800bdac:	4a41      	ldr	r2, [pc, #260]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bdae:	4842      	ldr	r0, [pc, #264]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bdb0:	f002 fc22 	bl	800e5f8 <iprintf>
 800bdb4:	697b      	ldr	r3, [r7, #20]
 800bdb6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bdba:	b29b      	uxth	r3, r3
 800bdbc:	4619      	mov	r1, r3
 800bdbe:	4847      	ldr	r0, [pc, #284]	@ (800bedc <SVCCTL_App_Notification+0x2d4>)
 800bdc0:	f002 fc1a 	bl	800e5f8 <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800bdc4:	483a      	ldr	r0, [pc, #232]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800bdc6:	f7fe fecd 	bl	800ab64 <DbgTraceGetFileName>
 800bdca:	4601      	mov	r1, r0
 800bdcc:	f44f 73fb 	mov.w	r3, #502	@ 0x1f6
 800bdd0:	4a38      	ldr	r2, [pc, #224]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800bdd2:	4839      	ldr	r0, [pc, #228]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800bdd4:	f002 fc10 	bl	800e5f8 <iprintf>
 800bdd8:	697b      	ldr	r3, [r7, #20]
 800bdda:	7a9b      	ldrb	r3, [r3, #10]
 800bddc:	4618      	mov	r0, r3
 800bdde:	697b      	ldr	r3, [r7, #20]
 800bde0:	7a5b      	ldrb	r3, [r3, #9]
 800bde2:	461c      	mov	r4, r3
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	7a1b      	ldrb	r3, [r3, #8]
 800bde8:	461d      	mov	r5, r3
 800bdea:	697b      	ldr	r3, [r7, #20]
 800bdec:	79db      	ldrb	r3, [r3, #7]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	799b      	ldrb	r3, [r3, #6]
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	795b      	ldrb	r3, [r3, #5]
 800bdfa:	9302      	str	r3, [sp, #8]
 800bdfc:	9101      	str	r1, [sp, #4]
 800bdfe:	9200      	str	r2, [sp, #0]
 800be00:	462b      	mov	r3, r5
 800be02:	4622      	mov	r2, r4
 800be04:	4601      	mov	r1, r0
 800be06:	4836      	ldr	r0, [pc, #216]	@ (800bee0 <SVCCTL_App_Notification+0x2d8>)
 800be08:	f002 fbf6 	bl	800e5f8 <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800be0c:	4828      	ldr	r0, [pc, #160]	@ (800beb0 <SVCCTL_App_Notification+0x2a8>)
 800be0e:	f7fe fea9 	bl	800ab64 <DbgTraceGetFileName>
 800be12:	4601      	mov	r1, r0
 800be14:	f240 13fd 	movw	r3, #509	@ 0x1fd
 800be18:	4a26      	ldr	r2, [pc, #152]	@ (800beb4 <SVCCTL_App_Notification+0x2ac>)
 800be1a:	4827      	ldr	r0, [pc, #156]	@ (800beb8 <SVCCTL_App_Notification+0x2b0>)
 800be1c:	f002 fbec 	bl	800e5f8 <iprintf>
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800be26:	b29b      	uxth	r3, r3
 800be28:	4618      	mov	r0, r3
 800be2a:	f7f4 fc7d 	bl	8000728 <__aeabi_i2d>
 800be2e:	f04f 0200 	mov.w	r2, #0
 800be32:	4b28      	ldr	r3, [pc, #160]	@ (800bed4 <SVCCTL_App_Notification+0x2cc>)
 800be34:	f7f4 f9fc 	bl	8000230 <__aeabi_dmul>
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	4610      	mov	r0, r2
 800be3e:	4619      	mov	r1, r3
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800be46:	b29b      	uxth	r3, r3
 800be48:	461c      	mov	r4, r3
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800be50:	b29b      	uxth	r3, r3
 800be52:	461a      	mov	r2, r3
 800be54:	4613      	mov	r3, r2
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	4413      	add	r3, r2
 800be5a:	005b      	lsls	r3, r3, #1
 800be5c:	9301      	str	r3, [sp, #4]
 800be5e:	9400      	str	r4, [sp, #0]
 800be60:	4602      	mov	r2, r0
 800be62:	460b      	mov	r3, r1
 800be64:	481c      	ldr	r0, [pc, #112]	@ (800bed8 <SVCCTL_App_Notification+0x2d0>)
 800be66:	f002 fbc7 	bl	800e5f8 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800be6a:	4b10      	ldr	r3, [pc, #64]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800be6c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800be70:	2b04      	cmp	r3, #4
 800be72:	d104      	bne.n	800be7e <SVCCTL_App_Notification+0x276>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800be74:	4b0d      	ldr	r3, [pc, #52]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800be76:	2206      	movs	r2, #6
 800be78:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 800be7c:	e003      	b.n	800be86 <SVCCTL_App_Notification+0x27e>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800be7e:	4b0b      	ldr	r3, [pc, #44]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800be80:	2205      	movs	r2, #5
 800be82:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800be8c:	b29a      	uxth	r2, r3
 800be8e:	4b07      	ldr	r3, [pc, #28]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800be90:	819a      	strh	r2, [r3, #12]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800be92:	4b0c      	ldr	r3, [pc, #48]	@ (800bec4 <SVCCTL_App_Notification+0x2bc>)
 800be94:	2200      	movs	r2, #0
 800be96:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800be98:	4b04      	ldr	r3, [pc, #16]	@ (800beac <SVCCTL_App_Notification+0x2a4>)
 800be9a:	899a      	ldrh	r2, [r3, #12]
 800be9c:	4b09      	ldr	r3, [pc, #36]	@ (800bec4 <SVCCTL_App_Notification+0x2bc>)
 800be9e:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800bea0:	4808      	ldr	r0, [pc, #32]	@ (800bec4 <SVCCTL_App_Notification+0x2bc>)
 800bea2:	f000 fe85 	bl	800cbb0 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800bea6:	e000      	b.n	800beaa <SVCCTL_App_Notification+0x2a2>
          break;
 800bea8:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800beaa:	e19b      	b.n	800c1e4 <SVCCTL_App_Notification+0x5dc>
 800beac:	20001470 	.word	0x20001470
 800beb0:	0800fbc8 	.word	0x0800fbc8
 800beb4:	08011428 	.word	0x08011428
 800beb8:	0800fbe4 	.word	0x0800fbe4
 800bebc:	0800fcd4 	.word	0x0800fcd4
 800bec0:	0800fd00 	.word	0x0800fd00
 800bec4:	200014e8 	.word	0x200014e8
 800bec8:	0800fd3c 	.word	0x0800fd3c
 800becc:	0800fd60 	.word	0x0800fd60
 800bed0:	0800fd78 	.word	0x0800fd78
 800bed4:	3ff40000 	.word	0x3ff40000
 800bed8:	0800fdac 	.word	0x0800fdac
 800bedc:	0800fe18 	.word	0x0800fe18
 800bee0:	0800fe60 	.word	0x0800fe60
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800bee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bee6:	3302      	adds	r3, #2
 800bee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      switch (p_blecore_evt->ecode)
 800beea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800beec:	881b      	ldrh	r3, [r3, #0]
 800beee:	b29b      	uxth	r3, r3
 800bef0:	f641 0204 	movw	r2, #6148	@ 0x1804
 800bef4:	4293      	cmp	r3, r2
 800bef6:	f000 816e 	beq.w	800c1d6 <SVCCTL_App_Notification+0x5ce>
 800befa:	f641 0204 	movw	r2, #6148	@ 0x1804
 800befe:	4293      	cmp	r3, r2
 800bf00:	f300 816f 	bgt.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf04:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	f000 8130 	beq.w	800c16e <SVCCTL_App_Notification+0x566>
 800bf0e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800bf12:	4293      	cmp	r3, r2
 800bf14:	f300 8165 	bgt.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf1c:	f000 815d 	beq.w	800c1da <SVCCTL_App_Notification+0x5d2>
 800bf20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf24:	f300 815d 	bgt.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf28:	2b06      	cmp	r3, #6
 800bf2a:	f000 8133 	beq.w	800c194 <SVCCTL_App_Notification+0x58c>
 800bf2e:	2b06      	cmp	r3, #6
 800bf30:	f2c0 8157 	blt.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf34:	f240 420a 	movw	r2, #1034	@ 0x40a
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	f300 8152 	bgt.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf42:	f340 814e 	ble.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf46:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800bf4a:	2b09      	cmp	r3, #9
 800bf4c:	f200 8149 	bhi.w	800c1e2 <SVCCTL_App_Notification+0x5da>
 800bf50:	a201      	add	r2, pc, #4	@ (adr r2, 800bf58 <SVCCTL_App_Notification+0x350>)
 800bf52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf56:	bf00      	nop
 800bf58:	0800c0e9 	.word	0x0800c0e9
 800bf5c:	0800bfb9 	.word	0x0800bfb9
 800bf60:	0800c1e3 	.word	0x0800c1e3
 800bf64:	0800c1e3 	.word	0x0800c1e3
 800bf68:	0800c1e3 	.word	0x0800c1e3
 800bf6c:	0800c1e3 	.word	0x0800c1e3
 800bf70:	0800bf81 	.word	0x0800bf81
 800bf74:	0800c1e3 	.word	0x0800c1e3
 800bf78:	0800c02f 	.word	0x0800c02f
 800bf7c:	0800bf9d 	.word	0x0800bf9d
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800bf80:	489b      	ldr	r0, [pc, #620]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800bf82:	f7fe fdef 	bl	800ab64 <DbgTraceGetFileName>
 800bf86:	4601      	mov	r1, r0
 800bf88:	f240 233f 	movw	r3, #575	@ 0x23f
 800bf8c:	4a99      	ldr	r2, [pc, #612]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800bf8e:	489a      	ldr	r0, [pc, #616]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800bf90:	f002 fb32 	bl	800e5f8 <iprintf>
 800bf94:	4899      	ldr	r0, [pc, #612]	@ (800c1fc <SVCCTL_App_Notification+0x5f4>)
 800bf96:	f002 fb2f 	bl	800e5f8 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800bf9a:	e11f      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
            APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800bf9c:	4894      	ldr	r0, [pc, #592]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800bf9e:	f7fe fde1 	bl	800ab64 <DbgTraceGetFileName>
 800bfa2:	4601      	mov	r1, r0
 800bfa4:	f240 234f 	movw	r3, #591	@ 0x24f
 800bfa8:	4a92      	ldr	r2, [pc, #584]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800bfaa:	4893      	ldr	r0, [pc, #588]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800bfac:	f002 fb24 	bl	800e5f8 <iprintf>
 800bfb0:	4893      	ldr	r0, [pc, #588]	@ (800c200 <SVCCTL_App_Notification+0x5f8>)
 800bfb2:	f002 fb91 	bl	800e6d8 <puts>
          break;
 800bfb6:	e111      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800bfb8:	488d      	ldr	r0, [pc, #564]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800bfba:	f7fe fdd3 	bl	800ab64 <DbgTraceGetFileName>
 800bfbe:	4601      	mov	r1, r0
 800bfc0:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800bfc4:	4a8b      	ldr	r2, [pc, #556]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800bfc6:	488c      	ldr	r0, [pc, #560]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800bfc8:	f002 fb16 	bl	800e5f8 <iprintf>
 800bfcc:	488d      	ldr	r0, [pc, #564]	@ (800c204 <SVCCTL_App_Notification+0x5fc>)
 800bfce:	f002 fb83 	bl	800e6d8 <puts>
          pin = BLE_DEFAULT_PIN;
 800bfd2:	4b8d      	ldr	r3, [pc, #564]	@ (800c208 <SVCCTL_App_Notification+0x600>)
 800bfd4:	62bb      	str	r3, [r7, #40]	@ 0x28
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 800bfd6:	4b8d      	ldr	r3, [pc, #564]	@ (800c20c <SVCCTL_App_Notification+0x604>)
 800bfd8:	899b      	ldrh	r3, [r3, #12]
 800bfda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f7fc fee5 	bl	8008dac <aci_gap_pass_key_resp>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          if (ret != BLE_STATUS_SUCCESS)
 800bfe8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d010      	beq.n	800c012 <SVCCTL_App_Notification+0x40a>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800bff0:	487f      	ldr	r0, [pc, #508]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800bff2:	f7fe fdb7 	bl	800ab64 <DbgTraceGetFileName>
 800bff6:	4601      	mov	r1, r0
 800bff8:	f240 2361 	movw	r3, #609	@ 0x261
 800bffc:	4a7d      	ldr	r2, [pc, #500]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800bffe:	487e      	ldr	r0, [pc, #504]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c000:	f002 fafa 	bl	800e5f8 <iprintf>
 800c004:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c008:	4619      	mov	r1, r3
 800c00a:	4881      	ldr	r0, [pc, #516]	@ (800c210 <SVCCTL_App_Notification+0x608>)
 800c00c:	f002 faf4 	bl	800e5f8 <iprintf>
          break;
 800c010:	e0e4      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800c012:	4877      	ldr	r0, [pc, #476]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c014:	f7fe fda6 	bl	800ab64 <DbgTraceGetFileName>
 800c018:	4601      	mov	r1, r0
 800c01a:	f240 2365 	movw	r3, #613	@ 0x265
 800c01e:	4a75      	ldr	r2, [pc, #468]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c020:	4875      	ldr	r0, [pc, #468]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c022:	f002 fae9 	bl	800e5f8 <iprintf>
 800c026:	487b      	ldr	r0, [pc, #492]	@ (800c214 <SVCCTL_App_Notification+0x60c>)
 800c028:	f002 fb56 	bl	800e6d8 <puts>
          break;
 800c02c:	e0d6      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800c02e:	4870      	ldr	r0, [pc, #448]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c030:	f7fe fd98 	bl	800ab64 <DbgTraceGetFileName>
 800c034:	4601      	mov	r1, r0
 800c036:	f240 236e 	movw	r3, #622	@ 0x26e
 800c03a:	4a6e      	ldr	r2, [pc, #440]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c03c:	486e      	ldr	r0, [pc, #440]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c03e:	f002 fadb 	bl	800e5f8 <iprintf>
 800c042:	4875      	ldr	r0, [pc, #468]	@ (800c218 <SVCCTL_App_Notification+0x610>)
 800c044:	f002 fb48 	bl	800e6d8 <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800c048:	4869      	ldr	r0, [pc, #420]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c04a:	f7fe fd8b 	bl	800ab64 <DbgTraceGetFileName>
 800c04e:	4601      	mov	r1, r0
 800c050:	f240 236f 	movw	r3, #623	@ 0x26f
 800c054:	4a67      	ldr	r2, [pc, #412]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c056:	4868      	ldr	r0, [pc, #416]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c058:	f002 face 	bl	800e5f8 <iprintf>
 800c05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c05e:	3302      	adds	r3, #2
 800c060:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800c064:	4619      	mov	r1, r3
 800c066:	486d      	ldr	r0, [pc, #436]	@ (800c21c <SVCCTL_App_Notification+0x614>)
 800c068:	f002 fac6 	bl	800e5f8 <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800c06c:	4860      	ldr	r0, [pc, #384]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c06e:	f7fe fd79 	bl	800ab64 <DbgTraceGetFileName>
 800c072:	4601      	mov	r1, r0
 800c074:	f240 2371 	movw	r3, #625	@ 0x271
 800c078:	4a5e      	ldr	r2, [pc, #376]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c07a:	485f      	ldr	r0, [pc, #380]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c07c:	f002 fabc 	bl	800e5f8 <iprintf>
 800c080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c082:	3302      	adds	r3, #2
 800c084:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800c088:	4619      	mov	r1, r3
 800c08a:	4865      	ldr	r0, [pc, #404]	@ (800c220 <SVCCTL_App_Notification+0x618>)
 800c08c:	f002 fab4 	bl	800e5f8 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800c090:	4b5e      	ldr	r3, [pc, #376]	@ (800c20c <SVCCTL_App_Notification+0x604>)
 800c092:	899b      	ldrh	r3, [r3, #12]
 800c094:	2101      	movs	r1, #1
 800c096:	4618      	mov	r0, r3
 800c098:	f7fd f832 	bl	8009100 <aci_gap_numeric_comparison_value_confirm_yesno>
 800c09c:	4603      	mov	r3, r0
 800c09e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          if (ret != BLE_STATUS_SUCCESS)
 800c0a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d010      	beq.n	800c0cc <SVCCTL_App_Notification+0x4c4>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800c0aa:	4851      	ldr	r0, [pc, #324]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c0ac:	f7fe fd5a 	bl	800ab64 <DbgTraceGetFileName>
 800c0b0:	4601      	mov	r1, r0
 800c0b2:	f240 2376 	movw	r3, #630	@ 0x276
 800c0b6:	4a4f      	ldr	r2, [pc, #316]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c0b8:	484f      	ldr	r0, [pc, #316]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c0ba:	f002 fa9d 	bl	800e5f8 <iprintf>
 800c0be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0c2:	4619      	mov	r1, r3
 800c0c4:	4857      	ldr	r0, [pc, #348]	@ (800c224 <SVCCTL_App_Notification+0x61c>)
 800c0c6:	f002 fa97 	bl	800e5f8 <iprintf>
          break;
 800c0ca:	e087      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800c0cc:	4848      	ldr	r0, [pc, #288]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c0ce:	f7fe fd49 	bl	800ab64 <DbgTraceGetFileName>
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	f240 237a 	movw	r3, #634	@ 0x27a
 800c0d8:	4a46      	ldr	r2, [pc, #280]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c0da:	4847      	ldr	r0, [pc, #284]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c0dc:	f002 fa8c 	bl	800e5f8 <iprintf>
 800c0e0:	4851      	ldr	r0, [pc, #324]	@ (800c228 <SVCCTL_App_Notification+0x620>)
 800c0e2:	f002 faf9 	bl	800e6d8 <puts>
          break;
 800c0e6:	e079      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800c0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ea:	3302      	adds	r3, #2
 800c0ec:	627b      	str	r3, [r7, #36]	@ 0x24
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800c0ee:	4840      	ldr	r0, [pc, #256]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c0f0:	f7fe fd38 	bl	800ab64 <DbgTraceGetFileName>
 800c0f4:	4601      	mov	r1, r0
 800c0f6:	f44f 7321 	mov.w	r3, #644	@ 0x284
 800c0fa:	4a3e      	ldr	r2, [pc, #248]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c0fc:	483e      	ldr	r0, [pc, #248]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c0fe:	f002 fa7b 	bl	800e5f8 <iprintf>
 800c102:	484a      	ldr	r0, [pc, #296]	@ (800c22c <SVCCTL_App_Notification+0x624>)
 800c104:	f002 fae8 	bl	800e6d8 <puts>
          if (p_pairing_complete->Status != 0)
 800c108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10a:	789b      	ldrb	r3, [r3, #2]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d013      	beq.n	800c138 <SVCCTL_App_Notification+0x530>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n", p_pairing_complete->Status, p_pairing_complete->Reason);
 800c110:	4837      	ldr	r0, [pc, #220]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c112:	f7fe fd27 	bl	800ab64 <DbgTraceGetFileName>
 800c116:	4601      	mov	r1, r0
 800c118:	f240 2387 	movw	r3, #647	@ 0x287
 800c11c:	4a35      	ldr	r2, [pc, #212]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c11e:	4836      	ldr	r0, [pc, #216]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c120:	f002 fa6a 	bl	800e5f8 <iprintf>
 800c124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c126:	789b      	ldrb	r3, [r3, #2]
 800c128:	4619      	mov	r1, r3
 800c12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12c:	78db      	ldrb	r3, [r3, #3]
 800c12e:	461a      	mov	r2, r3
 800c130:	483f      	ldr	r0, [pc, #252]	@ (800c230 <SVCCTL_App_Notification+0x628>)
 800c132:	f002 fa61 	bl	800e5f8 <iprintf>
 800c136:	e00c      	b.n	800c152 <SVCCTL_App_Notification+0x54a>
            APP_DBG_MSG("     - Pairing Success\n");
 800c138:	482d      	ldr	r0, [pc, #180]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c13a:	f7fe fd13 	bl	800ab64 <DbgTraceGetFileName>
 800c13e:	4601      	mov	r1, r0
 800c140:	f240 238b 	movw	r3, #651	@ 0x28b
 800c144:	4a2b      	ldr	r2, [pc, #172]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c146:	482c      	ldr	r0, [pc, #176]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c148:	f002 fa56 	bl	800e5f8 <iprintf>
 800c14c:	4839      	ldr	r0, [pc, #228]	@ (800c234 <SVCCTL_App_Notification+0x62c>)
 800c14e:	f002 fac3 	bl	800e6d8 <puts>
          APP_DBG_MSG("\n");
 800c152:	4827      	ldr	r0, [pc, #156]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c154:	f7fe fd06 	bl	800ab64 <DbgTraceGetFileName>
 800c158:	4601      	mov	r1, r0
 800c15a:	f240 238d 	movw	r3, #653	@ 0x28d
 800c15e:	4a25      	ldr	r2, [pc, #148]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c160:	4825      	ldr	r0, [pc, #148]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c162:	f002 fa49 	bl	800e5f8 <iprintf>
 800c166:	200a      	movs	r0, #10
 800c168:	f002 fa58 	bl	800e61c <putchar>
          break;
 800c16c:	e036      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800c16e:	4820      	ldr	r0, [pc, #128]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c170:	f7fe fcf8 	bl	800ab64 <DbgTraceGetFileName>
 800c174:	4601      	mov	r1, r0
 800c176:	f240 2396 	movw	r3, #662	@ 0x296
 800c17a:	4a1e      	ldr	r2, [pc, #120]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c17c:	481e      	ldr	r0, [pc, #120]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c17e:	f002 fa3b 	bl	800e5f8 <iprintf>
 800c182:	482d      	ldr	r0, [pc, #180]	@ (800c238 <SVCCTL_App_Notification+0x630>)
 800c184:	f002 fa38 	bl	800e5f8 <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800c188:	4b20      	ldr	r3, [pc, #128]	@ (800c20c <SVCCTL_App_Notification+0x604>)
 800c18a:	899b      	ldrh	r3, [r3, #12]
 800c18c:	4618      	mov	r0, r3
 800c18e:	f7fd faca 	bl	8009726 <aci_gatt_confirm_indication>
        break;
 800c192:	e023      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 800c194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c196:	3302      	adds	r3, #2
 800c198:	623b      	str	r3, [r7, #32]
          APP_DBG_MSG(">>== ACI_HAL_WARNING_VSEVT_CODE\n");
 800c19a:	4815      	ldr	r0, [pc, #84]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c19c:	f7fe fce2 	bl	800ab64 <DbgTraceGetFileName>
 800c1a0:	4601      	mov	r1, r0
 800c1a2:	f240 23a1 	movw	r3, #673	@ 0x2a1
 800c1a6:	4a13      	ldr	r2, [pc, #76]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c1a8:	4813      	ldr	r0, [pc, #76]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c1aa:	f002 fa25 	bl	800e5f8 <iprintf>
 800c1ae:	4823      	ldr	r0, [pc, #140]	@ (800c23c <SVCCTL_App_Notification+0x634>)
 800c1b0:	f002 fa92 	bl	800e6d8 <puts>
          APP_DBG_MSG("Warning Type = 0x%02X\n", p_warning_event->Warning_Type);
 800c1b4:	480e      	ldr	r0, [pc, #56]	@ (800c1f0 <SVCCTL_App_Notification+0x5e8>)
 800c1b6:	f7fe fcd5 	bl	800ab64 <DbgTraceGetFileName>
 800c1ba:	4601      	mov	r1, r0
 800c1bc:	f240 23a2 	movw	r3, #674	@ 0x2a2
 800c1c0:	4a0c      	ldr	r2, [pc, #48]	@ (800c1f4 <SVCCTL_App_Notification+0x5ec>)
 800c1c2:	480d      	ldr	r0, [pc, #52]	@ (800c1f8 <SVCCTL_App_Notification+0x5f0>)
 800c1c4:	f002 fa18 	bl	800e5f8 <iprintf>
 800c1c8:	6a3b      	ldr	r3, [r7, #32]
 800c1ca:	781b      	ldrb	r3, [r3, #0]
 800c1cc:	4619      	mov	r1, r3
 800c1ce:	481c      	ldr	r0, [pc, #112]	@ (800c240 <SVCCTL_App_Notification+0x638>)
 800c1d0:	f002 fa12 	bl	800e5f8 <iprintf>
          break;
 800c1d4:	e002      	b.n	800c1dc <SVCCTL_App_Notification+0x5d4>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800c1d6:	bf00      	nop
 800c1d8:	e003      	b.n	800c1e2 <SVCCTL_App_Notification+0x5da>
          break;
 800c1da:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c1dc:	e001      	b.n	800c1e2 <SVCCTL_App_Notification+0x5da>
      break;
 800c1de:	bf00      	nop
 800c1e0:	e000      	b.n	800c1e4 <SVCCTL_App_Notification+0x5dc>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c1e2:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800c1e4:	2301      	movs	r3, #1
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3738      	adds	r7, #56	@ 0x38
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bdb0      	pop	{r4, r5, r7, pc}
 800c1ee:	bf00      	nop
 800c1f0:	0800fbc8 	.word	0x0800fbc8
 800c1f4:	08011428 	.word	0x08011428
 800c1f8:	0800fbe4 	.word	0x0800fbe4
 800c1fc:	0800feb0 	.word	0x0800feb0
 800c200:	0800fed8 	.word	0x0800fed8
 800c204:	0800ff08 	.word	0x0800ff08
 800c208:	0001b207 	.word	0x0001b207
 800c20c:	20001470 	.word	0x20001470
 800c210:	0800ff30 	.word	0x0800ff30
 800c214:	0800ff64 	.word	0x0800ff64
 800c218:	0800ff8c 	.word	0x0800ff8c
 800c21c:	0800ffc0 	.word	0x0800ffc0
 800c220:	0800ffdc 	.word	0x0800ffdc
 800c224:	0800fff4 	.word	0x0800fff4
 800c228:	08010044 	.word	0x08010044
 800c22c:	0801008c 	.word	0x0801008c
 800c230:	080100b8 	.word	0x080100b8
 800c234:	080100f4 	.word	0x080100f4
 800c238:	0801010c 	.word	0x0801010c
 800c23c:	08010134 	.word	0x08010134
 800c240:	08010154 	.word	0x08010154

0800c244 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b082      	sub	sp, #8
 800c248:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800c24a:	4b06      	ldr	r3, [pc, #24]	@ (800c264 <Ble_Tl_Init+0x20>)
 800c24c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800c24e:	4b06      	ldr	r3, [pc, #24]	@ (800c268 <Ble_Tl_Init+0x24>)
 800c250:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800c252:	463b      	mov	r3, r7
 800c254:	4619      	mov	r1, r3
 800c256:	4805      	ldr	r0, [pc, #20]	@ (800c26c <Ble_Tl_Init+0x28>)
 800c258:	f7fd ff5c 	bl	800a114 <hci_init>

  return;
 800c25c:	bf00      	nop
}
 800c25e:	3708      	adds	r7, #8
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}
 800c264:	200300d8 	.word	0x200300d8
 800c268:	0800ca21 	.word	0x0800ca21
 800c26c:	0800c9e9 	.word	0x0800c9e9

0800c270 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800c270:	b5b0      	push	{r4, r5, r7, lr}
 800c272:	b08c      	sub	sp, #48	@ 0x30
 800c274:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800c276:	2300      	movs	r3, #0
 800c278:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c27a:	2392      	movs	r3, #146	@ 0x92
 800c27c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800c27e:	48a3      	ldr	r0, [pc, #652]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c280:	f7fe fc70 	bl	800ab64 <DbgTraceGetFileName>
 800c284:	4601      	mov	r1, r0
 800c286:	f44f 7338 	mov.w	r3, #736	@ 0x2e0
 800c28a:	4aa1      	ldr	r2, [pc, #644]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c28c:	48a1      	ldr	r0, [pc, #644]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c28e:	f002 f9b3 	bl	800e5f8 <iprintf>
 800c292:	48a1      	ldr	r0, [pc, #644]	@ (800c518 <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800c294:	f002 fa20 	bl	800e6d8 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800c298:	f7fd fc6c 	bl	8009b74 <hci_reset>
 800c29c:	4603      	mov	r3, r0
 800c29e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c2a0:	7dfb      	ldrb	r3, [r7, #23]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d00f      	beq.n	800c2c6 <Ble_Hci_Gap_Gatt_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800c2a6:	4899      	ldr	r0, [pc, #612]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c2a8:	f7fe fc5c 	bl	800ab64 <DbgTraceGetFileName>
 800c2ac:	4601      	mov	r1, r0
 800c2ae:	f240 23e9 	movw	r3, #745	@ 0x2e9
 800c2b2:	4a97      	ldr	r2, [pc, #604]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c2b4:	4897      	ldr	r0, [pc, #604]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c2b6:	f002 f99f 	bl	800e5f8 <iprintf>
 800c2ba:	7dfb      	ldrb	r3, [r7, #23]
 800c2bc:	4619      	mov	r1, r3
 800c2be:	4897      	ldr	r0, [pc, #604]	@ (800c51c <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800c2c0:	f002 f99a 	bl	800e5f8 <iprintf>
 800c2c4:	e00c      	b.n	800c2e0 <Ble_Hci_Gap_Gatt_Init+0x70>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800c2c6:	4891      	ldr	r0, [pc, #580]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c2c8:	f7fe fc4c 	bl	800ab64 <DbgTraceGetFileName>
 800c2cc:	4601      	mov	r1, r0
 800c2ce:	f240 23ed 	movw	r3, #749	@ 0x2ed
 800c2d2:	4a8f      	ldr	r2, [pc, #572]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c2d4:	488f      	ldr	r0, [pc, #572]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c2d6:	f002 f98f 	bl	800e5f8 <iprintf>
 800c2da:	4891      	ldr	r0, [pc, #580]	@ (800c520 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800c2dc:	f002 f9fc 	bl	800e6d8 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800c2e0:	f000 facc 	bl	800c87c <BleGetBdAddress>
 800c2e4:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 800c2e6:	693a      	ldr	r2, [r7, #16]
 800c2e8:	2106      	movs	r1, #6
 800c2ea:	2000      	movs	r0, #0
 800c2ec:	f7fd fb02 	bl	80098f4 <aci_hal_write_config_data>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c2f4:	7dfb      	ldrb	r3, [r7, #23]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d00f      	beq.n	800c31a <Ble_Hci_Gap_Gatt_Init+0xaa>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 800c2fa:	4884      	ldr	r0, [pc, #528]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c2fc:	f7fe fc32 	bl	800ab64 <DbgTraceGetFileName>
 800c300:	4601      	mov	r1, r0
 800c302:	f240 23f7 	movw	r3, #759	@ 0x2f7
 800c306:	4a82      	ldr	r2, [pc, #520]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c308:	4882      	ldr	r0, [pc, #520]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c30a:	f002 f975 	bl	800e5f8 <iprintf>
 800c30e:	7dfb      	ldrb	r3, [r7, #23]
 800c310:	4619      	mov	r1, r3
 800c312:	4884      	ldr	r0, [pc, #528]	@ (800c524 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800c314:	f002 f970 	bl	800e5f8 <iprintf>
 800c318:	e035      	b.n	800c386 <Ble_Hci_Gap_Gatt_Init+0x116>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 800c31a:	487c      	ldr	r0, [pc, #496]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c31c:	f7fe fc22 	bl	800ab64 <DbgTraceGetFileName>
 800c320:	4601      	mov	r1, r0
 800c322:	f240 23fb 	movw	r3, #763	@ 0x2fb
 800c326:	4a7a      	ldr	r2, [pc, #488]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c328:	487a      	ldr	r0, [pc, #488]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c32a:	f002 f965 	bl	800e5f8 <iprintf>
 800c32e:	487e      	ldr	r0, [pc, #504]	@ (800c528 <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800c330:	f002 f9d2 	bl	800e6d8 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800c334:	4875      	ldr	r0, [pc, #468]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c336:	f7fe fc15 	bl	800ab64 <DbgTraceGetFileName>
 800c33a:	4601      	mov	r1, r0
 800c33c:	f44f 733f 	mov.w	r3, #764	@ 0x2fc
 800c340:	4a73      	ldr	r2, [pc, #460]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c342:	4874      	ldr	r0, [pc, #464]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c344:	f002 f958 	bl	800e5f8 <iprintf>
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	3305      	adds	r3, #5
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	4618      	mov	r0, r3
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	3304      	adds	r3, #4
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	461c      	mov	r4, r3
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	3303      	adds	r3, #3
 800c35c:	781b      	ldrb	r3, [r3, #0]
 800c35e:	461d      	mov	r5, r3
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	3302      	adds	r3, #2
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	461a      	mov	r2, r3
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	3301      	adds	r3, #1
 800c36c:	781b      	ldrb	r3, [r3, #0]
 800c36e:	4619      	mov	r1, r3
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	9302      	str	r3, [sp, #8]
 800c376:	9101      	str	r1, [sp, #4]
 800c378:	9200      	str	r2, [sp, #0]
 800c37a:	462b      	mov	r3, r5
 800c37c:	4622      	mov	r2, r4
 800c37e:	4601      	mov	r1, r0
 800c380:	486a      	ldr	r0, [pc, #424]	@ (800c52c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800c382:	f002 f939 	bl	800e5f8 <iprintf>
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800c386:	4a6a      	ldr	r2, [pc, #424]	@ (800c530 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800c388:	2110      	movs	r1, #16
 800c38a:	2018      	movs	r0, #24
 800c38c:	f7fd fab2 	bl	80098f4 <aci_hal_write_config_data>
 800c390:	4603      	mov	r3, r0
 800c392:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c394:	7dfb      	ldrb	r3, [r7, #23]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d00f      	beq.n	800c3ba <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800c39a:	485c      	ldr	r0, [pc, #368]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c39c:	f7fe fbe2 	bl	800ab64 <DbgTraceGetFileName>
 800c3a0:	4601      	mov	r1, r0
 800c3a2:	f240 331e 	movw	r3, #798	@ 0x31e
 800c3a6:	4a5a      	ldr	r2, [pc, #360]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c3a8:	485a      	ldr	r0, [pc, #360]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c3aa:	f002 f925 	bl	800e5f8 <iprintf>
 800c3ae:	7dfb      	ldrb	r3, [r7, #23]
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	4860      	ldr	r0, [pc, #384]	@ (800c534 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800c3b4:	f002 f920 	bl	800e5f8 <iprintf>
 800c3b8:	e00c      	b.n	800c3d4 <Ble_Hci_Gap_Gatt_Init+0x164>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800c3ba:	4854      	ldr	r0, [pc, #336]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c3bc:	f7fe fbd2 	bl	800ab64 <DbgTraceGetFileName>
 800c3c0:	4601      	mov	r1, r0
 800c3c2:	f240 3322 	movw	r3, #802	@ 0x322
 800c3c6:	4a52      	ldr	r2, [pc, #328]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c3c8:	4852      	ldr	r0, [pc, #328]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c3ca:	f002 f915 	bl	800e5f8 <iprintf>
 800c3ce:	485a      	ldr	r0, [pc, #360]	@ (800c538 <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800c3d0:	f002 f982 	bl	800e6d8 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800c3d4:	4a59      	ldr	r2, [pc, #356]	@ (800c53c <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800c3d6:	2110      	movs	r1, #16
 800c3d8:	2008      	movs	r0, #8
 800c3da:	f7fd fa8b 	bl	80098f4 <aci_hal_write_config_data>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c3e2:	7dfb      	ldrb	r3, [r7, #23]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d00f      	beq.n	800c408 <Ble_Hci_Gap_Gatt_Init+0x198>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800c3e8:	4848      	ldr	r0, [pc, #288]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c3ea:	f7fe fbbb 	bl	800ab64 <DbgTraceGetFileName>
 800c3ee:	4601      	mov	r1, r0
 800c3f0:	f240 332b 	movw	r3, #811	@ 0x32b
 800c3f4:	4a46      	ldr	r2, [pc, #280]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c3f6:	4847      	ldr	r0, [pc, #284]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c3f8:	f002 f8fe 	bl	800e5f8 <iprintf>
 800c3fc:	7dfb      	ldrb	r3, [r7, #23]
 800c3fe:	4619      	mov	r1, r3
 800c400:	484f      	ldr	r0, [pc, #316]	@ (800c540 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800c402:	f002 f8f9 	bl	800e5f8 <iprintf>
 800c406:	e00c      	b.n	800c422 <Ble_Hci_Gap_Gatt_Init+0x1b2>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800c408:	4840      	ldr	r0, [pc, #256]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c40a:	f7fe fbab 	bl	800ab64 <DbgTraceGetFileName>
 800c40e:	4601      	mov	r1, r0
 800c410:	f240 332f 	movw	r3, #815	@ 0x32f
 800c414:	4a3e      	ldr	r2, [pc, #248]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c416:	483f      	ldr	r0, [pc, #252]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c418:	f002 f8ee 	bl	800e5f8 <iprintf>
 800c41c:	4849      	ldr	r0, [pc, #292]	@ (800c544 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800c41e:	f002 f95b 	bl	800e6d8 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800c422:	2118      	movs	r1, #24
 800c424:	2001      	movs	r0, #1
 800c426:	f7fd faea 	bl	80099fe <aci_hal_set_tx_power_level>
 800c42a:	4603      	mov	r3, r0
 800c42c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c42e:	7dfb      	ldrb	r3, [r7, #23]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d00f      	beq.n	800c454 <Ble_Hci_Gap_Gatt_Init+0x1e4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800c434:	4835      	ldr	r0, [pc, #212]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c436:	f7fe fb95 	bl	800ab64 <DbgTraceGetFileName>
 800c43a:	4601      	mov	r1, r0
 800c43c:	f44f 734e 	mov.w	r3, #824	@ 0x338
 800c440:	4a33      	ldr	r2, [pc, #204]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c442:	4834      	ldr	r0, [pc, #208]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c444:	f002 f8d8 	bl	800e5f8 <iprintf>
 800c448:	7dfb      	ldrb	r3, [r7, #23]
 800c44a:	4619      	mov	r1, r3
 800c44c:	483e      	ldr	r0, [pc, #248]	@ (800c548 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800c44e:	f002 f8d3 	bl	800e5f8 <iprintf>
 800c452:	e00c      	b.n	800c46e <Ble_Hci_Gap_Gatt_Init+0x1fe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800c454:	482d      	ldr	r0, [pc, #180]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c456:	f7fe fb85 	bl	800ab64 <DbgTraceGetFileName>
 800c45a:	4601      	mov	r1, r0
 800c45c:	f44f 734f 	mov.w	r3, #828	@ 0x33c
 800c460:	4a2b      	ldr	r2, [pc, #172]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c462:	482c      	ldr	r0, [pc, #176]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c464:	f002 f8c8 	bl	800e5f8 <iprintf>
 800c468:	4838      	ldr	r0, [pc, #224]	@ (800c54c <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800c46a:	f002 f935 	bl	800e6d8 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800c46e:	f7fc feae 	bl	80091ce <aci_gatt_init>
 800c472:	4603      	mov	r3, r0
 800c474:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c476:	7dfb      	ldrb	r3, [r7, #23]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d00f      	beq.n	800c49c <Ble_Hci_Gap_Gatt_Init+0x22c>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800c47c:	4823      	ldr	r0, [pc, #140]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c47e:	f7fe fb71 	bl	800ab64 <DbgTraceGetFileName>
 800c482:	4601      	mov	r1, r0
 800c484:	f240 3345 	movw	r3, #837	@ 0x345
 800c488:	4a21      	ldr	r2, [pc, #132]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c48a:	4822      	ldr	r0, [pc, #136]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c48c:	f002 f8b4 	bl	800e5f8 <iprintf>
 800c490:	7dfb      	ldrb	r3, [r7, #23]
 800c492:	4619      	mov	r1, r3
 800c494:	482e      	ldr	r0, [pc, #184]	@ (800c550 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800c496:	f002 f8af 	bl	800e5f8 <iprintf>
 800c49a:	e00c      	b.n	800c4b6 <Ble_Hci_Gap_Gatt_Init+0x246>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800c49c:	481b      	ldr	r0, [pc, #108]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c49e:	f7fe fb61 	bl	800ab64 <DbgTraceGetFileName>
 800c4a2:	4601      	mov	r1, r0
 800c4a4:	f240 3349 	movw	r3, #841	@ 0x349
 800c4a8:	4a19      	ldr	r2, [pc, #100]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c4aa:	481a      	ldr	r0, [pc, #104]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c4ac:	f002 f8a4 	bl	800e5f8 <iprintf>
 800c4b0:	4828      	ldr	r0, [pc, #160]	@ (800c554 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800c4b2:	f002 f911 	bl	800e6d8 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800c4ba:	7bfb      	ldrb	r3, [r7, #15]
 800c4bc:	f043 0301 	orr.w	r3, r3, #1
 800c4c0:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800c4c2:	7bfb      	ldrb	r3, [r7, #15]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d069      	beq.n	800c59c <Ble_Hci_Gap_Gatt_Init+0x32c>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800c4c8:	4b23      	ldr	r3, [pc, #140]	@ (800c558 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800c4ca:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800c4cc:	1dba      	adds	r2, r7, #6
 800c4ce:	7bf8      	ldrb	r0, [r7, #15]
 800c4d0:	1cbb      	adds	r3, r7, #2
 800c4d2:	9301      	str	r3, [sp, #4]
 800c4d4:	1d3b      	adds	r3, r7, #4
 800c4d6:	9300      	str	r3, [sp, #0]
 800c4d8:	4613      	mov	r3, r2
 800c4da:	2208      	movs	r2, #8
 800c4dc:	2100      	movs	r1, #0
 800c4de:	f7fc fccc 	bl	8008e7a <aci_gap_init>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	75fb      	strb	r3, [r7, #23]
                       CFG_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800c4e6:	7dfb      	ldrb	r3, [r7, #23]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d039      	beq.n	800c560 <Ble_Hci_Gap_Gatt_Init+0x2f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800c4ec:	4807      	ldr	r0, [pc, #28]	@ (800c50c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c4ee:	f7fe fb39 	bl	800ab64 <DbgTraceGetFileName>
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	f240 3369 	movw	r3, #873	@ 0x369
 800c4f8:	4a05      	ldr	r2, [pc, #20]	@ (800c510 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c4fa:	4806      	ldr	r0, [pc, #24]	@ (800c514 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c4fc:	f002 f87c 	bl	800e5f8 <iprintf>
 800c500:	7dfb      	ldrb	r3, [r7, #23]
 800c502:	4619      	mov	r1, r3
 800c504:	4815      	ldr	r0, [pc, #84]	@ (800c55c <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800c506:	f002 f877 	bl	800e5f8 <iprintf>
 800c50a:	e036      	b.n	800c57a <Ble_Hci_Gap_Gatt_Init+0x30a>
 800c50c:	0800fbc8 	.word	0x0800fbc8
 800c510:	08011440 	.word	0x08011440
 800c514:	0800fbe4 	.word	0x0800fbe4
 800c518:	0801016c 	.word	0x0801016c
 800c51c:	08010198 	.word	0x08010198
 800c520:	080101c8 	.word	0x080101c8
 800c524:	080101e8 	.word	0x080101e8
 800c528:	0801024c 	.word	0x0801024c
 800c52c:	080102a0 	.word	0x080102a0
 800c530:	080113f8 	.word	0x080113f8
 800c534:	080102dc 	.word	0x080102dc
 800c538:	08010334 	.word	0x08010334
 800c53c:	08011408 	.word	0x08011408
 800c540:	0801037c 	.word	0x0801037c
 800c544:	080103d4 	.word	0x080103d4
 800c548:	0801041c 	.word	0x0801041c
 800c54c:	0801045c 	.word	0x0801045c
 800c550:	0801048c 	.word	0x0801048c
 800c554:	080104c0 	.word	0x080104c0
 800c558:	080104e4 	.word	0x080104e4
 800c55c:	080104f0 	.word	0x080104f0
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800c560:	4879      	ldr	r0, [pc, #484]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c562:	f7fe faff 	bl	800ab64 <DbgTraceGetFileName>
 800c566:	4601      	mov	r1, r0
 800c568:	f240 336d 	movw	r3, #877	@ 0x36d
 800c56c:	4a77      	ldr	r2, [pc, #476]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c56e:	4878      	ldr	r0, [pc, #480]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c570:	f002 f842 	bl	800e5f8 <iprintf>
 800c574:	4877      	ldr	r0, [pc, #476]	@ (800c754 <Ble_Hci_Gap_Gatt_Init+0x4e4>)
 800c576:	f002 f8af 	bl	800e6d8 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800c57a:	88fc      	ldrh	r4, [r7, #6]
 800c57c:	88bd      	ldrh	r5, [r7, #4]
 800c57e:	68b8      	ldr	r0, [r7, #8]
 800c580:	f7f3 fdfe 	bl	8000180 <strlen>
 800c584:	4603      	mov	r3, r0
 800c586:	b2da      	uxtb	r2, r3
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	4613      	mov	r3, r2
 800c58e:	2200      	movs	r2, #0
 800c590:	4629      	mov	r1, r5
 800c592:	4620      	mov	r0, r4
 800c594:	f7fd f81e 	bl	80095d4 <aci_gatt_update_char_value>
 800c598:	4603      	mov	r3, r0
 800c59a:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800c59c:	88f8      	ldrh	r0, [r7, #6]
 800c59e:	8879      	ldrh	r1, [r7, #2]
 800c5a0:	463b      	mov	r3, r7
 800c5a2:	9300      	str	r3, [sp, #0]
 800c5a4:	2302      	movs	r3, #2
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	f7fd f814 	bl	80095d4 <aci_gatt_update_char_value>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800c5b0:	2202      	movs	r2, #2
 800c5b2:	2102      	movs	r1, #2
 800c5b4:	2000      	movs	r0, #0
 800c5b6:	f7fd fb01 	bl	8009bbc <hci_le_set_default_phy>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c5be:	7dfb      	ldrb	r3, [r7, #23]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d00f      	beq.n	800c5e4 <Ble_Hci_Gap_Gatt_Init+0x374>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800c5c4:	4860      	ldr	r0, [pc, #384]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c5c6:	f7fe facd 	bl	800ab64 <DbgTraceGetFileName>
 800c5ca:	4601      	mov	r1, r0
 800c5cc:	f240 338f 	movw	r3, #911	@ 0x38f
 800c5d0:	4a5e      	ldr	r2, [pc, #376]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c5d2:	485f      	ldr	r0, [pc, #380]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c5d4:	f002 f810 	bl	800e5f8 <iprintf>
 800c5d8:	7dfb      	ldrb	r3, [r7, #23]
 800c5da:	4619      	mov	r1, r3
 800c5dc:	485e      	ldr	r0, [pc, #376]	@ (800c758 <Ble_Hci_Gap_Gatt_Init+0x4e8>)
 800c5de:	f002 f80b 	bl	800e5f8 <iprintf>
 800c5e2:	e00c      	b.n	800c5fe <Ble_Hci_Gap_Gatt_Init+0x38e>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800c5e4:	4858      	ldr	r0, [pc, #352]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c5e6:	f7fe fabd 	bl	800ab64 <DbgTraceGetFileName>
 800c5ea:	4601      	mov	r1, r0
 800c5ec:	f240 3393 	movw	r3, #915	@ 0x393
 800c5f0:	4a56      	ldr	r2, [pc, #344]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c5f2:	4857      	ldr	r0, [pc, #348]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c5f4:	f002 f800 	bl	800e5f8 <iprintf>
 800c5f8:	4858      	ldr	r0, [pc, #352]	@ (800c75c <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c5fa:	f002 f86d 	bl	800e6d8 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800c5fe:	4b58      	ldr	r3, [pc, #352]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c600:	2201      	movs	r2, #1
 800c602:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800c604:	4b56      	ldr	r3, [pc, #344]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	4618      	mov	r0, r3
 800c60a:	f7fc fab7 	bl	8008b7c <aci_gap_set_io_capability>
 800c60e:	4603      	mov	r3, r0
 800c610:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c612:	7dfb      	ldrb	r3, [r7, #23]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d00f      	beq.n	800c638 <Ble_Hci_Gap_Gatt_Init+0x3c8>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800c618:	484b      	ldr	r0, [pc, #300]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c61a:	f7fe faa3 	bl	800ab64 <DbgTraceGetFileName>
 800c61e:	4601      	mov	r1, r0
 800c620:	f240 339d 	movw	r3, #925	@ 0x39d
 800c624:	4a49      	ldr	r2, [pc, #292]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c626:	484a      	ldr	r0, [pc, #296]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c628:	f001 ffe6 	bl	800e5f8 <iprintf>
 800c62c:	7dfb      	ldrb	r3, [r7, #23]
 800c62e:	4619      	mov	r1, r3
 800c630:	484c      	ldr	r0, [pc, #304]	@ (800c764 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c632:	f001 ffe1 	bl	800e5f8 <iprintf>
 800c636:	e00c      	b.n	800c652 <Ble_Hci_Gap_Gatt_Init+0x3e2>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800c638:	4843      	ldr	r0, [pc, #268]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c63a:	f7fe fa93 	bl	800ab64 <DbgTraceGetFileName>
 800c63e:	4601      	mov	r1, r0
 800c640:	f240 33a1 	movw	r3, #929	@ 0x3a1
 800c644:	4a41      	ldr	r2, [pc, #260]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c646:	4842      	ldr	r0, [pc, #264]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c648:	f001 ffd6 	bl	800e5f8 <iprintf>
 800c64c:	4846      	ldr	r0, [pc, #280]	@ (800c768 <Ble_Hci_Gap_Gatt_Init+0x4f8>)
 800c64e:	f002 f843 	bl	800e6d8 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800c652:	4b43      	ldr	r3, [pc, #268]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c654:	2201      	movs	r2, #1
 800c656:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800c658:	4b41      	ldr	r3, [pc, #260]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c65a:	2208      	movs	r2, #8
 800c65c:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800c65e:	4b40      	ldr	r3, [pc, #256]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c660:	2210      	movs	r2, #16
 800c662:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800c664:	4b3e      	ldr	r3, [pc, #248]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c666:	2200      	movs	r2, #0
 800c668:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800c66a:	4b3d      	ldr	r3, [pc, #244]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c66c:	7898      	ldrb	r0, [r3, #2]
 800c66e:	4b3c      	ldr	r3, [pc, #240]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c670:	7859      	ldrb	r1, [r3, #1]
 800c672:	4b3b      	ldr	r3, [pc, #236]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c674:	78db      	ldrb	r3, [r3, #3]
 800c676:	4a3a      	ldr	r2, [pc, #232]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c678:	7912      	ldrb	r2, [r2, #4]
 800c67a:	2400      	movs	r4, #0
 800c67c:	9404      	str	r4, [sp, #16]
 800c67e:	2400      	movs	r4, #0
 800c680:	9403      	str	r4, [sp, #12]
 800c682:	2401      	movs	r4, #1
 800c684:	9402      	str	r4, [sp, #8]
 800c686:	9201      	str	r2, [sp, #4]
 800c688:	9300      	str	r3, [sp, #0]
 800c68a:	2300      	movs	r3, #0
 800c68c:	2201      	movs	r2, #1
 800c68e:	f7fc fac9 	bl	8008c24 <aci_gap_set_authentication_requirement>
 800c692:	4603      	mov	r3, r0
 800c694:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN, /* deprecated feature */
                                               0,                                   /* deprecated feature */
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800c696:	7dfb      	ldrb	r3, [r7, #23]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d00f      	beq.n	800c6bc <Ble_Hci_Gap_Gatt_Init+0x44c>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800c69c:	482a      	ldr	r0, [pc, #168]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c69e:	f7fe fa61 	bl	800ab64 <DbgTraceGetFileName>
 800c6a2:	4601      	mov	r1, r0
 800c6a4:	f240 33ba 	movw	r3, #954	@ 0x3ba
 800c6a8:	4a28      	ldr	r2, [pc, #160]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c6aa:	4829      	ldr	r0, [pc, #164]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c6ac:	f001 ffa4 	bl	800e5f8 <iprintf>
 800c6b0:	7dfb      	ldrb	r3, [r7, #23]
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	482d      	ldr	r0, [pc, #180]	@ (800c76c <Ble_Hci_Gap_Gatt_Init+0x4fc>)
 800c6b6:	f001 ff9f 	bl	800e5f8 <iprintf>
 800c6ba:	e00c      	b.n	800c6d6 <Ble_Hci_Gap_Gatt_Init+0x466>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800c6bc:	4822      	ldr	r0, [pc, #136]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c6be:	f7fe fa51 	bl	800ab64 <DbgTraceGetFileName>
 800c6c2:	4601      	mov	r1, r0
 800c6c4:	f240 33be 	movw	r3, #958	@ 0x3be
 800c6c8:	4a20      	ldr	r2, [pc, #128]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c6ca:	4821      	ldr	r0, [pc, #132]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c6cc:	f001 ff94 	bl	800e5f8 <iprintf>
 800c6d0:	4827      	ldr	r0, [pc, #156]	@ (800c770 <Ble_Hci_Gap_Gatt_Init+0x500>)
 800c6d2:	f002 f801 	bl	800e6d8 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800c6d6:	4b22      	ldr	r3, [pc, #136]	@ (800c760 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6d8:	789b      	ldrb	r3, [r3, #2]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d023      	beq.n	800c726 <Ble_Hci_Gap_Gatt_Init+0x4b6>
  {
    ret = aci_gap_configure_whitelist();
 800c6de:	f7fc fceb 	bl	80090b8 <aci_gap_configure_filter_accept_list>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800c6e6:	7dfb      	ldrb	r3, [r7, #23]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d00f      	beq.n	800c70c <Ble_Hci_Gap_Gatt_Init+0x49c>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800c6ec:	4816      	ldr	r0, [pc, #88]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c6ee:	f7fe fa39 	bl	800ab64 <DbgTraceGetFileName>
 800c6f2:	4601      	mov	r1, r0
 800c6f4:	f240 33c9 	movw	r3, #969	@ 0x3c9
 800c6f8:	4a14      	ldr	r2, [pc, #80]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c6fa:	4815      	ldr	r0, [pc, #84]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c6fc:	f001 ff7c 	bl	800e5f8 <iprintf>
 800c700:	7dfb      	ldrb	r3, [r7, #23]
 800c702:	4619      	mov	r1, r3
 800c704:	481b      	ldr	r0, [pc, #108]	@ (800c774 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c706:	f001 ff77 	bl	800e5f8 <iprintf>
 800c70a:	e00c      	b.n	800c726 <Ble_Hci_Gap_Gatt_Init+0x4b6>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800c70c:	480e      	ldr	r0, [pc, #56]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c70e:	f7fe fa29 	bl	800ab64 <DbgTraceGetFileName>
 800c712:	4601      	mov	r1, r0
 800c714:	f240 33cd 	movw	r3, #973	@ 0x3cd
 800c718:	4a0c      	ldr	r2, [pc, #48]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c71a:	480d      	ldr	r0, [pc, #52]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c71c:	f001 ff6c 	bl	800e5f8 <iprintf>
 800c720:	4815      	ldr	r0, [pc, #84]	@ (800c778 <Ble_Hci_Gap_Gatt_Init+0x508>)
 800c722:	f001 ffd9 	bl	800e6d8 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800c726:	4808      	ldr	r0, [pc, #32]	@ (800c748 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c728:	f7fe fa1c 	bl	800ab64 <DbgTraceGetFileName>
 800c72c:	4601      	mov	r1, r0
 800c72e:	f44f 7374 	mov.w	r3, #976	@ 0x3d0
 800c732:	4a06      	ldr	r2, [pc, #24]	@ (800c74c <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c734:	4806      	ldr	r0, [pc, #24]	@ (800c750 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c736:	f001 ff5f 	bl	800e5f8 <iprintf>
 800c73a:	4810      	ldr	r0, [pc, #64]	@ (800c77c <Ble_Hci_Gap_Gatt_Init+0x50c>)
 800c73c:	f001 ff5c 	bl	800e5f8 <iprintf>
}
 800c740:	bf00      	nop
 800c742:	3718      	adds	r7, #24
 800c744:	46bd      	mov	sp, r7
 800c746:	bdb0      	pop	{r4, r5, r7, pc}
 800c748:	0800fbc8 	.word	0x0800fbc8
 800c74c:	08011440 	.word	0x08011440
 800c750:	0800fbe4 	.word	0x0800fbe4
 800c754:	08010520 	.word	0x08010520
 800c758:	08010540 	.word	0x08010540
 800c75c:	0801057c 	.word	0x0801057c
 800c760:	20001470 	.word	0x20001470
 800c764:	080105a8 	.word	0x080105a8
 800c768:	080105e8 	.word	0x080105e8
 800c76c:	08010618 	.word	0x08010618
 800c770:	08010664 	.word	0x08010664
 800c774:	080106a0 	.word	0x080106a0
 800c778:	080106e0 	.word	0x080106e0
 800c77c:	08010710 	.word	0x08010710

0800c780 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b08c      	sub	sp, #48	@ 0x30
 800c784:	af08      	add	r7, sp, #32
 800c786:	4603      	mov	r3, r0
 800c788:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c78a:	2392      	movs	r3, #146	@ 0x92
 800c78c:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800c78e:	4a32      	ldr	r2, [pc, #200]	@ (800c858 <Adv_Request+0xd8>)
 800c790:	79fb      	ldrb	r3, [r7, #7]
 800c792:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800c796:	2300      	movs	r3, #0
 800c798:	9306      	str	r3, [sp, #24]
 800c79a:	2300      	movs	r3, #0
 800c79c:	9305      	str	r3, [sp, #20]
 800c79e:	2300      	movs	r3, #0
 800c7a0:	9304      	str	r3, [sp, #16]
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	9303      	str	r3, [sp, #12]
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	9302      	str	r3, [sp, #8]
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	9301      	str	r3, [sp, #4]
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	9300      	str	r3, [sp, #0]
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	22a0      	movs	r2, #160	@ 0xa0
 800c7b6:	2180      	movs	r1, #128	@ 0x80
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	f7fc f8e5 	bl	8008988 <aci_gap_set_discoverable>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	73fb      	strb	r3, [r7, #15]
                                 0,
                                 0,
                                 0,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800c7c2:	7bfb      	ldrb	r3, [r7, #15]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d00f      	beq.n	800c7e8 <Adv_Request+0x68>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800c7c8:	4824      	ldr	r0, [pc, #144]	@ (800c85c <Adv_Request+0xdc>)
 800c7ca:	f7fe f9cb 	bl	800ab64 <DbgTraceGetFileName>
 800c7ce:	4601      	mov	r1, r0
 800c7d0:	f240 33e6 	movw	r3, #998	@ 0x3e6
 800c7d4:	4a22      	ldr	r2, [pc, #136]	@ (800c860 <Adv_Request+0xe0>)
 800c7d6:	4823      	ldr	r0, [pc, #140]	@ (800c864 <Adv_Request+0xe4>)
 800c7d8:	f001 ff0e 	bl	800e5f8 <iprintf>
 800c7dc:	7bfb      	ldrb	r3, [r7, #15]
 800c7de:	4619      	mov	r1, r3
 800c7e0:	4821      	ldr	r0, [pc, #132]	@ (800c868 <Adv_Request+0xe8>)
 800c7e2:	f001 ff09 	bl	800e5f8 <iprintf>
 800c7e6:	e00c      	b.n	800c802 <Adv_Request+0x82>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800c7e8:	481c      	ldr	r0, [pc, #112]	@ (800c85c <Adv_Request+0xdc>)
 800c7ea:	f7fe f9bb 	bl	800ab64 <DbgTraceGetFileName>
 800c7ee:	4601      	mov	r1, r0
 800c7f0:	f240 33ea 	movw	r3, #1002	@ 0x3ea
 800c7f4:	4a1a      	ldr	r2, [pc, #104]	@ (800c860 <Adv_Request+0xe0>)
 800c7f6:	481b      	ldr	r0, [pc, #108]	@ (800c864 <Adv_Request+0xe4>)
 800c7f8:	f001 fefe 	bl	800e5f8 <iprintf>
 800c7fc:	481b      	ldr	r0, [pc, #108]	@ (800c86c <Adv_Request+0xec>)
 800c7fe:	f001 ff6b 	bl	800e6d8 <puts>
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800c802:	491b      	ldr	r1, [pc, #108]	@ (800c870 <Adv_Request+0xf0>)
 800c804:	2014      	movs	r0, #20
 800c806:	f7fc fbe5 	bl	8008fd4 <aci_gap_update_adv_data>
 800c80a:	4603      	mov	r3, r0
 800c80c:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 800c80e:	7bfb      	ldrb	r3, [r7, #15]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00f      	beq.n	800c834 <Adv_Request+0xb4>
  {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800c814:	4811      	ldr	r0, [pc, #68]	@ (800c85c <Adv_Request+0xdc>)
 800c816:	f7fe f9a5 	bl	800ab64 <DbgTraceGetFileName>
 800c81a:	4601      	mov	r1, r0
 800c81c:	f240 33f5 	movw	r3, #1013	@ 0x3f5
 800c820:	4a0f      	ldr	r2, [pc, #60]	@ (800c860 <Adv_Request+0xe0>)
 800c822:	4810      	ldr	r0, [pc, #64]	@ (800c864 <Adv_Request+0xe4>)
 800c824:	f001 fee8 	bl	800e5f8 <iprintf>
 800c828:	7bfb      	ldrb	r3, [r7, #15]
 800c82a:	4619      	mov	r1, r3
 800c82c:	4811      	ldr	r0, [pc, #68]	@ (800c874 <Adv_Request+0xf4>)
 800c82e:	f001 fee3 	bl	800e5f8 <iprintf>
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800c832:	e00d      	b.n	800c850 <Adv_Request+0xd0>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800c834:	4809      	ldr	r0, [pc, #36]	@ (800c85c <Adv_Request+0xdc>)
 800c836:	f7fe f995 	bl	800ab64 <DbgTraceGetFileName>
 800c83a:	4601      	mov	r1, r0
 800c83c:	f240 33f9 	movw	r3, #1017	@ 0x3f9
 800c840:	4a07      	ldr	r2, [pc, #28]	@ (800c860 <Adv_Request+0xe0>)
 800c842:	4808      	ldr	r0, [pc, #32]	@ (800c864 <Adv_Request+0xe4>)
 800c844:	f001 fed8 	bl	800e5f8 <iprintf>
 800c848:	480b      	ldr	r0, [pc, #44]	@ (800c878 <Adv_Request+0xf8>)
 800c84a:	f001 fed5 	bl	800e5f8 <iprintf>
  return;
 800c84e:	bf00      	nop
}
 800c850:	3710      	adds	r7, #16
 800c852:	46bd      	mov	sp, r7
 800c854:	bd80      	pop	{r7, pc}
 800c856:	bf00      	nop
 800c858:	20001470 	.word	0x20001470
 800c85c:	0800fbc8 	.word	0x0800fbc8
 800c860:	08011458 	.word	0x08011458
 800c864:	0800fbe4 	.word	0x0800fbe4
 800c868:	0801073c 	.word	0x0801073c
 800c86c:	08010774 	.word	0x08010774
 800c870:	20000014 	.word	0x20000014
 800c874:	0801079c 	.word	0x0801079c
 800c878:	080107d0 	.word	0x080107d0

0800c87c <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b086      	sub	sp, #24
 800c880:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800c882:	f7ff f8cf 	bl	800ba24 <LL_FLASH_GetUDN>
 800c886:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c88e:	d023      	beq.n	800c8d8 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800c890:	f7ff f8e0 	bl	800ba54 <LL_FLASH_GetSTCompanyID>
 800c894:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800c896:	f7ff f8d1 	bl	800ba3c <LL_FLASH_GetDeviceID>
 800c89a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	b2da      	uxtb	r2, r3
 800c8a0:	4b16      	ldr	r3, [pc, #88]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8a2:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	0a1b      	lsrs	r3, r3, #8
 800c8a8:	b2da      	uxtb	r2, r3
 800c8aa:	4b14      	ldr	r3, [pc, #80]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8ac:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	b2da      	uxtb	r2, r3
 800c8b2:	4b12      	ldr	r3, [pc, #72]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8b4:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	b2da      	uxtb	r2, r3
 800c8ba:	4b10      	ldr	r3, [pc, #64]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8bc:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	0a1b      	lsrs	r3, r3, #8
 800c8c2:	b2da      	uxtb	r2, r3
 800c8c4:	4b0d      	ldr	r3, [pc, #52]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8c6:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	0c1b      	lsrs	r3, r3, #16
 800c8cc:	b2da      	uxtb	r2, r3
 800c8ce:	4b0b      	ldr	r3, [pc, #44]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8d0:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800c8d2:	4b0a      	ldr	r3, [pc, #40]	@ (800c8fc <BleGetBdAddress+0x80>)
 800c8d4:	617b      	str	r3, [r7, #20]
 800c8d6:	e00b      	b.n	800c8f0 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800c8d8:	2000      	movs	r0, #0
 800c8da:	f7fe fa21 	bl	800ad20 <OTP_Read>
 800c8de:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d002      	beq.n	800c8ec <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	617b      	str	r3, [r7, #20]
 800c8ea:	e001      	b.n	800c8f0 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800c8ec:	4b04      	ldr	r3, [pc, #16]	@ (800c900 <BleGetBdAddress+0x84>)
 800c8ee:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800c8f0:	697b      	ldr	r3, [r7, #20]
}
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	3718      	adds	r7, #24
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	bd80      	pop	{r7, pc}
 800c8fa:	bf00      	nop
 800c8fc:	20001468 	.word	0x20001468
 800c900:	080113f0 	.word	0x080113f0

0800c904 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b082      	sub	sp, #8
 800c908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800c90a:	4b1f      	ldr	r3, [pc, #124]	@ (800c988 <Adv_Cancel+0x84>)
 800c90c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800c910:	2b05      	cmp	r3, #5
 800c912:	d035      	beq.n	800c980 <Adv_Cancel+0x7c>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c914:	2392      	movs	r3, #146	@ 0x92
 800c916:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800c918:	f7fc f812 	bl	8008940 <aci_gap_set_non_discoverable>
 800c91c:	4603      	mov	r3, r0
 800c91e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c920:	4b19      	ldr	r3, [pc, #100]	@ (800c988 <Adv_Cancel+0x84>)
 800c922:	2200      	movs	r2, #0
 800c924:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    if (ret != BLE_STATUS_SUCCESS)
 800c928:	79fb      	ldrb	r3, [r7, #7]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d00d      	beq.n	800c94a <Adv_Cancel+0x46>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800c92e:	4817      	ldr	r0, [pc, #92]	@ (800c98c <Adv_Cancel+0x88>)
 800c930:	f7fe f918 	bl	800ab64 <DbgTraceGetFileName>
 800c934:	4601      	mov	r1, r0
 800c936:	f240 4347 	movw	r3, #1095	@ 0x447
 800c93a:	4a15      	ldr	r2, [pc, #84]	@ (800c990 <Adv_Cancel+0x8c>)
 800c93c:	4815      	ldr	r0, [pc, #84]	@ (800c994 <Adv_Cancel+0x90>)
 800c93e:	f001 fe5b 	bl	800e5f8 <iprintf>
 800c942:	4815      	ldr	r0, [pc, #84]	@ (800c998 <Adv_Cancel+0x94>)
 800c944:	f001 fe58 	bl	800e5f8 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800c948:	e01a      	b.n	800c980 <Adv_Cancel+0x7c>
      APP_DBG_MSG("  \r\n\r");
 800c94a:	4810      	ldr	r0, [pc, #64]	@ (800c98c <Adv_Cancel+0x88>)
 800c94c:	f7fe f90a 	bl	800ab64 <DbgTraceGetFileName>
 800c950:	4601      	mov	r1, r0
 800c952:	f240 434b 	movw	r3, #1099	@ 0x44b
 800c956:	4a0e      	ldr	r2, [pc, #56]	@ (800c990 <Adv_Cancel+0x8c>)
 800c958:	480e      	ldr	r0, [pc, #56]	@ (800c994 <Adv_Cancel+0x90>)
 800c95a:	f001 fe4d 	bl	800e5f8 <iprintf>
 800c95e:	480f      	ldr	r0, [pc, #60]	@ (800c99c <Adv_Cancel+0x98>)
 800c960:	f001 fe4a 	bl	800e5f8 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800c964:	4809      	ldr	r0, [pc, #36]	@ (800c98c <Adv_Cancel+0x88>)
 800c966:	f7fe f8fd 	bl	800ab64 <DbgTraceGetFileName>
 800c96a:	4601      	mov	r1, r0
 800c96c:	f240 434c 	movw	r3, #1100	@ 0x44c
 800c970:	4a07      	ldr	r2, [pc, #28]	@ (800c990 <Adv_Cancel+0x8c>)
 800c972:	4808      	ldr	r0, [pc, #32]	@ (800c994 <Adv_Cancel+0x90>)
 800c974:	f001 fe40 	bl	800e5f8 <iprintf>
 800c978:	4809      	ldr	r0, [pc, #36]	@ (800c9a0 <Adv_Cancel+0x9c>)
 800c97a:	f001 fe3d 	bl	800e5f8 <iprintf>
  return;
 800c97e:	bf00      	nop
 800c980:	bf00      	nop
}
 800c982:	3708      	adds	r7, #8
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	20001470 	.word	0x20001470
 800c98c:	0800fbc8 	.word	0x0800fbc8
 800c990:	08011464 	.word	0x08011464
 800c994:	0800fbe4 	.word	0x0800fbe4
 800c998:	080107f8 	.word	0x080107f8
 800c99c:	0801081c 	.word	0x0801081c
 800c9a0:	08010824 	.word	0x08010824

0800c9a4 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b082      	sub	sp, #8
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800c9ac:	2100      	movs	r1, #0
 800c9ae:	2002      	movs	r0, #2
 800c9b0:	f001 fc36 	bl	800e220 <UTIL_SEQ_SetTask>

  return;
 800c9b4:	bf00      	nop
}
 800c9b6:	3708      	adds	r7, #8
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800c9c4:	2001      	movs	r0, #1
 800c9c6:	f001 fc97 	bl	800e2f8 <UTIL_SEQ_SetEvt>

  return;
 800c9ca:	bf00      	nop
}
 800c9cc:	3708      	adds	r7, #8
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}

0800c9d2 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800c9d2:	b580      	push	{r7, lr}
 800c9d4:	b082      	sub	sp, #8
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800c9da:	2001      	movs	r0, #1
 800c9dc:	f001 fcac 	bl	800e338 <UTIL_SEQ_WaitEvt>

  return;
 800c9e0:	bf00      	nop
}
 800c9e2:	3708      	adds	r7, #8
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}

0800c9e8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b084      	sub	sp, #16
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	3308      	adds	r3, #8
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7fd fa44 	bl	8009e88 <SVCCTL_UserEvtRx>
 800ca00:	4603      	mov	r3, r0
 800ca02:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800ca04:	7afb      	ldrb	r3, [r7, #11]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d003      	beq.n	800ca12 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800ca10:	e003      	b.n	800ca1a <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	2200      	movs	r2, #0
 800ca16:	701a      	strb	r2, [r3, #0]
  return;
 800ca18:	bf00      	nop
}
 800ca1a:	3710      	adds	r7, #16
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}

0800ca20 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b084      	sub	sp, #16
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	4603      	mov	r3, r0
 800ca28:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800ca2a:	79fb      	ldrb	r3, [r7, #7]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d002      	beq.n	800ca36 <BLE_StatusNot+0x16>
 800ca30:	2b01      	cmp	r3, #1
 800ca32:	d006      	beq.n	800ca42 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800ca34:	e00b      	b.n	800ca4e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800ca36:	230f      	movs	r3, #15
 800ca38:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800ca3a:	68f8      	ldr	r0, [r7, #12]
 800ca3c:	f001 fc1c 	bl	800e278 <UTIL_SEQ_PauseTask>
      break;
 800ca40:	e005      	b.n	800ca4e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800ca42:	230f      	movs	r3, #15
 800ca44:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800ca46:	68f8      	ldr	r0, [r7, #12]
 800ca48:	f001 fc36 	bl	800e2b8 <UTIL_SEQ_ResumeTask>
      break;
 800ca4c:	bf00      	nop
  }

  return;
 800ca4e:	bf00      	nop
}
 800ca50:	3710      	adds	r7, #16
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}
	...

0800ca58 <Custom_STM_App_Notification>:
void Custom_APP_DutyCycleCallBack(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b082      	sub	sp, #8
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */
	/* USER CODE END CUSTOM_STM_App_Notification_1 */
	switch (pNotification->Custom_Evt_Opcode)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	781b      	ldrb	r3, [r3, #0]
 800ca64:	2b08      	cmp	r3, #8
 800ca66:	f200 808c 	bhi.w	800cb82 <Custom_STM_App_Notification+0x12a>
 800ca6a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca70 <Custom_STM_App_Notification+0x18>)
 800ca6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca70:	0800ca95 	.word	0x0800ca95
 800ca74:	0800ca9b 	.word	0x0800ca9b
 800ca78:	0800caa7 	.word	0x0800caa7
 800ca7c:	0800caad 	.word	0x0800caad
 800ca80:	0800cae3 	.word	0x0800cae3
 800ca84:	0800cb15 	.word	0x0800cb15
 800ca88:	0800cb1b 	.word	0x0800cb1b
 800ca8c:	0800cb51 	.word	0x0800cb51
 800ca90:	0800cb83 	.word	0x0800cb83
		/* USER CODE END CUSTOM_STM_App_Notification_Custom_Evt_Opcode */

		/* GENERAL */
		case CUSTOM_STM_TIME_READ_EVT:
			/* USER CODE BEGIN CUSTOM_STM_TIME_READ_EVT */
			Custom_Time_Update_Char();
 800ca94:	f000 fa36 	bl	800cf04 <Custom_Time_Update_Char>
			/* USER CODE END CUSTOM_STM_TIME_READ_EVT */
			break;
 800ca98:	e074      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_TIME_WRITE_NO_RESP_EVT:
			/* USER CODE BEGIN CUSTOM_STM_TIME_WRITE_NO_RESP_EVT */
			Custom_Time_Write_char(pNotification->DataTransfered.pPayload);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	685b      	ldr	r3, [r3, #4]
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f000 faa8 	bl	800cff4 <Custom_Time_Write_char>
			/* USER CODE END CUSTOM_STM_TIME_WRITE_NO_RESP_EVT */
			break;
 800caa4:	e06e      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

			/* PWM */
		case CUSTOM_STM_FREQUENCY_READ_EVT:
			/* USER CODE BEGIN CUSTOM_STM_FREQUENCY_READ_EVT */
			Custom_Frequency_Update_Char();
 800caa6:	f000 f90f 	bl	800ccc8 <Custom_Frequency_Update_Char>
			/* USER CODE END CUSTOM_STM_FREQUENCY_READ_EVT */
			break;
 800caaa:	e06b      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_FREQUENCY_NOTIFY_ENABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_FREQUENCY_NOTIFY_ENABLED_EVT */
			HW_TS_Start(Custom_App_Context.IDTimerFrequency,
 800caac:	4b37      	ldr	r3, [pc, #220]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800caae:	7e1b      	ldrb	r3, [r3, #24]
 800cab0:	f241 0102 	movw	r1, #4098	@ 0x1002
 800cab4:	4618      	mov	r0, r3
 800cab6:	f7f5 fb21 	bl	80020fc <HW_TS_Start>
			CUSTOM_APP_TWO_SECONDS);
			Custom_App_Context.Frequency_Notification_Status = STATUS_ON;
 800caba:	4b34      	ldr	r3, [pc, #208]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800cabc:	2201      	movs	r2, #1
 800cabe:	701a      	strb	r2, [r3, #0]
			sprintf(buff, "Evento 'START notify Frequency'\n");
 800cac0:	4933      	ldr	r1, [pc, #204]	@ (800cb90 <Custom_STM_App_Notification+0x138>)
 800cac2:	4834      	ldr	r0, [pc, #208]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cac4:	f001 fe10 	bl	800e6e8 <siprintf>
			APP_DBG_MSG(buff)
 800cac8:	4833      	ldr	r0, [pc, #204]	@ (800cb98 <Custom_STM_App_Notification+0x140>)
 800caca:	f7fe f84b 	bl	800ab64 <DbgTraceGetFileName>
 800cace:	4601      	mov	r1, r0
 800cad0:	2396      	movs	r3, #150	@ 0x96
 800cad2:	4a32      	ldr	r2, [pc, #200]	@ (800cb9c <Custom_STM_App_Notification+0x144>)
 800cad4:	4832      	ldr	r0, [pc, #200]	@ (800cba0 <Custom_STM_App_Notification+0x148>)
 800cad6:	f001 fd8f 	bl	800e5f8 <iprintf>
 800cada:	482e      	ldr	r0, [pc, #184]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cadc:	f001 fd8c 	bl	800e5f8 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_FREQUENCY_NOTIFY_ENABLED_EVT */
			break;
 800cae0:	e050      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_FREQUENCY_NOTIFY_DISABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_FREQUENCY_NOTIFY_DISABLED_EVT */
			HW_TS_Stop(Custom_App_Context.IDTimerFrequency);
 800cae2:	4b2a      	ldr	r3, [pc, #168]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800cae4:	7e1b      	ldrb	r3, [r3, #24]
 800cae6:	4618      	mov	r0, r3
 800cae8:	f7f5 fa84 	bl	8001ff4 <HW_TS_Stop>
			Custom_App_Context.Frequency_Notification_Status = STATUS_OFF;
 800caec:	4b27      	ldr	r3, [pc, #156]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800caee:	2200      	movs	r2, #0
 800caf0:	701a      	strb	r2, [r3, #0]
			sprintf(buff, "Evento 'STOP notify Frequency'\n");
 800caf2:	492c      	ldr	r1, [pc, #176]	@ (800cba4 <Custom_STM_App_Notification+0x14c>)
 800caf4:	4827      	ldr	r0, [pc, #156]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800caf6:	f001 fdf7 	bl	800e6e8 <siprintf>
			APP_DBG_MSG(buff)
 800cafa:	4827      	ldr	r0, [pc, #156]	@ (800cb98 <Custom_STM_App_Notification+0x140>)
 800cafc:	f7fe f832 	bl	800ab64 <DbgTraceGetFileName>
 800cb00:	4601      	mov	r1, r0
 800cb02:	23a0      	movs	r3, #160	@ 0xa0
 800cb04:	4a25      	ldr	r2, [pc, #148]	@ (800cb9c <Custom_STM_App_Notification+0x144>)
 800cb06:	4826      	ldr	r0, [pc, #152]	@ (800cba0 <Custom_STM_App_Notification+0x148>)
 800cb08:	f001 fd76 	bl	800e5f8 <iprintf>
 800cb0c:	4821      	ldr	r0, [pc, #132]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cb0e:	f001 fd73 	bl	800e5f8 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_FREQUENCY_NOTIFY_DISABLED_EVT */
			break;
 800cb12:	e037      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_DUTY_CYCLE_READ_EVT:
			/* USER CODE BEGIN CUSTOM_STM_DUTY_CYCLE_READ_EVT */
			Custom_Duty_cycle_Update_Char();
 800cb14:	f000 f974 	bl	800ce00 <Custom_Duty_cycle_Update_Char>
			/* USER CODE END CUSTOM_STM_DUTY_CYCLE_READ_EVT */
			break;
 800cb18:	e034      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_DUTY_CYCLE_NOTIFY_ENABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_DUTY_CYCLE_NOTIFY_ENABLED_EVT */
			HW_TS_Start(Custom_App_Context.IDTimerDutyCycle,
 800cb1a:	4b1c      	ldr	r3, [pc, #112]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800cb1c:	7e5b      	ldrb	r3, [r3, #25]
 800cb1e:	f241 0102 	movw	r1, #4098	@ 0x1002
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7f5 faea 	bl	80020fc <HW_TS_Start>
			CUSTOM_APP_TWO_SECONDS);
			Custom_App_Context.Duty_cycle_Notification_Status = STATUS_ON;
 800cb28:	4b18      	ldr	r3, [pc, #96]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	705a      	strb	r2, [r3, #1]
			sprintf(buff, "Evento 'START notify Duty Cycle'\n");
 800cb2e:	491e      	ldr	r1, [pc, #120]	@ (800cba8 <Custom_STM_App_Notification+0x150>)
 800cb30:	4818      	ldr	r0, [pc, #96]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cb32:	f001 fdd9 	bl	800e6e8 <siprintf>
			APP_DBG_MSG(buff)
 800cb36:	4818      	ldr	r0, [pc, #96]	@ (800cb98 <Custom_STM_App_Notification+0x140>)
 800cb38:	f7fe f814 	bl	800ab64 <DbgTraceGetFileName>
 800cb3c:	4601      	mov	r1, r0
 800cb3e:	23b1      	movs	r3, #177	@ 0xb1
 800cb40:	4a16      	ldr	r2, [pc, #88]	@ (800cb9c <Custom_STM_App_Notification+0x144>)
 800cb42:	4817      	ldr	r0, [pc, #92]	@ (800cba0 <Custom_STM_App_Notification+0x148>)
 800cb44:	f001 fd58 	bl	800e5f8 <iprintf>
 800cb48:	4812      	ldr	r0, [pc, #72]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cb4a:	f001 fd55 	bl	800e5f8 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_DUTY_CYCLE_NOTIFY_ENABLED_EVT */
			break;
 800cb4e:	e019      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_DUTY_CYCLE_NOTIFY_DISABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_DUTY_CYCLE_NOTIFY_DISABLED_EVT */
			HW_TS_Stop(Custom_App_Context.IDTimerDutyCycle);
 800cb50:	4b0e      	ldr	r3, [pc, #56]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800cb52:	7e5b      	ldrb	r3, [r3, #25]
 800cb54:	4618      	mov	r0, r3
 800cb56:	f7f5 fa4d 	bl	8001ff4 <HW_TS_Stop>
			Custom_App_Context.Duty_cycle_Notification_Status = STATUS_OFF;
 800cb5a:	4b0c      	ldr	r3, [pc, #48]	@ (800cb8c <Custom_STM_App_Notification+0x134>)
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	705a      	strb	r2, [r3, #1]
			sprintf(buff, "Evento 'STOP notify Duty Cycle'\n");
 800cb60:	4912      	ldr	r1, [pc, #72]	@ (800cbac <Custom_STM_App_Notification+0x154>)
 800cb62:	480c      	ldr	r0, [pc, #48]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cb64:	f001 fdc0 	bl	800e6e8 <siprintf>
			APP_DBG_MSG(buff)
 800cb68:	480b      	ldr	r0, [pc, #44]	@ (800cb98 <Custom_STM_App_Notification+0x140>)
 800cb6a:	f7fd fffb 	bl	800ab64 <DbgTraceGetFileName>
 800cb6e:	4601      	mov	r1, r0
 800cb70:	23bb      	movs	r3, #187	@ 0xbb
 800cb72:	4a0a      	ldr	r2, [pc, #40]	@ (800cb9c <Custom_STM_App_Notification+0x144>)
 800cb74:	480a      	ldr	r0, [pc, #40]	@ (800cba0 <Custom_STM_App_Notification+0x148>)
 800cb76:	f001 fd3f 	bl	800e5f8 <iprintf>
 800cb7a:	4806      	ldr	r0, [pc, #24]	@ (800cb94 <Custom_STM_App_Notification+0x13c>)
 800cb7c:	f001 fd3c 	bl	800e5f8 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_DUTY_CYCLE_NOTIFY_DISABLED_EVT */
			break;
 800cb80:	e000      	b.n	800cb84 <Custom_STM_App_Notification+0x12c>

		default:
			/* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

			/* USER CODE END CUSTOM_STM_App_Notification_default */
			break;
 800cb82:	bf00      	nop
	}
	/* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

	/* USER CODE END CUSTOM_STM_App_Notification_2 */
	return;
 800cb84:	bf00      	nop
}
 800cb86:	3708      	adds	r7, #8
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	200014ec 	.word	0x200014ec
 800cb90:	08010840 	.word	0x08010840
 800cb94:	20001908 	.word	0x20001908
 800cb98:	08010864 	.word	0x08010864
 800cb9c:	08011470 	.word	0x08011470
 800cba0:	08010884 	.word	0x08010884
 800cba4:	08010898 	.word	0x08010898
 800cba8:	080108b8 	.word	0x080108b8
 800cbac:	080108dc 	.word	0x080108dc

0800cbb0 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b082      	sub	sp, #8
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN CUSTOM_APP_Notification_1 */

	/* USER CODE END CUSTOM_APP_Notification_1 */

	switch (pNotification->Custom_Evt_Opcode)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d002      	beq.n	800cbc6 <Custom_APP_Notification+0x16>
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d012      	beq.n	800cbea <Custom_APP_Notification+0x3a>

		default:
			/* USER CODE BEGIN CUSTOM_APP_Notification_default */

			/* USER CODE END CUSTOM_APP_Notification_default */
			break;
 800cbc4:	e01a      	b.n	800cbfc <Custom_APP_Notification+0x4c>
			TLC59731_On();
 800cbc6:	f7fe fe53 	bl	800b870 <TLC59731_On>
			HAL_Delay(200);
 800cbca:	20c8      	movs	r0, #200	@ 0xc8
 800cbcc:	f7f4 fc54 	bl	8001478 <HAL_Delay>
			TLC59731_Off();
 800cbd0:	f7fe fe5c 	bl	800b88c <TLC59731_Off>
			HAL_Delay(100);
 800cbd4:	2064      	movs	r0, #100	@ 0x64
 800cbd6:	f7f4 fc4f 	bl	8001478 <HAL_Delay>
			TLC59731_On();
 800cbda:	f7fe fe49 	bl	800b870 <TLC59731_On>
			HAL_Delay(200);
 800cbde:	20c8      	movs	r0, #200	@ 0xc8
 800cbe0:	f7f4 fc4a 	bl	8001478 <HAL_Delay>
			TLC59731_Off();
 800cbe4:	f7fe fe52 	bl	800b88c <TLC59731_Off>
			break;
 800cbe8:	e008      	b.n	800cbfc <Custom_APP_Notification+0x4c>
			TLC59731_On();
 800cbea:	f7fe fe41 	bl	800b870 <TLC59731_On>
			HAL_Delay(500);
 800cbee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800cbf2:	f7f4 fc41 	bl	8001478 <HAL_Delay>
			TLC59731_Off();
 800cbf6:	f7fe fe49 	bl	800b88c <TLC59731_Off>
			break;
 800cbfa:	bf00      	nop

	/* USER CODE BEGIN CUSTOM_APP_Notification_2 */

	/* USER CODE END CUSTOM_APP_Notification_2 */

	return;
 800cbfc:	bf00      	nop
}
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}

0800cc04 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CUSTOM_APP_Init */
	MX_APPE_Init();
 800cc08:	f7f4 f9ac 	bl	8000f64 <MX_APPE_Init>

	// INIZZIALIZZAZIONE DEL CONTESTO
	Custom_App_Context.IDTimerFrequency = TIMER_FREQUENCY_ID;
 800cc0c:	4b15      	ldr	r3, [pc, #84]	@ (800cc64 <Custom_APP_Init+0x60>)
 800cc0e:	2200      	movs	r2, #0
 800cc10:	761a      	strb	r2, [r3, #24]
	Custom_App_Context.IDTimerDutyCycle = TIMER_DUTY_CYCLE_ID;
 800cc12:	4b14      	ldr	r3, [pc, #80]	@ (800cc64 <Custom_APP_Init+0x60>)
 800cc14:	2201      	movs	r2, #1
 800cc16:	765a      	strb	r2, [r3, #25]
	Custom_App_Context.Frequency_Notification_Status = STATUS_OFF;
 800cc18:	4b12      	ldr	r3, [pc, #72]	@ (800cc64 <Custom_APP_Init+0x60>)
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	701a      	strb	r2, [r3, #0]
	Custom_App_Context.Duty_cycle_Notification_Status = STATUS_OFF;
 800cc1e:	4b11      	ldr	r3, [pc, #68]	@ (800cc64 <Custom_APP_Init+0x60>)
 800cc20:	2200      	movs	r2, #0
 800cc22:	705a      	strb	r2, [r3, #1]

	PWM_SIGNAL_Init(&Custom_App_Context.sPWMSignal, 32000000, 320, 0);
 800cc24:	2300      	movs	r3, #0
 800cc26:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800cc2a:	490f      	ldr	r1, [pc, #60]	@ (800cc68 <Custom_APP_Init+0x64>)
 800cc2c:	480f      	ldr	r0, [pc, #60]	@ (800cc6c <Custom_APP_Init+0x68>)
 800cc2e:	f7fe fd59 	bl	800b6e4 <PWM_SIGNAL_Init>

	// INIZZIALIZZAZIONE DEI SERVIZI -- SERVIZIO PMW
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, TIMER_FREQUENCY_ID, hw_ts_Repeated, Custom_APP_FrequencyCallBack_ISR);
 800cc32:	4b0f      	ldr	r3, [pc, #60]	@ (800cc70 <Custom_APP_Init+0x6c>)
 800cc34:	2201      	movs	r2, #1
 800cc36:	2100      	movs	r1, #0
 800cc38:	2000      	movs	r0, #0
 800cc3a:	f7f5 f961 	bl	8001f00 <HW_TS_Create>
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, TIMER_FREQUENCY_ID, hw_ts_Repeated, Custom_APP_DutyCycleCallBack_ISR);
 800cc3e:	4b0d      	ldr	r3, [pc, #52]	@ (800cc74 <Custom_APP_Init+0x70>)
 800cc40:	2201      	movs	r2, #1
 800cc42:	2100      	movs	r1, #0
 800cc44:	2000      	movs	r0, #0
 800cc46:	f7f5 f95b 	bl	8001f00 <HW_TS_Create>

	UTIL_SEQ_RegTask(1 << CFG_TASK_SRV_FREQ_NOTIFY_ID, UTIL_SEQ_RFU, Custom_Frequency_Send_Notification);
 800cc4a:	4a0b      	ldr	r2, [pc, #44]	@ (800cc78 <Custom_APP_Init+0x74>)
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	2004      	movs	r0, #4
 800cc50:	f001 fac4 	bl	800e1dc <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask(1 << CFG_TASK_SRV_DUTY_NOTIFY_ID, UTIL_SEQ_RFU, Custom_Duty_cycle_Send_Notification);
 800cc54:	4a09      	ldr	r2, [pc, #36]	@ (800cc7c <Custom_APP_Init+0x78>)
 800cc56:	2100      	movs	r1, #0
 800cc58:	2008      	movs	r0, #8
 800cc5a:	f001 fabf 	bl	800e1dc <UTIL_SEQ_RegTask>

	/* USER CODE END CUSTOM_APP_Init */
	return;
 800cc5e:	bf00      	nop
}
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	bf00      	nop
 800cc64:	200014ec 	.word	0x200014ec
 800cc68:	01e84800 	.word	0x01e84800
 800cc6c:	200014f0 	.word	0x200014f0
 800cc70:	0800d0dd 	.word	0x0800d0dd
 800cc74:	0800d0ed 	.word	0x0800d0ed
 800cc78:	0800cd59 	.word	0x0800cd59
 800cc7c:	0800ce79 	.word	0x0800ce79

0800cc80 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN FD */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc90:	d114      	bne.n	800ccbc <HAL_TIM_IC_CaptureCallback+0x3c>
	{
		switch (htim->Channel)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	7f1b      	ldrb	r3, [r3, #28]
 800cc96:	2b01      	cmp	r3, #1
 800cc98:	d002      	beq.n	800cca0 <HAL_TIM_IC_CaptureCallback+0x20>
 800cc9a:	2b02      	cmp	r3, #2
 800cc9c:	d007      	beq.n	800ccae <HAL_TIM_IC_CaptureCallback+0x2e>
			case HAL_TIM_ACTIVE_CHANNEL_2:
				PWM_SIGNAL_ComputePWM(&Custom_App_Context.sPWMSignal, htim,
				TIM_CHANNEL_2, 0);
				break;
			default:
				break;
 800cc9e:	e00d      	b.n	800ccbc <HAL_TIM_IC_CaptureCallback+0x3c>
				PWM_SIGNAL_ComputePWM(&Custom_App_Context.sPWMSignal, htim,
 800cca0:	2301      	movs	r3, #1
 800cca2:	2200      	movs	r2, #0
 800cca4:	6879      	ldr	r1, [r7, #4]
 800cca6:	4807      	ldr	r0, [pc, #28]	@ (800ccc4 <HAL_TIM_IC_CaptureCallback+0x44>)
 800cca8:	f7fe fd36 	bl	800b718 <PWM_SIGNAL_ComputePWM>
				break;
 800ccac:	e006      	b.n	800ccbc <HAL_TIM_IC_CaptureCallback+0x3c>
				PWM_SIGNAL_ComputePWM(&Custom_App_Context.sPWMSignal, htim,
 800ccae:	2300      	movs	r3, #0
 800ccb0:	2204      	movs	r2, #4
 800ccb2:	6879      	ldr	r1, [r7, #4]
 800ccb4:	4803      	ldr	r0, [pc, #12]	@ (800ccc4 <HAL_TIM_IC_CaptureCallback+0x44>)
 800ccb6:	f7fe fd2f 	bl	800b718 <PWM_SIGNAL_ComputePWM>
				break;
 800ccba:	bf00      	nop
		}
	}
}
 800ccbc:	bf00      	nop
 800ccbe:	3708      	adds	r7, #8
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}
 800ccc4:	200014f0 	.word	0x200014f0

0800ccc8 <Custom_Frequency_Update_Char>:
 *************************************************************/

/* GENERAL */
/* PWM */
__USED void Custom_Frequency_Update_Char(void) /* Property Read */
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800ccce:	2300      	movs	r3, #0
 800ccd0:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Frequency_UC_1*/
	updateflag = 1;
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	71fb      	strb	r3, [r7, #7]
	uint32_t freq = PWM_SIGNAL_GetFrequency(&Custom_App_Context.sPWMSignal);
 800ccd6:	4819      	ldr	r0, [pc, #100]	@ (800cd3c <Custom_Frequency_Update_Char+0x74>)
 800ccd8:	f7fe fd4c 	bl	800b774 <PWM_SIGNAL_GetFrequency>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	603b      	str	r3, [r7, #0]
	memcpy(UpdateCharData, &freq, sizeof(uint32_t));
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	4a17      	ldr	r2, [pc, #92]	@ (800cd40 <Custom_Frequency_Update_Char+0x78>)
 800cce4:	6013      	str	r3, [r2, #0]
	/* USER CODE END Frequency_UC_1*/

	if (updateflag != 0)
 800cce6:	79fb      	ldrb	r3, [r7, #7]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d003      	beq.n	800ccf4 <Custom_Frequency_Update_Char+0x2c>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_FREQUENCY, (uint8_t*) UpdateCharData);
 800ccec:	4914      	ldr	r1, [pc, #80]	@ (800cd40 <Custom_Frequency_Update_Char+0x78>)
 800ccee:	2001      	movs	r0, #1
 800ccf0:	f000 fd28 	bl	800d744 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Frequency_UC_Last*/
	sprintf(buff, "Evento 'READ Frequency' -- Frequenza: %u Hz \n",
			(UpdateCharData[3] << (3 * 8)) | (UpdateCharData[2] << (2 * 8)) | (UpdateCharData[1] << 8)
 800ccf4:	4b12      	ldr	r3, [pc, #72]	@ (800cd40 <Custom_Frequency_Update_Char+0x78>)
 800ccf6:	78db      	ldrb	r3, [r3, #3]
 800ccf8:	061a      	lsls	r2, r3, #24
 800ccfa:	4b11      	ldr	r3, [pc, #68]	@ (800cd40 <Custom_Frequency_Update_Char+0x78>)
 800ccfc:	789b      	ldrb	r3, [r3, #2]
 800ccfe:	041b      	lsls	r3, r3, #16
 800cd00:	431a      	orrs	r2, r3
 800cd02:	4b0f      	ldr	r3, [pc, #60]	@ (800cd40 <Custom_Frequency_Update_Char+0x78>)
 800cd04:	785b      	ldrb	r3, [r3, #1]
 800cd06:	021b      	lsls	r3, r3, #8
 800cd08:	4313      	orrs	r3, r2
					| UpdateCharData[0]);
 800cd0a:	4a0d      	ldr	r2, [pc, #52]	@ (800cd40 <Custom_Frequency_Update_Char+0x78>)
 800cd0c:	7812      	ldrb	r2, [r2, #0]
	sprintf(buff, "Evento 'READ Frequency' -- Frequenza: %u Hz \n",
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	461a      	mov	r2, r3
 800cd12:	490c      	ldr	r1, [pc, #48]	@ (800cd44 <Custom_Frequency_Update_Char+0x7c>)
 800cd14:	480c      	ldr	r0, [pc, #48]	@ (800cd48 <Custom_Frequency_Update_Char+0x80>)
 800cd16:	f001 fce7 	bl	800e6e8 <siprintf>
	APP_DBG_MSG(buff)
 800cd1a:	480c      	ldr	r0, [pc, #48]	@ (800cd4c <Custom_Frequency_Update_Char+0x84>)
 800cd1c:	f7fd ff22 	bl	800ab64 <DbgTraceGetFileName>
 800cd20:	4601      	mov	r1, r0
 800cd22:	f240 1349 	movw	r3, #329	@ 0x149
 800cd26:	4a0a      	ldr	r2, [pc, #40]	@ (800cd50 <Custom_Frequency_Update_Char+0x88>)
 800cd28:	480a      	ldr	r0, [pc, #40]	@ (800cd54 <Custom_Frequency_Update_Char+0x8c>)
 800cd2a:	f001 fc65 	bl	800e5f8 <iprintf>
 800cd2e:	4806      	ldr	r0, [pc, #24]	@ (800cd48 <Custom_Frequency_Update_Char+0x80>)
 800cd30:	f001 fc62 	bl	800e5f8 <iprintf>
	;
	/* USER CODE END Frequency_UC_Last*/
	return;
 800cd34:	bf00      	nop
}
 800cd36:	3708      	adds	r7, #8
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}
 800cd3c:	200014f0 	.word	0x200014f0
 800cd40:	20001508 	.word	0x20001508
 800cd44:	08010900 	.word	0x08010900
 800cd48:	20001908 	.word	0x20001908
 800cd4c:	08010864 	.word	0x08010864
 800cd50:	0801148c 	.word	0x0801148c
 800cd54:	08010884 	.word	0x08010884

0800cd58 <Custom_Frequency_Send_Notification>:

void Custom_Frequency_Send_Notification(void) /* Property Notification */
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b082      	sub	sp, #8
 800cd5c:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Frequency_NS_1*/

	if (Custom_App_Context.Frequency_Notification_Status == STATUS_ON)
 800cd62:	4b1f      	ldr	r3, [pc, #124]	@ (800cde0 <Custom_Frequency_Send_Notification+0x88>)
 800cd64:	781b      	ldrb	r3, [r3, #0]
 800cd66:	2b01      	cmp	r3, #1
 800cd68:	d109      	bne.n	800cd7e <Custom_Frequency_Send_Notification+0x26>
	{
		updateflag = 1;
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	71fb      	strb	r3, [r7, #7]
		uint32_t freq = PWM_SIGNAL_GetFrequency(&Custom_App_Context.sPWMSignal);
 800cd6e:	481d      	ldr	r0, [pc, #116]	@ (800cde4 <Custom_Frequency_Send_Notification+0x8c>)
 800cd70:	f7fe fd00 	bl	800b774 <PWM_SIGNAL_GetFrequency>
 800cd74:	4603      	mov	r3, r0
 800cd76:	603b      	str	r3, [r7, #0]
		memcpy(NotifyCharData, &freq, sizeof(uint32_t));
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	4a1b      	ldr	r2, [pc, #108]	@ (800cde8 <Custom_Frequency_Send_Notification+0x90>)
 800cd7c:	6013      	str	r3, [r2, #0]
	}

	/* USER CODE END Frequency_NS_1*/

	if (updateflag != 0)
 800cd7e:	79fb      	ldrb	r3, [r7, #7]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d003      	beq.n	800cd8c <Custom_Frequency_Send_Notification+0x34>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_FREQUENCY, (uint8_t*) NotifyCharData);
 800cd84:	4918      	ldr	r1, [pc, #96]	@ (800cde8 <Custom_Frequency_Send_Notification+0x90>)
 800cd86:	2001      	movs	r0, #1
 800cd88:	f000 fcdc 	bl	800d744 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Frequency_NS_Last*/
	if (Custom_App_Context.Frequency_Notification_Status == STATUS_ON)
 800cd8c:	4b14      	ldr	r3, [pc, #80]	@ (800cde0 <Custom_Frequency_Send_Notification+0x88>)
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d120      	bne.n	800cdd6 <Custom_Frequency_Send_Notification+0x7e>
	{
		sprintf(buff, "Evento 'READ NOTIFY Frequency' -- Frequenza: %u Hz \n",
				(NotifyCharData[3] << (3 * 8)) | (NotifyCharData[2] << (2 * 8)) | (NotifyCharData[1] << 8)
 800cd94:	4b14      	ldr	r3, [pc, #80]	@ (800cde8 <Custom_Frequency_Send_Notification+0x90>)
 800cd96:	78db      	ldrb	r3, [r3, #3]
 800cd98:	061a      	lsls	r2, r3, #24
 800cd9a:	4b13      	ldr	r3, [pc, #76]	@ (800cde8 <Custom_Frequency_Send_Notification+0x90>)
 800cd9c:	789b      	ldrb	r3, [r3, #2]
 800cd9e:	041b      	lsls	r3, r3, #16
 800cda0:	431a      	orrs	r2, r3
 800cda2:	4b11      	ldr	r3, [pc, #68]	@ (800cde8 <Custom_Frequency_Send_Notification+0x90>)
 800cda4:	785b      	ldrb	r3, [r3, #1]
 800cda6:	021b      	lsls	r3, r3, #8
 800cda8:	4313      	orrs	r3, r2
						| NotifyCharData[0]);
 800cdaa:	4a0f      	ldr	r2, [pc, #60]	@ (800cde8 <Custom_Frequency_Send_Notification+0x90>)
 800cdac:	7812      	ldrb	r2, [r2, #0]
		sprintf(buff, "Evento 'READ NOTIFY Frequency' -- Frequenza: %u Hz \n",
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	461a      	mov	r2, r3
 800cdb2:	490e      	ldr	r1, [pc, #56]	@ (800cdec <Custom_Frequency_Send_Notification+0x94>)
 800cdb4:	480e      	ldr	r0, [pc, #56]	@ (800cdf0 <Custom_Frequency_Send_Notification+0x98>)
 800cdb6:	f001 fc97 	bl	800e6e8 <siprintf>
		APP_DBG_MSG(buff)
 800cdba:	480e      	ldr	r0, [pc, #56]	@ (800cdf4 <Custom_Frequency_Send_Notification+0x9c>)
 800cdbc:	f7fd fed2 	bl	800ab64 <DbgTraceGetFileName>
 800cdc0:	4601      	mov	r1, r0
 800cdc2:	f240 1369 	movw	r3, #361	@ 0x169
 800cdc6:	4a0c      	ldr	r2, [pc, #48]	@ (800cdf8 <Custom_Frequency_Send_Notification+0xa0>)
 800cdc8:	480c      	ldr	r0, [pc, #48]	@ (800cdfc <Custom_Frequency_Send_Notification+0xa4>)
 800cdca:	f001 fc15 	bl	800e5f8 <iprintf>
 800cdce:	4808      	ldr	r0, [pc, #32]	@ (800cdf0 <Custom_Frequency_Send_Notification+0x98>)
 800cdd0:	f001 fc12 	bl	800e5f8 <iprintf>

	};
	/* USER CODE END Frequency_NS_Last*/

	return;
 800cdd4:	bf00      	nop
 800cdd6:	bf00      	nop
}
 800cdd8:	3708      	adds	r7, #8
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
 800cdde:	bf00      	nop
 800cde0:	200014ec 	.word	0x200014ec
 800cde4:	200014f0 	.word	0x200014f0
 800cde8:	20001708 	.word	0x20001708
 800cdec:	08010930 	.word	0x08010930
 800cdf0:	20001908 	.word	0x20001908
 800cdf4:	08010864 	.word	0x08010864
 800cdf8:	080114ac 	.word	0x080114ac
 800cdfc:	08010884 	.word	0x08010884

0800ce00 <Custom_Duty_cycle_Update_Char>:

__USED void Custom_Duty_cycle_Update_Char(void) /* Property Read */
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b082      	sub	sp, #8
 800ce04:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800ce06:	2300      	movs	r3, #0
 800ce08:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Duty_cycle_UC_1*/
	updateflag = 1;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	71fb      	strb	r3, [r7, #7]
	UpdateCharData[0] = PWM_SIGNAL_GetDutyCycle(&Custom_App_Context.sPWMSignal);
 800ce0e:	4813      	ldr	r0, [pc, #76]	@ (800ce5c <Custom_Duty_cycle_Update_Char+0x5c>)
 800ce10:	f7fe fccc 	bl	800b7ac <PWM_SIGNAL_GetDutyCycle>
 800ce14:	4603      	mov	r3, r0
 800ce16:	461a      	mov	r2, r3
 800ce18:	4b11      	ldr	r3, [pc, #68]	@ (800ce60 <Custom_Duty_cycle_Update_Char+0x60>)
 800ce1a:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Duty_cycle_UC_1*/

	if (updateflag != 0)
 800ce1c:	79fb      	ldrb	r3, [r7, #7]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d003      	beq.n	800ce2a <Custom_Duty_cycle_Update_Char+0x2a>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_DUTY_CYCLE, (uint8_t*) UpdateCharData);
 800ce22:	490f      	ldr	r1, [pc, #60]	@ (800ce60 <Custom_Duty_cycle_Update_Char+0x60>)
 800ce24:	2002      	movs	r0, #2
 800ce26:	f000 fc8d 	bl	800d744 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Duty_cycle_UC_Last*/
	sprintf(buff, "Evento 'READ Duty Cycle' -- Duty Cycle: %d \n", UpdateCharData[0]);
 800ce2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ce60 <Custom_Duty_cycle_Update_Char+0x60>)
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	461a      	mov	r2, r3
 800ce30:	490c      	ldr	r1, [pc, #48]	@ (800ce64 <Custom_Duty_cycle_Update_Char+0x64>)
 800ce32:	480d      	ldr	r0, [pc, #52]	@ (800ce68 <Custom_Duty_cycle_Update_Char+0x68>)
 800ce34:	f001 fc58 	bl	800e6e8 <siprintf>
	APP_DBG_MSG(buff)
 800ce38:	480c      	ldr	r0, [pc, #48]	@ (800ce6c <Custom_Duty_cycle_Update_Char+0x6c>)
 800ce3a:	f7fd fe93 	bl	800ab64 <DbgTraceGetFileName>
 800ce3e:	4601      	mov	r1, r0
 800ce40:	f240 1381 	movw	r3, #385	@ 0x181
 800ce44:	4a0a      	ldr	r2, [pc, #40]	@ (800ce70 <Custom_Duty_cycle_Update_Char+0x70>)
 800ce46:	480b      	ldr	r0, [pc, #44]	@ (800ce74 <Custom_Duty_cycle_Update_Char+0x74>)
 800ce48:	f001 fbd6 	bl	800e5f8 <iprintf>
 800ce4c:	4806      	ldr	r0, [pc, #24]	@ (800ce68 <Custom_Duty_cycle_Update_Char+0x68>)
 800ce4e:	f001 fbd3 	bl	800e5f8 <iprintf>
	;
	/* USER CODE END Duty_cycle_UC_Last*/
	return;
 800ce52:	bf00      	nop
}
 800ce54:	3708      	adds	r7, #8
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
 800ce5a:	bf00      	nop
 800ce5c:	200014f0 	.word	0x200014f0
 800ce60:	20001508 	.word	0x20001508
 800ce64:	08010968 	.word	0x08010968
 800ce68:	20001908 	.word	0x20001908
 800ce6c:	08010864 	.word	0x08010864
 800ce70:	080114d0 	.word	0x080114d0
 800ce74:	08010884 	.word	0x08010884

0800ce78 <Custom_Duty_cycle_Send_Notification>:

void Custom_Duty_cycle_Send_Notification(void) /* Property Notification */
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b082      	sub	sp, #8
 800ce7c:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800ce7e:	2300      	movs	r3, #0
 800ce80:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Duty_cycle_NS_1*/
	if (Custom_App_Context.Duty_cycle_Notification_Status == STATUS_ON)
 800ce82:	4b18      	ldr	r3, [pc, #96]	@ (800cee4 <Custom_Duty_cycle_Send_Notification+0x6c>)
 800ce84:	785b      	ldrb	r3, [r3, #1]
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	d108      	bne.n	800ce9c <Custom_Duty_cycle_Send_Notification+0x24>
	{
		updateflag = 1;
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	71fb      	strb	r3, [r7, #7]
		NotifyCharData[0] = PWM_SIGNAL_GetDutyCycle(&Custom_App_Context.sPWMSignal);
 800ce8e:	4816      	ldr	r0, [pc, #88]	@ (800cee8 <Custom_Duty_cycle_Send_Notification+0x70>)
 800ce90:	f7fe fc8c 	bl	800b7ac <PWM_SIGNAL_GetDutyCycle>
 800ce94:	4603      	mov	r3, r0
 800ce96:	461a      	mov	r2, r3
 800ce98:	4b14      	ldr	r3, [pc, #80]	@ (800ceec <Custom_Duty_cycle_Send_Notification+0x74>)
 800ce9a:	701a      	strb	r2, [r3, #0]
	}
	/* USER CODE END Duty_cycle_NS_1*/

	if (updateflag != 0)
 800ce9c:	79fb      	ldrb	r3, [r7, #7]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d003      	beq.n	800ceaa <Custom_Duty_cycle_Send_Notification+0x32>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_DUTY_CYCLE, (uint8_t*) NotifyCharData);
 800cea2:	4912      	ldr	r1, [pc, #72]	@ (800ceec <Custom_Duty_cycle_Send_Notification+0x74>)
 800cea4:	2002      	movs	r0, #2
 800cea6:	f000 fc4d 	bl	800d744 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Duty_cycle_NS_Last*/
	if (Custom_App_Context.Duty_cycle_Notification_Status == STATUS_ON)
 800ceaa:	4b0e      	ldr	r3, [pc, #56]	@ (800cee4 <Custom_Duty_cycle_Send_Notification+0x6c>)
 800ceac:	785b      	ldrb	r3, [r3, #1]
 800ceae:	2b01      	cmp	r3, #1
 800ceb0:	d114      	bne.n	800cedc <Custom_Duty_cycle_Send_Notification+0x64>
	{
		sprintf(buff, "Evento 'NOTIFY READ Duty Cycle' -- Duty Cycle: %d \n", NotifyCharData[0]);
 800ceb2:	4b0e      	ldr	r3, [pc, #56]	@ (800ceec <Custom_Duty_cycle_Send_Notification+0x74>)
 800ceb4:	781b      	ldrb	r3, [r3, #0]
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	490d      	ldr	r1, [pc, #52]	@ (800cef0 <Custom_Duty_cycle_Send_Notification+0x78>)
 800ceba:	480e      	ldr	r0, [pc, #56]	@ (800cef4 <Custom_Duty_cycle_Send_Notification+0x7c>)
 800cebc:	f001 fc14 	bl	800e6e8 <siprintf>
		APP_DBG_MSG(buff)
 800cec0:	480d      	ldr	r0, [pc, #52]	@ (800cef8 <Custom_Duty_cycle_Send_Notification+0x80>)
 800cec2:	f7fd fe4f 	bl	800ab64 <DbgTraceGetFileName>
 800cec6:	4601      	mov	r1, r0
 800cec8:	f44f 73ce 	mov.w	r3, #412	@ 0x19c
 800cecc:	4a0b      	ldr	r2, [pc, #44]	@ (800cefc <Custom_Duty_cycle_Send_Notification+0x84>)
 800cece:	480c      	ldr	r0, [pc, #48]	@ (800cf00 <Custom_Duty_cycle_Send_Notification+0x88>)
 800ced0:	f001 fb92 	bl	800e5f8 <iprintf>
 800ced4:	4807      	ldr	r0, [pc, #28]	@ (800cef4 <Custom_Duty_cycle_Send_Notification+0x7c>)
 800ced6:	f001 fb8f 	bl	800e5f8 <iprintf>
		;
	}
	/* USER CODE END Duty_cycle_NS_Last*/

	return;
 800ceda:	bf00      	nop
 800cedc:	bf00      	nop
}
 800cede:	3708      	adds	r7, #8
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}
 800cee4:	200014ec 	.word	0x200014ec
 800cee8:	200014f0 	.word	0x200014f0
 800ceec:	20001708 	.word	0x20001708
 800cef0:	08010998 	.word	0x08010998
 800cef4:	20001908 	.word	0x20001908
 800cef8:	08010864 	.word	0x08010864
 800cefc:	080114f0 	.word	0x080114f0
 800cf00:	08010884 	.word	0x08010884

0800cf04 <Custom_Time_Update_Char>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
__USED void Custom_Time_Update_Char(void)
{
 800cf04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf06:	b08f      	sub	sp, #60	@ 0x3c
 800cf08:	af06      	add	r7, sp, #24
	uint8_t updateflag = 0;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	77fb      	strb	r3, [r7, #31]

	updateflag = 1;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	77fb      	strb	r3, [r7, #31]

	RTC_DateTypeDef sDate =
 800cf12:	2300      	movs	r3, #0
 800cf14:	61bb      	str	r3, [r7, #24]
	{ 0 };

	RTC_TimeTypeDef sTime =
 800cf16:	1d3b      	adds	r3, r7, #4
 800cf18:	2200      	movs	r2, #0
 800cf1a:	601a      	str	r2, [r3, #0]
 800cf1c:	605a      	str	r2, [r3, #4]
 800cf1e:	609a      	str	r2, [r3, #8]
 800cf20:	60da      	str	r2, [r3, #12]
 800cf22:	611a      	str	r2, [r3, #16]
	{ 0 };

	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800cf24:	f107 0318 	add.w	r3, r7, #24
 800cf28:	2201      	movs	r2, #1
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	482a      	ldr	r0, [pc, #168]	@ (800cfd8 <Custom_Time_Update_Char+0xd4>)
 800cf2e:	f7f8 ff95 	bl	8005e5c <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800cf32:	1d3b      	adds	r3, r7, #4
 800cf34:	2201      	movs	r2, #1
 800cf36:	4619      	mov	r1, r3
 800cf38:	4827      	ldr	r0, [pc, #156]	@ (800cfd8 <Custom_Time_Update_Char+0xd4>)
 800cf3a:	f7f8 fea8 	bl	8005c8e <HAL_RTC_GetTime>

	UpdateCharData[0] = sDate.Year;
 800cf3e:	7efa      	ldrb	r2, [r7, #27]
 800cf40:	4b26      	ldr	r3, [pc, #152]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf42:	701a      	strb	r2, [r3, #0]
	UpdateCharData[1] = sDate.Month;
 800cf44:	7e7a      	ldrb	r2, [r7, #25]
 800cf46:	4b25      	ldr	r3, [pc, #148]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf48:	705a      	strb	r2, [r3, #1]
	UpdateCharData[2] = sDate.Date;
 800cf4a:	7eba      	ldrb	r2, [r7, #26]
 800cf4c:	4b23      	ldr	r3, [pc, #140]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf4e:	709a      	strb	r2, [r3, #2]
	UpdateCharData[3] = sDate.WeekDay;
 800cf50:	7e3a      	ldrb	r2, [r7, #24]
 800cf52:	4b22      	ldr	r3, [pc, #136]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf54:	70da      	strb	r2, [r3, #3]

	UpdateCharData[4] = sTime.Hours;
 800cf56:	793a      	ldrb	r2, [r7, #4]
 800cf58:	4b20      	ldr	r3, [pc, #128]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf5a:	711a      	strb	r2, [r3, #4]
	UpdateCharData[5] = sTime.Minutes;
 800cf5c:	797a      	ldrb	r2, [r7, #5]
 800cf5e:	4b1f      	ldr	r3, [pc, #124]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf60:	715a      	strb	r2, [r3, #5]
	UpdateCharData[6] = sTime.Seconds;
 800cf62:	79ba      	ldrb	r2, [r7, #6]
 800cf64:	4b1d      	ldr	r3, [pc, #116]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf66:	719a      	strb	r2, [r3, #6]

	if (updateflag != 0)
 800cf68:	7ffb      	ldrb	r3, [r7, #31]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d003      	beq.n	800cf76 <Custom_Time_Update_Char+0x72>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_TIME, (uint8_t*) UpdateCharData);
 800cf6e:	491b      	ldr	r1, [pc, #108]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf70:	2000      	movs	r0, #0
 800cf72:	f000 fbe7 	bl	800d744 <Custom_STM_App_Update_Char>
	}

	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf76:	4b19      	ldr	r3, [pc, #100]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf78:	781b      	ldrb	r3, [r3, #0]
 800cf7a:	461d      	mov	r5, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cf7c:	4b17      	ldr	r3, [pc, #92]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf7e:	785b      	ldrb	r3, [r3, #1]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf80:	461e      	mov	r6, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cf82:	4b16      	ldr	r3, [pc, #88]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf84:	789b      	ldrb	r3, [r3, #2]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf86:	461a      	mov	r2, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cf88:	4b14      	ldr	r3, [pc, #80]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf8a:	78db      	ldrb	r3, [r3, #3]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf8c:	4619      	mov	r1, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cf8e:	4b13      	ldr	r3, [pc, #76]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf90:	791b      	ldrb	r3, [r3, #4]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf92:	4618      	mov	r0, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cf94:	4b11      	ldr	r3, [pc, #68]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf96:	795b      	ldrb	r3, [r3, #5]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf98:	461c      	mov	r4, r3
			UpdateCharData[6]);
 800cf9a:	4b10      	ldr	r3, [pc, #64]	@ (800cfdc <Custom_Time_Update_Char+0xd8>)
 800cf9c:	799b      	ldrb	r3, [r3, #6]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cf9e:	9304      	str	r3, [sp, #16]
 800cfa0:	9403      	str	r4, [sp, #12]
 800cfa2:	9002      	str	r0, [sp, #8]
 800cfa4:	9101      	str	r1, [sp, #4]
 800cfa6:	9200      	str	r2, [sp, #0]
 800cfa8:	4633      	mov	r3, r6
 800cfaa:	462a      	mov	r2, r5
 800cfac:	490c      	ldr	r1, [pc, #48]	@ (800cfe0 <Custom_Time_Update_Char+0xdc>)
 800cfae:	480d      	ldr	r0, [pc, #52]	@ (800cfe4 <Custom_Time_Update_Char+0xe0>)
 800cfb0:	f001 fb9a 	bl	800e6e8 <siprintf>
	APP_DBG_MSG(buff)
 800cfb4:	480c      	ldr	r0, [pc, #48]	@ (800cfe8 <Custom_Time_Update_Char+0xe4>)
 800cfb6:	f7fd fdd5 	bl	800ab64 <DbgTraceGetFileName>
 800cfba:	4601      	mov	r1, r0
 800cfbc:	f240 13c5 	movw	r3, #453	@ 0x1c5
 800cfc0:	4a0a      	ldr	r2, [pc, #40]	@ (800cfec <Custom_Time_Update_Char+0xe8>)
 800cfc2:	480b      	ldr	r0, [pc, #44]	@ (800cff0 <Custom_Time_Update_Char+0xec>)
 800cfc4:	f001 fb18 	bl	800e5f8 <iprintf>
 800cfc8:	4806      	ldr	r0, [pc, #24]	@ (800cfe4 <Custom_Time_Update_Char+0xe0>)
 800cfca:	f001 fb15 	bl	800e5f8 <iprintf>
	return;
 800cfce:	bf00      	nop
}
 800cfd0:	3724      	adds	r7, #36	@ 0x24
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	200001e0 	.word	0x200001e0
 800cfdc:	20001508 	.word	0x20001508
 800cfe0:	080109cc 	.word	0x080109cc
 800cfe4:	20001908 	.word	0x20001908
 800cfe8:	08010864 	.word	0x08010864
 800cfec:	08011514 	.word	0x08011514
 800cff0:	08010884 	.word	0x08010884

0800cff4 <Custom_Time_Write_char>:

void Custom_Time_Write_char(uint8_t *CharData)
{
 800cff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cff6:	b08f      	sub	sp, #60	@ 0x3c
 800cff8:	af06      	add	r7, sp, #24
 800cffa:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef sDate =
 800cffc:	2300      	movs	r3, #0
 800cffe:	61fb      	str	r3, [r7, #28]
	{ 0 };

	RTC_TimeTypeDef sTime =
 800d000:	f107 0308 	add.w	r3, r7, #8
 800d004:	2200      	movs	r2, #0
 800d006:	601a      	str	r2, [r3, #0]
 800d008:	605a      	str	r2, [r3, #4]
 800d00a:	609a      	str	r2, [r3, #8]
 800d00c:	60da      	str	r2, [r3, #12]
 800d00e:	611a      	str	r2, [r3, #16]
	{ 0 };

	sDate.Year = CharData[0];
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	781b      	ldrb	r3, [r3, #0]
 800d014:	77fb      	strb	r3, [r7, #31]
	sDate.Month = CharData[1];
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	785b      	ldrb	r3, [r3, #1]
 800d01a:	777b      	strb	r3, [r7, #29]
	sDate.Date = CharData[2];
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	789b      	ldrb	r3, [r3, #2]
 800d020:	77bb      	strb	r3, [r7, #30]
	sDate.WeekDay = CharData[3];
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	78db      	ldrb	r3, [r3, #3]
 800d026:	773b      	strb	r3, [r7, #28]

	sTime.Hours = CharData[4];
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	791b      	ldrb	r3, [r3, #4]
 800d02c:	723b      	strb	r3, [r7, #8]
	sTime.Minutes = CharData[5];
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	795b      	ldrb	r3, [r3, #5]
 800d032:	727b      	strb	r3, [r7, #9]
	sTime.Seconds = CharData[6];
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	799b      	ldrb	r3, [r3, #6]
 800d038:	72bb      	strb	r3, [r7, #10]

	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800d03a:	f107 031c 	add.w	r3, r7, #28
 800d03e:	2201      	movs	r2, #1
 800d040:	4619      	mov	r1, r3
 800d042:	4820      	ldr	r0, [pc, #128]	@ (800d0c4 <Custom_Time_Write_char+0xd0>)
 800d044:	f7f8 fe81 	bl	8005d4a <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800d048:	f107 0308 	add.w	r3, r7, #8
 800d04c:	2201      	movs	r2, #1
 800d04e:	4619      	mov	r1, r3
 800d050:	481c      	ldr	r0, [pc, #112]	@ (800d0c4 <Custom_Time_Write_char+0xd0>)
 800d052:	f7f8 fd7d 	bl	8005b50 <HAL_RTC_SetTime>

	sprintf(buff,
			"Evento 'CUSTOM_STM_TIME_CHAR_WRITE_NO_RESP_EVT' -- Calendario Inviato: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n",
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d05a:	461d      	mov	r5, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	3301      	adds	r3, #1
 800d060:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d062:	461e      	mov	r6, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	3302      	adds	r3, #2
 800d068:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d06a:	461a      	mov	r2, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	3303      	adds	r3, #3
 800d070:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d072:	4619      	mov	r1, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	3304      	adds	r3, #4
 800d078:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d07a:	4618      	mov	r0, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	3305      	adds	r3, #5
 800d080:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d082:	461c      	mov	r4, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	3306      	adds	r3, #6
 800d088:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d08a:	9304      	str	r3, [sp, #16]
 800d08c:	9403      	str	r4, [sp, #12]
 800d08e:	9002      	str	r0, [sp, #8]
 800d090:	9101      	str	r1, [sp, #4]
 800d092:	9200      	str	r2, [sp, #0]
 800d094:	4633      	mov	r3, r6
 800d096:	462a      	mov	r2, r5
 800d098:	490b      	ldr	r1, [pc, #44]	@ (800d0c8 <Custom_Time_Write_char+0xd4>)
 800d09a:	480c      	ldr	r0, [pc, #48]	@ (800d0cc <Custom_Time_Write_char+0xd8>)
 800d09c:	f001 fb24 	bl	800e6e8 <siprintf>
	APP_DBG_MSG(buff)
 800d0a0:	480b      	ldr	r0, [pc, #44]	@ (800d0d0 <Custom_Time_Write_char+0xdc>)
 800d0a2:	f7fd fd5f 	bl	800ab64 <DbgTraceGetFileName>
 800d0a6:	4601      	mov	r1, r0
 800d0a8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800d0ac:	4a09      	ldr	r2, [pc, #36]	@ (800d0d4 <Custom_Time_Write_char+0xe0>)
 800d0ae:	480a      	ldr	r0, [pc, #40]	@ (800d0d8 <Custom_Time_Write_char+0xe4>)
 800d0b0:	f001 faa2 	bl	800e5f8 <iprintf>
 800d0b4:	4805      	ldr	r0, [pc, #20]	@ (800d0cc <Custom_Time_Write_char+0xd8>)
 800d0b6:	f001 fa9f 	bl	800e5f8 <iprintf>

}
 800d0ba:	bf00      	nop
 800d0bc:	3724      	adds	r7, #36	@ 0x24
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0c2:	bf00      	nop
 800d0c4:	200001e0 	.word	0x200001e0
 800d0c8:	08010a18 	.word	0x08010a18
 800d0cc:	20001908 	.word	0x20001908
 800d0d0:	08010864 	.word	0x08010864
 800d0d4:	0801152c 	.word	0x0801152c
 800d0d8:	08010884 	.word	0x08010884

0800d0dc <Custom_APP_FrequencyCallBack_ISR>:

void Custom_APP_FrequencyCallBack_ISR(void)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1 << CFG_TASK_SRV_FREQ_NOTIFY_ID, CFG_SCH_PRIO_0);
 800d0e0:	2100      	movs	r1, #0
 800d0e2:	2004      	movs	r0, #4
 800d0e4:	f001 f89c 	bl	800e220 <UTIL_SEQ_SetTask>
}
 800d0e8:	bf00      	nop
 800d0ea:	bd80      	pop	{r7, pc}

0800d0ec <Custom_APP_DutyCycleCallBack_ISR>:
void Custom_APP_DutyCycleCallBack_ISR(void)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1 << CFG_TASK_SRV_DUTY_NOTIFY_ID, CFG_SCH_PRIO_0);
 800d0f0:	2100      	movs	r1, #0
 800d0f2:	2008      	movs	r0, #8
 800d0f4:	f001 f894 	bl	800e220 <UTIL_SEQ_SetTask>
}
 800d0f8:	bf00      	nop
 800d0fa:	bd80      	pop	{r7, pc}

0800d0fc <aci_gatt_allow_read>:
 *          parameter is the connection-oriented channel index)
 * @return Value indicating success or error code.
 */
__STATIC_INLINE
tBleStatus aci_gatt_allow_read( uint16_t Connection_Handle )
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b082      	sub	sp, #8
 800d100:	af00      	add	r7, sp, #0
 800d102:	4603      	mov	r3, r0
 800d104:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 800d106:	88f8      	ldrh	r0, [r7, #6]
 800d108:	2300      	movs	r3, #0
 800d10a:	2200      	movs	r2, #0
 800d10c:	2100      	movs	r1, #0
 800d10e:	f7fc fb5f 	bl	80097d0 <aci_gatt_permit_read>
 800d112:	4603      	mov	r3, r0
}
 800d114:	4618      	mov	r0, r3
 800d116:	3708      	adds	r7, #8
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}

0800d11c <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b08e      	sub	sp, #56	@ 0x38
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
	Custom_STM_App_Notification_evt_t Notification;
	/* USER CODE BEGIN Custom_STM_Event_Handler_1 */

	/* USER CODE END Custom_STM_Event_Handler_1 */

	return_value = SVCCTL_EvtNotAck;
 800d124:	2300      	movs	r3, #0
 800d126:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	event_pckt = (hci_event_pckt*) (((hci_uart_pckt*) Event)->data);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	3301      	adds	r3, #1
 800d12e:	633b      	str	r3, [r7, #48]	@ 0x30

	switch (event_pckt->evt)
 800d130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d132:	781b      	ldrb	r3, [r3, #0]
 800d134:	2bff      	cmp	r3, #255	@ 0xff
 800d136:	f040 8111 	bne.w	800d35c <Custom_STM_Event_Handler+0x240>
	{
	case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
		blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800d13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d13c:	3302      	adds	r3, #2
 800d13e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		switch (blecore_evt->ecode)
 800d140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d142:	881b      	ldrh	r3, [r3, #0]
 800d144:	b29b      	uxth	r3, r3
 800d146:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 800d14a:	2b1a      	cmp	r3, #26
 800d14c:	f200 8100 	bhi.w	800d350 <Custom_STM_Event_Handler+0x234>
 800d150:	a201      	add	r2, pc, #4	@ (adr r2, 800d158 <Custom_STM_Event_Handler+0x3c>)
 800d152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d156:	bf00      	nop
 800d158:	0800d1c5 	.word	0x0800d1c5
 800d15c:	0800d351 	.word	0x0800d351
 800d160:	0800d351 	.word	0x0800d351
 800d164:	0800d351 	.word	0x0800d351
 800d168:	0800d351 	.word	0x0800d351
 800d16c:	0800d351 	.word	0x0800d351
 800d170:	0800d351 	.word	0x0800d351
 800d174:	0800d351 	.word	0x0800d351
 800d178:	0800d351 	.word	0x0800d351
 800d17c:	0800d351 	.word	0x0800d351
 800d180:	0800d351 	.word	0x0800d351
 800d184:	0800d351 	.word	0x0800d351
 800d188:	0800d351 	.word	0x0800d351
 800d18c:	0800d351 	.word	0x0800d351
 800d190:	0800d351 	.word	0x0800d351
 800d194:	0800d351 	.word	0x0800d351
 800d198:	0800d351 	.word	0x0800d351
 800d19c:	0800d351 	.word	0x0800d351
 800d1a0:	0800d351 	.word	0x0800d351
 800d1a4:	0800d291 	.word	0x0800d291
 800d1a8:	0800d351 	.word	0x0800d351
 800d1ac:	0800d351 	.word	0x0800d351
 800d1b0:	0800d351 	.word	0x0800d351
 800d1b4:	0800d351 	.word	0x0800d351
 800d1b8:	0800d351 	.word	0x0800d351
 800d1bc:	0800d351 	.word	0x0800d351
 800d1c0:	0800d333 	.word	0x0800d333
		{
		case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
			/* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

			/* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
			attribute_modified =
 800d1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1c6:	3302      	adds	r3, #2
 800d1c8:	623b      	str	r3, [r7, #32]
					(aci_gatt_attribute_modified_event_rp0*) blecore_evt->data;
			if (attribute_modified->Attr_Handle
 800d1ca:	6a3b      	ldr	r3, [r7, #32]
 800d1cc:	885b      	ldrh	r3, [r3, #2]
 800d1ce:	b29b      	uxth	r3, r3
 800d1d0:	461a      	mov	r2, r3
					== (CustomContext.CustomFrequencyHdle
 800d1d2:	4b66      	ldr	r3, [pc, #408]	@ (800d36c <Custom_STM_Event_Handler+0x250>)
 800d1d4:	88db      	ldrh	r3, [r3, #6]
							+ CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800d1d6:	3302      	adds	r3, #2
			if (attribute_modified->Attr_Handle
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d119      	bne.n	800d210 <Custom_STM_Event_Handler+0xf4>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d1dc:	2301      	movs	r3, #1
 800d1de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_1 */

				/* USER CODE END CUSTOM_STM_Service_2_Char_1 */
				switch (attribute_modified->Attr_Data[0])
 800d1e2:	6a3b      	ldr	r3, [r7, #32]
 800d1e4:	7a1b      	ldrb	r3, [r3, #8]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d002      	beq.n	800d1f0 <Custom_STM_Event_Handler+0xd4>
 800d1ea:	2b01      	cmp	r3, #1
 800d1ec:	d008      	beq.n	800d200 <Custom_STM_Event_Handler+0xe4>

				default:
					/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_1_default */

					/* USER CODE END CUSTOM_STM_Service_2_Char_1_default */
					break;
 800d1ee:	e04e      	b.n	800d28e <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d1f0:	2304      	movs	r3, #4
 800d1f2:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d1f4:	f107 030c 	add.w	r3, r7, #12
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	f7ff fc2d 	bl	800ca58 <Custom_STM_App_Notification>
					break;
 800d1fe:	e046      	b.n	800d28e <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d200:	2303      	movs	r3, #3
 800d202:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d204:	f107 030c 	add.w	r3, r7, #12
 800d208:	4618      	mov	r0, r3
 800d20a:	f7ff fc25 	bl	800ca58 <Custom_STM_App_Notification>
					break;
 800d20e:	e03e      	b.n	800d28e <Custom_STM_Event_Handler+0x172>
				}
			} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomFrequencyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

			else if (attribute_modified->Attr_Handle
 800d210:	6a3b      	ldr	r3, [r7, #32]
 800d212:	885b      	ldrh	r3, [r3, #2]
 800d214:	b29b      	uxth	r3, r3
 800d216:	461a      	mov	r2, r3
					== (CustomContext.CustomDuty_CycleHdle
 800d218:	4b54      	ldr	r3, [pc, #336]	@ (800d36c <Custom_STM_Event_Handler+0x250>)
 800d21a:	891b      	ldrh	r3, [r3, #8]
							+ CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800d21c:	3302      	adds	r3, #2
			else if (attribute_modified->Attr_Handle
 800d21e:	429a      	cmp	r2, r3
 800d220:	d119      	bne.n	800d256 <Custom_STM_Event_Handler+0x13a>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d222:	2301      	movs	r3, #1
 800d224:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_2 */

				/* USER CODE END CUSTOM_STM_Service_2_Char_2 */
				switch (attribute_modified->Attr_Data[0])
 800d228:	6a3b      	ldr	r3, [r7, #32]
 800d22a:	7a1b      	ldrb	r3, [r3, #8]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d002      	beq.n	800d236 <Custom_STM_Event_Handler+0x11a>
 800d230:	2b01      	cmp	r3, #1
 800d232:	d008      	beq.n	800d246 <Custom_STM_Event_Handler+0x12a>

				default:
					/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_2_default */

					/* USER CODE END CUSTOM_STM_Service_2_Char_2_default */
					break;
 800d234:	e02b      	b.n	800d28e <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d236:	2307      	movs	r3, #7
 800d238:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d23a:	f107 030c 	add.w	r3, r7, #12
 800d23e:	4618      	mov	r0, r3
 800d240:	f7ff fc0a 	bl	800ca58 <Custom_STM_App_Notification>
					break;
 800d244:	e023      	b.n	800d28e <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d246:	2306      	movs	r3, #6
 800d248:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d24a:	f107 030c 	add.w	r3, r7, #12
 800d24e:	4618      	mov	r0, r3
 800d250:	f7ff fc02 	bl	800ca58 <Custom_STM_App_Notification>
					break;
 800d254:	e01b      	b.n	800d28e <Custom_STM_Event_Handler+0x172>
				}
			} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomDuty_CycleHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

			else if (attribute_modified->Attr_Handle
 800d256:	6a3b      	ldr	r3, [r7, #32]
 800d258:	885b      	ldrh	r3, [r3, #2]
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	461a      	mov	r2, r3
					== (CustomContext.CustomTimeHdle
 800d25e:	4b43      	ldr	r3, [pc, #268]	@ (800d36c <Custom_STM_Event_Handler+0x250>)
 800d260:	885b      	ldrh	r3, [r3, #2]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d262:	3301      	adds	r3, #1
			else if (attribute_modified->Attr_Handle
 800d264:	429a      	cmp	r2, r3
 800d266:	d175      	bne.n	800d354 <Custom_STM_Event_Handler+0x238>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d268:	2301      	movs	r3, #1
 800d26a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
				Notification.Custom_Evt_Opcode =
 800d26e:	2301      	movs	r3, #1
 800d270:	733b      	strb	r3, [r7, #12]
						CUSTOM_STM_TIME_WRITE_NO_RESP_EVT;
				Notification.DataTransfered.Length =
						attribute_modified->Attr_Data_Length;
 800d272:	6a3b      	ldr	r3, [r7, #32]
 800d274:	88db      	ldrh	r3, [r3, #6]
 800d276:	b29b      	uxth	r3, r3
				Notification.DataTransfered.Length =
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	753b      	strb	r3, [r7, #20]
				Notification.DataTransfered.pPayload =
						attribute_modified->Attr_Data;
 800d27c:	6a3b      	ldr	r3, [r7, #32]
 800d27e:	3308      	adds	r3, #8
				Notification.DataTransfered.pPayload =
 800d280:	613b      	str	r3, [r7, #16]
				Custom_STM_App_Notification(&Notification);
 800d282:	f107 030c 	add.w	r3, r7, #12
 800d286:	4618      	mov	r0, r3
 800d288:	f7ff fbe6 	bl	800ca58 <Custom_STM_App_Notification>
				/* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
			} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomTimeHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
			/* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

			/* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
			break;
 800d28c:	e062      	b.n	800d354 <Custom_STM_Event_Handler+0x238>
 800d28e:	e061      	b.n	800d354 <Custom_STM_Event_Handler+0x238>

		case ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE:
			/* USER CODE BEGIN EVT_BLUE_GATT_READ_PERMIT_REQ_BEGIN */

			/* USER CODE END EVT_BLUE_GATT_READ_PERMIT_REQ_BEGIN */
			read_req = (aci_gatt_read_permit_req_event_rp0*) blecore_evt->data;
 800d290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d292:	3302      	adds	r3, #2
 800d294:	627b      	str	r3, [r7, #36]	@ 0x24
			if (read_req->Attribute_Handle
 800d296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d298:	885b      	ldrh	r3, [r3, #2]
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	461a      	mov	r2, r3
					== (CustomContext.CustomTimeHdle
 800d29e:	4b33      	ldr	r3, [pc, #204]	@ (800d36c <Custom_STM_Event_Handler+0x250>)
 800d2a0:	885b      	ldrh	r3, [r3, #2]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d2a2:	3301      	adds	r3, #1
			if (read_req->Attribute_Handle
 800d2a4:	429a      	cmp	r2, r3
 800d2a6:	d110      	bne.n	800d2ca <Custom_STM_Event_Handler+0x1ae>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/*USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE_1 */
				Notification.Custom_Evt_Opcode = CUSTOM_STM_TIME_READ_EVT;
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	733b      	strb	r3, [r7, #12]
				Custom_STM_App_Notification(&Notification);
 800d2b2:	f107 030c 	add.w	r3, r7, #12
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7ff fbce 	bl	800ca58 <Custom_STM_App_Notification>
				/*USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE_1*/
				aci_gatt_allow_read(read_req->Connection_Handle);
 800d2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2be:	881b      	ldrh	r3, [r3, #0]
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f7ff ff1a 	bl	800d0fc <aci_gatt_allow_read>
				/*USER CODE END CUSTOM_STM_Service_2_Char_2_ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE_2*/
			} /* if (read_req->Attribute_Handle == (CustomContext.CustomDuty_CycleHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
			/* USER CODE BEGIN EVT_BLUE_GATT_READ_PERMIT_REQ_END */

			/* USER CODE END EVT_BLUE_GATT_READ_PERMIT_REQ_END */
			break;
 800d2c8:	e046      	b.n	800d358 <Custom_STM_Event_Handler+0x23c>
			else if (read_req->Attribute_Handle
 800d2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2cc:	885b      	ldrh	r3, [r3, #2]
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	461a      	mov	r2, r3
					== (CustomContext.CustomFrequencyHdle
 800d2d2:	4b26      	ldr	r3, [pc, #152]	@ (800d36c <Custom_STM_Event_Handler+0x250>)
 800d2d4:	88db      	ldrh	r3, [r3, #6]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d2d6:	3301      	adds	r3, #1
			else if (read_req->Attribute_Handle
 800d2d8:	429a      	cmp	r2, r3
 800d2da:	d110      	bne.n	800d2fe <Custom_STM_Event_Handler+0x1e2>
				return_value = SVCCTL_EvtAckFlowEnable;
 800d2dc:	2301      	movs	r3, #1
 800d2de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Notification.Custom_Evt_Opcode = CUSTOM_STM_FREQUENCY_READ_EVT;
 800d2e2:	2302      	movs	r3, #2
 800d2e4:	733b      	strb	r3, [r7, #12]
				Custom_STM_App_Notification(&Notification);
 800d2e6:	f107 030c 	add.w	r3, r7, #12
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	f7ff fbb4 	bl	800ca58 <Custom_STM_App_Notification>
				aci_gatt_allow_read(read_req->Connection_Handle);
 800d2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2f2:	881b      	ldrh	r3, [r3, #0]
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f7ff ff00 	bl	800d0fc <aci_gatt_allow_read>
			break;
 800d2fc:	e02c      	b.n	800d358 <Custom_STM_Event_Handler+0x23c>
			else if (read_req->Attribute_Handle
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d300:	885b      	ldrh	r3, [r3, #2]
 800d302:	b29b      	uxth	r3, r3
 800d304:	461a      	mov	r2, r3
					== (CustomContext.CustomDuty_CycleHdle
 800d306:	4b19      	ldr	r3, [pc, #100]	@ (800d36c <Custom_STM_Event_Handler+0x250>)
 800d308:	891b      	ldrh	r3, [r3, #8]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d30a:	3301      	adds	r3, #1
			else if (read_req->Attribute_Handle
 800d30c:	429a      	cmp	r2, r3
 800d30e:	d123      	bne.n	800d358 <Custom_STM_Event_Handler+0x23c>
				return_value = SVCCTL_EvtAckFlowEnable;
 800d310:	2301      	movs	r3, #1
 800d312:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Notification.Custom_Evt_Opcode = CUSTOM_STM_DUTY_CYCLE_READ_EVT;
 800d316:	2305      	movs	r3, #5
 800d318:	733b      	strb	r3, [r7, #12]
				Custom_STM_App_Notification(&Notification);
 800d31a:	f107 030c 	add.w	r3, r7, #12
 800d31e:	4618      	mov	r0, r3
 800d320:	f7ff fb9a 	bl	800ca58 <Custom_STM_App_Notification>
				aci_gatt_allow_read(read_req->Connection_Handle);
 800d324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d326:	881b      	ldrh	r3, [r3, #0]
 800d328:	b29b      	uxth	r3, r3
 800d32a:	4618      	mov	r0, r3
 800d32c:	f7ff fee6 	bl	800d0fc <aci_gatt_allow_read>
			break;
 800d330:	e012      	b.n	800d358 <Custom_STM_Event_Handler+0x23c>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
		{
			/* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

			/* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
			notification_complete =
 800d332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d334:	3302      	adds	r3, #2
 800d336:	62bb      	str	r3, [r7, #40]	@ 0x28
					(aci_gatt_notification_complete_event_rp0*) blecore_evt->data;
			Notification.Custom_Evt_Opcode =
 800d338:	2308      	movs	r3, #8
 800d33a:	733b      	strb	r3, [r7, #12]
					CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
			Notification.AttrHandle = notification_complete->Attr_Handle;
 800d33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d33e:	881b      	ldrh	r3, [r3, #0]
 800d340:	b29b      	uxth	r3, r3
 800d342:	83bb      	strh	r3, [r7, #28]
			Custom_STM_App_Notification(&Notification);
 800d344:	f107 030c 	add.w	r3, r7, #12
 800d348:	4618      	mov	r0, r3
 800d34a:	f7ff fb85 	bl	800ca58 <Custom_STM_App_Notification>
			/* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

			/* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
			break;
 800d34e:	e004      	b.n	800d35a <Custom_STM_Event_Handler+0x23e>
			/* USER CODE END BLECORE_EVT */
		default:
			/* USER CODE BEGIN EVT_DEFAULT */

			/* USER CODE END EVT_DEFAULT */
			break;
 800d350:	bf00      	nop
 800d352:	e004      	b.n	800d35e <Custom_STM_Event_Handler+0x242>
			break;
 800d354:	bf00      	nop
 800d356:	e002      	b.n	800d35e <Custom_STM_Event_Handler+0x242>
			break;
 800d358:	bf00      	nop
		}
		/* USER CODE BEGIN EVT_VENDOR*/

		/* USER CODE END EVT_VENDOR*/
		break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800d35a:	e000      	b.n	800d35e <Custom_STM_Event_Handler+0x242>

	default:
		/* USER CODE BEGIN EVENT_PCKT*/

		/* USER CODE END EVENT_PCKT*/
		break;
 800d35c:	bf00      	nop

	/* USER CODE BEGIN Custom_STM_Event_Handler_2 */

	/* USER CODE END Custom_STM_Event_Handler_2 */

	return (return_value);
 800d35e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}/* end Custom_STM_Event_Handler */
 800d362:	4618      	mov	r0, r3
 800d364:	3738      	adds	r7, #56	@ 0x38
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}
 800d36a:	bf00      	nop
 800d36c:	200019d0 	.word	0x200019d0

0800d370 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b08c      	sub	sp, #48	@ 0x30
 800d374:	af06      	add	r7, sp, #24

	Char_UUID_t uuid;
	tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d376:	2392      	movs	r3, #146	@ 0x92
 800d378:	75fb      	strb	r3, [r7, #23]
	/* USER CODE END SVCCTL_InitCustomSvc_1 */

	/**
	 *  Register the event handler to the BLE controller
	 */
	SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800d37a:	48a1      	ldr	r0, [pc, #644]	@ (800d600 <SVCCTL_InitCustomSvc+0x290>)
 800d37c:	f7fc fd6a 	bl	8009e54 <SVCCTL_RegisterSvcHandler>
	 *                              = 3
	 *
	 * This value doesn't take into account number of descriptors manually added
	 * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
	 */
	max_attr_record = 3;
 800d380:	2303      	movs	r3, #3
 800d382:	75bb      	strb	r3, [r7, #22]
	/* USER CODE BEGIN SVCCTL_InitService1 */
	/* max_attr_record to be updated if descriptors have been added */

	/* USER CODE END SVCCTL_InitService1 */

	COPY_GENERAL_UUID(uuid.Char_UUID_128);
 800d384:	238f      	movs	r3, #143	@ 0x8f
 800d386:	713b      	strb	r3, [r7, #4]
 800d388:	23e5      	movs	r3, #229	@ 0xe5
 800d38a:	717b      	strb	r3, [r7, #5]
 800d38c:	23b3      	movs	r3, #179	@ 0xb3
 800d38e:	71bb      	strb	r3, [r7, #6]
 800d390:	23d5      	movs	r3, #213	@ 0xd5
 800d392:	71fb      	strb	r3, [r7, #7]
 800d394:	232e      	movs	r3, #46	@ 0x2e
 800d396:	723b      	strb	r3, [r7, #8]
 800d398:	237f      	movs	r3, #127	@ 0x7f
 800d39a:	727b      	strb	r3, [r7, #9]
 800d39c:	234a      	movs	r3, #74	@ 0x4a
 800d39e:	72bb      	strb	r3, [r7, #10]
 800d3a0:	2398      	movs	r3, #152	@ 0x98
 800d3a2:	72fb      	strb	r3, [r7, #11]
 800d3a4:	232a      	movs	r3, #42	@ 0x2a
 800d3a6:	733b      	strb	r3, [r7, #12]
 800d3a8:	2348      	movs	r3, #72	@ 0x48
 800d3aa:	737b      	strb	r3, [r7, #13]
 800d3ac:	237a      	movs	r3, #122	@ 0x7a
 800d3ae:	73bb      	strb	r3, [r7, #14]
 800d3b0:	23cc      	movs	r3, #204	@ 0xcc
 800d3b2:	73fb      	strb	r3, [r7, #15]
 800d3b4:	2340      	movs	r3, #64	@ 0x40
 800d3b6:	743b      	strb	r3, [r7, #16]
 800d3b8:	23fe      	movs	r3, #254	@ 0xfe
 800d3ba:	747b      	strb	r3, [r7, #17]
 800d3bc:	2300      	movs	r3, #0
 800d3be:	74bb      	strb	r3, [r7, #18]
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_service(UUID_TYPE_128, (Service_UUID_t*) &uuid,
 800d3c4:	7dbb      	ldrb	r3, [r7, #22]
 800d3c6:	1d39      	adds	r1, r7, #4
 800d3c8:	4a8e      	ldr	r2, [pc, #568]	@ (800d604 <SVCCTL_InitCustomSvc+0x294>)
 800d3ca:	9200      	str	r2, [sp, #0]
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	2002      	movs	r0, #2
 800d3d0:	f7fb ff22 	bl	8009218 <aci_gatt_add_service>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	75fb      	strb	r3, [r7, #23]
	PRIMARY_SERVICE, max_attr_record, &(CustomContext.CustomGeneralHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d3d8:	7dfb      	ldrb	r3, [r7, #23]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d00f      	beq.n	800d3fe <SVCCTL_InitCustomSvc+0x8e>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_service command: GENERAL, error code: 0x%x \n\r", ret)
 800d3de:	488a      	ldr	r0, [pc, #552]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d3e0:	f7fd fbc0 	bl	800ab64 <DbgTraceGetFileName>
 800d3e4:	4601      	mov	r1, r0
 800d3e6:	f240 13ad 	movw	r3, #429	@ 0x1ad
 800d3ea:	4a88      	ldr	r2, [pc, #544]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d3ec:	4888      	ldr	r0, [pc, #544]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d3ee:	f001 f903 	bl	800e5f8 <iprintf>
 800d3f2:	7dfb      	ldrb	r3, [r7, #23]
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	4887      	ldr	r0, [pc, #540]	@ (800d614 <SVCCTL_InitCustomSvc+0x2a4>)
 800d3f8:	f001 f8fe 	bl	800e5f8 <iprintf>
 800d3fc:	e00f      	b.n	800d41e <SVCCTL_InitCustomSvc+0xae>
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_service command: GENERAL , handle = 0x%04x \n\r", CustomContext.CustomGeneralHdle)
 800d3fe:	4882      	ldr	r0, [pc, #520]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d400:	f7fd fbb0 	bl	800ab64 <DbgTraceGetFileName>
 800d404:	4601      	mov	r1, r0
 800d406:	f44f 73d9 	mov.w	r3, #434	@ 0x1b2
 800d40a:	4a80      	ldr	r2, [pc, #512]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d40c:	4880      	ldr	r0, [pc, #512]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d40e:	f001 f8f3 	bl	800e5f8 <iprintf>
 800d412:	4b7c      	ldr	r3, [pc, #496]	@ (800d604 <SVCCTL_InitCustomSvc+0x294>)
 800d414:	881b      	ldrh	r3, [r3, #0]
 800d416:	4619      	mov	r1, r3
 800d418:	487f      	ldr	r0, [pc, #508]	@ (800d618 <SVCCTL_InitCustomSvc+0x2a8>)
 800d41a:	f001 f8ed 	bl	800e5f8 <iprintf>
	}

	/**
	 *  TIME
	 */
	COPY_TIME_UUID(uuid.Char_UUID_128);
 800d41e:	2319      	movs	r3, #25
 800d420:	713b      	strb	r3, [r7, #4]
 800d422:	23ed      	movs	r3, #237	@ 0xed
 800d424:	717b      	strb	r3, [r7, #5]
 800d426:	2382      	movs	r3, #130	@ 0x82
 800d428:	71bb      	strb	r3, [r7, #6]
 800d42a:	23ae      	movs	r3, #174	@ 0xae
 800d42c:	71fb      	strb	r3, [r7, #7]
 800d42e:	23ed      	movs	r3, #237	@ 0xed
 800d430:	723b      	strb	r3, [r7, #8]
 800d432:	2321      	movs	r3, #33	@ 0x21
 800d434:	727b      	strb	r3, [r7, #9]
 800d436:	234c      	movs	r3, #76	@ 0x4c
 800d438:	72bb      	strb	r3, [r7, #10]
 800d43a:	239d      	movs	r3, #157	@ 0x9d
 800d43c:	72fb      	strb	r3, [r7, #11]
 800d43e:	2341      	movs	r3, #65	@ 0x41
 800d440:	733b      	strb	r3, [r7, #12]
 800d442:	2345      	movs	r3, #69	@ 0x45
 800d444:	737b      	strb	r3, [r7, #13]
 800d446:	2322      	movs	r3, #34	@ 0x22
 800d448:	73bb      	strb	r3, [r7, #14]
 800d44a:	238e      	movs	r3, #142	@ 0x8e
 800d44c:	73fb      	strb	r3, [r7, #15]
 800d44e:	2341      	movs	r3, #65	@ 0x41
 800d450:	743b      	strb	r3, [r7, #16]
 800d452:	23fe      	movs	r3, #254	@ 0xfe
 800d454:	747b      	strb	r3, [r7, #17]
 800d456:	2300      	movs	r3, #0
 800d458:	74bb      	strb	r3, [r7, #18]
 800d45a:	2300      	movs	r3, #0
 800d45c:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomGeneralHdle,
 800d45e:	4b69      	ldr	r3, [pc, #420]	@ (800d604 <SVCCTL_InitCustomSvc+0x294>)
 800d460:	8818      	ldrh	r0, [r3, #0]
 800d462:	4b6e      	ldr	r3, [pc, #440]	@ (800d61c <SVCCTL_InitCustomSvc+0x2ac>)
 800d464:	881b      	ldrh	r3, [r3, #0]
 800d466:	1d3a      	adds	r2, r7, #4
 800d468:	496d      	ldr	r1, [pc, #436]	@ (800d620 <SVCCTL_InitCustomSvc+0x2b0>)
 800d46a:	9105      	str	r1, [sp, #20]
 800d46c:	2100      	movs	r1, #0
 800d46e:	9104      	str	r1, [sp, #16]
 800d470:	2110      	movs	r1, #16
 800d472:	9103      	str	r1, [sp, #12]
 800d474:	2105      	movs	r1, #5
 800d476:	9102      	str	r1, [sp, #8]
 800d478:	2100      	movs	r1, #0
 800d47a:	9101      	str	r1, [sp, #4]
 800d47c:	2106      	movs	r1, #6
 800d47e:	9100      	str	r1, [sp, #0]
 800d480:	2102      	movs	r1, #2
 800d482:	f7fb ff9f 	bl	80093c4 <aci_gatt_add_char>
 800d486:	4603      	mov	r3, r0
 800d488:	75fb      	strb	r3, [r7, #23]
	CHAR_PROP_READ | CHAR_PROP_WRITE_WITHOUT_RESP,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
			0x10,
			CHAR_VALUE_LEN_CONSTANT, &(CustomContext.CustomTimeHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d48a:	7dfb      	ldrb	r3, [r7, #23]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d00f      	beq.n	800d4b0 <SVCCTL_InitCustomSvc+0x140>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : TIME, error code: 0x%x \n\r", ret)
 800d490:	485d      	ldr	r0, [pc, #372]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d492:	f7fd fb67 	bl	800ab64 <DbgTraceGetFileName>
 800d496:	4601      	mov	r1, r0
 800d498:	f240 13c3 	movw	r3, #451	@ 0x1c3
 800d49c:	4a5b      	ldr	r2, [pc, #364]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d49e:	485c      	ldr	r0, [pc, #368]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d4a0:	f001 f8aa 	bl	800e5f8 <iprintf>
 800d4a4:	7dfb      	ldrb	r3, [r7, #23]
 800d4a6:	4619      	mov	r1, r3
 800d4a8:	485e      	ldr	r0, [pc, #376]	@ (800d624 <SVCCTL_InitCustomSvc+0x2b4>)
 800d4aa:	f001 f8a5 	bl	800e5f8 <iprintf>
 800d4ae:	e00f      	b.n	800d4d0 <SVCCTL_InitCustomSvc+0x160>
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_char command   : TIME , handle = 0x%04x \n\r", CustomContext.CustomTimeHdle)
 800d4b0:	4855      	ldr	r0, [pc, #340]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d4b2:	f7fd fb57 	bl	800ab64 <DbgTraceGetFileName>
 800d4b6:	4601      	mov	r1, r0
 800d4b8:	f44f 73e4 	mov.w	r3, #456	@ 0x1c8
 800d4bc:	4a53      	ldr	r2, [pc, #332]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d4be:	4854      	ldr	r0, [pc, #336]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d4c0:	f001 f89a 	bl	800e5f8 <iprintf>
 800d4c4:	4b4f      	ldr	r3, [pc, #316]	@ (800d604 <SVCCTL_InitCustomSvc+0x294>)
 800d4c6:	885b      	ldrh	r3, [r3, #2]
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	4857      	ldr	r0, [pc, #348]	@ (800d628 <SVCCTL_InitCustomSvc+0x2b8>)
 800d4cc:	f001 f894 	bl	800e5f8 <iprintf>
	 *                              = 7
	 *
	 * This value doesn't take into account number of descriptors manually added
	 * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
	 */
	max_attr_record = 7;
 800d4d0:	2307      	movs	r3, #7
 800d4d2:	75bb      	strb	r3, [r7, #22]
	/* USER CODE BEGIN SVCCTL_InitService2 */
	/* max_attr_record to be updated if descriptors have been added */

	/* USER CODE END SVCCTL_InitService2 */

	COPY_PWM_UUID(uuid.Char_UUID_128);
 800d4d4:	238f      	movs	r3, #143	@ 0x8f
 800d4d6:	713b      	strb	r3, [r7, #4]
 800d4d8:	23e5      	movs	r3, #229	@ 0xe5
 800d4da:	717b      	strb	r3, [r7, #5]
 800d4dc:	23b3      	movs	r3, #179	@ 0xb3
 800d4de:	71bb      	strb	r3, [r7, #6]
 800d4e0:	23d5      	movs	r3, #213	@ 0xd5
 800d4e2:	71fb      	strb	r3, [r7, #7]
 800d4e4:	232e      	movs	r3, #46	@ 0x2e
 800d4e6:	723b      	strb	r3, [r7, #8]
 800d4e8:	237f      	movs	r3, #127	@ 0x7f
 800d4ea:	727b      	strb	r3, [r7, #9]
 800d4ec:	234a      	movs	r3, #74	@ 0x4a
 800d4ee:	72bb      	strb	r3, [r7, #10]
 800d4f0:	2398      	movs	r3, #152	@ 0x98
 800d4f2:	72fb      	strb	r3, [r7, #11]
 800d4f4:	232a      	movs	r3, #42	@ 0x2a
 800d4f6:	733b      	strb	r3, [r7, #12]
 800d4f8:	2348      	movs	r3, #72	@ 0x48
 800d4fa:	737b      	strb	r3, [r7, #13]
 800d4fc:	237a      	movs	r3, #122	@ 0x7a
 800d4fe:	73bb      	strb	r3, [r7, #14]
 800d500:	23cc      	movs	r3, #204	@ 0xcc
 800d502:	73fb      	strb	r3, [r7, #15]
 800d504:	2360      	movs	r3, #96	@ 0x60
 800d506:	743b      	strb	r3, [r7, #16]
 800d508:	23fe      	movs	r3, #254	@ 0xfe
 800d50a:	747b      	strb	r3, [r7, #17]
 800d50c:	2300      	movs	r3, #0
 800d50e:	74bb      	strb	r3, [r7, #18]
 800d510:	2300      	movs	r3, #0
 800d512:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_service(UUID_TYPE_128, (Service_UUID_t*) &uuid,
 800d514:	7dbb      	ldrb	r3, [r7, #22]
 800d516:	1d39      	adds	r1, r7, #4
 800d518:	4a44      	ldr	r2, [pc, #272]	@ (800d62c <SVCCTL_InitCustomSvc+0x2bc>)
 800d51a:	9200      	str	r2, [sp, #0]
 800d51c:	2201      	movs	r2, #1
 800d51e:	2002      	movs	r0, #2
 800d520:	f7fb fe7a 	bl	8009218 <aci_gatt_add_service>
 800d524:	4603      	mov	r3, r0
 800d526:	75fb      	strb	r3, [r7, #23]
	PRIMARY_SERVICE, max_attr_record, &(CustomContext.CustomPwmHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d528:	7dfb      	ldrb	r3, [r7, #23]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d00f      	beq.n	800d54e <SVCCTL_InitCustomSvc+0x1de>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_service command: PWM, error code: 0x%x \n\r", ret)
 800d52e:	4836      	ldr	r0, [pc, #216]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d530:	f7fd fb18 	bl	800ab64 <DbgTraceGetFileName>
 800d534:	4601      	mov	r1, r0
 800d536:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800d53a:	4a34      	ldr	r2, [pc, #208]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d53c:	4834      	ldr	r0, [pc, #208]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d53e:	f001 f85b 	bl	800e5f8 <iprintf>
 800d542:	7dfb      	ldrb	r3, [r7, #23]
 800d544:	4619      	mov	r1, r3
 800d546:	483a      	ldr	r0, [pc, #232]	@ (800d630 <SVCCTL_InitCustomSvc+0x2c0>)
 800d548:	f001 f856 	bl	800e5f8 <iprintf>
 800d54c:	e00f      	b.n	800d56e <SVCCTL_InitCustomSvc+0x1fe>
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_service command: PWM , handle = 0x%04x \n\r", CustomContext.CustomPwmHdle)
 800d54e:	482e      	ldr	r0, [pc, #184]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d550:	f7fd fb08 	bl	800ab64 <DbgTraceGetFileName>
 800d554:	4601      	mov	r1, r0
 800d556:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 800d55a:	4a2c      	ldr	r2, [pc, #176]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d55c:	482c      	ldr	r0, [pc, #176]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d55e:	f001 f84b 	bl	800e5f8 <iprintf>
 800d562:	4b28      	ldr	r3, [pc, #160]	@ (800d604 <SVCCTL_InitCustomSvc+0x294>)
 800d564:	889b      	ldrh	r3, [r3, #4]
 800d566:	4619      	mov	r1, r3
 800d568:	4832      	ldr	r0, [pc, #200]	@ (800d634 <SVCCTL_InitCustomSvc+0x2c4>)
 800d56a:	f001 f845 	bl	800e5f8 <iprintf>
	}

	/**
	 *  FREQUENCY
	 */
	COPY_FREQUENCY_UUID(uuid.Char_UUID_128);
 800d56e:	2319      	movs	r3, #25
 800d570:	713b      	strb	r3, [r7, #4]
 800d572:	23ed      	movs	r3, #237	@ 0xed
 800d574:	717b      	strb	r3, [r7, #5]
 800d576:	2382      	movs	r3, #130	@ 0x82
 800d578:	71bb      	strb	r3, [r7, #6]
 800d57a:	23ae      	movs	r3, #174	@ 0xae
 800d57c:	71fb      	strb	r3, [r7, #7]
 800d57e:	23ed      	movs	r3, #237	@ 0xed
 800d580:	723b      	strb	r3, [r7, #8]
 800d582:	2321      	movs	r3, #33	@ 0x21
 800d584:	727b      	strb	r3, [r7, #9]
 800d586:	234c      	movs	r3, #76	@ 0x4c
 800d588:	72bb      	strb	r3, [r7, #10]
 800d58a:	239d      	movs	r3, #157	@ 0x9d
 800d58c:	72fb      	strb	r3, [r7, #11]
 800d58e:	2341      	movs	r3, #65	@ 0x41
 800d590:	733b      	strb	r3, [r7, #12]
 800d592:	2345      	movs	r3, #69	@ 0x45
 800d594:	737b      	strb	r3, [r7, #13]
 800d596:	2322      	movs	r3, #34	@ 0x22
 800d598:	73bb      	strb	r3, [r7, #14]
 800d59a:	238e      	movs	r3, #142	@ 0x8e
 800d59c:	73fb      	strb	r3, [r7, #15]
 800d59e:	2361      	movs	r3, #97	@ 0x61
 800d5a0:	743b      	strb	r3, [r7, #16]
 800d5a2:	23fe      	movs	r3, #254	@ 0xfe
 800d5a4:	747b      	strb	r3, [r7, #17]
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	74bb      	strb	r3, [r7, #18]
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomPwmHdle,
 800d5ae:	4b15      	ldr	r3, [pc, #84]	@ (800d604 <SVCCTL_InitCustomSvc+0x294>)
 800d5b0:	8898      	ldrh	r0, [r3, #4]
 800d5b2:	4b21      	ldr	r3, [pc, #132]	@ (800d638 <SVCCTL_InitCustomSvc+0x2c8>)
 800d5b4:	881b      	ldrh	r3, [r3, #0]
 800d5b6:	1d3a      	adds	r2, r7, #4
 800d5b8:	4920      	ldr	r1, [pc, #128]	@ (800d63c <SVCCTL_InitCustomSvc+0x2cc>)
 800d5ba:	9105      	str	r1, [sp, #20]
 800d5bc:	2100      	movs	r1, #0
 800d5be:	9104      	str	r1, [sp, #16]
 800d5c0:	2110      	movs	r1, #16
 800d5c2:	9103      	str	r1, [sp, #12]
 800d5c4:	2105      	movs	r1, #5
 800d5c6:	9102      	str	r1, [sp, #8]
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	9101      	str	r1, [sp, #4]
 800d5cc:	2112      	movs	r1, #18
 800d5ce:	9100      	str	r1, [sp, #0]
 800d5d0:	2102      	movs	r1, #2
 800d5d2:	f7fb fef7 	bl	80093c4 <aci_gatt_add_char>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	75fb      	strb	r3, [r7, #23]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
			0x10,
			CHAR_VALUE_LEN_CONSTANT, &(CustomContext.CustomFrequencyHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d5da:	7dfb      	ldrb	r3, [r7, #23]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d031      	beq.n	800d644 <SVCCTL_InitCustomSvc+0x2d4>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : FREQUENCY, error code: 0x%x \n\r", ret)
 800d5e0:	4809      	ldr	r0, [pc, #36]	@ (800d608 <SVCCTL_InitCustomSvc+0x298>)
 800d5e2:	f7fd fabf 	bl	800ab64 <DbgTraceGetFileName>
 800d5e6:	4601      	mov	r1, r0
 800d5e8:	f240 2301 	movw	r3, #513	@ 0x201
 800d5ec:	4a07      	ldr	r2, [pc, #28]	@ (800d60c <SVCCTL_InitCustomSvc+0x29c>)
 800d5ee:	4808      	ldr	r0, [pc, #32]	@ (800d610 <SVCCTL_InitCustomSvc+0x2a0>)
 800d5f0:	f001 f802 	bl	800e5f8 <iprintf>
 800d5f4:	7dfb      	ldrb	r3, [r7, #23]
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	4811      	ldr	r0, [pc, #68]	@ (800d640 <SVCCTL_InitCustomSvc+0x2d0>)
 800d5fa:	f000 fffd 	bl	800e5f8 <iprintf>
 800d5fe:	e031      	b.n	800d664 <SVCCTL_InitCustomSvc+0x2f4>
 800d600:	0800d11d 	.word	0x0800d11d
 800d604:	200019d0 	.word	0x200019d0
 800d608:	08010a88 	.word	0x08010a88
 800d60c:	08011544 	.word	0x08011544
 800d610:	08010aa8 	.word	0x08010aa8
 800d614:	08010abc 	.word	0x08010abc
 800d618:	08010b04 	.word	0x08010b04
 800d61c:	20000028 	.word	0x20000028
 800d620:	200019d2 	.word	0x200019d2
 800d624:	08010b4c 	.word	0x08010b4c
 800d628:	08010b90 	.word	0x08010b90
 800d62c:	200019d4 	.word	0x200019d4
 800d630:	08010bd4 	.word	0x08010bd4
 800d634:	08010c18 	.word	0x08010c18
 800d638:	2000002a 	.word	0x2000002a
 800d63c:	200019d6 	.word	0x200019d6
 800d640:	08010c5c 	.word	0x08010c5c
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_char command   : FREQUENCY , handle = 0x%04x \n\r", CustomContext.CustomFrequencyHdle)
 800d644:	4836      	ldr	r0, [pc, #216]	@ (800d720 <SVCCTL_InitCustomSvc+0x3b0>)
 800d646:	f7fd fa8d 	bl	800ab64 <DbgTraceGetFileName>
 800d64a:	4601      	mov	r1, r0
 800d64c:	f240 2306 	movw	r3, #518	@ 0x206
 800d650:	4a34      	ldr	r2, [pc, #208]	@ (800d724 <SVCCTL_InitCustomSvc+0x3b4>)
 800d652:	4835      	ldr	r0, [pc, #212]	@ (800d728 <SVCCTL_InitCustomSvc+0x3b8>)
 800d654:	f000 ffd0 	bl	800e5f8 <iprintf>
 800d658:	4b34      	ldr	r3, [pc, #208]	@ (800d72c <SVCCTL_InitCustomSvc+0x3bc>)
 800d65a:	88db      	ldrh	r3, [r3, #6]
 800d65c:	4619      	mov	r1, r3
 800d65e:	4834      	ldr	r0, [pc, #208]	@ (800d730 <SVCCTL_InitCustomSvc+0x3c0>)
 800d660:	f000 ffca 	bl	800e5f8 <iprintf>

	/* USER CODE END SVCCTL_Init_Service2_Char1 */
	/**
	 *  DUTY_CYCLE
	 */
	COPY_DUTY_CYCLE_UUID(uuid.Char_UUID_128);
 800d664:	2319      	movs	r3, #25
 800d666:	713b      	strb	r3, [r7, #4]
 800d668:	23ed      	movs	r3, #237	@ 0xed
 800d66a:	717b      	strb	r3, [r7, #5]
 800d66c:	2382      	movs	r3, #130	@ 0x82
 800d66e:	71bb      	strb	r3, [r7, #6]
 800d670:	23ae      	movs	r3, #174	@ 0xae
 800d672:	71fb      	strb	r3, [r7, #7]
 800d674:	23ed      	movs	r3, #237	@ 0xed
 800d676:	723b      	strb	r3, [r7, #8]
 800d678:	2321      	movs	r3, #33	@ 0x21
 800d67a:	727b      	strb	r3, [r7, #9]
 800d67c:	234c      	movs	r3, #76	@ 0x4c
 800d67e:	72bb      	strb	r3, [r7, #10]
 800d680:	239d      	movs	r3, #157	@ 0x9d
 800d682:	72fb      	strb	r3, [r7, #11]
 800d684:	2341      	movs	r3, #65	@ 0x41
 800d686:	733b      	strb	r3, [r7, #12]
 800d688:	2345      	movs	r3, #69	@ 0x45
 800d68a:	737b      	strb	r3, [r7, #13]
 800d68c:	2322      	movs	r3, #34	@ 0x22
 800d68e:	73bb      	strb	r3, [r7, #14]
 800d690:	238e      	movs	r3, #142	@ 0x8e
 800d692:	73fb      	strb	r3, [r7, #15]
 800d694:	2362      	movs	r3, #98	@ 0x62
 800d696:	743b      	strb	r3, [r7, #16]
 800d698:	23fe      	movs	r3, #254	@ 0xfe
 800d69a:	747b      	strb	r3, [r7, #17]
 800d69c:	2300      	movs	r3, #0
 800d69e:	74bb      	strb	r3, [r7, #18]
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomPwmHdle,
 800d6a4:	4b21      	ldr	r3, [pc, #132]	@ (800d72c <SVCCTL_InitCustomSvc+0x3bc>)
 800d6a6:	8898      	ldrh	r0, [r3, #4]
 800d6a8:	4b22      	ldr	r3, [pc, #136]	@ (800d734 <SVCCTL_InitCustomSvc+0x3c4>)
 800d6aa:	881b      	ldrh	r3, [r3, #0]
 800d6ac:	1d3a      	adds	r2, r7, #4
 800d6ae:	4922      	ldr	r1, [pc, #136]	@ (800d738 <SVCCTL_InitCustomSvc+0x3c8>)
 800d6b0:	9105      	str	r1, [sp, #20]
 800d6b2:	2100      	movs	r1, #0
 800d6b4:	9104      	str	r1, [sp, #16]
 800d6b6:	2110      	movs	r1, #16
 800d6b8:	9103      	str	r1, [sp, #12]
 800d6ba:	2105      	movs	r1, #5
 800d6bc:	9102      	str	r1, [sp, #8]
 800d6be:	2100      	movs	r1, #0
 800d6c0:	9101      	str	r1, [sp, #4]
 800d6c2:	2112      	movs	r1, #18
 800d6c4:	9100      	str	r1, [sp, #0]
 800d6c6:	2102      	movs	r1, #2
 800d6c8:	f7fb fe7c 	bl	80093c4 <aci_gatt_add_char>
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	75fb      	strb	r3, [r7, #23]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
			0x10,
			CHAR_VALUE_LEN_CONSTANT, &(CustomContext.CustomDuty_CycleHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d6d0:	7dfb      	ldrb	r3, [r7, #23]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d00f      	beq.n	800d6f6 <SVCCTL_InitCustomSvc+0x386>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : DUTY_CYCLE, error code: 0x%x \n\r", ret)
 800d6d6:	4812      	ldr	r0, [pc, #72]	@ (800d720 <SVCCTL_InitCustomSvc+0x3b0>)
 800d6d8:	f7fd fa44 	bl	800ab64 <DbgTraceGetFileName>
 800d6dc:	4601      	mov	r1, r0
 800d6de:	f240 231b 	movw	r3, #539	@ 0x21b
 800d6e2:	4a10      	ldr	r2, [pc, #64]	@ (800d724 <SVCCTL_InitCustomSvc+0x3b4>)
 800d6e4:	4810      	ldr	r0, [pc, #64]	@ (800d728 <SVCCTL_InitCustomSvc+0x3b8>)
 800d6e6:	f000 ff87 	bl	800e5f8 <iprintf>
 800d6ea:	7dfb      	ldrb	r3, [r7, #23]
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	4813      	ldr	r0, [pc, #76]	@ (800d73c <SVCCTL_InitCustomSvc+0x3cc>)
 800d6f0:	f000 ff82 	bl	800e5f8 <iprintf>

	/* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

	/* USER CODE END SVCCTL_InitCustomSvc_2 */

	return;
 800d6f4:	e010      	b.n	800d718 <SVCCTL_InitCustomSvc+0x3a8>
		APP_DBG_MSG("  Success: aci_gatt_add_char command   : DUTY_CYCLE , handle = 0x%04x \n\r", CustomContext.CustomDuty_CycleHdle)
 800d6f6:	480a      	ldr	r0, [pc, #40]	@ (800d720 <SVCCTL_InitCustomSvc+0x3b0>)
 800d6f8:	f7fd fa34 	bl	800ab64 <DbgTraceGetFileName>
 800d6fc:	4601      	mov	r1, r0
 800d6fe:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800d702:	4a08      	ldr	r2, [pc, #32]	@ (800d724 <SVCCTL_InitCustomSvc+0x3b4>)
 800d704:	4808      	ldr	r0, [pc, #32]	@ (800d728 <SVCCTL_InitCustomSvc+0x3b8>)
 800d706:	f000 ff77 	bl	800e5f8 <iprintf>
 800d70a:	4b08      	ldr	r3, [pc, #32]	@ (800d72c <SVCCTL_InitCustomSvc+0x3bc>)
 800d70c:	891b      	ldrh	r3, [r3, #8]
 800d70e:	4619      	mov	r1, r3
 800d710:	480b      	ldr	r0, [pc, #44]	@ (800d740 <SVCCTL_InitCustomSvc+0x3d0>)
 800d712:	f000 ff71 	bl	800e5f8 <iprintf>
	return;
 800d716:	bf00      	nop
}
 800d718:	3718      	adds	r7, #24
 800d71a:	46bd      	mov	sp, r7
 800d71c:	bd80      	pop	{r7, pc}
 800d71e:	bf00      	nop
 800d720:	08010a88 	.word	0x08010a88
 800d724:	08011544 	.word	0x08011544
 800d728:	08010aa8 	.word	0x08010aa8
 800d72c:	200019d0 	.word	0x200019d0
 800d730:	08010ca4 	.word	0x08010ca4
 800d734:	2000002c 	.word	0x2000002c
 800d738:	200019d8 	.word	0x200019d8
 800d73c:	08010cec 	.word	0x08010cec
 800d740:	08010d38 	.word	0x08010d38

0800d744 <Custom_STM_App_Update_Char>:
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode,
		uint8_t *pPayload)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b086      	sub	sp, #24
 800d748:	af02      	add	r7, sp, #8
 800d74a:	4603      	mov	r3, r0
 800d74c:	6039      	str	r1, [r7, #0]
 800d74e:	71fb      	strb	r3, [r7, #7]
	tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d750:	2392      	movs	r3, #146	@ 0x92
 800d752:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

	/* USER CODE END Custom_STM_App_Update_Char_1 */

	switch (CharOpcode)
 800d754:	79fb      	ldrb	r3, [r7, #7]
 800d756:	2b02      	cmp	r3, #2
 800d758:	d067      	beq.n	800d82a <Custom_STM_App_Update_Char+0xe6>
 800d75a:	2b02      	cmp	r3, #2
 800d75c:	f300 8095 	bgt.w	800d88a <Custom_STM_App_Update_Char+0x146>
 800d760:	2b00      	cmp	r3, #0
 800d762:	d002      	beq.n	800d76a <Custom_STM_App_Update_Char+0x26>
 800d764:	2b01      	cmp	r3, #1
 800d766:	d030      	beq.n	800d7ca <Custom_STM_App_Update_Char+0x86>

		/* USER CODE END CUSTOM_STM_App_Update_Service_2_Char_2*/
		break;

	default:
		break;
 800d768:	e08f      	b.n	800d88a <Custom_STM_App_Update_Char+0x146>
		ret = aci_gatt_update_char_value(CustomContext.CustomGeneralHdle,
 800d76a:	4b4b      	ldr	r3, [pc, #300]	@ (800d898 <Custom_STM_App_Update_Char+0x154>)
 800d76c:	8818      	ldrh	r0, [r3, #0]
 800d76e:	4b4a      	ldr	r3, [pc, #296]	@ (800d898 <Custom_STM_App_Update_Char+0x154>)
 800d770:	8859      	ldrh	r1, [r3, #2]
 800d772:	4b4a      	ldr	r3, [pc, #296]	@ (800d89c <Custom_STM_App_Update_Char+0x158>)
 800d774:	881b      	ldrh	r3, [r3, #0]
 800d776:	b2da      	uxtb	r2, r3
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	9300      	str	r3, [sp, #0]
 800d77c:	4613      	mov	r3, r2
 800d77e:	2200      	movs	r2, #0
 800d780:	f7fb ff28 	bl	80095d4 <aci_gatt_update_char_value>
 800d784:	4603      	mov	r3, r0
 800d786:	73fb      	strb	r3, [r7, #15]
		if (ret != BLE_STATUS_SUCCESS)
 800d788:	7bfb      	ldrb	r3, [r7, #15]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00f      	beq.n	800d7ae <Custom_STM_App_Update_Char+0x6a>
			APP_DBG_MSG("  Fail   : aci_gatt_update_char_value TIME command, result : 0x%x \n\r", ret)
 800d78e:	4844      	ldr	r0, [pc, #272]	@ (800d8a0 <Custom_STM_App_Update_Char+0x15c>)
 800d790:	f7fd f9e8 	bl	800ab64 <DbgTraceGetFileName>
 800d794:	4601      	mov	r1, r0
 800d796:	f44f 7312 	mov.w	r3, #584	@ 0x248
 800d79a:	4a42      	ldr	r2, [pc, #264]	@ (800d8a4 <Custom_STM_App_Update_Char+0x160>)
 800d79c:	4842      	ldr	r0, [pc, #264]	@ (800d8a8 <Custom_STM_App_Update_Char+0x164>)
 800d79e:	f000 ff2b 	bl	800e5f8 <iprintf>
 800d7a2:	7bfb      	ldrb	r3, [r7, #15]
 800d7a4:	4619      	mov	r1, r3
 800d7a6:	4841      	ldr	r0, [pc, #260]	@ (800d8ac <Custom_STM_App_Update_Char+0x168>)
 800d7a8:	f000 ff26 	bl	800e5f8 <iprintf>
		break;
 800d7ac:	e06e      	b.n	800d88c <Custom_STM_App_Update_Char+0x148>
			APP_DBG_MSG("  Success: aci_gatt_update_char_value TIME command\n\r")
 800d7ae:	483c      	ldr	r0, [pc, #240]	@ (800d8a0 <Custom_STM_App_Update_Char+0x15c>)
 800d7b0:	f7fd f9d8 	bl	800ab64 <DbgTraceGetFileName>
 800d7b4:	4601      	mov	r1, r0
 800d7b6:	f240 234d 	movw	r3, #589	@ 0x24d
 800d7ba:	4a3a      	ldr	r2, [pc, #232]	@ (800d8a4 <Custom_STM_App_Update_Char+0x160>)
 800d7bc:	483a      	ldr	r0, [pc, #232]	@ (800d8a8 <Custom_STM_App_Update_Char+0x164>)
 800d7be:	f000 ff1b 	bl	800e5f8 <iprintf>
 800d7c2:	483b      	ldr	r0, [pc, #236]	@ (800d8b0 <Custom_STM_App_Update_Char+0x16c>)
 800d7c4:	f000 ff18 	bl	800e5f8 <iprintf>
		break;
 800d7c8:	e060      	b.n	800d88c <Custom_STM_App_Update_Char+0x148>
		ret = aci_gatt_update_char_value(CustomContext.CustomPwmHdle,
 800d7ca:	4b33      	ldr	r3, [pc, #204]	@ (800d898 <Custom_STM_App_Update_Char+0x154>)
 800d7cc:	8898      	ldrh	r0, [r3, #4]
 800d7ce:	4b32      	ldr	r3, [pc, #200]	@ (800d898 <Custom_STM_App_Update_Char+0x154>)
 800d7d0:	88d9      	ldrh	r1, [r3, #6]
 800d7d2:	4b38      	ldr	r3, [pc, #224]	@ (800d8b4 <Custom_STM_App_Update_Char+0x170>)
 800d7d4:	881b      	ldrh	r3, [r3, #0]
 800d7d6:	b2da      	uxtb	r2, r3
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	9300      	str	r3, [sp, #0]
 800d7dc:	4613      	mov	r3, r2
 800d7de:	2200      	movs	r2, #0
 800d7e0:	f7fb fef8 	bl	80095d4 <aci_gatt_update_char_value>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	73fb      	strb	r3, [r7, #15]
		if (ret != BLE_STATUS_SUCCESS)
 800d7e8:	7bfb      	ldrb	r3, [r7, #15]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d00f      	beq.n	800d80e <Custom_STM_App_Update_Char+0xca>
			APP_DBG_MSG("  Fail   : aci_gatt_update_char_value FREQUENCY command, result : 0x%x \n\r", ret)
 800d7ee:	482c      	ldr	r0, [pc, #176]	@ (800d8a0 <Custom_STM_App_Update_Char+0x15c>)
 800d7f0:	f7fd f9b8 	bl	800ab64 <DbgTraceGetFileName>
 800d7f4:	4601      	mov	r1, r0
 800d7f6:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 800d7fa:	4a2a      	ldr	r2, [pc, #168]	@ (800d8a4 <Custom_STM_App_Update_Char+0x160>)
 800d7fc:	482a      	ldr	r0, [pc, #168]	@ (800d8a8 <Custom_STM_App_Update_Char+0x164>)
 800d7fe:	f000 fefb 	bl	800e5f8 <iprintf>
 800d802:	7bfb      	ldrb	r3, [r7, #15]
 800d804:	4619      	mov	r1, r3
 800d806:	482c      	ldr	r0, [pc, #176]	@ (800d8b8 <Custom_STM_App_Update_Char+0x174>)
 800d808:	f000 fef6 	bl	800e5f8 <iprintf>
		break;
 800d80c:	e03e      	b.n	800d88c <Custom_STM_App_Update_Char+0x148>
			APP_DBG_MSG("  Success: aci_gatt_update_char_value FREQUENCY command\n\r")
 800d80e:	4824      	ldr	r0, [pc, #144]	@ (800d8a0 <Custom_STM_App_Update_Char+0x15c>)
 800d810:	f7fd f9a8 	bl	800ab64 <DbgTraceGetFileName>
 800d814:	4601      	mov	r1, r0
 800d816:	f240 2361 	movw	r3, #609	@ 0x261
 800d81a:	4a22      	ldr	r2, [pc, #136]	@ (800d8a4 <Custom_STM_App_Update_Char+0x160>)
 800d81c:	4822      	ldr	r0, [pc, #136]	@ (800d8a8 <Custom_STM_App_Update_Char+0x164>)
 800d81e:	f000 feeb 	bl	800e5f8 <iprintf>
 800d822:	4826      	ldr	r0, [pc, #152]	@ (800d8bc <Custom_STM_App_Update_Char+0x178>)
 800d824:	f000 fee8 	bl	800e5f8 <iprintf>
		break;
 800d828:	e030      	b.n	800d88c <Custom_STM_App_Update_Char+0x148>
		ret = aci_gatt_update_char_value(CustomContext.CustomPwmHdle,
 800d82a:	4b1b      	ldr	r3, [pc, #108]	@ (800d898 <Custom_STM_App_Update_Char+0x154>)
 800d82c:	8898      	ldrh	r0, [r3, #4]
 800d82e:	4b1a      	ldr	r3, [pc, #104]	@ (800d898 <Custom_STM_App_Update_Char+0x154>)
 800d830:	8919      	ldrh	r1, [r3, #8]
 800d832:	4b23      	ldr	r3, [pc, #140]	@ (800d8c0 <Custom_STM_App_Update_Char+0x17c>)
 800d834:	881b      	ldrh	r3, [r3, #0]
 800d836:	b2da      	uxtb	r2, r3
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	9300      	str	r3, [sp, #0]
 800d83c:	4613      	mov	r3, r2
 800d83e:	2200      	movs	r2, #0
 800d840:	f7fb fec8 	bl	80095d4 <aci_gatt_update_char_value>
 800d844:	4603      	mov	r3, r0
 800d846:	73fb      	strb	r3, [r7, #15]
		if (ret != BLE_STATUS_SUCCESS)
 800d848:	7bfb      	ldrb	r3, [r7, #15]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d00f      	beq.n	800d86e <Custom_STM_App_Update_Char+0x12a>
			APP_DBG_MSG("  Fail   : aci_gatt_update_char_value DUTY_CYCLE command, result : 0x%x \n\r", ret)
 800d84e:	4814      	ldr	r0, [pc, #80]	@ (800d8a0 <Custom_STM_App_Update_Char+0x15c>)
 800d850:	f7fd f988 	bl	800ab64 <DbgTraceGetFileName>
 800d854:	4601      	mov	r1, r0
 800d856:	f44f 731c 	mov.w	r3, #624	@ 0x270
 800d85a:	4a12      	ldr	r2, [pc, #72]	@ (800d8a4 <Custom_STM_App_Update_Char+0x160>)
 800d85c:	4812      	ldr	r0, [pc, #72]	@ (800d8a8 <Custom_STM_App_Update_Char+0x164>)
 800d85e:	f000 fecb 	bl	800e5f8 <iprintf>
 800d862:	7bfb      	ldrb	r3, [r7, #15]
 800d864:	4619      	mov	r1, r3
 800d866:	4817      	ldr	r0, [pc, #92]	@ (800d8c4 <Custom_STM_App_Update_Char+0x180>)
 800d868:	f000 fec6 	bl	800e5f8 <iprintf>
		break;
 800d86c:	e00e      	b.n	800d88c <Custom_STM_App_Update_Char+0x148>
			APP_DBG_MSG("  Success: aci_gatt_update_char_value DUTY_CYCLE command\n\r")
 800d86e:	480c      	ldr	r0, [pc, #48]	@ (800d8a0 <Custom_STM_App_Update_Char+0x15c>)
 800d870:	f7fd f978 	bl	800ab64 <DbgTraceGetFileName>
 800d874:	4601      	mov	r1, r0
 800d876:	f240 2375 	movw	r3, #629	@ 0x275
 800d87a:	4a0a      	ldr	r2, [pc, #40]	@ (800d8a4 <Custom_STM_App_Update_Char+0x160>)
 800d87c:	480a      	ldr	r0, [pc, #40]	@ (800d8a8 <Custom_STM_App_Update_Char+0x164>)
 800d87e:	f000 febb 	bl	800e5f8 <iprintf>
 800d882:	4811      	ldr	r0, [pc, #68]	@ (800d8c8 <Custom_STM_App_Update_Char+0x184>)
 800d884:	f000 feb8 	bl	800e5f8 <iprintf>
		break;
 800d888:	e000      	b.n	800d88c <Custom_STM_App_Update_Char+0x148>
		break;
 800d88a:	bf00      	nop

	/* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

	/* USER CODE END Custom_STM_App_Update_Char_2 */

	return ret;
 800d88c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d88e:	4618      	mov	r0, r3
 800d890:	3710      	adds	r7, #16
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}
 800d896:	bf00      	nop
 800d898:	200019d0 	.word	0x200019d0
 800d89c:	20000028 	.word	0x20000028
 800d8a0:	08010a88 	.word	0x08010a88
 800d8a4:	0801155c 	.word	0x0801155c
 800d8a8:	08010aa8 	.word	0x08010aa8
 800d8ac:	08010d84 	.word	0x08010d84
 800d8b0:	08010dcc 	.word	0x08010dcc
 800d8b4:	2000002a 	.word	0x2000002a
 800d8b8:	08010e04 	.word	0x08010e04
 800d8bc:	08010e50 	.word	0x08010e50
 800d8c0:	2000002c 	.word	0x2000002c
 800d8c4:	08010e8c 	.word	0x08010e8c
 800d8c8:	08010ed8 	.word	0x08010ed8

0800d8cc <LL_PWR_EnableBootC2>:
{
 800d8cc:	b480      	push	{r7}
 800d8ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800d8d0:	4b05      	ldr	r3, [pc, #20]	@ (800d8e8 <LL_PWR_EnableBootC2+0x1c>)
 800d8d2:	68db      	ldr	r3, [r3, #12]
 800d8d4:	4a04      	ldr	r2, [pc, #16]	@ (800d8e8 <LL_PWR_EnableBootC2+0x1c>)
 800d8d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d8da:	60d3      	str	r3, [r2, #12]
}
 800d8dc:	bf00      	nop
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e4:	4770      	bx	lr
 800d8e6:	bf00      	nop
 800d8e8:	58000400 	.word	0x58000400

0800d8ec <LL_C2_EXTI_EnableEvent_32_63>:
{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b083      	sub	sp, #12
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800d8f4:	4b06      	ldr	r3, [pc, #24]	@ (800d910 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800d8f6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800d8fa:	4905      	ldr	r1, [pc, #20]	@ (800d910 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	4313      	orrs	r3, r2
 800d900:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800d904:	bf00      	nop
 800d906:	370c      	adds	r7, #12
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr
 800d910:	58000800 	.word	0x58000800

0800d914 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800d914:	b480      	push	{r7}
 800d916:	b083      	sub	sp, #12
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d91c:	4b05      	ldr	r3, [pc, #20]	@ (800d934 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d91e:	6a1a      	ldr	r2, [r3, #32]
 800d920:	4904      	ldr	r1, [pc, #16]	@ (800d934 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	4313      	orrs	r3, r2
 800d926:	620b      	str	r3, [r1, #32]
}
 800d928:	bf00      	nop
 800d92a:	370c      	adds	r7, #12
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr
 800d934:	58000800 	.word	0x58000800

0800d938 <LL_AHB3_GRP1_EnableClock>:
{
 800d938:	b480      	push	{r7}
 800d93a:	b085      	sub	sp, #20
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800d940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d944:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d946:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	4313      	orrs	r3, r2
 800d94e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800d950:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d954:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	4013      	ands	r3, r2
 800d95a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d95c:	68fb      	ldr	r3, [r7, #12]
}
 800d95e:	bf00      	nop
 800d960:	3714      	adds	r7, #20
 800d962:	46bd      	mov	sp, r7
 800d964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d968:	4770      	bx	lr

0800d96a <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800d96a:	b480      	push	{r7}
 800d96c:	b085      	sub	sp, #20
 800d96e:	af00      	add	r7, sp, #0
 800d970:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800d972:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d976:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800d97a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	4313      	orrs	r3, r2
 800d982:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800d986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d98a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	4013      	ands	r3, r2
 800d992:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d994:	68fb      	ldr	r3, [r7, #12]
}
 800d996:	bf00      	nop
 800d998:	3714      	adds	r7, #20
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr

0800d9a2 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800d9a2:	b480      	push	{r7}
 800d9a4:	b083      	sub	sp, #12
 800d9a6:	af00      	add	r7, sp, #0
 800d9a8:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	601a      	str	r2, [r3, #0]
}
 800d9b6:	bf00      	nop
 800d9b8:	370c      	adds	r7, #12
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c0:	4770      	bx	lr

0800d9c2 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800d9c2:	b480      	push	{r7}
 800d9c4:	b083      	sub	sp, #12
 800d9c6:	af00      	add	r7, sp, #0
 800d9c8:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	f043 0201 	orr.w	r2, r3, #1
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	601a      	str	r2, [r3, #0]
}
 800d9d6:	bf00      	nop
 800d9d8:	370c      	adds	r7, #12
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e0:	4770      	bx	lr

0800d9e2 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d9e2:	b480      	push	{r7}
 800d9e4:	b083      	sub	sp, #12
 800d9e6:	af00      	add	r7, sp, #0
 800d9e8:	6078      	str	r0, [r7, #4]
 800d9ea:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	685a      	ldr	r2, [r3, #4]
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	041b      	lsls	r3, r3, #16
 800d9f4:	43db      	mvns	r3, r3
 800d9f6:	401a      	ands	r2, r3
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	605a      	str	r2, [r3, #4]
}
 800d9fc:	bf00      	nop
 800d9fe:	370c      	adds	r7, #12
 800da00:	46bd      	mov	sp, r7
 800da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da06:	4770      	bx	lr

0800da08 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
 800da10:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	685a      	ldr	r2, [r3, #4]
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	041b      	lsls	r3, r3, #16
 800da1a:	431a      	orrs	r2, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	605a      	str	r2, [r3, #4]
}
 800da20:	bf00      	nop
 800da22:	370c      	adds	r7, #12
 800da24:	46bd      	mov	sp, r7
 800da26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2a:	4770      	bx	lr

0800da2c <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da2c:	b480      	push	{r7}
 800da2e:	b083      	sub	sp, #12
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
 800da34:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	685a      	ldr	r2, [r3, #4]
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	43db      	mvns	r3, r3
 800da3e:	401a      	ands	r2, r3
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	605a      	str	r2, [r3, #4]
}
 800da44:	bf00      	nop
 800da46:	370c      	adds	r7, #12
 800da48:	46bd      	mov	sp, r7
 800da4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4e:	4770      	bx	lr

0800da50 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da50:	b480      	push	{r7}
 800da52:	b083      	sub	sp, #12
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
 800da58:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	683a      	ldr	r2, [r7, #0]
 800da5e:	609a      	str	r2, [r3, #8]
}
 800da60:	bf00      	nop
 800da62:	370c      	adds	r7, #12
 800da64:	46bd      	mov	sp, r7
 800da66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6a:	4770      	bx	lr

0800da6c <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da6c:	b480      	push	{r7}
 800da6e:	b083      	sub	sp, #12
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
 800da74:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	041a      	lsls	r2, r3, #16
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	609a      	str	r2, [r3, #8]
}
 800da7e:	bf00      	nop
 800da80:	370c      	adds	r7, #12
 800da82:	46bd      	mov	sp, r7
 800da84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da88:	4770      	bx	lr

0800da8a <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800da8a:	b480      	push	{r7}
 800da8c:	b083      	sub	sp, #12
 800da8e:	af00      	add	r7, sp, #0
 800da90:	6078      	str	r0, [r7, #4]
 800da92:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	68da      	ldr	r2, [r3, #12]
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	4013      	ands	r3, r2
 800da9c:	683a      	ldr	r2, [r7, #0]
 800da9e:	429a      	cmp	r2, r3
 800daa0:	d101      	bne.n	800daa6 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800daa2:	2301      	movs	r3, #1
 800daa4:	e000      	b.n	800daa8 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800daa6:	2300      	movs	r3, #0
}
 800daa8:	4618      	mov	r0, r3
 800daaa:	370c      	adds	r7, #12
 800daac:	46bd      	mov	sp, r7
 800daae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab2:	4770      	bx	lr

0800dab4 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b083      	sub	sp, #12
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
 800dabc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	69da      	ldr	r2, [r3, #28]
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	4013      	ands	r3, r2
 800dac6:	683a      	ldr	r2, [r7, #0]
 800dac8:	429a      	cmp	r2, r3
 800daca:	d101      	bne.n	800dad0 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800dacc:	2301      	movs	r3, #1
 800dace:	e000      	b.n	800dad2 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800dad0:	2300      	movs	r3, #0
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	370c      	adds	r7, #12
 800dad6:	46bd      	mov	sp, r7
 800dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dadc:	4770      	bx	lr
	...

0800dae0 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800dae4:	2102      	movs	r1, #2
 800dae6:	4818      	ldr	r0, [pc, #96]	@ (800db48 <HW_IPCC_Rx_Handler+0x68>)
 800dae8:	f7ff ffe4 	bl	800dab4 <LL_C2_IPCC_IsActiveFlag_CHx>
 800daec:	4603      	mov	r3, r0
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d008      	beq.n	800db04 <HW_IPCC_Rx_Handler+0x24>
 800daf2:	4b15      	ldr	r3, [pc, #84]	@ (800db48 <HW_IPCC_Rx_Handler+0x68>)
 800daf4:	685b      	ldr	r3, [r3, #4]
 800daf6:	f003 0302 	and.w	r3, r3, #2
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d102      	bne.n	800db04 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800dafe:	f000 f925 	bl	800dd4c <HW_IPCC_SYS_EvtHandler>
 800db02:	e01e      	b.n	800db42 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800db04:	2101      	movs	r1, #1
 800db06:	4810      	ldr	r0, [pc, #64]	@ (800db48 <HW_IPCC_Rx_Handler+0x68>)
 800db08:	f7ff ffd4 	bl	800dab4 <LL_C2_IPCC_IsActiveFlag_CHx>
 800db0c:	4603      	mov	r3, r0
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d008      	beq.n	800db24 <HW_IPCC_Rx_Handler+0x44>
 800db12:	4b0d      	ldr	r3, [pc, #52]	@ (800db48 <HW_IPCC_Rx_Handler+0x68>)
 800db14:	685b      	ldr	r3, [r3, #4]
 800db16:	f003 0301 	and.w	r3, r3, #1
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d102      	bne.n	800db24 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800db1e:	f000 f899 	bl	800dc54 <HW_IPCC_BLE_EvtHandler>
 800db22:	e00e      	b.n	800db42 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800db24:	2108      	movs	r1, #8
 800db26:	4808      	ldr	r0, [pc, #32]	@ (800db48 <HW_IPCC_Rx_Handler+0x68>)
 800db28:	f7ff ffc4 	bl	800dab4 <LL_C2_IPCC_IsActiveFlag_CHx>
 800db2c:	4603      	mov	r3, r0
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d008      	beq.n	800db44 <HW_IPCC_Rx_Handler+0x64>
 800db32:	4b05      	ldr	r3, [pc, #20]	@ (800db48 <HW_IPCC_Rx_Handler+0x68>)
 800db34:	685b      	ldr	r3, [r3, #4]
 800db36:	f003 0308 	and.w	r3, r3, #8
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d102      	bne.n	800db44 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800db3e:	f000 f97d 	bl	800de3c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800db42:	bf00      	nop
 800db44:	bf00      	nop
}
 800db46:	bd80      	pop	{r7, pc}
 800db48:	58000c00 	.word	0x58000c00

0800db4c <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800db50:	2102      	movs	r1, #2
 800db52:	4818      	ldr	r0, [pc, #96]	@ (800dbb4 <HW_IPCC_Tx_Handler+0x68>)
 800db54:	f7ff ff99 	bl	800da8a <LL_C1_IPCC_IsActiveFlag_CHx>
 800db58:	4603      	mov	r3, r0
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d108      	bne.n	800db70 <HW_IPCC_Tx_Handler+0x24>
 800db5e:	4b15      	ldr	r3, [pc, #84]	@ (800dbb4 <HW_IPCC_Tx_Handler+0x68>)
 800db60:	685b      	ldr	r3, [r3, #4]
 800db62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db66:	2b00      	cmp	r3, #0
 800db68:	d102      	bne.n	800db70 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800db6a:	f000 f8d3 	bl	800dd14 <HW_IPCC_SYS_CmdEvtHandler>
 800db6e:	e01e      	b.n	800dbae <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800db70:	2108      	movs	r1, #8
 800db72:	4810      	ldr	r0, [pc, #64]	@ (800dbb4 <HW_IPCC_Tx_Handler+0x68>)
 800db74:	f7ff ff89 	bl	800da8a <LL_C1_IPCC_IsActiveFlag_CHx>
 800db78:	4603      	mov	r3, r0
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d108      	bne.n	800db90 <HW_IPCC_Tx_Handler+0x44>
 800db7e:	4b0d      	ldr	r3, [pc, #52]	@ (800dbb4 <HW_IPCC_Tx_Handler+0x68>)
 800db80:	685b      	ldr	r3, [r3, #4]
 800db82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800db86:	2b00      	cmp	r3, #0
 800db88:	d102      	bne.n	800db90 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800db8a:	f000 f919 	bl	800ddc0 <HW_IPCC_MM_FreeBufHandler>
 800db8e:	e00e      	b.n	800dbae <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800db90:	2120      	movs	r1, #32
 800db92:	4808      	ldr	r0, [pc, #32]	@ (800dbb4 <HW_IPCC_Tx_Handler+0x68>)
 800db94:	f7ff ff79 	bl	800da8a <LL_C1_IPCC_IsActiveFlag_CHx>
 800db98:	4603      	mov	r3, r0
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d108      	bne.n	800dbb0 <HW_IPCC_Tx_Handler+0x64>
 800db9e:	4b05      	ldr	r3, [pc, #20]	@ (800dbb4 <HW_IPCC_Tx_Handler+0x68>)
 800dba0:	685b      	ldr	r3, [r3, #4]
 800dba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d102      	bne.n	800dbb0 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800dbaa:	f000 f85f 	bl	800dc6c <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800dbae:	bf00      	nop
 800dbb0:	bf00      	nop
}
 800dbb2:	bd80      	pop	{r7, pc}
 800dbb4:	58000c00 	.word	0x58000c00

0800dbb8 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800dbbc:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800dbc0:	f7ff fed3 	bl	800d96a <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800dbc4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dbc8:	f7ff fea4 	bl	800d914 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800dbcc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dbd0:	f7ff fe8c 	bl	800d8ec <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800dbd4:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800dbd6:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800dbd8:	f7ff fe78 	bl	800d8cc <LL_PWR_EnableBootC2>

  return;
 800dbdc:	bf00      	nop
}
 800dbde:	bd80      	pop	{r7, pc}

0800dbe0 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800dbe4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800dbe8:	f7ff fea6 	bl	800d938 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800dbec:	4806      	ldr	r0, [pc, #24]	@ (800dc08 <HW_IPCC_Init+0x28>)
 800dbee:	f7ff fee8 	bl	800d9c2 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800dbf2:	4805      	ldr	r0, [pc, #20]	@ (800dc08 <HW_IPCC_Init+0x28>)
 800dbf4:	f7ff fed5 	bl	800d9a2 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800dbf8:	202c      	movs	r0, #44	@ 0x2c
 800dbfa:	f7f5 fbac 	bl	8003356 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800dbfe:	202d      	movs	r0, #45	@ 0x2d
 800dc00:	f7f5 fba9 	bl	8003356 <HAL_NVIC_EnableIRQ>

  return;
 800dc04:	bf00      	nop
}
 800dc06:	bd80      	pop	{r7, pc}
 800dc08:	58000c00 	.word	0x58000c00

0800dc0c <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b084      	sub	sp, #16
 800dc10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc12:	f3ef 8310 	mrs	r3, PRIMASK
 800dc16:	607b      	str	r3, [r7, #4]
  return(result);
 800dc18:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dc1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc1c:	b672      	cpsid	i
}
 800dc1e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800dc20:	2101      	movs	r1, #1
 800dc22:	4806      	ldr	r0, [pc, #24]	@ (800dc3c <HW_IPCC_BLE_Init+0x30>)
 800dc24:	f7ff ff02 	bl	800da2c <LL_C1_IPCC_EnableReceiveChannel>
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc2c:	68bb      	ldr	r3, [r7, #8]
 800dc2e:	f383 8810 	msr	PRIMASK, r3
}
 800dc32:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dc34:	bf00      	nop
}
 800dc36:	3710      	adds	r7, #16
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	58000c00 	.word	0x58000c00

0800dc40 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800dc44:	2101      	movs	r1, #1
 800dc46:	4802      	ldr	r0, [pc, #8]	@ (800dc50 <HW_IPCC_BLE_SendCmd+0x10>)
 800dc48:	f7ff ff10 	bl	800da6c <LL_C1_IPCC_SetFlag_CHx>

  return;
 800dc4c:	bf00      	nop
}
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	58000c00 	.word	0x58000c00

0800dc54 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800dc58:	f7fc fdc0 	bl	800a7dc <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800dc5c:	2101      	movs	r1, #1
 800dc5e:	4802      	ldr	r0, [pc, #8]	@ (800dc68 <HW_IPCC_BLE_EvtHandler+0x14>)
 800dc60:	f7ff fef6 	bl	800da50 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800dc64:	bf00      	nop
}
 800dc66:	bd80      	pop	{r7, pc}
 800dc68:	58000c00 	.word	0x58000c00

0800dc6c <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b084      	sub	sp, #16
 800dc70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc72:	f3ef 8310 	mrs	r3, PRIMASK
 800dc76:	607b      	str	r3, [r7, #4]
  return(result);
 800dc78:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dc7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc7c:	b672      	cpsid	i
}
 800dc7e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800dc80:	2120      	movs	r1, #32
 800dc82:	4807      	ldr	r0, [pc, #28]	@ (800dca0 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800dc84:	f7ff fec0 	bl	800da08 <LL_C1_IPCC_DisableTransmitChannel>
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	f383 8810 	msr	PRIMASK, r3
}
 800dc92:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800dc94:	f7fc fdd2 	bl	800a83c <HW_IPCC_BLE_AclDataAckNot>

  return;
 800dc98:	bf00      	nop
}
 800dc9a:	3710      	adds	r7, #16
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}
 800dca0:	58000c00 	.word	0x58000c00

0800dca4 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b084      	sub	sp, #16
 800dca8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dcaa:	f3ef 8310 	mrs	r3, PRIMASK
 800dcae:	607b      	str	r3, [r7, #4]
  return(result);
 800dcb0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dcb2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dcb4:	b672      	cpsid	i
}
 800dcb6:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800dcb8:	2102      	movs	r1, #2
 800dcba:	4806      	ldr	r0, [pc, #24]	@ (800dcd4 <HW_IPCC_SYS_Init+0x30>)
 800dcbc:	f7ff feb6 	bl	800da2c <LL_C1_IPCC_EnableReceiveChannel>
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dcc4:	68bb      	ldr	r3, [r7, #8]
 800dcc6:	f383 8810 	msr	PRIMASK, r3
}
 800dcca:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dccc:	bf00      	nop
}
 800dcce:	3710      	adds	r7, #16
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}
 800dcd4:	58000c00 	.word	0x58000c00

0800dcd8 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800dcde:	2102      	movs	r1, #2
 800dce0:	480b      	ldr	r0, [pc, #44]	@ (800dd10 <HW_IPCC_SYS_SendCmd+0x38>)
 800dce2:	f7ff fec3 	bl	800da6c <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dce6:	f3ef 8310 	mrs	r3, PRIMASK
 800dcea:	607b      	str	r3, [r7, #4]
  return(result);
 800dcec:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dcee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dcf0:	b672      	cpsid	i
}
 800dcf2:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800dcf4:	2102      	movs	r1, #2
 800dcf6:	4806      	ldr	r0, [pc, #24]	@ (800dd10 <HW_IPCC_SYS_SendCmd+0x38>)
 800dcf8:	f7ff fe73 	bl	800d9e2 <LL_C1_IPCC_EnableTransmitChannel>
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	f383 8810 	msr	PRIMASK, r3
}
 800dd06:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dd08:	bf00      	nop
}
 800dd0a:	3710      	adds	r7, #16
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}
 800dd10:	58000c00 	.word	0x58000c00

0800dd14 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b084      	sub	sp, #16
 800dd18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd1a:	f3ef 8310 	mrs	r3, PRIMASK
 800dd1e:	607b      	str	r3, [r7, #4]
  return(result);
 800dd20:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dd22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd24:	b672      	cpsid	i
}
 800dd26:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800dd28:	2102      	movs	r1, #2
 800dd2a:	4807      	ldr	r0, [pc, #28]	@ (800dd48 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 800dd2c:	f7ff fe6c 	bl	800da08 <LL_C1_IPCC_DisableTransmitChannel>
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	f383 8810 	msr	PRIMASK, r3
}
 800dd3a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 800dd3c:	f7fc fdd2 	bl	800a8e4 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800dd40:	bf00      	nop
}
 800dd42:	3710      	adds	r7, #16
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}
 800dd48:	58000c00 	.word	0x58000c00

0800dd4c <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800dd50:	f7fc fdde 	bl	800a910 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800dd54:	2102      	movs	r1, #2
 800dd56:	4802      	ldr	r0, [pc, #8]	@ (800dd60 <HW_IPCC_SYS_EvtHandler+0x14>)
 800dd58:	f7ff fe7a 	bl	800da50 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800dd5c:	bf00      	nop
}
 800dd5e:	bd80      	pop	{r7, pc}
 800dd60:	58000c00 	.word	0x58000c00

0800dd64 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b086      	sub	sp, #24
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800dd6c:	2108      	movs	r1, #8
 800dd6e:	4812      	ldr	r0, [pc, #72]	@ (800ddb8 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800dd70:	f7ff fe8b 	bl	800da8a <LL_C1_IPCC_IsActiveFlag_CHx>
 800dd74:	4603      	mov	r3, r0
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d013      	beq.n	800dda2 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 800dd7a:	4a10      	ldr	r2, [pc, #64]	@ (800ddbc <HW_IPCC_MM_SendFreeBuf+0x58>)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd80:	f3ef 8310 	mrs	r3, PRIMASK
 800dd84:	60fb      	str	r3, [r7, #12]
  return(result);
 800dd86:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 800dd88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd8a:	b672      	cpsid	i
}
 800dd8c:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800dd8e:	2108      	movs	r1, #8
 800dd90:	4809      	ldr	r0, [pc, #36]	@ (800ddb8 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800dd92:	f7ff fe26 	bl	800d9e2 <LL_C1_IPCC_EnableTransmitChannel>
 800dd96:	697b      	ldr	r3, [r7, #20]
 800dd98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	f383 8810 	msr	PRIMASK, r3
}
 800dda0:	e005      	b.n	800ddae <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800dda6:	2108      	movs	r1, #8
 800dda8:	4803      	ldr	r0, [pc, #12]	@ (800ddb8 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800ddaa:	f7ff fe5f 	bl	800da6c <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 800ddae:	bf00      	nop
}
 800ddb0:	3718      	adds	r7, #24
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	58000c00 	.word	0x58000c00
 800ddbc:	200019dc 	.word	0x200019dc

0800ddc0 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b084      	sub	sp, #16
 800ddc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddc6:	f3ef 8310 	mrs	r3, PRIMASK
 800ddca:	607b      	str	r3, [r7, #4]
  return(result);
 800ddcc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800ddce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ddd0:	b672      	cpsid	i
}
 800ddd2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ddd4:	2108      	movs	r1, #8
 800ddd6:	480a      	ldr	r0, [pc, #40]	@ (800de00 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800ddd8:	f7ff fe16 	bl	800da08 <LL_C1_IPCC_DisableTransmitChannel>
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dde0:	68bb      	ldr	r3, [r7, #8]
 800dde2:	f383 8810 	msr	PRIMASK, r3
}
 800dde6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 800dde8:	4b06      	ldr	r3, [pc, #24]	@ (800de04 <HW_IPCC_MM_FreeBufHandler+0x44>)
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ddee:	2108      	movs	r1, #8
 800ddf0:	4803      	ldr	r0, [pc, #12]	@ (800de00 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800ddf2:	f7ff fe3b 	bl	800da6c <LL_C1_IPCC_SetFlag_CHx>

  return;
 800ddf6:	bf00      	nop
}
 800ddf8:	3710      	adds	r7, #16
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}
 800ddfe:	bf00      	nop
 800de00:	58000c00 	.word	0x58000c00
 800de04:	200019dc 	.word	0x200019dc

0800de08 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de0e:	f3ef 8310 	mrs	r3, PRIMASK
 800de12:	607b      	str	r3, [r7, #4]
  return(result);
 800de14:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800de16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800de18:	b672      	cpsid	i
}
 800de1a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800de1c:	2108      	movs	r1, #8
 800de1e:	4806      	ldr	r0, [pc, #24]	@ (800de38 <HW_IPCC_TRACES_Init+0x30>)
 800de20:	f7ff fe04 	bl	800da2c <LL_C1_IPCC_EnableReceiveChannel>
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	f383 8810 	msr	PRIMASK, r3
}
 800de2e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800de30:	bf00      	nop
}
 800de32:	3710      	adds	r7, #16
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	58000c00 	.word	0x58000c00

0800de3c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800de40:	f7fc fe0e 	bl	800aa60 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800de44:	2108      	movs	r1, #8
 800de46:	4802      	ldr	r0, [pc, #8]	@ (800de50 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800de48:	f7ff fe02 	bl	800da50 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800de4c:	bf00      	nop
}
 800de4e:	bd80      	pop	{r7, pc}
 800de50:	58000c00 	.word	0x58000c00

0800de54 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800de54:	b480      	push	{r7}
 800de56:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800de58:	4b05      	ldr	r3, [pc, #20]	@ (800de70 <UTIL_LPM_Init+0x1c>)
 800de5a:	2200      	movs	r2, #0
 800de5c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800de5e:	4b05      	ldr	r3, [pc, #20]	@ (800de74 <UTIL_LPM_Init+0x20>)
 800de60:	2200      	movs	r2, #0
 800de62:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800de64:	bf00      	nop
 800de66:	46bd      	mov	sp, r7
 800de68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6c:	4770      	bx	lr
 800de6e:	bf00      	nop
 800de70:	200019e0 	.word	0x200019e0
 800de74:	200019e4 	.word	0x200019e4

0800de78 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800de78:	b480      	push	{r7}
 800de7a:	b087      	sub	sp, #28
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
 800de80:	460b      	mov	r3, r1
 800de82:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de84:	f3ef 8310 	mrs	r3, PRIMASK
 800de88:	613b      	str	r3, [r7, #16]
  return(result);
 800de8a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800de8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800de8e:	b672      	cpsid	i
}
 800de90:	bf00      	nop
  
  switch(state)
 800de92:	78fb      	ldrb	r3, [r7, #3]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d008      	beq.n	800deaa <UTIL_LPM_SetOffMode+0x32>
 800de98:	2b01      	cmp	r3, #1
 800de9a:	d10e      	bne.n	800deba <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800de9c:	4b0d      	ldr	r3, [pc, #52]	@ (800ded4 <UTIL_LPM_SetOffMode+0x5c>)
 800de9e:	681a      	ldr	r2, [r3, #0]
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	4313      	orrs	r3, r2
 800dea4:	4a0b      	ldr	r2, [pc, #44]	@ (800ded4 <UTIL_LPM_SetOffMode+0x5c>)
 800dea6:	6013      	str	r3, [r2, #0]
      break;
 800dea8:	e008      	b.n	800debc <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	43da      	mvns	r2, r3
 800deae:	4b09      	ldr	r3, [pc, #36]	@ (800ded4 <UTIL_LPM_SetOffMode+0x5c>)
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	4013      	ands	r3, r2
 800deb4:	4a07      	ldr	r2, [pc, #28]	@ (800ded4 <UTIL_LPM_SetOffMode+0x5c>)
 800deb6:	6013      	str	r3, [r2, #0]
      break;
 800deb8:	e000      	b.n	800debc <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800deba:	bf00      	nop
 800debc:	697b      	ldr	r3, [r7, #20]
 800debe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f383 8810 	msr	PRIMASK, r3
}
 800dec6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800dec8:	bf00      	nop
 800deca:	371c      	adds	r7, #28
 800decc:	46bd      	mov	sp, r7
 800dece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded2:	4770      	bx	lr
 800ded4:	200019e4 	.word	0x200019e4

0800ded8 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b094      	sub	sp, #80	@ 0x50
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 800dee0:	4b89      	ldr	r3, [pc, #548]	@ (800e108 <UTIL_SEQ_Run+0x230>)
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 800dee6:	4b88      	ldr	r3, [pc, #544]	@ (800e108 <UTIL_SEQ_Run+0x230>)
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	4013      	ands	r3, r2
 800deee:	4a86      	ldr	r2, [pc, #536]	@ (800e108 <UTIL_SEQ_Run+0x230>)
 800def0:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 800def2:	4b86      	ldr	r3, [pc, #536]	@ (800e10c <UTIL_SEQ_Run+0x234>)
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 800def8:	4b85      	ldr	r3, [pc, #532]	@ (800e110 <UTIL_SEQ_Run+0x238>)
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 800defe:	4b85      	ldr	r3, [pc, #532]	@ (800e114 <UTIL_SEQ_Run+0x23c>)
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 800df04:	4b84      	ldr	r3, [pc, #528]	@ (800e118 <UTIL_SEQ_Run+0x240>)
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800df0a:	e112      	b.n	800e132 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 800df0c:	2300      	movs	r3, #0
 800df0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800df10:	e002      	b.n	800df18 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 800df12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df14:	3301      	adds	r3, #1
 800df16:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800df18:	4a80      	ldr	r2, [pc, #512]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800df1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df1c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800df20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df22:	401a      	ands	r2, r3
 800df24:	4b78      	ldr	r3, [pc, #480]	@ (800e108 <UTIL_SEQ_Run+0x230>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	4013      	ands	r3, r2
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d0f1      	beq.n	800df12 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800df2e:	4a7b      	ldr	r2, [pc, #492]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800df30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df32:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800df36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df38:	401a      	ands	r2, r3
 800df3a:	4b73      	ldr	r3, [pc, #460]	@ (800e108 <UTIL_SEQ_Run+0x230>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	4013      	ands	r3, r2
 800df40:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800df42:	4a76      	ldr	r2, [pc, #472]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800df44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df46:	00db      	lsls	r3, r3, #3
 800df48:	4413      	add	r3, r2
 800df4a:	685a      	ldr	r2, [r3, #4]
 800df4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df4e:	4013      	ands	r3, r2
 800df50:	2b00      	cmp	r3, #0
 800df52:	d106      	bne.n	800df62 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800df54:	4a71      	ldr	r2, [pc, #452]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800df56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df58:	00db      	lsls	r3, r3, #3
 800df5a:	4413      	add	r3, r2
 800df5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800df60:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 800df62:	4b6a      	ldr	r3, [pc, #424]	@ (800e10c <UTIL_SEQ_Run+0x234>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 800df68:	4a6c      	ldr	r2, [pc, #432]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800df6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df6c:	00db      	lsls	r3, r3, #3
 800df6e:	4413      	add	r3, r2
 800df70:	685b      	ldr	r3, [r3, #4]
 800df72:	43da      	mvns	r2, r3
 800df74:	4b6a      	ldr	r3, [pc, #424]	@ (800e120 <UTIL_SEQ_Run+0x248>)
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	4313      	orrs	r3, r2
 800df7a:	4a69      	ldr	r2, [pc, #420]	@ (800e120 <UTIL_SEQ_Run+0x248>)
 800df7c:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 800df7e:	4b68      	ldr	r3, [pc, #416]	@ (800e120 <UTIL_SEQ_Run+0x248>)
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	43db      	mvns	r3, r3
 800df84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df86:	4013      	ands	r3, r2
 800df88:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 800df8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df8e:	4013      	ands	r3, r2
 800df90:	2b00      	cmp	r3, #0
 800df92:	d003      	beq.n	800df9c <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 800df94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800df96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df98:	4013      	ands	r3, r2
 800df9a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 800df9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d102      	bne.n	800dfa8 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800dfa2:	4b5f      	ldr	r3, [pc, #380]	@ (800e120 <UTIL_SEQ_Run+0x248>)
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800dfa8:	4a5c      	ldr	r2, [pc, #368]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800dfaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfac:	00db      	lsls	r3, r3, #3
 800dfae:	4413      	add	r3, r2
 800dfb0:	685a      	ldr	r2, [r3, #4]
 800dfb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfb4:	4013      	ands	r3, r2
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	f000 fa43 	bl	800e442 <SEQ_BitPosition>
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	461a      	mov	r2, r3
 800dfc0:	4b58      	ldr	r3, [pc, #352]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800dfc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dfc4:	f3ef 8310 	mrs	r3, PRIMASK
 800dfc8:	61fb      	str	r3, [r7, #28]
  return(result);
 800dfca:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dfcc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800dfce:	b672      	cpsid	i
}
 800dfd0:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800dfd2:	4b54      	ldr	r3, [pc, #336]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	2201      	movs	r2, #1
 800dfd8:	fa02 f303 	lsl.w	r3, r2, r3
 800dfdc:	43da      	mvns	r2, r3
 800dfde:	4b4b      	ldr	r3, [pc, #300]	@ (800e10c <UTIL_SEQ_Run+0x234>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	4013      	ands	r3, r2
 800dfe4:	4a49      	ldr	r2, [pc, #292]	@ (800e10c <UTIL_SEQ_Run+0x234>)
 800dfe6:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800dfe8:	2301      	movs	r3, #1
 800dfea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dfec:	e013      	b.n	800e016 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 800dfee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dff0:	3b01      	subs	r3, #1
 800dff2:	4a4a      	ldr	r2, [pc, #296]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800dff4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800dff8:	4b4a      	ldr	r3, [pc, #296]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	2201      	movs	r2, #1
 800dffe:	fa02 f303 	lsl.w	r3, r2, r3
 800e002:	43da      	mvns	r2, r3
 800e004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e006:	3b01      	subs	r3, #1
 800e008:	400a      	ands	r2, r1
 800e00a:	4944      	ldr	r1, [pc, #272]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800e00c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e012:	3b01      	subs	r3, #1
 800e014:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d1e8      	bne.n	800dfee <UTIL_SEQ_Run+0x116>
 800e01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e01e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e020:	69bb      	ldr	r3, [r7, #24]
 800e022:	f383 8810 	msr	PRIMASK, r3
}
 800e026:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 800e028:	4b3e      	ldr	r3, [pc, #248]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	4618      	mov	r0, r3
 800e02e:	f000 f9e9 	bl	800e404 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 800e032:	4b3c      	ldr	r3, [pc, #240]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2b1f      	cmp	r3, #31
 800e038:	d878      	bhi.n	800e12c <UTIL_SEQ_Run+0x254>
 800e03a:	4b3a      	ldr	r3, [pc, #232]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	4a3a      	ldr	r2, [pc, #232]	@ (800e128 <UTIL_SEQ_Run+0x250>)
 800e040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d071      	beq.n	800e12c <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e048:	2300      	movs	r3, #0
 800e04a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e04c:	e01e      	b.n	800e08c <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 800e04e:	4a33      	ldr	r2, [pc, #204]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800e050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e052:	00db      	lsls	r3, r3, #3
 800e054:	4413      	add	r3, r2
 800e056:	685a      	ldr	r2, [r3, #4]
 800e058:	4b32      	ldr	r3, [pc, #200]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	2101      	movs	r1, #1
 800e05e:	fa01 f303 	lsl.w	r3, r1, r3
 800e062:	43db      	mvns	r3, r3
 800e064:	401a      	ands	r2, r3
 800e066:	492d      	ldr	r1, [pc, #180]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800e068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e06a:	00db      	lsls	r3, r3, #3
 800e06c:	440b      	add	r3, r1
 800e06e:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 800e070:	4a2a      	ldr	r2, [pc, #168]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800e072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e074:	00db      	lsls	r3, r3, #3
 800e076:	4413      	add	r3, r2
 800e078:	685a      	ldr	r2, [r3, #4]
 800e07a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e07c:	009b      	lsls	r3, r3, #2
 800e07e:	3350      	adds	r3, #80	@ 0x50
 800e080:	443b      	add	r3, r7
 800e082:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e088:	3301      	adds	r3, #1
 800e08a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e08c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d0dd      	beq.n	800e04e <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800e092:	4b24      	ldr	r3, [pc, #144]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	4a24      	ldr	r2, [pc, #144]	@ (800e128 <UTIL_SEQ_Run+0x250>)
 800e098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e09c:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e09e:	2300      	movs	r3, #0
 800e0a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800e0a2:	e013      	b.n	800e0cc <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 800e0a4:	4a1d      	ldr	r2, [pc, #116]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800e0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a8:	00db      	lsls	r3, r3, #3
 800e0aa:	4413      	add	r3, r2
 800e0ac:	685a      	ldr	r2, [r3, #4]
 800e0ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0b0:	009b      	lsls	r3, r3, #2
 800e0b2:	3350      	adds	r3, #80	@ 0x50
 800e0b4:	443b      	add	r3, r7
 800e0b6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e0ba:	401a      	ands	r2, r3
 800e0bc:	4917      	ldr	r1, [pc, #92]	@ (800e11c <UTIL_SEQ_Run+0x244>)
 800e0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c0:	00db      	lsls	r3, r3, #3
 800e0c2:	440b      	add	r3, r1
 800e0c4:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800e0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d0e8      	beq.n	800e0a4 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800e0d2:	4b14      	ldr	r3, [pc, #80]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f000 f99e 	bl	800e418 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 800e0dc:	4b0b      	ldr	r3, [pc, #44]	@ (800e10c <UTIL_SEQ_Run+0x234>)
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 800e0e2:	4b0b      	ldr	r3, [pc, #44]	@ (800e110 <UTIL_SEQ_Run+0x238>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 800e0e8:	4b0a      	ldr	r3, [pc, #40]	@ (800e114 <UTIL_SEQ_Run+0x23c>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 800e0ee:	4b0a      	ldr	r3, [pc, #40]	@ (800e118 <UTIL_SEQ_Run+0x240>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 800e0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800e124 <UTIL_SEQ_Run+0x24c>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	2201      	movs	r2, #1
 800e0fa:	409a      	lsls	r2, r3
 800e0fc:	4b08      	ldr	r3, [pc, #32]	@ (800e120 <UTIL_SEQ_Run+0x248>)
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	4313      	orrs	r3, r2
 800e102:	4a07      	ldr	r2, [pc, #28]	@ (800e120 <UTIL_SEQ_Run+0x248>)
 800e104:	6013      	str	r3, [r2, #0]
 800e106:	e014      	b.n	800e132 <UTIL_SEQ_Run+0x25a>
 800e108:	20000034 	.word	0x20000034
 800e10c:	200019e8 	.word	0x200019e8
 800e110:	200019ec 	.word	0x200019ec
 800e114:	20000030 	.word	0x20000030
 800e118:	200019f0 	.word	0x200019f0
 800e11c:	20001a78 	.word	0x20001a78
 800e120:	20001a80 	.word	0x20001a80
 800e124:	200019f4 	.word	0x200019f4
 800e128:	200019f8 	.word	0x200019f8
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 800e12c:	2000      	movs	r0, #0
 800e12e:	f000 f97d 	bl	800e42c <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e132:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e134:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e136:	401a      	ands	r2, r3
 800e138:	4b22      	ldr	r3, [pc, #136]	@ (800e1c4 <UTIL_SEQ_Run+0x2ec>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4013      	ands	r3, r2
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d005      	beq.n	800e14e <UTIL_SEQ_Run+0x276>
 800e142:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e146:	4013      	ands	r3, r2
 800e148:	2b00      	cmp	r3, #0
 800e14a:	f43f aedf 	beq.w	800df0c <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800e14e:	4b1e      	ldr	r3, [pc, #120]	@ (800e1c8 <UTIL_SEQ_Run+0x2f0>)
 800e150:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e154:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 800e156:	4b1d      	ldr	r3, [pc, #116]	@ (800e1cc <UTIL_SEQ_Run+0x2f4>)
 800e158:	681a      	ldr	r2, [r3, #0]
 800e15a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e15c:	4013      	ands	r3, r2
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d129      	bne.n	800e1b6 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 800e162:	f000 f941 	bl	800e3e8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e166:	f3ef 8310 	mrs	r3, PRIMASK
 800e16a:	617b      	str	r3, [r7, #20]
  return(result);
 800e16c:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800e16e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800e170:	b672      	cpsid	i
}
 800e172:	bf00      	nop
        local_taskset = TaskSet;
 800e174:	4b16      	ldr	r3, [pc, #88]	@ (800e1d0 <UTIL_SEQ_Run+0x2f8>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 800e17a:	4b16      	ldr	r3, [pc, #88]	@ (800e1d4 <UTIL_SEQ_Run+0x2fc>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 800e180:	4b15      	ldr	r3, [pc, #84]	@ (800e1d8 <UTIL_SEQ_Run+0x300>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800e186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e18a:	401a      	ands	r2, r3
 800e18c:	4b0d      	ldr	r3, [pc, #52]	@ (800e1c4 <UTIL_SEQ_Run+0x2ec>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	4013      	ands	r3, r2
 800e192:	2b00      	cmp	r3, #0
 800e194:	d107      	bne.n	800e1a6 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 800e196:	4b0d      	ldr	r3, [pc, #52]	@ (800e1cc <UTIL_SEQ_Run+0x2f4>)
 800e198:	681a      	ldr	r2, [r3, #0]
 800e19a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e19c:	4013      	ands	r3, r2
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d101      	bne.n	800e1a6 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800e1a2:	f7f3 f996 	bl	80014d2 <UTIL_SEQ_Idle>
 800e1a6:	6a3b      	ldr	r3, [r7, #32]
 800e1a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	f383 8810 	msr	PRIMASK, r3
}
 800e1b0:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800e1b2:	f000 f920 	bl	800e3f6 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 800e1b6:	4a03      	ldr	r2, [pc, #12]	@ (800e1c4 <UTIL_SEQ_Run+0x2ec>)
 800e1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ba:	6013      	str	r3, [r2, #0]

    return;
 800e1bc:	bf00      	nop
}
 800e1be:	3750      	adds	r7, #80	@ 0x50
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}
 800e1c4:	20000034 	.word	0x20000034
 800e1c8:	200019f4 	.word	0x200019f4
 800e1cc:	200019f0 	.word	0x200019f0
 800e1d0:	200019e8 	.word	0x200019e8
 800e1d4:	200019ec 	.word	0x200019ec
 800e1d8:	20000030 	.word	0x20000030

0800e1dc <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b088      	sub	sp, #32
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	60b9      	str	r1, [r7, #8]
 800e1e6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1e8:	f3ef 8310 	mrs	r3, PRIMASK
 800e1ec:	617b      	str	r3, [r7, #20]
  return(result);
 800e1ee:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800e1f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e1f2:	b672      	cpsid	i
}
 800e1f4:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800e1f6:	68f8      	ldr	r0, [r7, #12]
 800e1f8:	f000 f923 	bl	800e442 <SEQ_BitPosition>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	4619      	mov	r1, r3
 800e200:	4a06      	ldr	r2, [pc, #24]	@ (800e21c <UTIL_SEQ_RegTask+0x40>)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e208:	69fb      	ldr	r3, [r7, #28]
 800e20a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e20c:	69bb      	ldr	r3, [r7, #24]
 800e20e:	f383 8810 	msr	PRIMASK, r3
}
 800e212:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 800e214:	bf00      	nop
}
 800e216:	3720      	adds	r7, #32
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}
 800e21c:	200019f8 	.word	0x200019f8

0800e220 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 800e220:	b480      	push	{r7}
 800e222:	b087      	sub	sp, #28
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e22a:	f3ef 8310 	mrs	r3, PRIMASK
 800e22e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e230:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e232:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e234:	b672      	cpsid	i
}
 800e236:	bf00      	nop

    TaskSet |= TaskId_bm;
 800e238:	4b0d      	ldr	r3, [pc, #52]	@ (800e270 <UTIL_SEQ_SetTask+0x50>)
 800e23a:	681a      	ldr	r2, [r3, #0]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	4313      	orrs	r3, r2
 800e240:	4a0b      	ldr	r2, [pc, #44]	@ (800e270 <UTIL_SEQ_SetTask+0x50>)
 800e242:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 800e244:	4a0b      	ldr	r2, [pc, #44]	@ (800e274 <UTIL_SEQ_SetTask+0x54>)
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	431a      	orrs	r2, r3
 800e250:	4908      	ldr	r1, [pc, #32]	@ (800e274 <UTIL_SEQ_SetTask+0x54>)
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	f383 8810 	msr	PRIMASK, r3
}
 800e262:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e264:	bf00      	nop
}
 800e266:	371c      	adds	r7, #28
 800e268:	46bd      	mov	sp, r7
 800e26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26e:	4770      	bx	lr
 800e270:	200019e8 	.word	0x200019e8
 800e274:	20001a78 	.word	0x20001a78

0800e278 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e278:	b480      	push	{r7}
 800e27a:	b087      	sub	sp, #28
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e280:	f3ef 8310 	mrs	r3, PRIMASK
 800e284:	60fb      	str	r3, [r7, #12]
  return(result);
 800e286:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e288:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e28a:	b672      	cpsid	i
}
 800e28c:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	43da      	mvns	r2, r3
 800e292:	4b08      	ldr	r3, [pc, #32]	@ (800e2b4 <UTIL_SEQ_PauseTask+0x3c>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	4013      	ands	r3, r2
 800e298:	4a06      	ldr	r2, [pc, #24]	@ (800e2b4 <UTIL_SEQ_PauseTask+0x3c>)
 800e29a:	6013      	str	r3, [r2, #0]
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	f383 8810 	msr	PRIMASK, r3
}
 800e2a6:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e2a8:	bf00      	nop
}
 800e2aa:	371c      	adds	r7, #28
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b2:	4770      	bx	lr
 800e2b4:	20000030 	.word	0x20000030

0800e2b8 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b087      	sub	sp, #28
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2c0:	f3ef 8310 	mrs	r3, PRIMASK
 800e2c4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e2c6:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e2c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e2ca:	b672      	cpsid	i
}
 800e2cc:	bf00      	nop

    TaskMask |= TaskId_bm;
 800e2ce:	4b09      	ldr	r3, [pc, #36]	@ (800e2f4 <UTIL_SEQ_ResumeTask+0x3c>)
 800e2d0:	681a      	ldr	r2, [r3, #0]
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	4313      	orrs	r3, r2
 800e2d6:	4a07      	ldr	r2, [pc, #28]	@ (800e2f4 <UTIL_SEQ_ResumeTask+0x3c>)
 800e2d8:	6013      	str	r3, [r2, #0]
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2de:	693b      	ldr	r3, [r7, #16]
 800e2e0:	f383 8810 	msr	PRIMASK, r3
}
 800e2e4:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e2e6:	bf00      	nop
}
 800e2e8:	371c      	adds	r7, #28
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f0:	4770      	bx	lr
 800e2f2:	bf00      	nop
 800e2f4:	20000030 	.word	0x20000030

0800e2f8 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b087      	sub	sp, #28
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e300:	f3ef 8310 	mrs	r3, PRIMASK
 800e304:	60fb      	str	r3, [r7, #12]
  return(result);
 800e306:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e308:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e30a:	b672      	cpsid	i
}
 800e30c:	bf00      	nop

    EvtSet |= EvtId_bm;
 800e30e:	4b09      	ldr	r3, [pc, #36]	@ (800e334 <UTIL_SEQ_SetEvt+0x3c>)
 800e310:	681a      	ldr	r2, [r3, #0]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	4313      	orrs	r3, r2
 800e316:	4a07      	ldr	r2, [pc, #28]	@ (800e334 <UTIL_SEQ_SetEvt+0x3c>)
 800e318:	6013      	str	r3, [r2, #0]
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	f383 8810 	msr	PRIMASK, r3
}
 800e324:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e326:	bf00      	nop
}
 800e328:	371c      	adds	r7, #28
 800e32a:	46bd      	mov	sp, r7
 800e32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e330:	4770      	bx	lr
 800e332:	bf00      	nop
 800e334:	200019ec 	.word	0x200019ec

0800e338 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b088      	sub	sp, #32
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 800e340:	4b1f      	ldr	r3, [pc, #124]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800e346:	4b1e      	ldr	r3, [pc, #120]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e34e:	d102      	bne.n	800e356 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 800e350:	2300      	movs	r3, #0
 800e352:	61fb      	str	r3, [r7, #28]
 800e354:	e005      	b.n	800e362 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800e356:	4b1a      	ldr	r3, [pc, #104]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	2201      	movs	r2, #1
 800e35c:	fa02 f303 	lsl.w	r3, r2, r3
 800e360:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 800e362:	4b18      	ldr	r3, [pc, #96]	@ (800e3c4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 800e368:	4a16      	ldr	r2, [pc, #88]	@ (800e3c4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 800e36e:	e003      	b.n	800e378 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800e370:	6879      	ldr	r1, [r7, #4]
 800e372:	69f8      	ldr	r0, [r7, #28]
 800e374:	f000 f82a 	bl	800e3cc <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 800e378:	4b13      	ldr	r3, [pc, #76]	@ (800e3c8 <UTIL_SEQ_WaitEvt+0x90>)
 800e37a:	681a      	ldr	r2, [r3, #0]
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	4013      	ands	r3, r2
 800e380:	2b00      	cmp	r3, #0
 800e382:	d0f5      	beq.n	800e370 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 800e384:	4a0e      	ldr	r2, [pc, #56]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e386:	69bb      	ldr	r3, [r7, #24]
 800e388:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e38a:	f3ef 8310 	mrs	r3, PRIMASK
 800e38e:	60bb      	str	r3, [r7, #8]
  return(result);
 800e390:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e392:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e394:	b672      	cpsid	i
}
 800e396:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	43da      	mvns	r2, r3
 800e39c:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c8 <UTIL_SEQ_WaitEvt+0x90>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	4013      	ands	r3, r2
 800e3a2:	4a09      	ldr	r2, [pc, #36]	@ (800e3c8 <UTIL_SEQ_WaitEvt+0x90>)
 800e3a4:	6013      	str	r3, [r2, #0]
 800e3a6:	693b      	ldr	r3, [r7, #16]
 800e3a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	f383 8810 	msr	PRIMASK, r3
}
 800e3b0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 800e3b2:	4a04      	ldr	r2, [pc, #16]	@ (800e3c4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	6013      	str	r3, [r2, #0]
    return;
 800e3b8:	bf00      	nop
}
 800e3ba:	3720      	adds	r7, #32
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}
 800e3c0:	200019f4 	.word	0x200019f4
 800e3c4:	200019f0 	.word	0x200019f0
 800e3c8:	200019ec 	.word	0x200019ec

0800e3cc <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b082      	sub	sp, #8
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
 800e3d4:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	43db      	mvns	r3, r3
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f7ff fd7c 	bl	800ded8 <UTIL_SEQ_Run>
    return;
 800e3e0:	bf00      	nop
}
 800e3e2:	3708      	adds	r7, #8
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}

0800e3e8 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800e3ec:	bf00      	nop
}
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f4:	4770      	bx	lr

0800e3f6 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800e3f6:	b480      	push	{r7}
 800e3f8:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800e3fa:	bf00      	nop
}
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e402:	4770      	bx	lr

0800e404 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 800e404:	b480      	push	{r7}
 800e406:	b083      	sub	sp, #12
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800e40c:	bf00      	nop
}
 800e40e:	370c      	adds	r7, #12
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr

0800e418 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800e420:	bf00      	nop
}
 800e422:	370c      	adds	r7, #12
 800e424:	46bd      	mov	sp, r7
 800e426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42a:	4770      	bx	lr

0800e42c <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 800e42c:	b480      	push	{r7}
 800e42e:	b083      	sub	sp, #12
 800e430:	af00      	add	r7, sp, #0
 800e432:	4603      	mov	r3, r0
 800e434:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 800e436:	bf00      	nop
}
 800e438:	370c      	adds	r7, #12
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr

0800e442 <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800e442:	b480      	push	{r7}
 800e444:	b085      	sub	sp, #20
 800e446:	af00      	add	r7, sp, #0
 800e448:	6078      	str	r0, [r7, #4]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d101      	bne.n	800e458 <SEQ_BitPosition+0x16>
    return 32U;
 800e454:	2320      	movs	r3, #32
 800e456:	e003      	b.n	800e460 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	fab3 f383 	clz	r3, r3
 800e45e:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 800e460:	f1c3 031f 	rsb	r3, r3, #31
 800e464:	b2db      	uxtb	r3, r3
}
 800e466:	4618      	mov	r0, r3
 800e468:	3714      	adds	r7, #20
 800e46a:	46bd      	mov	sp, r7
 800e46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e470:	4770      	bx	lr
	...

0800e474 <std>:
 800e474:	2300      	movs	r3, #0
 800e476:	b510      	push	{r4, lr}
 800e478:	4604      	mov	r4, r0
 800e47a:	e9c0 3300 	strd	r3, r3, [r0]
 800e47e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e482:	6083      	str	r3, [r0, #8]
 800e484:	8181      	strh	r1, [r0, #12]
 800e486:	6643      	str	r3, [r0, #100]	@ 0x64
 800e488:	81c2      	strh	r2, [r0, #14]
 800e48a:	6183      	str	r3, [r0, #24]
 800e48c:	4619      	mov	r1, r3
 800e48e:	2208      	movs	r2, #8
 800e490:	305c      	adds	r0, #92	@ 0x5c
 800e492:	f000 fa23 	bl	800e8dc <memset>
 800e496:	4b0d      	ldr	r3, [pc, #52]	@ (800e4cc <std+0x58>)
 800e498:	6263      	str	r3, [r4, #36]	@ 0x24
 800e49a:	4b0d      	ldr	r3, [pc, #52]	@ (800e4d0 <std+0x5c>)
 800e49c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e49e:	4b0d      	ldr	r3, [pc, #52]	@ (800e4d4 <std+0x60>)
 800e4a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e4a2:	4b0d      	ldr	r3, [pc, #52]	@ (800e4d8 <std+0x64>)
 800e4a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800e4a6:	4b0d      	ldr	r3, [pc, #52]	@ (800e4dc <std+0x68>)
 800e4a8:	6224      	str	r4, [r4, #32]
 800e4aa:	429c      	cmp	r4, r3
 800e4ac:	d006      	beq.n	800e4bc <std+0x48>
 800e4ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e4b2:	4294      	cmp	r4, r2
 800e4b4:	d002      	beq.n	800e4bc <std+0x48>
 800e4b6:	33d0      	adds	r3, #208	@ 0xd0
 800e4b8:	429c      	cmp	r4, r3
 800e4ba:	d105      	bne.n	800e4c8 <std+0x54>
 800e4bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e4c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4c4:	f000 ba98 	b.w	800e9f8 <__retarget_lock_init_recursive>
 800e4c8:	bd10      	pop	{r4, pc}
 800e4ca:	bf00      	nop
 800e4cc:	0800e72d 	.word	0x0800e72d
 800e4d0:	0800e74f 	.word	0x0800e74f
 800e4d4:	0800e787 	.word	0x0800e787
 800e4d8:	0800e7ab 	.word	0x0800e7ab
 800e4dc:	20001a84 	.word	0x20001a84

0800e4e0 <stdio_exit_handler>:
 800e4e0:	4a02      	ldr	r2, [pc, #8]	@ (800e4ec <stdio_exit_handler+0xc>)
 800e4e2:	4903      	ldr	r1, [pc, #12]	@ (800e4f0 <stdio_exit_handler+0x10>)
 800e4e4:	4803      	ldr	r0, [pc, #12]	@ (800e4f4 <stdio_exit_handler+0x14>)
 800e4e6:	f000 b869 	b.w	800e5bc <_fwalk_sglue>
 800e4ea:	bf00      	nop
 800e4ec:	20000038 	.word	0x20000038
 800e4f0:	0800f561 	.word	0x0800f561
 800e4f4:	20000048 	.word	0x20000048

0800e4f8 <cleanup_stdio>:
 800e4f8:	6841      	ldr	r1, [r0, #4]
 800e4fa:	4b0c      	ldr	r3, [pc, #48]	@ (800e52c <cleanup_stdio+0x34>)
 800e4fc:	4299      	cmp	r1, r3
 800e4fe:	b510      	push	{r4, lr}
 800e500:	4604      	mov	r4, r0
 800e502:	d001      	beq.n	800e508 <cleanup_stdio+0x10>
 800e504:	f001 f82c 	bl	800f560 <_fflush_r>
 800e508:	68a1      	ldr	r1, [r4, #8]
 800e50a:	4b09      	ldr	r3, [pc, #36]	@ (800e530 <cleanup_stdio+0x38>)
 800e50c:	4299      	cmp	r1, r3
 800e50e:	d002      	beq.n	800e516 <cleanup_stdio+0x1e>
 800e510:	4620      	mov	r0, r4
 800e512:	f001 f825 	bl	800f560 <_fflush_r>
 800e516:	68e1      	ldr	r1, [r4, #12]
 800e518:	4b06      	ldr	r3, [pc, #24]	@ (800e534 <cleanup_stdio+0x3c>)
 800e51a:	4299      	cmp	r1, r3
 800e51c:	d004      	beq.n	800e528 <cleanup_stdio+0x30>
 800e51e:	4620      	mov	r0, r4
 800e520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e524:	f001 b81c 	b.w	800f560 <_fflush_r>
 800e528:	bd10      	pop	{r4, pc}
 800e52a:	bf00      	nop
 800e52c:	20001a84 	.word	0x20001a84
 800e530:	20001aec 	.word	0x20001aec
 800e534:	20001b54 	.word	0x20001b54

0800e538 <global_stdio_init.part.0>:
 800e538:	b510      	push	{r4, lr}
 800e53a:	4b0b      	ldr	r3, [pc, #44]	@ (800e568 <global_stdio_init.part.0+0x30>)
 800e53c:	4c0b      	ldr	r4, [pc, #44]	@ (800e56c <global_stdio_init.part.0+0x34>)
 800e53e:	4a0c      	ldr	r2, [pc, #48]	@ (800e570 <global_stdio_init.part.0+0x38>)
 800e540:	601a      	str	r2, [r3, #0]
 800e542:	4620      	mov	r0, r4
 800e544:	2200      	movs	r2, #0
 800e546:	2104      	movs	r1, #4
 800e548:	f7ff ff94 	bl	800e474 <std>
 800e54c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e550:	2201      	movs	r2, #1
 800e552:	2109      	movs	r1, #9
 800e554:	f7ff ff8e 	bl	800e474 <std>
 800e558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e55c:	2202      	movs	r2, #2
 800e55e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e562:	2112      	movs	r1, #18
 800e564:	f7ff bf86 	b.w	800e474 <std>
 800e568:	20001bbc 	.word	0x20001bbc
 800e56c:	20001a84 	.word	0x20001a84
 800e570:	0800e4e1 	.word	0x0800e4e1

0800e574 <__sfp_lock_acquire>:
 800e574:	4801      	ldr	r0, [pc, #4]	@ (800e57c <__sfp_lock_acquire+0x8>)
 800e576:	f000 ba40 	b.w	800e9fa <__retarget_lock_acquire_recursive>
 800e57a:	bf00      	nop
 800e57c:	20001bc5 	.word	0x20001bc5

0800e580 <__sfp_lock_release>:
 800e580:	4801      	ldr	r0, [pc, #4]	@ (800e588 <__sfp_lock_release+0x8>)
 800e582:	f000 ba3b 	b.w	800e9fc <__retarget_lock_release_recursive>
 800e586:	bf00      	nop
 800e588:	20001bc5 	.word	0x20001bc5

0800e58c <__sinit>:
 800e58c:	b510      	push	{r4, lr}
 800e58e:	4604      	mov	r4, r0
 800e590:	f7ff fff0 	bl	800e574 <__sfp_lock_acquire>
 800e594:	6a23      	ldr	r3, [r4, #32]
 800e596:	b11b      	cbz	r3, 800e5a0 <__sinit+0x14>
 800e598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e59c:	f7ff bff0 	b.w	800e580 <__sfp_lock_release>
 800e5a0:	4b04      	ldr	r3, [pc, #16]	@ (800e5b4 <__sinit+0x28>)
 800e5a2:	6223      	str	r3, [r4, #32]
 800e5a4:	4b04      	ldr	r3, [pc, #16]	@ (800e5b8 <__sinit+0x2c>)
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d1f5      	bne.n	800e598 <__sinit+0xc>
 800e5ac:	f7ff ffc4 	bl	800e538 <global_stdio_init.part.0>
 800e5b0:	e7f2      	b.n	800e598 <__sinit+0xc>
 800e5b2:	bf00      	nop
 800e5b4:	0800e4f9 	.word	0x0800e4f9
 800e5b8:	20001bbc 	.word	0x20001bbc

0800e5bc <_fwalk_sglue>:
 800e5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5c0:	4607      	mov	r7, r0
 800e5c2:	4688      	mov	r8, r1
 800e5c4:	4614      	mov	r4, r2
 800e5c6:	2600      	movs	r6, #0
 800e5c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e5cc:	f1b9 0901 	subs.w	r9, r9, #1
 800e5d0:	d505      	bpl.n	800e5de <_fwalk_sglue+0x22>
 800e5d2:	6824      	ldr	r4, [r4, #0]
 800e5d4:	2c00      	cmp	r4, #0
 800e5d6:	d1f7      	bne.n	800e5c8 <_fwalk_sglue+0xc>
 800e5d8:	4630      	mov	r0, r6
 800e5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5de:	89ab      	ldrh	r3, [r5, #12]
 800e5e0:	2b01      	cmp	r3, #1
 800e5e2:	d907      	bls.n	800e5f4 <_fwalk_sglue+0x38>
 800e5e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e5e8:	3301      	adds	r3, #1
 800e5ea:	d003      	beq.n	800e5f4 <_fwalk_sglue+0x38>
 800e5ec:	4629      	mov	r1, r5
 800e5ee:	4638      	mov	r0, r7
 800e5f0:	47c0      	blx	r8
 800e5f2:	4306      	orrs	r6, r0
 800e5f4:	3568      	adds	r5, #104	@ 0x68
 800e5f6:	e7e9      	b.n	800e5cc <_fwalk_sglue+0x10>

0800e5f8 <iprintf>:
 800e5f8:	b40f      	push	{r0, r1, r2, r3}
 800e5fa:	b507      	push	{r0, r1, r2, lr}
 800e5fc:	4906      	ldr	r1, [pc, #24]	@ (800e618 <iprintf+0x20>)
 800e5fe:	ab04      	add	r3, sp, #16
 800e600:	6808      	ldr	r0, [r1, #0]
 800e602:	f853 2b04 	ldr.w	r2, [r3], #4
 800e606:	6881      	ldr	r1, [r0, #8]
 800e608:	9301      	str	r3, [sp, #4]
 800e60a:	f000 fc81 	bl	800ef10 <_vfiprintf_r>
 800e60e:	b003      	add	sp, #12
 800e610:	f85d eb04 	ldr.w	lr, [sp], #4
 800e614:	b004      	add	sp, #16
 800e616:	4770      	bx	lr
 800e618:	20000044 	.word	0x20000044

0800e61c <putchar>:
 800e61c:	4b02      	ldr	r3, [pc, #8]	@ (800e628 <putchar+0xc>)
 800e61e:	4601      	mov	r1, r0
 800e620:	6818      	ldr	r0, [r3, #0]
 800e622:	6882      	ldr	r2, [r0, #8]
 800e624:	f001 b826 	b.w	800f674 <_putc_r>
 800e628:	20000044 	.word	0x20000044

0800e62c <_puts_r>:
 800e62c:	6a03      	ldr	r3, [r0, #32]
 800e62e:	b570      	push	{r4, r5, r6, lr}
 800e630:	6884      	ldr	r4, [r0, #8]
 800e632:	4605      	mov	r5, r0
 800e634:	460e      	mov	r6, r1
 800e636:	b90b      	cbnz	r3, 800e63c <_puts_r+0x10>
 800e638:	f7ff ffa8 	bl	800e58c <__sinit>
 800e63c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e63e:	07db      	lsls	r3, r3, #31
 800e640:	d405      	bmi.n	800e64e <_puts_r+0x22>
 800e642:	89a3      	ldrh	r3, [r4, #12]
 800e644:	0598      	lsls	r0, r3, #22
 800e646:	d402      	bmi.n	800e64e <_puts_r+0x22>
 800e648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e64a:	f000 f9d6 	bl	800e9fa <__retarget_lock_acquire_recursive>
 800e64e:	89a3      	ldrh	r3, [r4, #12]
 800e650:	0719      	lsls	r1, r3, #28
 800e652:	d502      	bpl.n	800e65a <_puts_r+0x2e>
 800e654:	6923      	ldr	r3, [r4, #16]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d135      	bne.n	800e6c6 <_puts_r+0x9a>
 800e65a:	4621      	mov	r1, r4
 800e65c:	4628      	mov	r0, r5
 800e65e:	f000 f8e7 	bl	800e830 <__swsetup_r>
 800e662:	b380      	cbz	r0, 800e6c6 <_puts_r+0x9a>
 800e664:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e668:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e66a:	07da      	lsls	r2, r3, #31
 800e66c:	d405      	bmi.n	800e67a <_puts_r+0x4e>
 800e66e:	89a3      	ldrh	r3, [r4, #12]
 800e670:	059b      	lsls	r3, r3, #22
 800e672:	d402      	bmi.n	800e67a <_puts_r+0x4e>
 800e674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e676:	f000 f9c1 	bl	800e9fc <__retarget_lock_release_recursive>
 800e67a:	4628      	mov	r0, r5
 800e67c:	bd70      	pop	{r4, r5, r6, pc}
 800e67e:	2b00      	cmp	r3, #0
 800e680:	da04      	bge.n	800e68c <_puts_r+0x60>
 800e682:	69a2      	ldr	r2, [r4, #24]
 800e684:	429a      	cmp	r2, r3
 800e686:	dc17      	bgt.n	800e6b8 <_puts_r+0x8c>
 800e688:	290a      	cmp	r1, #10
 800e68a:	d015      	beq.n	800e6b8 <_puts_r+0x8c>
 800e68c:	6823      	ldr	r3, [r4, #0]
 800e68e:	1c5a      	adds	r2, r3, #1
 800e690:	6022      	str	r2, [r4, #0]
 800e692:	7019      	strb	r1, [r3, #0]
 800e694:	68a3      	ldr	r3, [r4, #8]
 800e696:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e69a:	3b01      	subs	r3, #1
 800e69c:	60a3      	str	r3, [r4, #8]
 800e69e:	2900      	cmp	r1, #0
 800e6a0:	d1ed      	bne.n	800e67e <_puts_r+0x52>
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	da11      	bge.n	800e6ca <_puts_r+0x9e>
 800e6a6:	4622      	mov	r2, r4
 800e6a8:	210a      	movs	r1, #10
 800e6aa:	4628      	mov	r0, r5
 800e6ac:	f000 f881 	bl	800e7b2 <__swbuf_r>
 800e6b0:	3001      	adds	r0, #1
 800e6b2:	d0d7      	beq.n	800e664 <_puts_r+0x38>
 800e6b4:	250a      	movs	r5, #10
 800e6b6:	e7d7      	b.n	800e668 <_puts_r+0x3c>
 800e6b8:	4622      	mov	r2, r4
 800e6ba:	4628      	mov	r0, r5
 800e6bc:	f000 f879 	bl	800e7b2 <__swbuf_r>
 800e6c0:	3001      	adds	r0, #1
 800e6c2:	d1e7      	bne.n	800e694 <_puts_r+0x68>
 800e6c4:	e7ce      	b.n	800e664 <_puts_r+0x38>
 800e6c6:	3e01      	subs	r6, #1
 800e6c8:	e7e4      	b.n	800e694 <_puts_r+0x68>
 800e6ca:	6823      	ldr	r3, [r4, #0]
 800e6cc:	1c5a      	adds	r2, r3, #1
 800e6ce:	6022      	str	r2, [r4, #0]
 800e6d0:	220a      	movs	r2, #10
 800e6d2:	701a      	strb	r2, [r3, #0]
 800e6d4:	e7ee      	b.n	800e6b4 <_puts_r+0x88>
	...

0800e6d8 <puts>:
 800e6d8:	4b02      	ldr	r3, [pc, #8]	@ (800e6e4 <puts+0xc>)
 800e6da:	4601      	mov	r1, r0
 800e6dc:	6818      	ldr	r0, [r3, #0]
 800e6de:	f7ff bfa5 	b.w	800e62c <_puts_r>
 800e6e2:	bf00      	nop
 800e6e4:	20000044 	.word	0x20000044

0800e6e8 <siprintf>:
 800e6e8:	b40e      	push	{r1, r2, r3}
 800e6ea:	b510      	push	{r4, lr}
 800e6ec:	b09d      	sub	sp, #116	@ 0x74
 800e6ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e6f0:	9002      	str	r0, [sp, #8]
 800e6f2:	9006      	str	r0, [sp, #24]
 800e6f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e6f8:	480a      	ldr	r0, [pc, #40]	@ (800e724 <siprintf+0x3c>)
 800e6fa:	9107      	str	r1, [sp, #28]
 800e6fc:	9104      	str	r1, [sp, #16]
 800e6fe:	490a      	ldr	r1, [pc, #40]	@ (800e728 <siprintf+0x40>)
 800e700:	f853 2b04 	ldr.w	r2, [r3], #4
 800e704:	9105      	str	r1, [sp, #20]
 800e706:	2400      	movs	r4, #0
 800e708:	a902      	add	r1, sp, #8
 800e70a:	6800      	ldr	r0, [r0, #0]
 800e70c:	9301      	str	r3, [sp, #4]
 800e70e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e710:	f000 fad8 	bl	800ecc4 <_svfiprintf_r>
 800e714:	9b02      	ldr	r3, [sp, #8]
 800e716:	701c      	strb	r4, [r3, #0]
 800e718:	b01d      	add	sp, #116	@ 0x74
 800e71a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e71e:	b003      	add	sp, #12
 800e720:	4770      	bx	lr
 800e722:	bf00      	nop
 800e724:	20000044 	.word	0x20000044
 800e728:	ffff0208 	.word	0xffff0208

0800e72c <__sread>:
 800e72c:	b510      	push	{r4, lr}
 800e72e:	460c      	mov	r4, r1
 800e730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e734:	f000 f912 	bl	800e95c <_read_r>
 800e738:	2800      	cmp	r0, #0
 800e73a:	bfab      	itete	ge
 800e73c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e73e:	89a3      	ldrhlt	r3, [r4, #12]
 800e740:	181b      	addge	r3, r3, r0
 800e742:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e746:	bfac      	ite	ge
 800e748:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e74a:	81a3      	strhlt	r3, [r4, #12]
 800e74c:	bd10      	pop	{r4, pc}

0800e74e <__swrite>:
 800e74e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e752:	461f      	mov	r7, r3
 800e754:	898b      	ldrh	r3, [r1, #12]
 800e756:	05db      	lsls	r3, r3, #23
 800e758:	4605      	mov	r5, r0
 800e75a:	460c      	mov	r4, r1
 800e75c:	4616      	mov	r6, r2
 800e75e:	d505      	bpl.n	800e76c <__swrite+0x1e>
 800e760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e764:	2302      	movs	r3, #2
 800e766:	2200      	movs	r2, #0
 800e768:	f000 f8e6 	bl	800e938 <_lseek_r>
 800e76c:	89a3      	ldrh	r3, [r4, #12]
 800e76e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e772:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e776:	81a3      	strh	r3, [r4, #12]
 800e778:	4632      	mov	r2, r6
 800e77a:	463b      	mov	r3, r7
 800e77c:	4628      	mov	r0, r5
 800e77e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e782:	f000 b8fd 	b.w	800e980 <_write_r>

0800e786 <__sseek>:
 800e786:	b510      	push	{r4, lr}
 800e788:	460c      	mov	r4, r1
 800e78a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e78e:	f000 f8d3 	bl	800e938 <_lseek_r>
 800e792:	1c43      	adds	r3, r0, #1
 800e794:	89a3      	ldrh	r3, [r4, #12]
 800e796:	bf15      	itete	ne
 800e798:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e79a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e79e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e7a2:	81a3      	strheq	r3, [r4, #12]
 800e7a4:	bf18      	it	ne
 800e7a6:	81a3      	strhne	r3, [r4, #12]
 800e7a8:	bd10      	pop	{r4, pc}

0800e7aa <__sclose>:
 800e7aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7ae:	f000 b8b3 	b.w	800e918 <_close_r>

0800e7b2 <__swbuf_r>:
 800e7b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7b4:	460e      	mov	r6, r1
 800e7b6:	4614      	mov	r4, r2
 800e7b8:	4605      	mov	r5, r0
 800e7ba:	b118      	cbz	r0, 800e7c4 <__swbuf_r+0x12>
 800e7bc:	6a03      	ldr	r3, [r0, #32]
 800e7be:	b90b      	cbnz	r3, 800e7c4 <__swbuf_r+0x12>
 800e7c0:	f7ff fee4 	bl	800e58c <__sinit>
 800e7c4:	69a3      	ldr	r3, [r4, #24]
 800e7c6:	60a3      	str	r3, [r4, #8]
 800e7c8:	89a3      	ldrh	r3, [r4, #12]
 800e7ca:	071a      	lsls	r2, r3, #28
 800e7cc:	d501      	bpl.n	800e7d2 <__swbuf_r+0x20>
 800e7ce:	6923      	ldr	r3, [r4, #16]
 800e7d0:	b943      	cbnz	r3, 800e7e4 <__swbuf_r+0x32>
 800e7d2:	4621      	mov	r1, r4
 800e7d4:	4628      	mov	r0, r5
 800e7d6:	f000 f82b 	bl	800e830 <__swsetup_r>
 800e7da:	b118      	cbz	r0, 800e7e4 <__swbuf_r+0x32>
 800e7dc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e7e0:	4638      	mov	r0, r7
 800e7e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7e4:	6823      	ldr	r3, [r4, #0]
 800e7e6:	6922      	ldr	r2, [r4, #16]
 800e7e8:	1a98      	subs	r0, r3, r2
 800e7ea:	6963      	ldr	r3, [r4, #20]
 800e7ec:	b2f6      	uxtb	r6, r6
 800e7ee:	4283      	cmp	r3, r0
 800e7f0:	4637      	mov	r7, r6
 800e7f2:	dc05      	bgt.n	800e800 <__swbuf_r+0x4e>
 800e7f4:	4621      	mov	r1, r4
 800e7f6:	4628      	mov	r0, r5
 800e7f8:	f000 feb2 	bl	800f560 <_fflush_r>
 800e7fc:	2800      	cmp	r0, #0
 800e7fe:	d1ed      	bne.n	800e7dc <__swbuf_r+0x2a>
 800e800:	68a3      	ldr	r3, [r4, #8]
 800e802:	3b01      	subs	r3, #1
 800e804:	60a3      	str	r3, [r4, #8]
 800e806:	6823      	ldr	r3, [r4, #0]
 800e808:	1c5a      	adds	r2, r3, #1
 800e80a:	6022      	str	r2, [r4, #0]
 800e80c:	701e      	strb	r6, [r3, #0]
 800e80e:	6962      	ldr	r2, [r4, #20]
 800e810:	1c43      	adds	r3, r0, #1
 800e812:	429a      	cmp	r2, r3
 800e814:	d004      	beq.n	800e820 <__swbuf_r+0x6e>
 800e816:	89a3      	ldrh	r3, [r4, #12]
 800e818:	07db      	lsls	r3, r3, #31
 800e81a:	d5e1      	bpl.n	800e7e0 <__swbuf_r+0x2e>
 800e81c:	2e0a      	cmp	r6, #10
 800e81e:	d1df      	bne.n	800e7e0 <__swbuf_r+0x2e>
 800e820:	4621      	mov	r1, r4
 800e822:	4628      	mov	r0, r5
 800e824:	f000 fe9c 	bl	800f560 <_fflush_r>
 800e828:	2800      	cmp	r0, #0
 800e82a:	d0d9      	beq.n	800e7e0 <__swbuf_r+0x2e>
 800e82c:	e7d6      	b.n	800e7dc <__swbuf_r+0x2a>
	...

0800e830 <__swsetup_r>:
 800e830:	b538      	push	{r3, r4, r5, lr}
 800e832:	4b29      	ldr	r3, [pc, #164]	@ (800e8d8 <__swsetup_r+0xa8>)
 800e834:	4605      	mov	r5, r0
 800e836:	6818      	ldr	r0, [r3, #0]
 800e838:	460c      	mov	r4, r1
 800e83a:	b118      	cbz	r0, 800e844 <__swsetup_r+0x14>
 800e83c:	6a03      	ldr	r3, [r0, #32]
 800e83e:	b90b      	cbnz	r3, 800e844 <__swsetup_r+0x14>
 800e840:	f7ff fea4 	bl	800e58c <__sinit>
 800e844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e848:	0719      	lsls	r1, r3, #28
 800e84a:	d422      	bmi.n	800e892 <__swsetup_r+0x62>
 800e84c:	06da      	lsls	r2, r3, #27
 800e84e:	d407      	bmi.n	800e860 <__swsetup_r+0x30>
 800e850:	2209      	movs	r2, #9
 800e852:	602a      	str	r2, [r5, #0]
 800e854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e858:	81a3      	strh	r3, [r4, #12]
 800e85a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e85e:	e033      	b.n	800e8c8 <__swsetup_r+0x98>
 800e860:	0758      	lsls	r0, r3, #29
 800e862:	d512      	bpl.n	800e88a <__swsetup_r+0x5a>
 800e864:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e866:	b141      	cbz	r1, 800e87a <__swsetup_r+0x4a>
 800e868:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e86c:	4299      	cmp	r1, r3
 800e86e:	d002      	beq.n	800e876 <__swsetup_r+0x46>
 800e870:	4628      	mov	r0, r5
 800e872:	f000 f8d3 	bl	800ea1c <_free_r>
 800e876:	2300      	movs	r3, #0
 800e878:	6363      	str	r3, [r4, #52]	@ 0x34
 800e87a:	89a3      	ldrh	r3, [r4, #12]
 800e87c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e880:	81a3      	strh	r3, [r4, #12]
 800e882:	2300      	movs	r3, #0
 800e884:	6063      	str	r3, [r4, #4]
 800e886:	6923      	ldr	r3, [r4, #16]
 800e888:	6023      	str	r3, [r4, #0]
 800e88a:	89a3      	ldrh	r3, [r4, #12]
 800e88c:	f043 0308 	orr.w	r3, r3, #8
 800e890:	81a3      	strh	r3, [r4, #12]
 800e892:	6923      	ldr	r3, [r4, #16]
 800e894:	b94b      	cbnz	r3, 800e8aa <__swsetup_r+0x7a>
 800e896:	89a3      	ldrh	r3, [r4, #12]
 800e898:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e89c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8a0:	d003      	beq.n	800e8aa <__swsetup_r+0x7a>
 800e8a2:	4621      	mov	r1, r4
 800e8a4:	4628      	mov	r0, r5
 800e8a6:	f000 fea9 	bl	800f5fc <__smakebuf_r>
 800e8aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8ae:	f013 0201 	ands.w	r2, r3, #1
 800e8b2:	d00a      	beq.n	800e8ca <__swsetup_r+0x9a>
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	60a2      	str	r2, [r4, #8]
 800e8b8:	6962      	ldr	r2, [r4, #20]
 800e8ba:	4252      	negs	r2, r2
 800e8bc:	61a2      	str	r2, [r4, #24]
 800e8be:	6922      	ldr	r2, [r4, #16]
 800e8c0:	b942      	cbnz	r2, 800e8d4 <__swsetup_r+0xa4>
 800e8c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e8c6:	d1c5      	bne.n	800e854 <__swsetup_r+0x24>
 800e8c8:	bd38      	pop	{r3, r4, r5, pc}
 800e8ca:	0799      	lsls	r1, r3, #30
 800e8cc:	bf58      	it	pl
 800e8ce:	6962      	ldrpl	r2, [r4, #20]
 800e8d0:	60a2      	str	r2, [r4, #8]
 800e8d2:	e7f4      	b.n	800e8be <__swsetup_r+0x8e>
 800e8d4:	2000      	movs	r0, #0
 800e8d6:	e7f7      	b.n	800e8c8 <__swsetup_r+0x98>
 800e8d8:	20000044 	.word	0x20000044

0800e8dc <memset>:
 800e8dc:	4402      	add	r2, r0
 800e8de:	4603      	mov	r3, r0
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d100      	bne.n	800e8e6 <memset+0xa>
 800e8e4:	4770      	bx	lr
 800e8e6:	f803 1b01 	strb.w	r1, [r3], #1
 800e8ea:	e7f9      	b.n	800e8e0 <memset+0x4>

0800e8ec <strrchr>:
 800e8ec:	b538      	push	{r3, r4, r5, lr}
 800e8ee:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	d10e      	bne.n	800e914 <strrchr+0x28>
 800e8f6:	4621      	mov	r1, r4
 800e8f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8fc:	f000 bf08 	b.w	800f710 <strchr>
 800e900:	1c43      	adds	r3, r0, #1
 800e902:	4605      	mov	r5, r0
 800e904:	4621      	mov	r1, r4
 800e906:	4618      	mov	r0, r3
 800e908:	f000 ff02 	bl	800f710 <strchr>
 800e90c:	2800      	cmp	r0, #0
 800e90e:	d1f7      	bne.n	800e900 <strrchr+0x14>
 800e910:	4628      	mov	r0, r5
 800e912:	bd38      	pop	{r3, r4, r5, pc}
 800e914:	2500      	movs	r5, #0
 800e916:	e7f5      	b.n	800e904 <strrchr+0x18>

0800e918 <_close_r>:
 800e918:	b538      	push	{r3, r4, r5, lr}
 800e91a:	4d06      	ldr	r5, [pc, #24]	@ (800e934 <_close_r+0x1c>)
 800e91c:	2300      	movs	r3, #0
 800e91e:	4604      	mov	r4, r0
 800e920:	4608      	mov	r0, r1
 800e922:	602b      	str	r3, [r5, #0]
 800e924:	f7f4 fa0d 	bl	8002d42 <_close>
 800e928:	1c43      	adds	r3, r0, #1
 800e92a:	d102      	bne.n	800e932 <_close_r+0x1a>
 800e92c:	682b      	ldr	r3, [r5, #0]
 800e92e:	b103      	cbz	r3, 800e932 <_close_r+0x1a>
 800e930:	6023      	str	r3, [r4, #0]
 800e932:	bd38      	pop	{r3, r4, r5, pc}
 800e934:	20001bc0 	.word	0x20001bc0

0800e938 <_lseek_r>:
 800e938:	b538      	push	{r3, r4, r5, lr}
 800e93a:	4d07      	ldr	r5, [pc, #28]	@ (800e958 <_lseek_r+0x20>)
 800e93c:	4604      	mov	r4, r0
 800e93e:	4608      	mov	r0, r1
 800e940:	4611      	mov	r1, r2
 800e942:	2200      	movs	r2, #0
 800e944:	602a      	str	r2, [r5, #0]
 800e946:	461a      	mov	r2, r3
 800e948:	f7f4 fa22 	bl	8002d90 <_lseek>
 800e94c:	1c43      	adds	r3, r0, #1
 800e94e:	d102      	bne.n	800e956 <_lseek_r+0x1e>
 800e950:	682b      	ldr	r3, [r5, #0]
 800e952:	b103      	cbz	r3, 800e956 <_lseek_r+0x1e>
 800e954:	6023      	str	r3, [r4, #0]
 800e956:	bd38      	pop	{r3, r4, r5, pc}
 800e958:	20001bc0 	.word	0x20001bc0

0800e95c <_read_r>:
 800e95c:	b538      	push	{r3, r4, r5, lr}
 800e95e:	4d07      	ldr	r5, [pc, #28]	@ (800e97c <_read_r+0x20>)
 800e960:	4604      	mov	r4, r0
 800e962:	4608      	mov	r0, r1
 800e964:	4611      	mov	r1, r2
 800e966:	2200      	movs	r2, #0
 800e968:	602a      	str	r2, [r5, #0]
 800e96a:	461a      	mov	r2, r3
 800e96c:	f7f4 f9cc 	bl	8002d08 <_read>
 800e970:	1c43      	adds	r3, r0, #1
 800e972:	d102      	bne.n	800e97a <_read_r+0x1e>
 800e974:	682b      	ldr	r3, [r5, #0]
 800e976:	b103      	cbz	r3, 800e97a <_read_r+0x1e>
 800e978:	6023      	str	r3, [r4, #0]
 800e97a:	bd38      	pop	{r3, r4, r5, pc}
 800e97c:	20001bc0 	.word	0x20001bc0

0800e980 <_write_r>:
 800e980:	b538      	push	{r3, r4, r5, lr}
 800e982:	4d07      	ldr	r5, [pc, #28]	@ (800e9a0 <_write_r+0x20>)
 800e984:	4604      	mov	r4, r0
 800e986:	4608      	mov	r0, r1
 800e988:	4611      	mov	r1, r2
 800e98a:	2200      	movs	r2, #0
 800e98c:	602a      	str	r2, [r5, #0]
 800e98e:	461a      	mov	r2, r3
 800e990:	f7fc f95e 	bl	800ac50 <_write>
 800e994:	1c43      	adds	r3, r0, #1
 800e996:	d102      	bne.n	800e99e <_write_r+0x1e>
 800e998:	682b      	ldr	r3, [r5, #0]
 800e99a:	b103      	cbz	r3, 800e99e <_write_r+0x1e>
 800e99c:	6023      	str	r3, [r4, #0]
 800e99e:	bd38      	pop	{r3, r4, r5, pc}
 800e9a0:	20001bc0 	.word	0x20001bc0

0800e9a4 <__errno>:
 800e9a4:	4b01      	ldr	r3, [pc, #4]	@ (800e9ac <__errno+0x8>)
 800e9a6:	6818      	ldr	r0, [r3, #0]
 800e9a8:	4770      	bx	lr
 800e9aa:	bf00      	nop
 800e9ac:	20000044 	.word	0x20000044

0800e9b0 <__libc_init_array>:
 800e9b0:	b570      	push	{r4, r5, r6, lr}
 800e9b2:	4d0d      	ldr	r5, [pc, #52]	@ (800e9e8 <__libc_init_array+0x38>)
 800e9b4:	4c0d      	ldr	r4, [pc, #52]	@ (800e9ec <__libc_init_array+0x3c>)
 800e9b6:	1b64      	subs	r4, r4, r5
 800e9b8:	10a4      	asrs	r4, r4, #2
 800e9ba:	2600      	movs	r6, #0
 800e9bc:	42a6      	cmp	r6, r4
 800e9be:	d109      	bne.n	800e9d4 <__libc_init_array+0x24>
 800e9c0:	4d0b      	ldr	r5, [pc, #44]	@ (800e9f0 <__libc_init_array+0x40>)
 800e9c2:	4c0c      	ldr	r4, [pc, #48]	@ (800e9f4 <__libc_init_array+0x44>)
 800e9c4:	f000 ff1a 	bl	800f7fc <_init>
 800e9c8:	1b64      	subs	r4, r4, r5
 800e9ca:	10a4      	asrs	r4, r4, #2
 800e9cc:	2600      	movs	r6, #0
 800e9ce:	42a6      	cmp	r6, r4
 800e9d0:	d105      	bne.n	800e9de <__libc_init_array+0x2e>
 800e9d2:	bd70      	pop	{r4, r5, r6, pc}
 800e9d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9d8:	4798      	blx	r3
 800e9da:	3601      	adds	r6, #1
 800e9dc:	e7ee      	b.n	800e9bc <__libc_init_array+0xc>
 800e9de:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9e2:	4798      	blx	r3
 800e9e4:	3601      	adds	r6, #1
 800e9e6:	e7f2      	b.n	800e9ce <__libc_init_array+0x1e>
 800e9e8:	080115b4 	.word	0x080115b4
 800e9ec:	080115b4 	.word	0x080115b4
 800e9f0:	080115b4 	.word	0x080115b4
 800e9f4:	080115b8 	.word	0x080115b8

0800e9f8 <__retarget_lock_init_recursive>:
 800e9f8:	4770      	bx	lr

0800e9fa <__retarget_lock_acquire_recursive>:
 800e9fa:	4770      	bx	lr

0800e9fc <__retarget_lock_release_recursive>:
 800e9fc:	4770      	bx	lr

0800e9fe <memcpy>:
 800e9fe:	440a      	add	r2, r1
 800ea00:	4291      	cmp	r1, r2
 800ea02:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ea06:	d100      	bne.n	800ea0a <memcpy+0xc>
 800ea08:	4770      	bx	lr
 800ea0a:	b510      	push	{r4, lr}
 800ea0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea10:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea14:	4291      	cmp	r1, r2
 800ea16:	d1f9      	bne.n	800ea0c <memcpy+0xe>
 800ea18:	bd10      	pop	{r4, pc}
	...

0800ea1c <_free_r>:
 800ea1c:	b538      	push	{r3, r4, r5, lr}
 800ea1e:	4605      	mov	r5, r0
 800ea20:	2900      	cmp	r1, #0
 800ea22:	d041      	beq.n	800eaa8 <_free_r+0x8c>
 800ea24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea28:	1f0c      	subs	r4, r1, #4
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	bfb8      	it	lt
 800ea2e:	18e4      	addlt	r4, r4, r3
 800ea30:	f000 f8e0 	bl	800ebf4 <__malloc_lock>
 800ea34:	4a1d      	ldr	r2, [pc, #116]	@ (800eaac <_free_r+0x90>)
 800ea36:	6813      	ldr	r3, [r2, #0]
 800ea38:	b933      	cbnz	r3, 800ea48 <_free_r+0x2c>
 800ea3a:	6063      	str	r3, [r4, #4]
 800ea3c:	6014      	str	r4, [r2, #0]
 800ea3e:	4628      	mov	r0, r5
 800ea40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea44:	f000 b8dc 	b.w	800ec00 <__malloc_unlock>
 800ea48:	42a3      	cmp	r3, r4
 800ea4a:	d908      	bls.n	800ea5e <_free_r+0x42>
 800ea4c:	6820      	ldr	r0, [r4, #0]
 800ea4e:	1821      	adds	r1, r4, r0
 800ea50:	428b      	cmp	r3, r1
 800ea52:	bf01      	itttt	eq
 800ea54:	6819      	ldreq	r1, [r3, #0]
 800ea56:	685b      	ldreq	r3, [r3, #4]
 800ea58:	1809      	addeq	r1, r1, r0
 800ea5a:	6021      	streq	r1, [r4, #0]
 800ea5c:	e7ed      	b.n	800ea3a <_free_r+0x1e>
 800ea5e:	461a      	mov	r2, r3
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	b10b      	cbz	r3, 800ea68 <_free_r+0x4c>
 800ea64:	42a3      	cmp	r3, r4
 800ea66:	d9fa      	bls.n	800ea5e <_free_r+0x42>
 800ea68:	6811      	ldr	r1, [r2, #0]
 800ea6a:	1850      	adds	r0, r2, r1
 800ea6c:	42a0      	cmp	r0, r4
 800ea6e:	d10b      	bne.n	800ea88 <_free_r+0x6c>
 800ea70:	6820      	ldr	r0, [r4, #0]
 800ea72:	4401      	add	r1, r0
 800ea74:	1850      	adds	r0, r2, r1
 800ea76:	4283      	cmp	r3, r0
 800ea78:	6011      	str	r1, [r2, #0]
 800ea7a:	d1e0      	bne.n	800ea3e <_free_r+0x22>
 800ea7c:	6818      	ldr	r0, [r3, #0]
 800ea7e:	685b      	ldr	r3, [r3, #4]
 800ea80:	6053      	str	r3, [r2, #4]
 800ea82:	4408      	add	r0, r1
 800ea84:	6010      	str	r0, [r2, #0]
 800ea86:	e7da      	b.n	800ea3e <_free_r+0x22>
 800ea88:	d902      	bls.n	800ea90 <_free_r+0x74>
 800ea8a:	230c      	movs	r3, #12
 800ea8c:	602b      	str	r3, [r5, #0]
 800ea8e:	e7d6      	b.n	800ea3e <_free_r+0x22>
 800ea90:	6820      	ldr	r0, [r4, #0]
 800ea92:	1821      	adds	r1, r4, r0
 800ea94:	428b      	cmp	r3, r1
 800ea96:	bf04      	itt	eq
 800ea98:	6819      	ldreq	r1, [r3, #0]
 800ea9a:	685b      	ldreq	r3, [r3, #4]
 800ea9c:	6063      	str	r3, [r4, #4]
 800ea9e:	bf04      	itt	eq
 800eaa0:	1809      	addeq	r1, r1, r0
 800eaa2:	6021      	streq	r1, [r4, #0]
 800eaa4:	6054      	str	r4, [r2, #4]
 800eaa6:	e7ca      	b.n	800ea3e <_free_r+0x22>
 800eaa8:	bd38      	pop	{r3, r4, r5, pc}
 800eaaa:	bf00      	nop
 800eaac:	20001bcc 	.word	0x20001bcc

0800eab0 <sbrk_aligned>:
 800eab0:	b570      	push	{r4, r5, r6, lr}
 800eab2:	4e0f      	ldr	r6, [pc, #60]	@ (800eaf0 <sbrk_aligned+0x40>)
 800eab4:	460c      	mov	r4, r1
 800eab6:	6831      	ldr	r1, [r6, #0]
 800eab8:	4605      	mov	r5, r0
 800eaba:	b911      	cbnz	r1, 800eac2 <sbrk_aligned+0x12>
 800eabc:	f000 fe58 	bl	800f770 <_sbrk_r>
 800eac0:	6030      	str	r0, [r6, #0]
 800eac2:	4621      	mov	r1, r4
 800eac4:	4628      	mov	r0, r5
 800eac6:	f000 fe53 	bl	800f770 <_sbrk_r>
 800eaca:	1c43      	adds	r3, r0, #1
 800eacc:	d103      	bne.n	800ead6 <sbrk_aligned+0x26>
 800eace:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ead2:	4620      	mov	r0, r4
 800ead4:	bd70      	pop	{r4, r5, r6, pc}
 800ead6:	1cc4      	adds	r4, r0, #3
 800ead8:	f024 0403 	bic.w	r4, r4, #3
 800eadc:	42a0      	cmp	r0, r4
 800eade:	d0f8      	beq.n	800ead2 <sbrk_aligned+0x22>
 800eae0:	1a21      	subs	r1, r4, r0
 800eae2:	4628      	mov	r0, r5
 800eae4:	f000 fe44 	bl	800f770 <_sbrk_r>
 800eae8:	3001      	adds	r0, #1
 800eaea:	d1f2      	bne.n	800ead2 <sbrk_aligned+0x22>
 800eaec:	e7ef      	b.n	800eace <sbrk_aligned+0x1e>
 800eaee:	bf00      	nop
 800eaf0:	20001bc8 	.word	0x20001bc8

0800eaf4 <_malloc_r>:
 800eaf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eaf8:	1ccd      	adds	r5, r1, #3
 800eafa:	f025 0503 	bic.w	r5, r5, #3
 800eafe:	3508      	adds	r5, #8
 800eb00:	2d0c      	cmp	r5, #12
 800eb02:	bf38      	it	cc
 800eb04:	250c      	movcc	r5, #12
 800eb06:	2d00      	cmp	r5, #0
 800eb08:	4606      	mov	r6, r0
 800eb0a:	db01      	blt.n	800eb10 <_malloc_r+0x1c>
 800eb0c:	42a9      	cmp	r1, r5
 800eb0e:	d904      	bls.n	800eb1a <_malloc_r+0x26>
 800eb10:	230c      	movs	r3, #12
 800eb12:	6033      	str	r3, [r6, #0]
 800eb14:	2000      	movs	r0, #0
 800eb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ebf0 <_malloc_r+0xfc>
 800eb1e:	f000 f869 	bl	800ebf4 <__malloc_lock>
 800eb22:	f8d8 3000 	ldr.w	r3, [r8]
 800eb26:	461c      	mov	r4, r3
 800eb28:	bb44      	cbnz	r4, 800eb7c <_malloc_r+0x88>
 800eb2a:	4629      	mov	r1, r5
 800eb2c:	4630      	mov	r0, r6
 800eb2e:	f7ff ffbf 	bl	800eab0 <sbrk_aligned>
 800eb32:	1c43      	adds	r3, r0, #1
 800eb34:	4604      	mov	r4, r0
 800eb36:	d158      	bne.n	800ebea <_malloc_r+0xf6>
 800eb38:	f8d8 4000 	ldr.w	r4, [r8]
 800eb3c:	4627      	mov	r7, r4
 800eb3e:	2f00      	cmp	r7, #0
 800eb40:	d143      	bne.n	800ebca <_malloc_r+0xd6>
 800eb42:	2c00      	cmp	r4, #0
 800eb44:	d04b      	beq.n	800ebde <_malloc_r+0xea>
 800eb46:	6823      	ldr	r3, [r4, #0]
 800eb48:	4639      	mov	r1, r7
 800eb4a:	4630      	mov	r0, r6
 800eb4c:	eb04 0903 	add.w	r9, r4, r3
 800eb50:	f000 fe0e 	bl	800f770 <_sbrk_r>
 800eb54:	4581      	cmp	r9, r0
 800eb56:	d142      	bne.n	800ebde <_malloc_r+0xea>
 800eb58:	6821      	ldr	r1, [r4, #0]
 800eb5a:	1a6d      	subs	r5, r5, r1
 800eb5c:	4629      	mov	r1, r5
 800eb5e:	4630      	mov	r0, r6
 800eb60:	f7ff ffa6 	bl	800eab0 <sbrk_aligned>
 800eb64:	3001      	adds	r0, #1
 800eb66:	d03a      	beq.n	800ebde <_malloc_r+0xea>
 800eb68:	6823      	ldr	r3, [r4, #0]
 800eb6a:	442b      	add	r3, r5
 800eb6c:	6023      	str	r3, [r4, #0]
 800eb6e:	f8d8 3000 	ldr.w	r3, [r8]
 800eb72:	685a      	ldr	r2, [r3, #4]
 800eb74:	bb62      	cbnz	r2, 800ebd0 <_malloc_r+0xdc>
 800eb76:	f8c8 7000 	str.w	r7, [r8]
 800eb7a:	e00f      	b.n	800eb9c <_malloc_r+0xa8>
 800eb7c:	6822      	ldr	r2, [r4, #0]
 800eb7e:	1b52      	subs	r2, r2, r5
 800eb80:	d420      	bmi.n	800ebc4 <_malloc_r+0xd0>
 800eb82:	2a0b      	cmp	r2, #11
 800eb84:	d917      	bls.n	800ebb6 <_malloc_r+0xc2>
 800eb86:	1961      	adds	r1, r4, r5
 800eb88:	42a3      	cmp	r3, r4
 800eb8a:	6025      	str	r5, [r4, #0]
 800eb8c:	bf18      	it	ne
 800eb8e:	6059      	strne	r1, [r3, #4]
 800eb90:	6863      	ldr	r3, [r4, #4]
 800eb92:	bf08      	it	eq
 800eb94:	f8c8 1000 	streq.w	r1, [r8]
 800eb98:	5162      	str	r2, [r4, r5]
 800eb9a:	604b      	str	r3, [r1, #4]
 800eb9c:	4630      	mov	r0, r6
 800eb9e:	f000 f82f 	bl	800ec00 <__malloc_unlock>
 800eba2:	f104 000b 	add.w	r0, r4, #11
 800eba6:	1d23      	adds	r3, r4, #4
 800eba8:	f020 0007 	bic.w	r0, r0, #7
 800ebac:	1ac2      	subs	r2, r0, r3
 800ebae:	bf1c      	itt	ne
 800ebb0:	1a1b      	subne	r3, r3, r0
 800ebb2:	50a3      	strne	r3, [r4, r2]
 800ebb4:	e7af      	b.n	800eb16 <_malloc_r+0x22>
 800ebb6:	6862      	ldr	r2, [r4, #4]
 800ebb8:	42a3      	cmp	r3, r4
 800ebba:	bf0c      	ite	eq
 800ebbc:	f8c8 2000 	streq.w	r2, [r8]
 800ebc0:	605a      	strne	r2, [r3, #4]
 800ebc2:	e7eb      	b.n	800eb9c <_malloc_r+0xa8>
 800ebc4:	4623      	mov	r3, r4
 800ebc6:	6864      	ldr	r4, [r4, #4]
 800ebc8:	e7ae      	b.n	800eb28 <_malloc_r+0x34>
 800ebca:	463c      	mov	r4, r7
 800ebcc:	687f      	ldr	r7, [r7, #4]
 800ebce:	e7b6      	b.n	800eb3e <_malloc_r+0x4a>
 800ebd0:	461a      	mov	r2, r3
 800ebd2:	685b      	ldr	r3, [r3, #4]
 800ebd4:	42a3      	cmp	r3, r4
 800ebd6:	d1fb      	bne.n	800ebd0 <_malloc_r+0xdc>
 800ebd8:	2300      	movs	r3, #0
 800ebda:	6053      	str	r3, [r2, #4]
 800ebdc:	e7de      	b.n	800eb9c <_malloc_r+0xa8>
 800ebde:	230c      	movs	r3, #12
 800ebe0:	6033      	str	r3, [r6, #0]
 800ebe2:	4630      	mov	r0, r6
 800ebe4:	f000 f80c 	bl	800ec00 <__malloc_unlock>
 800ebe8:	e794      	b.n	800eb14 <_malloc_r+0x20>
 800ebea:	6005      	str	r5, [r0, #0]
 800ebec:	e7d6      	b.n	800eb9c <_malloc_r+0xa8>
 800ebee:	bf00      	nop
 800ebf0:	20001bcc 	.word	0x20001bcc

0800ebf4 <__malloc_lock>:
 800ebf4:	4801      	ldr	r0, [pc, #4]	@ (800ebfc <__malloc_lock+0x8>)
 800ebf6:	f7ff bf00 	b.w	800e9fa <__retarget_lock_acquire_recursive>
 800ebfa:	bf00      	nop
 800ebfc:	20001bc4 	.word	0x20001bc4

0800ec00 <__malloc_unlock>:
 800ec00:	4801      	ldr	r0, [pc, #4]	@ (800ec08 <__malloc_unlock+0x8>)
 800ec02:	f7ff befb 	b.w	800e9fc <__retarget_lock_release_recursive>
 800ec06:	bf00      	nop
 800ec08:	20001bc4 	.word	0x20001bc4

0800ec0c <__ssputs_r>:
 800ec0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec10:	688e      	ldr	r6, [r1, #8]
 800ec12:	461f      	mov	r7, r3
 800ec14:	42be      	cmp	r6, r7
 800ec16:	680b      	ldr	r3, [r1, #0]
 800ec18:	4682      	mov	sl, r0
 800ec1a:	460c      	mov	r4, r1
 800ec1c:	4690      	mov	r8, r2
 800ec1e:	d82d      	bhi.n	800ec7c <__ssputs_r+0x70>
 800ec20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ec28:	d026      	beq.n	800ec78 <__ssputs_r+0x6c>
 800ec2a:	6965      	ldr	r5, [r4, #20]
 800ec2c:	6909      	ldr	r1, [r1, #16]
 800ec2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec32:	eba3 0901 	sub.w	r9, r3, r1
 800ec36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec3a:	1c7b      	adds	r3, r7, #1
 800ec3c:	444b      	add	r3, r9
 800ec3e:	106d      	asrs	r5, r5, #1
 800ec40:	429d      	cmp	r5, r3
 800ec42:	bf38      	it	cc
 800ec44:	461d      	movcc	r5, r3
 800ec46:	0553      	lsls	r3, r2, #21
 800ec48:	d527      	bpl.n	800ec9a <__ssputs_r+0x8e>
 800ec4a:	4629      	mov	r1, r5
 800ec4c:	f7ff ff52 	bl	800eaf4 <_malloc_r>
 800ec50:	4606      	mov	r6, r0
 800ec52:	b360      	cbz	r0, 800ecae <__ssputs_r+0xa2>
 800ec54:	6921      	ldr	r1, [r4, #16]
 800ec56:	464a      	mov	r2, r9
 800ec58:	f7ff fed1 	bl	800e9fe <memcpy>
 800ec5c:	89a3      	ldrh	r3, [r4, #12]
 800ec5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ec62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec66:	81a3      	strh	r3, [r4, #12]
 800ec68:	6126      	str	r6, [r4, #16]
 800ec6a:	6165      	str	r5, [r4, #20]
 800ec6c:	444e      	add	r6, r9
 800ec6e:	eba5 0509 	sub.w	r5, r5, r9
 800ec72:	6026      	str	r6, [r4, #0]
 800ec74:	60a5      	str	r5, [r4, #8]
 800ec76:	463e      	mov	r6, r7
 800ec78:	42be      	cmp	r6, r7
 800ec7a:	d900      	bls.n	800ec7e <__ssputs_r+0x72>
 800ec7c:	463e      	mov	r6, r7
 800ec7e:	6820      	ldr	r0, [r4, #0]
 800ec80:	4632      	mov	r2, r6
 800ec82:	4641      	mov	r1, r8
 800ec84:	f000 fd2a 	bl	800f6dc <memmove>
 800ec88:	68a3      	ldr	r3, [r4, #8]
 800ec8a:	1b9b      	subs	r3, r3, r6
 800ec8c:	60a3      	str	r3, [r4, #8]
 800ec8e:	6823      	ldr	r3, [r4, #0]
 800ec90:	4433      	add	r3, r6
 800ec92:	6023      	str	r3, [r4, #0]
 800ec94:	2000      	movs	r0, #0
 800ec96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec9a:	462a      	mov	r2, r5
 800ec9c:	f000 fd78 	bl	800f790 <_realloc_r>
 800eca0:	4606      	mov	r6, r0
 800eca2:	2800      	cmp	r0, #0
 800eca4:	d1e0      	bne.n	800ec68 <__ssputs_r+0x5c>
 800eca6:	6921      	ldr	r1, [r4, #16]
 800eca8:	4650      	mov	r0, sl
 800ecaa:	f7ff feb7 	bl	800ea1c <_free_r>
 800ecae:	230c      	movs	r3, #12
 800ecb0:	f8ca 3000 	str.w	r3, [sl]
 800ecb4:	89a3      	ldrh	r3, [r4, #12]
 800ecb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecba:	81a3      	strh	r3, [r4, #12]
 800ecbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecc0:	e7e9      	b.n	800ec96 <__ssputs_r+0x8a>
	...

0800ecc4 <_svfiprintf_r>:
 800ecc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecc8:	4698      	mov	r8, r3
 800ecca:	898b      	ldrh	r3, [r1, #12]
 800eccc:	061b      	lsls	r3, r3, #24
 800ecce:	b09d      	sub	sp, #116	@ 0x74
 800ecd0:	4607      	mov	r7, r0
 800ecd2:	460d      	mov	r5, r1
 800ecd4:	4614      	mov	r4, r2
 800ecd6:	d510      	bpl.n	800ecfa <_svfiprintf_r+0x36>
 800ecd8:	690b      	ldr	r3, [r1, #16]
 800ecda:	b973      	cbnz	r3, 800ecfa <_svfiprintf_r+0x36>
 800ecdc:	2140      	movs	r1, #64	@ 0x40
 800ecde:	f7ff ff09 	bl	800eaf4 <_malloc_r>
 800ece2:	6028      	str	r0, [r5, #0]
 800ece4:	6128      	str	r0, [r5, #16]
 800ece6:	b930      	cbnz	r0, 800ecf6 <_svfiprintf_r+0x32>
 800ece8:	230c      	movs	r3, #12
 800ecea:	603b      	str	r3, [r7, #0]
 800ecec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecf0:	b01d      	add	sp, #116	@ 0x74
 800ecf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecf6:	2340      	movs	r3, #64	@ 0x40
 800ecf8:	616b      	str	r3, [r5, #20]
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecfe:	2320      	movs	r3, #32
 800ed00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed04:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed08:	2330      	movs	r3, #48	@ 0x30
 800ed0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eea8 <_svfiprintf_r+0x1e4>
 800ed0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed12:	f04f 0901 	mov.w	r9, #1
 800ed16:	4623      	mov	r3, r4
 800ed18:	469a      	mov	sl, r3
 800ed1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed1e:	b10a      	cbz	r2, 800ed24 <_svfiprintf_r+0x60>
 800ed20:	2a25      	cmp	r2, #37	@ 0x25
 800ed22:	d1f9      	bne.n	800ed18 <_svfiprintf_r+0x54>
 800ed24:	ebba 0b04 	subs.w	fp, sl, r4
 800ed28:	d00b      	beq.n	800ed42 <_svfiprintf_r+0x7e>
 800ed2a:	465b      	mov	r3, fp
 800ed2c:	4622      	mov	r2, r4
 800ed2e:	4629      	mov	r1, r5
 800ed30:	4638      	mov	r0, r7
 800ed32:	f7ff ff6b 	bl	800ec0c <__ssputs_r>
 800ed36:	3001      	adds	r0, #1
 800ed38:	f000 80a7 	beq.w	800ee8a <_svfiprintf_r+0x1c6>
 800ed3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed3e:	445a      	add	r2, fp
 800ed40:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed42:	f89a 3000 	ldrb.w	r3, [sl]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	f000 809f 	beq.w	800ee8a <_svfiprintf_r+0x1c6>
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ed52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed56:	f10a 0a01 	add.w	sl, sl, #1
 800ed5a:	9304      	str	r3, [sp, #16]
 800ed5c:	9307      	str	r3, [sp, #28]
 800ed5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed62:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed64:	4654      	mov	r4, sl
 800ed66:	2205      	movs	r2, #5
 800ed68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed6c:	484e      	ldr	r0, [pc, #312]	@ (800eea8 <_svfiprintf_r+0x1e4>)
 800ed6e:	f7f1 fa0f 	bl	8000190 <memchr>
 800ed72:	9a04      	ldr	r2, [sp, #16]
 800ed74:	b9d8      	cbnz	r0, 800edae <_svfiprintf_r+0xea>
 800ed76:	06d0      	lsls	r0, r2, #27
 800ed78:	bf44      	itt	mi
 800ed7a:	2320      	movmi	r3, #32
 800ed7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed80:	0711      	lsls	r1, r2, #28
 800ed82:	bf44      	itt	mi
 800ed84:	232b      	movmi	r3, #43	@ 0x2b
 800ed86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed90:	d015      	beq.n	800edbe <_svfiprintf_r+0xfa>
 800ed92:	9a07      	ldr	r2, [sp, #28]
 800ed94:	4654      	mov	r4, sl
 800ed96:	2000      	movs	r0, #0
 800ed98:	f04f 0c0a 	mov.w	ip, #10
 800ed9c:	4621      	mov	r1, r4
 800ed9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eda2:	3b30      	subs	r3, #48	@ 0x30
 800eda4:	2b09      	cmp	r3, #9
 800eda6:	d94b      	bls.n	800ee40 <_svfiprintf_r+0x17c>
 800eda8:	b1b0      	cbz	r0, 800edd8 <_svfiprintf_r+0x114>
 800edaa:	9207      	str	r2, [sp, #28]
 800edac:	e014      	b.n	800edd8 <_svfiprintf_r+0x114>
 800edae:	eba0 0308 	sub.w	r3, r0, r8
 800edb2:	fa09 f303 	lsl.w	r3, r9, r3
 800edb6:	4313      	orrs	r3, r2
 800edb8:	9304      	str	r3, [sp, #16]
 800edba:	46a2      	mov	sl, r4
 800edbc:	e7d2      	b.n	800ed64 <_svfiprintf_r+0xa0>
 800edbe:	9b03      	ldr	r3, [sp, #12]
 800edc0:	1d19      	adds	r1, r3, #4
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	9103      	str	r1, [sp, #12]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	bfbb      	ittet	lt
 800edca:	425b      	neglt	r3, r3
 800edcc:	f042 0202 	orrlt.w	r2, r2, #2
 800edd0:	9307      	strge	r3, [sp, #28]
 800edd2:	9307      	strlt	r3, [sp, #28]
 800edd4:	bfb8      	it	lt
 800edd6:	9204      	strlt	r2, [sp, #16]
 800edd8:	7823      	ldrb	r3, [r4, #0]
 800edda:	2b2e      	cmp	r3, #46	@ 0x2e
 800eddc:	d10a      	bne.n	800edf4 <_svfiprintf_r+0x130>
 800edde:	7863      	ldrb	r3, [r4, #1]
 800ede0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ede2:	d132      	bne.n	800ee4a <_svfiprintf_r+0x186>
 800ede4:	9b03      	ldr	r3, [sp, #12]
 800ede6:	1d1a      	adds	r2, r3, #4
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	9203      	str	r2, [sp, #12]
 800edec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800edf0:	3402      	adds	r4, #2
 800edf2:	9305      	str	r3, [sp, #20]
 800edf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eeb8 <_svfiprintf_r+0x1f4>
 800edf8:	7821      	ldrb	r1, [r4, #0]
 800edfa:	2203      	movs	r2, #3
 800edfc:	4650      	mov	r0, sl
 800edfe:	f7f1 f9c7 	bl	8000190 <memchr>
 800ee02:	b138      	cbz	r0, 800ee14 <_svfiprintf_r+0x150>
 800ee04:	9b04      	ldr	r3, [sp, #16]
 800ee06:	eba0 000a 	sub.w	r0, r0, sl
 800ee0a:	2240      	movs	r2, #64	@ 0x40
 800ee0c:	4082      	lsls	r2, r0
 800ee0e:	4313      	orrs	r3, r2
 800ee10:	3401      	adds	r4, #1
 800ee12:	9304      	str	r3, [sp, #16]
 800ee14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee18:	4824      	ldr	r0, [pc, #144]	@ (800eeac <_svfiprintf_r+0x1e8>)
 800ee1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee1e:	2206      	movs	r2, #6
 800ee20:	f7f1 f9b6 	bl	8000190 <memchr>
 800ee24:	2800      	cmp	r0, #0
 800ee26:	d036      	beq.n	800ee96 <_svfiprintf_r+0x1d2>
 800ee28:	4b21      	ldr	r3, [pc, #132]	@ (800eeb0 <_svfiprintf_r+0x1ec>)
 800ee2a:	bb1b      	cbnz	r3, 800ee74 <_svfiprintf_r+0x1b0>
 800ee2c:	9b03      	ldr	r3, [sp, #12]
 800ee2e:	3307      	adds	r3, #7
 800ee30:	f023 0307 	bic.w	r3, r3, #7
 800ee34:	3308      	adds	r3, #8
 800ee36:	9303      	str	r3, [sp, #12]
 800ee38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee3a:	4433      	add	r3, r6
 800ee3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee3e:	e76a      	b.n	800ed16 <_svfiprintf_r+0x52>
 800ee40:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee44:	460c      	mov	r4, r1
 800ee46:	2001      	movs	r0, #1
 800ee48:	e7a8      	b.n	800ed9c <_svfiprintf_r+0xd8>
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	3401      	adds	r4, #1
 800ee4e:	9305      	str	r3, [sp, #20]
 800ee50:	4619      	mov	r1, r3
 800ee52:	f04f 0c0a 	mov.w	ip, #10
 800ee56:	4620      	mov	r0, r4
 800ee58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee5c:	3a30      	subs	r2, #48	@ 0x30
 800ee5e:	2a09      	cmp	r2, #9
 800ee60:	d903      	bls.n	800ee6a <_svfiprintf_r+0x1a6>
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d0c6      	beq.n	800edf4 <_svfiprintf_r+0x130>
 800ee66:	9105      	str	r1, [sp, #20]
 800ee68:	e7c4      	b.n	800edf4 <_svfiprintf_r+0x130>
 800ee6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee6e:	4604      	mov	r4, r0
 800ee70:	2301      	movs	r3, #1
 800ee72:	e7f0      	b.n	800ee56 <_svfiprintf_r+0x192>
 800ee74:	ab03      	add	r3, sp, #12
 800ee76:	9300      	str	r3, [sp, #0]
 800ee78:	462a      	mov	r2, r5
 800ee7a:	4b0e      	ldr	r3, [pc, #56]	@ (800eeb4 <_svfiprintf_r+0x1f0>)
 800ee7c:	a904      	add	r1, sp, #16
 800ee7e:	4638      	mov	r0, r7
 800ee80:	f3af 8000 	nop.w
 800ee84:	1c42      	adds	r2, r0, #1
 800ee86:	4606      	mov	r6, r0
 800ee88:	d1d6      	bne.n	800ee38 <_svfiprintf_r+0x174>
 800ee8a:	89ab      	ldrh	r3, [r5, #12]
 800ee8c:	065b      	lsls	r3, r3, #25
 800ee8e:	f53f af2d 	bmi.w	800ecec <_svfiprintf_r+0x28>
 800ee92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee94:	e72c      	b.n	800ecf0 <_svfiprintf_r+0x2c>
 800ee96:	ab03      	add	r3, sp, #12
 800ee98:	9300      	str	r3, [sp, #0]
 800ee9a:	462a      	mov	r2, r5
 800ee9c:	4b05      	ldr	r3, [pc, #20]	@ (800eeb4 <_svfiprintf_r+0x1f0>)
 800ee9e:	a904      	add	r1, sp, #16
 800eea0:	4638      	mov	r0, r7
 800eea2:	f000 f9bb 	bl	800f21c <_printf_i>
 800eea6:	e7ed      	b.n	800ee84 <_svfiprintf_r+0x1c0>
 800eea8:	08011577 	.word	0x08011577
 800eeac:	08011581 	.word	0x08011581
 800eeb0:	00000000 	.word	0x00000000
 800eeb4:	0800ec0d 	.word	0x0800ec0d
 800eeb8:	0801157d 	.word	0x0801157d

0800eebc <__sfputc_r>:
 800eebc:	6893      	ldr	r3, [r2, #8]
 800eebe:	3b01      	subs	r3, #1
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	b410      	push	{r4}
 800eec4:	6093      	str	r3, [r2, #8]
 800eec6:	da08      	bge.n	800eeda <__sfputc_r+0x1e>
 800eec8:	6994      	ldr	r4, [r2, #24]
 800eeca:	42a3      	cmp	r3, r4
 800eecc:	db01      	blt.n	800eed2 <__sfputc_r+0x16>
 800eece:	290a      	cmp	r1, #10
 800eed0:	d103      	bne.n	800eeda <__sfputc_r+0x1e>
 800eed2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eed6:	f7ff bc6c 	b.w	800e7b2 <__swbuf_r>
 800eeda:	6813      	ldr	r3, [r2, #0]
 800eedc:	1c58      	adds	r0, r3, #1
 800eede:	6010      	str	r0, [r2, #0]
 800eee0:	7019      	strb	r1, [r3, #0]
 800eee2:	4608      	mov	r0, r1
 800eee4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eee8:	4770      	bx	lr

0800eeea <__sfputs_r>:
 800eeea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeec:	4606      	mov	r6, r0
 800eeee:	460f      	mov	r7, r1
 800eef0:	4614      	mov	r4, r2
 800eef2:	18d5      	adds	r5, r2, r3
 800eef4:	42ac      	cmp	r4, r5
 800eef6:	d101      	bne.n	800eefc <__sfputs_r+0x12>
 800eef8:	2000      	movs	r0, #0
 800eefa:	e007      	b.n	800ef0c <__sfputs_r+0x22>
 800eefc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef00:	463a      	mov	r2, r7
 800ef02:	4630      	mov	r0, r6
 800ef04:	f7ff ffda 	bl	800eebc <__sfputc_r>
 800ef08:	1c43      	adds	r3, r0, #1
 800ef0a:	d1f3      	bne.n	800eef4 <__sfputs_r+0xa>
 800ef0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef10 <_vfiprintf_r>:
 800ef10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef14:	460d      	mov	r5, r1
 800ef16:	b09d      	sub	sp, #116	@ 0x74
 800ef18:	4614      	mov	r4, r2
 800ef1a:	4698      	mov	r8, r3
 800ef1c:	4606      	mov	r6, r0
 800ef1e:	b118      	cbz	r0, 800ef28 <_vfiprintf_r+0x18>
 800ef20:	6a03      	ldr	r3, [r0, #32]
 800ef22:	b90b      	cbnz	r3, 800ef28 <_vfiprintf_r+0x18>
 800ef24:	f7ff fb32 	bl	800e58c <__sinit>
 800ef28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef2a:	07d9      	lsls	r1, r3, #31
 800ef2c:	d405      	bmi.n	800ef3a <_vfiprintf_r+0x2a>
 800ef2e:	89ab      	ldrh	r3, [r5, #12]
 800ef30:	059a      	lsls	r2, r3, #22
 800ef32:	d402      	bmi.n	800ef3a <_vfiprintf_r+0x2a>
 800ef34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef36:	f7ff fd60 	bl	800e9fa <__retarget_lock_acquire_recursive>
 800ef3a:	89ab      	ldrh	r3, [r5, #12]
 800ef3c:	071b      	lsls	r3, r3, #28
 800ef3e:	d501      	bpl.n	800ef44 <_vfiprintf_r+0x34>
 800ef40:	692b      	ldr	r3, [r5, #16]
 800ef42:	b99b      	cbnz	r3, 800ef6c <_vfiprintf_r+0x5c>
 800ef44:	4629      	mov	r1, r5
 800ef46:	4630      	mov	r0, r6
 800ef48:	f7ff fc72 	bl	800e830 <__swsetup_r>
 800ef4c:	b170      	cbz	r0, 800ef6c <_vfiprintf_r+0x5c>
 800ef4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef50:	07dc      	lsls	r4, r3, #31
 800ef52:	d504      	bpl.n	800ef5e <_vfiprintf_r+0x4e>
 800ef54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ef58:	b01d      	add	sp, #116	@ 0x74
 800ef5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef5e:	89ab      	ldrh	r3, [r5, #12]
 800ef60:	0598      	lsls	r0, r3, #22
 800ef62:	d4f7      	bmi.n	800ef54 <_vfiprintf_r+0x44>
 800ef64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef66:	f7ff fd49 	bl	800e9fc <__retarget_lock_release_recursive>
 800ef6a:	e7f3      	b.n	800ef54 <_vfiprintf_r+0x44>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef70:	2320      	movs	r3, #32
 800ef72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef76:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef7a:	2330      	movs	r3, #48	@ 0x30
 800ef7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f12c <_vfiprintf_r+0x21c>
 800ef80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef84:	f04f 0901 	mov.w	r9, #1
 800ef88:	4623      	mov	r3, r4
 800ef8a:	469a      	mov	sl, r3
 800ef8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef90:	b10a      	cbz	r2, 800ef96 <_vfiprintf_r+0x86>
 800ef92:	2a25      	cmp	r2, #37	@ 0x25
 800ef94:	d1f9      	bne.n	800ef8a <_vfiprintf_r+0x7a>
 800ef96:	ebba 0b04 	subs.w	fp, sl, r4
 800ef9a:	d00b      	beq.n	800efb4 <_vfiprintf_r+0xa4>
 800ef9c:	465b      	mov	r3, fp
 800ef9e:	4622      	mov	r2, r4
 800efa0:	4629      	mov	r1, r5
 800efa2:	4630      	mov	r0, r6
 800efa4:	f7ff ffa1 	bl	800eeea <__sfputs_r>
 800efa8:	3001      	adds	r0, #1
 800efaa:	f000 80a7 	beq.w	800f0fc <_vfiprintf_r+0x1ec>
 800efae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efb0:	445a      	add	r2, fp
 800efb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800efb4:	f89a 3000 	ldrb.w	r3, [sl]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	f000 809f 	beq.w	800f0fc <_vfiprintf_r+0x1ec>
 800efbe:	2300      	movs	r3, #0
 800efc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800efc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efc8:	f10a 0a01 	add.w	sl, sl, #1
 800efcc:	9304      	str	r3, [sp, #16]
 800efce:	9307      	str	r3, [sp, #28]
 800efd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800efd4:	931a      	str	r3, [sp, #104]	@ 0x68
 800efd6:	4654      	mov	r4, sl
 800efd8:	2205      	movs	r2, #5
 800efda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efde:	4853      	ldr	r0, [pc, #332]	@ (800f12c <_vfiprintf_r+0x21c>)
 800efe0:	f7f1 f8d6 	bl	8000190 <memchr>
 800efe4:	9a04      	ldr	r2, [sp, #16]
 800efe6:	b9d8      	cbnz	r0, 800f020 <_vfiprintf_r+0x110>
 800efe8:	06d1      	lsls	r1, r2, #27
 800efea:	bf44      	itt	mi
 800efec:	2320      	movmi	r3, #32
 800efee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eff2:	0713      	lsls	r3, r2, #28
 800eff4:	bf44      	itt	mi
 800eff6:	232b      	movmi	r3, #43	@ 0x2b
 800eff8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800effc:	f89a 3000 	ldrb.w	r3, [sl]
 800f000:	2b2a      	cmp	r3, #42	@ 0x2a
 800f002:	d015      	beq.n	800f030 <_vfiprintf_r+0x120>
 800f004:	9a07      	ldr	r2, [sp, #28]
 800f006:	4654      	mov	r4, sl
 800f008:	2000      	movs	r0, #0
 800f00a:	f04f 0c0a 	mov.w	ip, #10
 800f00e:	4621      	mov	r1, r4
 800f010:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f014:	3b30      	subs	r3, #48	@ 0x30
 800f016:	2b09      	cmp	r3, #9
 800f018:	d94b      	bls.n	800f0b2 <_vfiprintf_r+0x1a2>
 800f01a:	b1b0      	cbz	r0, 800f04a <_vfiprintf_r+0x13a>
 800f01c:	9207      	str	r2, [sp, #28]
 800f01e:	e014      	b.n	800f04a <_vfiprintf_r+0x13a>
 800f020:	eba0 0308 	sub.w	r3, r0, r8
 800f024:	fa09 f303 	lsl.w	r3, r9, r3
 800f028:	4313      	orrs	r3, r2
 800f02a:	9304      	str	r3, [sp, #16]
 800f02c:	46a2      	mov	sl, r4
 800f02e:	e7d2      	b.n	800efd6 <_vfiprintf_r+0xc6>
 800f030:	9b03      	ldr	r3, [sp, #12]
 800f032:	1d19      	adds	r1, r3, #4
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	9103      	str	r1, [sp, #12]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	bfbb      	ittet	lt
 800f03c:	425b      	neglt	r3, r3
 800f03e:	f042 0202 	orrlt.w	r2, r2, #2
 800f042:	9307      	strge	r3, [sp, #28]
 800f044:	9307      	strlt	r3, [sp, #28]
 800f046:	bfb8      	it	lt
 800f048:	9204      	strlt	r2, [sp, #16]
 800f04a:	7823      	ldrb	r3, [r4, #0]
 800f04c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f04e:	d10a      	bne.n	800f066 <_vfiprintf_r+0x156>
 800f050:	7863      	ldrb	r3, [r4, #1]
 800f052:	2b2a      	cmp	r3, #42	@ 0x2a
 800f054:	d132      	bne.n	800f0bc <_vfiprintf_r+0x1ac>
 800f056:	9b03      	ldr	r3, [sp, #12]
 800f058:	1d1a      	adds	r2, r3, #4
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	9203      	str	r2, [sp, #12]
 800f05e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f062:	3402      	adds	r4, #2
 800f064:	9305      	str	r3, [sp, #20]
 800f066:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f13c <_vfiprintf_r+0x22c>
 800f06a:	7821      	ldrb	r1, [r4, #0]
 800f06c:	2203      	movs	r2, #3
 800f06e:	4650      	mov	r0, sl
 800f070:	f7f1 f88e 	bl	8000190 <memchr>
 800f074:	b138      	cbz	r0, 800f086 <_vfiprintf_r+0x176>
 800f076:	9b04      	ldr	r3, [sp, #16]
 800f078:	eba0 000a 	sub.w	r0, r0, sl
 800f07c:	2240      	movs	r2, #64	@ 0x40
 800f07e:	4082      	lsls	r2, r0
 800f080:	4313      	orrs	r3, r2
 800f082:	3401      	adds	r4, #1
 800f084:	9304      	str	r3, [sp, #16]
 800f086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f08a:	4829      	ldr	r0, [pc, #164]	@ (800f130 <_vfiprintf_r+0x220>)
 800f08c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f090:	2206      	movs	r2, #6
 800f092:	f7f1 f87d 	bl	8000190 <memchr>
 800f096:	2800      	cmp	r0, #0
 800f098:	d03f      	beq.n	800f11a <_vfiprintf_r+0x20a>
 800f09a:	4b26      	ldr	r3, [pc, #152]	@ (800f134 <_vfiprintf_r+0x224>)
 800f09c:	bb1b      	cbnz	r3, 800f0e6 <_vfiprintf_r+0x1d6>
 800f09e:	9b03      	ldr	r3, [sp, #12]
 800f0a0:	3307      	adds	r3, #7
 800f0a2:	f023 0307 	bic.w	r3, r3, #7
 800f0a6:	3308      	adds	r3, #8
 800f0a8:	9303      	str	r3, [sp, #12]
 800f0aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0ac:	443b      	add	r3, r7
 800f0ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0b0:	e76a      	b.n	800ef88 <_vfiprintf_r+0x78>
 800f0b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0b6:	460c      	mov	r4, r1
 800f0b8:	2001      	movs	r0, #1
 800f0ba:	e7a8      	b.n	800f00e <_vfiprintf_r+0xfe>
 800f0bc:	2300      	movs	r3, #0
 800f0be:	3401      	adds	r4, #1
 800f0c0:	9305      	str	r3, [sp, #20]
 800f0c2:	4619      	mov	r1, r3
 800f0c4:	f04f 0c0a 	mov.w	ip, #10
 800f0c8:	4620      	mov	r0, r4
 800f0ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0ce:	3a30      	subs	r2, #48	@ 0x30
 800f0d0:	2a09      	cmp	r2, #9
 800f0d2:	d903      	bls.n	800f0dc <_vfiprintf_r+0x1cc>
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d0c6      	beq.n	800f066 <_vfiprintf_r+0x156>
 800f0d8:	9105      	str	r1, [sp, #20]
 800f0da:	e7c4      	b.n	800f066 <_vfiprintf_r+0x156>
 800f0dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0e0:	4604      	mov	r4, r0
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	e7f0      	b.n	800f0c8 <_vfiprintf_r+0x1b8>
 800f0e6:	ab03      	add	r3, sp, #12
 800f0e8:	9300      	str	r3, [sp, #0]
 800f0ea:	462a      	mov	r2, r5
 800f0ec:	4b12      	ldr	r3, [pc, #72]	@ (800f138 <_vfiprintf_r+0x228>)
 800f0ee:	a904      	add	r1, sp, #16
 800f0f0:	4630      	mov	r0, r6
 800f0f2:	f3af 8000 	nop.w
 800f0f6:	4607      	mov	r7, r0
 800f0f8:	1c78      	adds	r0, r7, #1
 800f0fa:	d1d6      	bne.n	800f0aa <_vfiprintf_r+0x19a>
 800f0fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0fe:	07d9      	lsls	r1, r3, #31
 800f100:	d405      	bmi.n	800f10e <_vfiprintf_r+0x1fe>
 800f102:	89ab      	ldrh	r3, [r5, #12]
 800f104:	059a      	lsls	r2, r3, #22
 800f106:	d402      	bmi.n	800f10e <_vfiprintf_r+0x1fe>
 800f108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f10a:	f7ff fc77 	bl	800e9fc <__retarget_lock_release_recursive>
 800f10e:	89ab      	ldrh	r3, [r5, #12]
 800f110:	065b      	lsls	r3, r3, #25
 800f112:	f53f af1f 	bmi.w	800ef54 <_vfiprintf_r+0x44>
 800f116:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f118:	e71e      	b.n	800ef58 <_vfiprintf_r+0x48>
 800f11a:	ab03      	add	r3, sp, #12
 800f11c:	9300      	str	r3, [sp, #0]
 800f11e:	462a      	mov	r2, r5
 800f120:	4b05      	ldr	r3, [pc, #20]	@ (800f138 <_vfiprintf_r+0x228>)
 800f122:	a904      	add	r1, sp, #16
 800f124:	4630      	mov	r0, r6
 800f126:	f000 f879 	bl	800f21c <_printf_i>
 800f12a:	e7e4      	b.n	800f0f6 <_vfiprintf_r+0x1e6>
 800f12c:	08011577 	.word	0x08011577
 800f130:	08011581 	.word	0x08011581
 800f134:	00000000 	.word	0x00000000
 800f138:	0800eeeb 	.word	0x0800eeeb
 800f13c:	0801157d 	.word	0x0801157d

0800f140 <_printf_common>:
 800f140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f144:	4616      	mov	r6, r2
 800f146:	4698      	mov	r8, r3
 800f148:	688a      	ldr	r2, [r1, #8]
 800f14a:	690b      	ldr	r3, [r1, #16]
 800f14c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f150:	4293      	cmp	r3, r2
 800f152:	bfb8      	it	lt
 800f154:	4613      	movlt	r3, r2
 800f156:	6033      	str	r3, [r6, #0]
 800f158:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f15c:	4607      	mov	r7, r0
 800f15e:	460c      	mov	r4, r1
 800f160:	b10a      	cbz	r2, 800f166 <_printf_common+0x26>
 800f162:	3301      	adds	r3, #1
 800f164:	6033      	str	r3, [r6, #0]
 800f166:	6823      	ldr	r3, [r4, #0]
 800f168:	0699      	lsls	r1, r3, #26
 800f16a:	bf42      	ittt	mi
 800f16c:	6833      	ldrmi	r3, [r6, #0]
 800f16e:	3302      	addmi	r3, #2
 800f170:	6033      	strmi	r3, [r6, #0]
 800f172:	6825      	ldr	r5, [r4, #0]
 800f174:	f015 0506 	ands.w	r5, r5, #6
 800f178:	d106      	bne.n	800f188 <_printf_common+0x48>
 800f17a:	f104 0a19 	add.w	sl, r4, #25
 800f17e:	68e3      	ldr	r3, [r4, #12]
 800f180:	6832      	ldr	r2, [r6, #0]
 800f182:	1a9b      	subs	r3, r3, r2
 800f184:	42ab      	cmp	r3, r5
 800f186:	dc26      	bgt.n	800f1d6 <_printf_common+0x96>
 800f188:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f18c:	6822      	ldr	r2, [r4, #0]
 800f18e:	3b00      	subs	r3, #0
 800f190:	bf18      	it	ne
 800f192:	2301      	movne	r3, #1
 800f194:	0692      	lsls	r2, r2, #26
 800f196:	d42b      	bmi.n	800f1f0 <_printf_common+0xb0>
 800f198:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f19c:	4641      	mov	r1, r8
 800f19e:	4638      	mov	r0, r7
 800f1a0:	47c8      	blx	r9
 800f1a2:	3001      	adds	r0, #1
 800f1a4:	d01e      	beq.n	800f1e4 <_printf_common+0xa4>
 800f1a6:	6823      	ldr	r3, [r4, #0]
 800f1a8:	6922      	ldr	r2, [r4, #16]
 800f1aa:	f003 0306 	and.w	r3, r3, #6
 800f1ae:	2b04      	cmp	r3, #4
 800f1b0:	bf02      	ittt	eq
 800f1b2:	68e5      	ldreq	r5, [r4, #12]
 800f1b4:	6833      	ldreq	r3, [r6, #0]
 800f1b6:	1aed      	subeq	r5, r5, r3
 800f1b8:	68a3      	ldr	r3, [r4, #8]
 800f1ba:	bf0c      	ite	eq
 800f1bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f1c0:	2500      	movne	r5, #0
 800f1c2:	4293      	cmp	r3, r2
 800f1c4:	bfc4      	itt	gt
 800f1c6:	1a9b      	subgt	r3, r3, r2
 800f1c8:	18ed      	addgt	r5, r5, r3
 800f1ca:	2600      	movs	r6, #0
 800f1cc:	341a      	adds	r4, #26
 800f1ce:	42b5      	cmp	r5, r6
 800f1d0:	d11a      	bne.n	800f208 <_printf_common+0xc8>
 800f1d2:	2000      	movs	r0, #0
 800f1d4:	e008      	b.n	800f1e8 <_printf_common+0xa8>
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	4652      	mov	r2, sl
 800f1da:	4641      	mov	r1, r8
 800f1dc:	4638      	mov	r0, r7
 800f1de:	47c8      	blx	r9
 800f1e0:	3001      	adds	r0, #1
 800f1e2:	d103      	bne.n	800f1ec <_printf_common+0xac>
 800f1e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f1e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ec:	3501      	adds	r5, #1
 800f1ee:	e7c6      	b.n	800f17e <_printf_common+0x3e>
 800f1f0:	18e1      	adds	r1, r4, r3
 800f1f2:	1c5a      	adds	r2, r3, #1
 800f1f4:	2030      	movs	r0, #48	@ 0x30
 800f1f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f1fa:	4422      	add	r2, r4
 800f1fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f200:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f204:	3302      	adds	r3, #2
 800f206:	e7c7      	b.n	800f198 <_printf_common+0x58>
 800f208:	2301      	movs	r3, #1
 800f20a:	4622      	mov	r2, r4
 800f20c:	4641      	mov	r1, r8
 800f20e:	4638      	mov	r0, r7
 800f210:	47c8      	blx	r9
 800f212:	3001      	adds	r0, #1
 800f214:	d0e6      	beq.n	800f1e4 <_printf_common+0xa4>
 800f216:	3601      	adds	r6, #1
 800f218:	e7d9      	b.n	800f1ce <_printf_common+0x8e>
	...

0800f21c <_printf_i>:
 800f21c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f220:	7e0f      	ldrb	r7, [r1, #24]
 800f222:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f224:	2f78      	cmp	r7, #120	@ 0x78
 800f226:	4691      	mov	r9, r2
 800f228:	4680      	mov	r8, r0
 800f22a:	460c      	mov	r4, r1
 800f22c:	469a      	mov	sl, r3
 800f22e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f232:	d807      	bhi.n	800f244 <_printf_i+0x28>
 800f234:	2f62      	cmp	r7, #98	@ 0x62
 800f236:	d80a      	bhi.n	800f24e <_printf_i+0x32>
 800f238:	2f00      	cmp	r7, #0
 800f23a:	f000 80d1 	beq.w	800f3e0 <_printf_i+0x1c4>
 800f23e:	2f58      	cmp	r7, #88	@ 0x58
 800f240:	f000 80b8 	beq.w	800f3b4 <_printf_i+0x198>
 800f244:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f248:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f24c:	e03a      	b.n	800f2c4 <_printf_i+0xa8>
 800f24e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f252:	2b15      	cmp	r3, #21
 800f254:	d8f6      	bhi.n	800f244 <_printf_i+0x28>
 800f256:	a101      	add	r1, pc, #4	@ (adr r1, 800f25c <_printf_i+0x40>)
 800f258:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f25c:	0800f2b5 	.word	0x0800f2b5
 800f260:	0800f2c9 	.word	0x0800f2c9
 800f264:	0800f245 	.word	0x0800f245
 800f268:	0800f245 	.word	0x0800f245
 800f26c:	0800f245 	.word	0x0800f245
 800f270:	0800f245 	.word	0x0800f245
 800f274:	0800f2c9 	.word	0x0800f2c9
 800f278:	0800f245 	.word	0x0800f245
 800f27c:	0800f245 	.word	0x0800f245
 800f280:	0800f245 	.word	0x0800f245
 800f284:	0800f245 	.word	0x0800f245
 800f288:	0800f3c7 	.word	0x0800f3c7
 800f28c:	0800f2f3 	.word	0x0800f2f3
 800f290:	0800f381 	.word	0x0800f381
 800f294:	0800f245 	.word	0x0800f245
 800f298:	0800f245 	.word	0x0800f245
 800f29c:	0800f3e9 	.word	0x0800f3e9
 800f2a0:	0800f245 	.word	0x0800f245
 800f2a4:	0800f2f3 	.word	0x0800f2f3
 800f2a8:	0800f245 	.word	0x0800f245
 800f2ac:	0800f245 	.word	0x0800f245
 800f2b0:	0800f389 	.word	0x0800f389
 800f2b4:	6833      	ldr	r3, [r6, #0]
 800f2b6:	1d1a      	adds	r2, r3, #4
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	6032      	str	r2, [r6, #0]
 800f2bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f2c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	e09c      	b.n	800f402 <_printf_i+0x1e6>
 800f2c8:	6833      	ldr	r3, [r6, #0]
 800f2ca:	6820      	ldr	r0, [r4, #0]
 800f2cc:	1d19      	adds	r1, r3, #4
 800f2ce:	6031      	str	r1, [r6, #0]
 800f2d0:	0606      	lsls	r6, r0, #24
 800f2d2:	d501      	bpl.n	800f2d8 <_printf_i+0xbc>
 800f2d4:	681d      	ldr	r5, [r3, #0]
 800f2d6:	e003      	b.n	800f2e0 <_printf_i+0xc4>
 800f2d8:	0645      	lsls	r5, r0, #25
 800f2da:	d5fb      	bpl.n	800f2d4 <_printf_i+0xb8>
 800f2dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f2e0:	2d00      	cmp	r5, #0
 800f2e2:	da03      	bge.n	800f2ec <_printf_i+0xd0>
 800f2e4:	232d      	movs	r3, #45	@ 0x2d
 800f2e6:	426d      	negs	r5, r5
 800f2e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2ec:	4858      	ldr	r0, [pc, #352]	@ (800f450 <_printf_i+0x234>)
 800f2ee:	230a      	movs	r3, #10
 800f2f0:	e011      	b.n	800f316 <_printf_i+0xfa>
 800f2f2:	6821      	ldr	r1, [r4, #0]
 800f2f4:	6833      	ldr	r3, [r6, #0]
 800f2f6:	0608      	lsls	r0, r1, #24
 800f2f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f2fc:	d402      	bmi.n	800f304 <_printf_i+0xe8>
 800f2fe:	0649      	lsls	r1, r1, #25
 800f300:	bf48      	it	mi
 800f302:	b2ad      	uxthmi	r5, r5
 800f304:	2f6f      	cmp	r7, #111	@ 0x6f
 800f306:	4852      	ldr	r0, [pc, #328]	@ (800f450 <_printf_i+0x234>)
 800f308:	6033      	str	r3, [r6, #0]
 800f30a:	bf14      	ite	ne
 800f30c:	230a      	movne	r3, #10
 800f30e:	2308      	moveq	r3, #8
 800f310:	2100      	movs	r1, #0
 800f312:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f316:	6866      	ldr	r6, [r4, #4]
 800f318:	60a6      	str	r6, [r4, #8]
 800f31a:	2e00      	cmp	r6, #0
 800f31c:	db05      	blt.n	800f32a <_printf_i+0x10e>
 800f31e:	6821      	ldr	r1, [r4, #0]
 800f320:	432e      	orrs	r6, r5
 800f322:	f021 0104 	bic.w	r1, r1, #4
 800f326:	6021      	str	r1, [r4, #0]
 800f328:	d04b      	beq.n	800f3c2 <_printf_i+0x1a6>
 800f32a:	4616      	mov	r6, r2
 800f32c:	fbb5 f1f3 	udiv	r1, r5, r3
 800f330:	fb03 5711 	mls	r7, r3, r1, r5
 800f334:	5dc7      	ldrb	r7, [r0, r7]
 800f336:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f33a:	462f      	mov	r7, r5
 800f33c:	42bb      	cmp	r3, r7
 800f33e:	460d      	mov	r5, r1
 800f340:	d9f4      	bls.n	800f32c <_printf_i+0x110>
 800f342:	2b08      	cmp	r3, #8
 800f344:	d10b      	bne.n	800f35e <_printf_i+0x142>
 800f346:	6823      	ldr	r3, [r4, #0]
 800f348:	07df      	lsls	r7, r3, #31
 800f34a:	d508      	bpl.n	800f35e <_printf_i+0x142>
 800f34c:	6923      	ldr	r3, [r4, #16]
 800f34e:	6861      	ldr	r1, [r4, #4]
 800f350:	4299      	cmp	r1, r3
 800f352:	bfde      	ittt	le
 800f354:	2330      	movle	r3, #48	@ 0x30
 800f356:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f35a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f35e:	1b92      	subs	r2, r2, r6
 800f360:	6122      	str	r2, [r4, #16]
 800f362:	f8cd a000 	str.w	sl, [sp]
 800f366:	464b      	mov	r3, r9
 800f368:	aa03      	add	r2, sp, #12
 800f36a:	4621      	mov	r1, r4
 800f36c:	4640      	mov	r0, r8
 800f36e:	f7ff fee7 	bl	800f140 <_printf_common>
 800f372:	3001      	adds	r0, #1
 800f374:	d14a      	bne.n	800f40c <_printf_i+0x1f0>
 800f376:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f37a:	b004      	add	sp, #16
 800f37c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f380:	6823      	ldr	r3, [r4, #0]
 800f382:	f043 0320 	orr.w	r3, r3, #32
 800f386:	6023      	str	r3, [r4, #0]
 800f388:	4832      	ldr	r0, [pc, #200]	@ (800f454 <_printf_i+0x238>)
 800f38a:	2778      	movs	r7, #120	@ 0x78
 800f38c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f390:	6823      	ldr	r3, [r4, #0]
 800f392:	6831      	ldr	r1, [r6, #0]
 800f394:	061f      	lsls	r7, r3, #24
 800f396:	f851 5b04 	ldr.w	r5, [r1], #4
 800f39a:	d402      	bmi.n	800f3a2 <_printf_i+0x186>
 800f39c:	065f      	lsls	r7, r3, #25
 800f39e:	bf48      	it	mi
 800f3a0:	b2ad      	uxthmi	r5, r5
 800f3a2:	6031      	str	r1, [r6, #0]
 800f3a4:	07d9      	lsls	r1, r3, #31
 800f3a6:	bf44      	itt	mi
 800f3a8:	f043 0320 	orrmi.w	r3, r3, #32
 800f3ac:	6023      	strmi	r3, [r4, #0]
 800f3ae:	b11d      	cbz	r5, 800f3b8 <_printf_i+0x19c>
 800f3b0:	2310      	movs	r3, #16
 800f3b2:	e7ad      	b.n	800f310 <_printf_i+0xf4>
 800f3b4:	4826      	ldr	r0, [pc, #152]	@ (800f450 <_printf_i+0x234>)
 800f3b6:	e7e9      	b.n	800f38c <_printf_i+0x170>
 800f3b8:	6823      	ldr	r3, [r4, #0]
 800f3ba:	f023 0320 	bic.w	r3, r3, #32
 800f3be:	6023      	str	r3, [r4, #0]
 800f3c0:	e7f6      	b.n	800f3b0 <_printf_i+0x194>
 800f3c2:	4616      	mov	r6, r2
 800f3c4:	e7bd      	b.n	800f342 <_printf_i+0x126>
 800f3c6:	6833      	ldr	r3, [r6, #0]
 800f3c8:	6825      	ldr	r5, [r4, #0]
 800f3ca:	6961      	ldr	r1, [r4, #20]
 800f3cc:	1d18      	adds	r0, r3, #4
 800f3ce:	6030      	str	r0, [r6, #0]
 800f3d0:	062e      	lsls	r6, r5, #24
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	d501      	bpl.n	800f3da <_printf_i+0x1be>
 800f3d6:	6019      	str	r1, [r3, #0]
 800f3d8:	e002      	b.n	800f3e0 <_printf_i+0x1c4>
 800f3da:	0668      	lsls	r0, r5, #25
 800f3dc:	d5fb      	bpl.n	800f3d6 <_printf_i+0x1ba>
 800f3de:	8019      	strh	r1, [r3, #0]
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	6123      	str	r3, [r4, #16]
 800f3e4:	4616      	mov	r6, r2
 800f3e6:	e7bc      	b.n	800f362 <_printf_i+0x146>
 800f3e8:	6833      	ldr	r3, [r6, #0]
 800f3ea:	1d1a      	adds	r2, r3, #4
 800f3ec:	6032      	str	r2, [r6, #0]
 800f3ee:	681e      	ldr	r6, [r3, #0]
 800f3f0:	6862      	ldr	r2, [r4, #4]
 800f3f2:	2100      	movs	r1, #0
 800f3f4:	4630      	mov	r0, r6
 800f3f6:	f7f0 fecb 	bl	8000190 <memchr>
 800f3fa:	b108      	cbz	r0, 800f400 <_printf_i+0x1e4>
 800f3fc:	1b80      	subs	r0, r0, r6
 800f3fe:	6060      	str	r0, [r4, #4]
 800f400:	6863      	ldr	r3, [r4, #4]
 800f402:	6123      	str	r3, [r4, #16]
 800f404:	2300      	movs	r3, #0
 800f406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f40a:	e7aa      	b.n	800f362 <_printf_i+0x146>
 800f40c:	6923      	ldr	r3, [r4, #16]
 800f40e:	4632      	mov	r2, r6
 800f410:	4649      	mov	r1, r9
 800f412:	4640      	mov	r0, r8
 800f414:	47d0      	blx	sl
 800f416:	3001      	adds	r0, #1
 800f418:	d0ad      	beq.n	800f376 <_printf_i+0x15a>
 800f41a:	6823      	ldr	r3, [r4, #0]
 800f41c:	079b      	lsls	r3, r3, #30
 800f41e:	d413      	bmi.n	800f448 <_printf_i+0x22c>
 800f420:	68e0      	ldr	r0, [r4, #12]
 800f422:	9b03      	ldr	r3, [sp, #12]
 800f424:	4298      	cmp	r0, r3
 800f426:	bfb8      	it	lt
 800f428:	4618      	movlt	r0, r3
 800f42a:	e7a6      	b.n	800f37a <_printf_i+0x15e>
 800f42c:	2301      	movs	r3, #1
 800f42e:	4632      	mov	r2, r6
 800f430:	4649      	mov	r1, r9
 800f432:	4640      	mov	r0, r8
 800f434:	47d0      	blx	sl
 800f436:	3001      	adds	r0, #1
 800f438:	d09d      	beq.n	800f376 <_printf_i+0x15a>
 800f43a:	3501      	adds	r5, #1
 800f43c:	68e3      	ldr	r3, [r4, #12]
 800f43e:	9903      	ldr	r1, [sp, #12]
 800f440:	1a5b      	subs	r3, r3, r1
 800f442:	42ab      	cmp	r3, r5
 800f444:	dcf2      	bgt.n	800f42c <_printf_i+0x210>
 800f446:	e7eb      	b.n	800f420 <_printf_i+0x204>
 800f448:	2500      	movs	r5, #0
 800f44a:	f104 0619 	add.w	r6, r4, #25
 800f44e:	e7f5      	b.n	800f43c <_printf_i+0x220>
 800f450:	08011588 	.word	0x08011588
 800f454:	08011599 	.word	0x08011599

0800f458 <__sflush_r>:
 800f458:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f45c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f460:	0716      	lsls	r6, r2, #28
 800f462:	4605      	mov	r5, r0
 800f464:	460c      	mov	r4, r1
 800f466:	d454      	bmi.n	800f512 <__sflush_r+0xba>
 800f468:	684b      	ldr	r3, [r1, #4]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	dc02      	bgt.n	800f474 <__sflush_r+0x1c>
 800f46e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f470:	2b00      	cmp	r3, #0
 800f472:	dd48      	ble.n	800f506 <__sflush_r+0xae>
 800f474:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f476:	2e00      	cmp	r6, #0
 800f478:	d045      	beq.n	800f506 <__sflush_r+0xae>
 800f47a:	2300      	movs	r3, #0
 800f47c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f480:	682f      	ldr	r7, [r5, #0]
 800f482:	6a21      	ldr	r1, [r4, #32]
 800f484:	602b      	str	r3, [r5, #0]
 800f486:	d030      	beq.n	800f4ea <__sflush_r+0x92>
 800f488:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f48a:	89a3      	ldrh	r3, [r4, #12]
 800f48c:	0759      	lsls	r1, r3, #29
 800f48e:	d505      	bpl.n	800f49c <__sflush_r+0x44>
 800f490:	6863      	ldr	r3, [r4, #4]
 800f492:	1ad2      	subs	r2, r2, r3
 800f494:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f496:	b10b      	cbz	r3, 800f49c <__sflush_r+0x44>
 800f498:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f49a:	1ad2      	subs	r2, r2, r3
 800f49c:	2300      	movs	r3, #0
 800f49e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f4a0:	6a21      	ldr	r1, [r4, #32]
 800f4a2:	4628      	mov	r0, r5
 800f4a4:	47b0      	blx	r6
 800f4a6:	1c43      	adds	r3, r0, #1
 800f4a8:	89a3      	ldrh	r3, [r4, #12]
 800f4aa:	d106      	bne.n	800f4ba <__sflush_r+0x62>
 800f4ac:	6829      	ldr	r1, [r5, #0]
 800f4ae:	291d      	cmp	r1, #29
 800f4b0:	d82b      	bhi.n	800f50a <__sflush_r+0xb2>
 800f4b2:	4a2a      	ldr	r2, [pc, #168]	@ (800f55c <__sflush_r+0x104>)
 800f4b4:	40ca      	lsrs	r2, r1
 800f4b6:	07d6      	lsls	r6, r2, #31
 800f4b8:	d527      	bpl.n	800f50a <__sflush_r+0xb2>
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	6062      	str	r2, [r4, #4]
 800f4be:	04d9      	lsls	r1, r3, #19
 800f4c0:	6922      	ldr	r2, [r4, #16]
 800f4c2:	6022      	str	r2, [r4, #0]
 800f4c4:	d504      	bpl.n	800f4d0 <__sflush_r+0x78>
 800f4c6:	1c42      	adds	r2, r0, #1
 800f4c8:	d101      	bne.n	800f4ce <__sflush_r+0x76>
 800f4ca:	682b      	ldr	r3, [r5, #0]
 800f4cc:	b903      	cbnz	r3, 800f4d0 <__sflush_r+0x78>
 800f4ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4d2:	602f      	str	r7, [r5, #0]
 800f4d4:	b1b9      	cbz	r1, 800f506 <__sflush_r+0xae>
 800f4d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4da:	4299      	cmp	r1, r3
 800f4dc:	d002      	beq.n	800f4e4 <__sflush_r+0x8c>
 800f4de:	4628      	mov	r0, r5
 800f4e0:	f7ff fa9c 	bl	800ea1c <_free_r>
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f4e8:	e00d      	b.n	800f506 <__sflush_r+0xae>
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	4628      	mov	r0, r5
 800f4ee:	47b0      	blx	r6
 800f4f0:	4602      	mov	r2, r0
 800f4f2:	1c50      	adds	r0, r2, #1
 800f4f4:	d1c9      	bne.n	800f48a <__sflush_r+0x32>
 800f4f6:	682b      	ldr	r3, [r5, #0]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d0c6      	beq.n	800f48a <__sflush_r+0x32>
 800f4fc:	2b1d      	cmp	r3, #29
 800f4fe:	d001      	beq.n	800f504 <__sflush_r+0xac>
 800f500:	2b16      	cmp	r3, #22
 800f502:	d11e      	bne.n	800f542 <__sflush_r+0xea>
 800f504:	602f      	str	r7, [r5, #0]
 800f506:	2000      	movs	r0, #0
 800f508:	e022      	b.n	800f550 <__sflush_r+0xf8>
 800f50a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f50e:	b21b      	sxth	r3, r3
 800f510:	e01b      	b.n	800f54a <__sflush_r+0xf2>
 800f512:	690f      	ldr	r7, [r1, #16]
 800f514:	2f00      	cmp	r7, #0
 800f516:	d0f6      	beq.n	800f506 <__sflush_r+0xae>
 800f518:	0793      	lsls	r3, r2, #30
 800f51a:	680e      	ldr	r6, [r1, #0]
 800f51c:	bf08      	it	eq
 800f51e:	694b      	ldreq	r3, [r1, #20]
 800f520:	600f      	str	r7, [r1, #0]
 800f522:	bf18      	it	ne
 800f524:	2300      	movne	r3, #0
 800f526:	eba6 0807 	sub.w	r8, r6, r7
 800f52a:	608b      	str	r3, [r1, #8]
 800f52c:	f1b8 0f00 	cmp.w	r8, #0
 800f530:	dde9      	ble.n	800f506 <__sflush_r+0xae>
 800f532:	6a21      	ldr	r1, [r4, #32]
 800f534:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f536:	4643      	mov	r3, r8
 800f538:	463a      	mov	r2, r7
 800f53a:	4628      	mov	r0, r5
 800f53c:	47b0      	blx	r6
 800f53e:	2800      	cmp	r0, #0
 800f540:	dc08      	bgt.n	800f554 <__sflush_r+0xfc>
 800f542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f54a:	81a3      	strh	r3, [r4, #12]
 800f54c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f554:	4407      	add	r7, r0
 800f556:	eba8 0800 	sub.w	r8, r8, r0
 800f55a:	e7e7      	b.n	800f52c <__sflush_r+0xd4>
 800f55c:	20400001 	.word	0x20400001

0800f560 <_fflush_r>:
 800f560:	b538      	push	{r3, r4, r5, lr}
 800f562:	690b      	ldr	r3, [r1, #16]
 800f564:	4605      	mov	r5, r0
 800f566:	460c      	mov	r4, r1
 800f568:	b913      	cbnz	r3, 800f570 <_fflush_r+0x10>
 800f56a:	2500      	movs	r5, #0
 800f56c:	4628      	mov	r0, r5
 800f56e:	bd38      	pop	{r3, r4, r5, pc}
 800f570:	b118      	cbz	r0, 800f57a <_fflush_r+0x1a>
 800f572:	6a03      	ldr	r3, [r0, #32]
 800f574:	b90b      	cbnz	r3, 800f57a <_fflush_r+0x1a>
 800f576:	f7ff f809 	bl	800e58c <__sinit>
 800f57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d0f3      	beq.n	800f56a <_fflush_r+0xa>
 800f582:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f584:	07d0      	lsls	r0, r2, #31
 800f586:	d404      	bmi.n	800f592 <_fflush_r+0x32>
 800f588:	0599      	lsls	r1, r3, #22
 800f58a:	d402      	bmi.n	800f592 <_fflush_r+0x32>
 800f58c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f58e:	f7ff fa34 	bl	800e9fa <__retarget_lock_acquire_recursive>
 800f592:	4628      	mov	r0, r5
 800f594:	4621      	mov	r1, r4
 800f596:	f7ff ff5f 	bl	800f458 <__sflush_r>
 800f59a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f59c:	07da      	lsls	r2, r3, #31
 800f59e:	4605      	mov	r5, r0
 800f5a0:	d4e4      	bmi.n	800f56c <_fflush_r+0xc>
 800f5a2:	89a3      	ldrh	r3, [r4, #12]
 800f5a4:	059b      	lsls	r3, r3, #22
 800f5a6:	d4e1      	bmi.n	800f56c <_fflush_r+0xc>
 800f5a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5aa:	f7ff fa27 	bl	800e9fc <__retarget_lock_release_recursive>
 800f5ae:	e7dd      	b.n	800f56c <_fflush_r+0xc>

0800f5b0 <__swhatbuf_r>:
 800f5b0:	b570      	push	{r4, r5, r6, lr}
 800f5b2:	460c      	mov	r4, r1
 800f5b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5b8:	2900      	cmp	r1, #0
 800f5ba:	b096      	sub	sp, #88	@ 0x58
 800f5bc:	4615      	mov	r5, r2
 800f5be:	461e      	mov	r6, r3
 800f5c0:	da0d      	bge.n	800f5de <__swhatbuf_r+0x2e>
 800f5c2:	89a3      	ldrh	r3, [r4, #12]
 800f5c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f5c8:	f04f 0100 	mov.w	r1, #0
 800f5cc:	bf14      	ite	ne
 800f5ce:	2340      	movne	r3, #64	@ 0x40
 800f5d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f5d4:	2000      	movs	r0, #0
 800f5d6:	6031      	str	r1, [r6, #0]
 800f5d8:	602b      	str	r3, [r5, #0]
 800f5da:	b016      	add	sp, #88	@ 0x58
 800f5dc:	bd70      	pop	{r4, r5, r6, pc}
 800f5de:	466a      	mov	r2, sp
 800f5e0:	f000 f8a4 	bl	800f72c <_fstat_r>
 800f5e4:	2800      	cmp	r0, #0
 800f5e6:	dbec      	blt.n	800f5c2 <__swhatbuf_r+0x12>
 800f5e8:	9901      	ldr	r1, [sp, #4]
 800f5ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f5ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f5f2:	4259      	negs	r1, r3
 800f5f4:	4159      	adcs	r1, r3
 800f5f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f5fa:	e7eb      	b.n	800f5d4 <__swhatbuf_r+0x24>

0800f5fc <__smakebuf_r>:
 800f5fc:	898b      	ldrh	r3, [r1, #12]
 800f5fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f600:	079d      	lsls	r5, r3, #30
 800f602:	4606      	mov	r6, r0
 800f604:	460c      	mov	r4, r1
 800f606:	d507      	bpl.n	800f618 <__smakebuf_r+0x1c>
 800f608:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f60c:	6023      	str	r3, [r4, #0]
 800f60e:	6123      	str	r3, [r4, #16]
 800f610:	2301      	movs	r3, #1
 800f612:	6163      	str	r3, [r4, #20]
 800f614:	b003      	add	sp, #12
 800f616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f618:	ab01      	add	r3, sp, #4
 800f61a:	466a      	mov	r2, sp
 800f61c:	f7ff ffc8 	bl	800f5b0 <__swhatbuf_r>
 800f620:	9f00      	ldr	r7, [sp, #0]
 800f622:	4605      	mov	r5, r0
 800f624:	4639      	mov	r1, r7
 800f626:	4630      	mov	r0, r6
 800f628:	f7ff fa64 	bl	800eaf4 <_malloc_r>
 800f62c:	b948      	cbnz	r0, 800f642 <__smakebuf_r+0x46>
 800f62e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f632:	059a      	lsls	r2, r3, #22
 800f634:	d4ee      	bmi.n	800f614 <__smakebuf_r+0x18>
 800f636:	f023 0303 	bic.w	r3, r3, #3
 800f63a:	f043 0302 	orr.w	r3, r3, #2
 800f63e:	81a3      	strh	r3, [r4, #12]
 800f640:	e7e2      	b.n	800f608 <__smakebuf_r+0xc>
 800f642:	89a3      	ldrh	r3, [r4, #12]
 800f644:	6020      	str	r0, [r4, #0]
 800f646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f64a:	81a3      	strh	r3, [r4, #12]
 800f64c:	9b01      	ldr	r3, [sp, #4]
 800f64e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f652:	b15b      	cbz	r3, 800f66c <__smakebuf_r+0x70>
 800f654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f658:	4630      	mov	r0, r6
 800f65a:	f000 f879 	bl	800f750 <_isatty_r>
 800f65e:	b128      	cbz	r0, 800f66c <__smakebuf_r+0x70>
 800f660:	89a3      	ldrh	r3, [r4, #12]
 800f662:	f023 0303 	bic.w	r3, r3, #3
 800f666:	f043 0301 	orr.w	r3, r3, #1
 800f66a:	81a3      	strh	r3, [r4, #12]
 800f66c:	89a3      	ldrh	r3, [r4, #12]
 800f66e:	431d      	orrs	r5, r3
 800f670:	81a5      	strh	r5, [r4, #12]
 800f672:	e7cf      	b.n	800f614 <__smakebuf_r+0x18>

0800f674 <_putc_r>:
 800f674:	b570      	push	{r4, r5, r6, lr}
 800f676:	460d      	mov	r5, r1
 800f678:	4614      	mov	r4, r2
 800f67a:	4606      	mov	r6, r0
 800f67c:	b118      	cbz	r0, 800f686 <_putc_r+0x12>
 800f67e:	6a03      	ldr	r3, [r0, #32]
 800f680:	b90b      	cbnz	r3, 800f686 <_putc_r+0x12>
 800f682:	f7fe ff83 	bl	800e58c <__sinit>
 800f686:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f688:	07d8      	lsls	r0, r3, #31
 800f68a:	d405      	bmi.n	800f698 <_putc_r+0x24>
 800f68c:	89a3      	ldrh	r3, [r4, #12]
 800f68e:	0599      	lsls	r1, r3, #22
 800f690:	d402      	bmi.n	800f698 <_putc_r+0x24>
 800f692:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f694:	f7ff f9b1 	bl	800e9fa <__retarget_lock_acquire_recursive>
 800f698:	68a3      	ldr	r3, [r4, #8]
 800f69a:	3b01      	subs	r3, #1
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	60a3      	str	r3, [r4, #8]
 800f6a0:	da05      	bge.n	800f6ae <_putc_r+0x3a>
 800f6a2:	69a2      	ldr	r2, [r4, #24]
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	db12      	blt.n	800f6ce <_putc_r+0x5a>
 800f6a8:	b2eb      	uxtb	r3, r5
 800f6aa:	2b0a      	cmp	r3, #10
 800f6ac:	d00f      	beq.n	800f6ce <_putc_r+0x5a>
 800f6ae:	6823      	ldr	r3, [r4, #0]
 800f6b0:	1c5a      	adds	r2, r3, #1
 800f6b2:	6022      	str	r2, [r4, #0]
 800f6b4:	701d      	strb	r5, [r3, #0]
 800f6b6:	b2ed      	uxtb	r5, r5
 800f6b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6ba:	07da      	lsls	r2, r3, #31
 800f6bc:	d405      	bmi.n	800f6ca <_putc_r+0x56>
 800f6be:	89a3      	ldrh	r3, [r4, #12]
 800f6c0:	059b      	lsls	r3, r3, #22
 800f6c2:	d402      	bmi.n	800f6ca <_putc_r+0x56>
 800f6c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6c6:	f7ff f999 	bl	800e9fc <__retarget_lock_release_recursive>
 800f6ca:	4628      	mov	r0, r5
 800f6cc:	bd70      	pop	{r4, r5, r6, pc}
 800f6ce:	4629      	mov	r1, r5
 800f6d0:	4622      	mov	r2, r4
 800f6d2:	4630      	mov	r0, r6
 800f6d4:	f7ff f86d 	bl	800e7b2 <__swbuf_r>
 800f6d8:	4605      	mov	r5, r0
 800f6da:	e7ed      	b.n	800f6b8 <_putc_r+0x44>

0800f6dc <memmove>:
 800f6dc:	4288      	cmp	r0, r1
 800f6de:	b510      	push	{r4, lr}
 800f6e0:	eb01 0402 	add.w	r4, r1, r2
 800f6e4:	d902      	bls.n	800f6ec <memmove+0x10>
 800f6e6:	4284      	cmp	r4, r0
 800f6e8:	4623      	mov	r3, r4
 800f6ea:	d807      	bhi.n	800f6fc <memmove+0x20>
 800f6ec:	1e43      	subs	r3, r0, #1
 800f6ee:	42a1      	cmp	r1, r4
 800f6f0:	d008      	beq.n	800f704 <memmove+0x28>
 800f6f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f6f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f6fa:	e7f8      	b.n	800f6ee <memmove+0x12>
 800f6fc:	4402      	add	r2, r0
 800f6fe:	4601      	mov	r1, r0
 800f700:	428a      	cmp	r2, r1
 800f702:	d100      	bne.n	800f706 <memmove+0x2a>
 800f704:	bd10      	pop	{r4, pc}
 800f706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f70a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f70e:	e7f7      	b.n	800f700 <memmove+0x24>

0800f710 <strchr>:
 800f710:	b2c9      	uxtb	r1, r1
 800f712:	4603      	mov	r3, r0
 800f714:	4618      	mov	r0, r3
 800f716:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f71a:	b112      	cbz	r2, 800f722 <strchr+0x12>
 800f71c:	428a      	cmp	r2, r1
 800f71e:	d1f9      	bne.n	800f714 <strchr+0x4>
 800f720:	4770      	bx	lr
 800f722:	2900      	cmp	r1, #0
 800f724:	bf18      	it	ne
 800f726:	2000      	movne	r0, #0
 800f728:	4770      	bx	lr
	...

0800f72c <_fstat_r>:
 800f72c:	b538      	push	{r3, r4, r5, lr}
 800f72e:	4d07      	ldr	r5, [pc, #28]	@ (800f74c <_fstat_r+0x20>)
 800f730:	2300      	movs	r3, #0
 800f732:	4604      	mov	r4, r0
 800f734:	4608      	mov	r0, r1
 800f736:	4611      	mov	r1, r2
 800f738:	602b      	str	r3, [r5, #0]
 800f73a:	f7f3 fb0e 	bl	8002d5a <_fstat>
 800f73e:	1c43      	adds	r3, r0, #1
 800f740:	d102      	bne.n	800f748 <_fstat_r+0x1c>
 800f742:	682b      	ldr	r3, [r5, #0]
 800f744:	b103      	cbz	r3, 800f748 <_fstat_r+0x1c>
 800f746:	6023      	str	r3, [r4, #0]
 800f748:	bd38      	pop	{r3, r4, r5, pc}
 800f74a:	bf00      	nop
 800f74c:	20001bc0 	.word	0x20001bc0

0800f750 <_isatty_r>:
 800f750:	b538      	push	{r3, r4, r5, lr}
 800f752:	4d06      	ldr	r5, [pc, #24]	@ (800f76c <_isatty_r+0x1c>)
 800f754:	2300      	movs	r3, #0
 800f756:	4604      	mov	r4, r0
 800f758:	4608      	mov	r0, r1
 800f75a:	602b      	str	r3, [r5, #0]
 800f75c:	f7f3 fb0d 	bl	8002d7a <_isatty>
 800f760:	1c43      	adds	r3, r0, #1
 800f762:	d102      	bne.n	800f76a <_isatty_r+0x1a>
 800f764:	682b      	ldr	r3, [r5, #0]
 800f766:	b103      	cbz	r3, 800f76a <_isatty_r+0x1a>
 800f768:	6023      	str	r3, [r4, #0]
 800f76a:	bd38      	pop	{r3, r4, r5, pc}
 800f76c:	20001bc0 	.word	0x20001bc0

0800f770 <_sbrk_r>:
 800f770:	b538      	push	{r3, r4, r5, lr}
 800f772:	4d06      	ldr	r5, [pc, #24]	@ (800f78c <_sbrk_r+0x1c>)
 800f774:	2300      	movs	r3, #0
 800f776:	4604      	mov	r4, r0
 800f778:	4608      	mov	r0, r1
 800f77a:	602b      	str	r3, [r5, #0]
 800f77c:	f7f3 fb16 	bl	8002dac <_sbrk>
 800f780:	1c43      	adds	r3, r0, #1
 800f782:	d102      	bne.n	800f78a <_sbrk_r+0x1a>
 800f784:	682b      	ldr	r3, [r5, #0]
 800f786:	b103      	cbz	r3, 800f78a <_sbrk_r+0x1a>
 800f788:	6023      	str	r3, [r4, #0]
 800f78a:	bd38      	pop	{r3, r4, r5, pc}
 800f78c:	20001bc0 	.word	0x20001bc0

0800f790 <_realloc_r>:
 800f790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f794:	4607      	mov	r7, r0
 800f796:	4614      	mov	r4, r2
 800f798:	460d      	mov	r5, r1
 800f79a:	b921      	cbnz	r1, 800f7a6 <_realloc_r+0x16>
 800f79c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7a0:	4611      	mov	r1, r2
 800f7a2:	f7ff b9a7 	b.w	800eaf4 <_malloc_r>
 800f7a6:	b92a      	cbnz	r2, 800f7b4 <_realloc_r+0x24>
 800f7a8:	f7ff f938 	bl	800ea1c <_free_r>
 800f7ac:	4625      	mov	r5, r4
 800f7ae:	4628      	mov	r0, r5
 800f7b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7b4:	f000 f81a 	bl	800f7ec <_malloc_usable_size_r>
 800f7b8:	4284      	cmp	r4, r0
 800f7ba:	4606      	mov	r6, r0
 800f7bc:	d802      	bhi.n	800f7c4 <_realloc_r+0x34>
 800f7be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f7c2:	d8f4      	bhi.n	800f7ae <_realloc_r+0x1e>
 800f7c4:	4621      	mov	r1, r4
 800f7c6:	4638      	mov	r0, r7
 800f7c8:	f7ff f994 	bl	800eaf4 <_malloc_r>
 800f7cc:	4680      	mov	r8, r0
 800f7ce:	b908      	cbnz	r0, 800f7d4 <_realloc_r+0x44>
 800f7d0:	4645      	mov	r5, r8
 800f7d2:	e7ec      	b.n	800f7ae <_realloc_r+0x1e>
 800f7d4:	42b4      	cmp	r4, r6
 800f7d6:	4622      	mov	r2, r4
 800f7d8:	4629      	mov	r1, r5
 800f7da:	bf28      	it	cs
 800f7dc:	4632      	movcs	r2, r6
 800f7de:	f7ff f90e 	bl	800e9fe <memcpy>
 800f7e2:	4629      	mov	r1, r5
 800f7e4:	4638      	mov	r0, r7
 800f7e6:	f7ff f919 	bl	800ea1c <_free_r>
 800f7ea:	e7f1      	b.n	800f7d0 <_realloc_r+0x40>

0800f7ec <_malloc_usable_size_r>:
 800f7ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7f0:	1f18      	subs	r0, r3, #4
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	bfbc      	itt	lt
 800f7f6:	580b      	ldrlt	r3, [r1, r0]
 800f7f8:	18c0      	addlt	r0, r0, r3
 800f7fa:	4770      	bx	lr

0800f7fc <_init>:
 800f7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7fe:	bf00      	nop
 800f800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f802:	bc08      	pop	{r3}
 800f804:	469e      	mov	lr, r3
 800f806:	4770      	bx	lr

0800f808 <_fini>:
 800f808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f80a:	bf00      	nop
 800f80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f80e:	bc08      	pop	{r3}
 800f810:	469e      	mov	lr, r3
 800f812:	4770      	bx	lr
