FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Applied Micro X-Gene SoC Ethernet v2 Driver
 *
 * Copyright (c) 2017, Applied Micro Circuits Corporation
 * Author(s): Iyappan Subramanian <isubramanian@apm.com>
 *	      Keyur Chudgar <kchudgar@apm.com>
 */

#ifndef __XGENE_ENET_V2_ENET_H__
#define __XGENE_ENET_V2_ENET_H__

#define ENET_CLKEN		0xc008
#define ENET_SRST		0xc000
#define ENET_SHIM		0xc010
#define CFG_MEM_RAM_SHUTDOWN	0xd070
#define BLOCK_MEM_RDY		0xd074

#define MEM_RDY			0xffffffff
/* bench 24635.3.0 c17fe3bb79ce */
/* bench 24635.3.1 671b69ab50ac */
/* bench 24635.3.2 4639ed5e1013 */
/* bench 24635.3.3 bec035bcd776 */
/* bench 24635.3.4 e48136ea0680 */
/* bench 24635.3.5 b163410c909b */
/* bench 24635.3.6 507685beca85 */
/* bench 24635.3.7 2ed15c40d263 */
/* bench 24635.3.8 7d85d5f38157 */
/* bench 24635.3.9 0f36c18ae31d */
/* bench 24635.3.10 72647ce3231a */
/* bench 24635.3.11 ce63c57bc7fc */
/* bench 24635.3.12 fb79f68ac829 */
#define DEVM_ARAUX_COH		BIT(19)
/* bench 14525.2.0 8128d9e00514 */
/* bench 14525.2.1 4252228065d2 */
/* bench 14525.2.2 24f07d9a7c7d */
/* bench 14525.2.3 8b195e8e2421 */
/* bench 14525.2.4 1546db10d219 */
/* bench 14525.2.5 289ecb86e17b */
/* bench 14525.2.6 591e4dd837cf */
/* bench 14525.2.7 af042a6baeb1 */
#define CFG_FORCE_LINK_STATUS_EN	0x229c
#define FORCE_LINK_STATUS		0x22a0
#define CFG_LINK_AGGR_RESUME		0x27c8
#define RX_DV_GATE_REG			0x2dfc

void xge_wr_csr(struct xge_pdata *pdata, u32 offset, u32 val);
u32 xge_rd_csr(struct xge_pdata *pdata, u32 offset);
int xge_port_reset(struct net_device *ndev);
void xge_port_init(struct net_device *ndev);

#endif  /* __XGENE_ENET_V2_ENET__H__ */
