Classic Timing Analyzer report for Lab5
Wed Nov 11 23:29:03 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 18.384 ns                        ; master1:inst1|inst30                                                                                  ; FIN                                                                                                   ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 70.46 MHz ( period = 14.193 ns ) ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; 136          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                       ;                                                                                                       ;            ;          ; 136          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 70.46 MHz ( period = 14.193 ns )                    ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A                                     ; 70.46 MHz ( period = 14.193 ns )                    ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A                                     ; 70.46 MHz ( period = 14.193 ns )                    ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A                                     ; 72.69 MHz ( period = 13.757 ns )                    ; slave3:inst8|inst30                                                                                   ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; 72.69 MHz ( period = 13.757 ns )                    ; slave3:inst8|inst30                                                                                   ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; 72.69 MHz ( period = 13.757 ns )                    ; slave3:inst8|inst30                                                                                   ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; 74.74 MHz ( period = 13.379 ns )                    ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|inst33                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.435 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.145 ns )                    ; slave2:inst7|inst30                                                                                   ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 0.974 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.145 ns )                    ; slave2:inst7|inst30                                                                                   ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 0.974 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.145 ns )                    ; slave2:inst7|inst30                                                                                   ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 0.974 ns                ;
; N/A                                     ; 78.17 MHz ( period = 12.792 ns )                    ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 1.449 ns                ;
; N/A                                     ; 82.87 MHz ( period = 12.067 ns )                    ; slave2:inst7|inst30                                                                                   ; slave2:inst7|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 83.45 MHz ( period = 11.983 ns )                    ; slave3:inst8|inst30                                                                                   ; slave3:inst8|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 86.13 MHz ( period = 11.610 ns )                    ; master1:inst1|inst30                                                                                  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; 88.78 MHz ( period = 11.264 ns )                    ; master1:inst1|inst30                                                                                  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 90.00 MHz ( period = 11.111 ns )                    ; slave4:inst9|inst30                                                                                   ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; 90.00 MHz ( period = 11.111 ns )                    ; slave4:inst9|inst30                                                                                   ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; 90.00 MHz ( period = 11.111 ns )                    ; slave4:inst9|inst30                                                                                   ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; master1:inst1|inst30                                                                                  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 91.39 MHz ( period = 10.942 ns )                    ; master1:inst1|inst30                                                                                  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 92.13 MHz ( period = 10.854 ns )                    ; master1:inst1|inst30                                                                                  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 94.77 MHz ( period = 10.552 ns )                    ; slave1:inst6|inst30                                                                                   ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.289 ns                ;
; N/A                                     ; 94.77 MHz ( period = 10.552 ns )                    ; slave1:inst6|inst30                                                                                   ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.289 ns                ;
; N/A                                     ; 94.77 MHz ( period = 10.552 ns )                    ; slave1:inst6|inst30                                                                                   ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.289 ns                ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; master1:inst1|inst30                                                                                  ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 95.27 MHz ( period = 10.497 ns )                    ; slave0:inst5|inst30                                                                                   ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.220 ns                ;
; N/A                                     ; 95.27 MHz ( period = 10.497 ns )                    ; slave0:inst5|inst30                                                                                   ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.220 ns                ;
; N/A                                     ; 95.27 MHz ( period = 10.497 ns )                    ; slave0:inst5|inst30                                                                                   ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.220 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; slave5:inst10|inst30                                                                                  ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; slave5:inst10|inst30                                                                                  ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; slave5:inst10|inst30                                                                                  ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A                                     ; 111.14 MHz ( period = 8.998 ns )                    ; slave5:inst10|inst30                                                                                  ; slave5:inst10|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; slave0:inst5|inst30                                                                                   ; slave0:inst5|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 112.10 MHz ( period = 8.921 ns )                    ; slave4:inst9|inst30                                                                                   ; slave4:inst9|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; slave1:inst6|inst30                                                                                   ; slave1:inst6|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 124.15 MHz ( period = 8.055 ns )                    ; master3:inst3|inst30                                                                                  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; master3:inst3|inst30                                                                                  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.638 ns                ;
; N/A                                     ; 134.35 MHz ( period = 7.443 ns )                    ; master3:inst3|inst30                                                                                  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 134.83 MHz ( period = 7.417 ns )                    ; master3:inst3|inst30                                                                                  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.828 ns                ;
; N/A                                     ; 136.44 MHz ( period = 7.329 ns )                    ; master3:inst3|inst30                                                                                  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 139.84 MHz ( period = 7.151 ns )                    ; master3:inst3|inst30                                                                                  ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; master4:inst4|inst30                                                                                  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; master4:inst4|inst30                                                                                  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.151 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; master4:inst4|inst30                                                                                  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; master4:inst4|inst30                                                                                  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 4.241 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; master4:inst4|inst30                                                                                  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 204.04 MHz ( period = 4.901 ns )                    ; master2:inst2|inst30                                                                                  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; master4:inst4|inst30                                                                                  ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 217.34 MHz ( period = 4.601 ns )                    ; master0:inst|inst30                                                                                   ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 219.54 MHz ( period = 4.555 ns )                    ; master2:inst2|inst30                                                                                  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 229.41 MHz ( period = 4.359 ns )                    ; master2:inst2|inst30                                                                                  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 235.02 MHz ( period = 4.255 ns )                    ; master0:inst|inst30                                                                                   ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 236.24 MHz ( period = 4.233 ns )                    ; master2:inst2|inst30                                                                                  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 241.25 MHz ( period = 4.145 ns )                    ; master2:inst2|inst30                                                                                  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 4.034 ns                ;
; N/A                                     ; 246.37 MHz ( period = 4.059 ns )                    ; master0:inst|inst30                                                                                   ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; master0:inst|inst30                                                                                   ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.764 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; master0:inst|inst30                                                                                   ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 262.54 MHz ( period = 3.809 ns )                    ; master2:inst2|inst30                                                                                  ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 284.98 MHz ( period = 3.509 ns )                    ; master0:inst|inst30                                                                                   ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 434.03 MHz ( period = 2.304 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 458.72 MHz ( period = 2.180 ns )                    ; master1:inst1|inst31                                                                                  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 472.59 MHz ( period = 2.116 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 472.59 MHz ( period = 2.116 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 480.31 MHz ( period = 2.082 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; 491.88 MHz ( period = 2.033 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.849 ns                ;
; N/A                                     ; 491.88 MHz ( period = 2.033 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.849 ns                ;
; N/A                                     ; 491.88 MHz ( period = 2.033 ns )                    ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.849 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.797 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.741 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.733 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Arbiter:inst11|inst33                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Arbiter:inst11|inst33                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Arbiter:inst11|inst33                                                                                 ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|inst31                                                                                  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.529 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.527 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.409 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.404 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|inst31                                                                                  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|inst31                                                                                  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.346 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.294 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|inst31                                                                                  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.257 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.251 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.133 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.130 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.129 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|inst31                                                                                  ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; slave5:inst10|inst33                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.921 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; slave5:inst10|inst33                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.777 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.906 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.751 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave0:inst5|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.676 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave1:inst6|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.673 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave2:inst7|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.768 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; slave5:inst10|inst33                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.669 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; slave1:inst6|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.611 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; Arbiter:inst11|inst30                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave0:inst5|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]    ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]   ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave2:inst7|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.610 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master1:inst1|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master3:inst3|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.736 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]    ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]   ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]    ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]   ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave4:inst9|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.675 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; slave0:inst5|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.420 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master2:inst2|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.996 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master4:inst4|inst30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master0:inst|inst30                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; slave1:inst6|inst33                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 0.418 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst33                                                                                 ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|inst30                                                                                   ; slave2:inst7|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|inst30                                                                                   ; slave3:inst8|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]   ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]   ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; master3:inst3|inst                                                                                    ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]    ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst30                                                                                 ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]    ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|inst31                                                                                  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|inst30                                                                                   ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; master3:inst3|inst30                                                                                  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; master2:inst2|inst30                                                                                  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|inst30                                                                                  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|inst30                                                                                   ; slave0:inst5|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|inst30                                                                                   ; slave4:inst9|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|inst30                                                                                   ; slave1:inst6|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|inst30                                                                                  ; slave5:inst10|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|inst30                                                                                  ; Arbiter:inst11|inst30 ; CLK        ; CLK      ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst33                                                                                 ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]   ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]   ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|inst30                                                                                  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]   ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|inst31                                                                                  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|inst30                                                                                   ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; master3:inst3|inst30                                                                                  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; master2:inst2|inst30                                                                                  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst33                                                                                 ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; master3:inst3|inst                                                                                    ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|inst30                                                                                  ; master1:inst1|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; master3:inst3|inst30                                                                                  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|inst31                                                                                  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|inst30                                                                                   ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; master1:inst1|inst30                                                                                  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; master2:inst2|inst30                                                                                  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|inst30                                                                                  ; master3:inst3|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst33                                                                                 ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master2:inst2|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master0:inst|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master2:inst2|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master0:inst|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master2:inst2|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master0:inst|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst33                                                                                 ; master2:inst2|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]   ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]   ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]    ; master0:inst|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]    ; master0:inst|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Arbiter:inst11|inst33                                                                                 ; master0:inst|inst30   ; CLK        ; CLK      ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0] ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2] ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; master4:inst4|inst30                                                                                  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1] ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master2:inst2|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]  ; master4:inst4|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]  ; master2:inst2|inst30  ; CLK        ; CLK      ; None                       ; None                       ; 2.739 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                 ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------+-----------+------------+
; N/A                                     ; None                                                ; 18.384 ns  ; master1:inst1|inst30 ; FIN       ; CLK        ;
; N/A                                     ; None                                                ; 18.035 ns  ; master1:inst1|inst30 ; SLAVE3[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.945 ns  ; master1:inst1|inst30 ; SLAVE4[4] ; CLK        ;
; N/A                                     ; None                                                ; 17.768 ns  ; master1:inst1|inst30 ; SLAVE3[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.642 ns  ; master1:inst1|inst30 ; SLAVE3[2] ; CLK        ;
; N/A                                     ; None                                                ; 17.642 ns  ; master1:inst1|inst30 ; SLAVE0[2] ; CLK        ;
; N/A                                     ; None                                                ; 17.451 ns  ; master1:inst1|inst30 ; SLAVE3[5] ; CLK        ;
; N/A                                     ; None                                                ; 17.402 ns  ; master1:inst1|inst30 ; SLAVE4[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.372 ns  ; master1:inst1|inst30 ; SLAVE4[5] ; CLK        ;
; N/A                                     ; None                                                ; 17.306 ns  ; master1:inst1|inst30 ; SLAVE3[4] ; CLK        ;
; N/A                                     ; None                                                ; 17.238 ns  ; master1:inst1|inst30 ; DATA[7]   ; CLK        ;
; N/A                                     ; None                                                ; 17.162 ns  ; master1:inst1|inst30 ; SLAVE2[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.081 ns  ; master1:inst1|inst30 ; SLAVE0[4] ; CLK        ;
; N/A                                     ; None                                                ; 17.081 ns  ; master1:inst1|inst30 ; DATA[6]   ; CLK        ;
; N/A                                     ; None                                                ; 17.080 ns  ; master1:inst1|inst30 ; SLAVE1[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.061 ns  ; master1:inst1|inst30 ; SLAVE0[5] ; CLK        ;
; N/A                                     ; None                                                ; 17.019 ns  ; master1:inst1|inst30 ; SLAVE4[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.932 ns  ; master1:inst1|inst30 ; SLAVE4[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.930 ns  ; master1:inst1|inst30 ; SLAVE2[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.928 ns  ; master1:inst1|inst30 ; SLAVE0[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.919 ns  ; master1:inst1|inst30 ; SLAVE3[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.897 ns  ; master1:inst1|inst30 ; SLAVE2[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.881 ns  ; master1:inst1|inst30 ; SLAVE5[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.880 ns  ; master1:inst1|inst30 ; SLAVE0[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.793 ns  ; master1:inst1|inst30 ; SLAVE0[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.769 ns  ; master1:inst1|inst30 ; DATA[3]   ; CLK        ;
; N/A                                     ; None                                                ; 16.761 ns  ; master1:inst1|inst30 ; SLAVE2[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.759 ns  ; master1:inst1|inst30 ; SLAVE1[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.719 ns  ; master1:inst1|inst30 ; SLAVE0[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.715 ns  ; master1:inst1|inst30 ; SLAVE5[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.705 ns  ; master1:inst1|inst30 ; DATA[1]   ; CLK        ;
; N/A                                     ; None                                                ; 16.695 ns  ; master1:inst1|inst30 ; SLAVE4[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.687 ns  ; master1:inst1|inst30 ; SLAVE5[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.687 ns  ; master1:inst1|inst30 ; SLAVE0[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.634 ns  ; master1:inst1|inst30 ; SLAVE2[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.606 ns  ; master1:inst1|inst30 ; SLAVE2[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.512 ns  ; master1:inst1|inst30 ; SLAVE5[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.495 ns  ; master1:inst1|inst30 ; SLAVE5[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.495 ns  ; master1:inst1|inst30 ; SLAVE5[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.494 ns  ; master1:inst1|inst30 ; SLAVE1[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.492 ns  ; master1:inst1|inst30 ; SLAVE1[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.476 ns  ; master1:inst1|inst30 ; SLAVE4[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.474 ns  ; master1:inst1|inst30 ; SLAVE1[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.454 ns  ; master1:inst1|inst30 ; SLAVE3[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.447 ns  ; master1:inst1|inst30 ; SLAVE1[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.437 ns  ; master1:inst1|inst30 ; SLAVE4[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.430 ns  ; master1:inst1|inst30 ; SLAVE3[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.313 ns  ; master1:inst1|inst30 ; SLAVE1[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.312 ns  ; master1:inst1|inst30 ; SLAVE5[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.261 ns  ; master1:inst1|inst30 ; SLAVE5[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.227 ns  ; master1:inst1|inst30 ; SLAVE2[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.227 ns  ; master1:inst1|inst30 ; DATA[2]   ; CLK        ;
; N/A                                     ; None                                                ; 16.209 ns  ; master1:inst1|inst30 ; SLAVE2[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.127 ns  ; master1:inst1|inst30 ; SLAVE1[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.092 ns  ; master1:inst1|inst30 ; DATA[4]   ; CLK        ;
; N/A                                     ; None                                                ; 16.072 ns  ; master1:inst1|inst30 ; DATA[5]   ; CLK        ;
; N/A                                     ; None                                                ; 15.869 ns  ; master1:inst1|inst30 ; DATA[0]   ; CLK        ;
; N/A                                     ; None                                                ; 14.948 ns  ; master3:inst3|inst30 ; SLAVE3[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.874 ns  ; master3:inst3|inst30 ; SLAVE4[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.721 ns  ; master3:inst3|inst30 ; FIN       ; CLK        ;
; N/A                                     ; None                                                ; 14.694 ns  ; master3:inst3|inst30 ; DATA[7]   ; CLK        ;
; N/A                                     ; None                                                ; 14.681 ns  ; master3:inst3|inst30 ; SLAVE3[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.537 ns  ; master3:inst3|inst30 ; DATA[6]   ; CLK        ;
; N/A                                     ; None                                                ; 14.532 ns  ; master3:inst3|inst30 ; SLAVE3[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.532 ns  ; master3:inst3|inst30 ; SLAVE0[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.364 ns  ; master3:inst3|inst30 ; SLAVE3[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.331 ns  ; master3:inst3|inst30 ; SLAVE4[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.301 ns  ; master3:inst3|inst30 ; SLAVE4[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.225 ns  ; master3:inst3|inst30 ; DATA[3]   ; CLK        ;
; N/A                                     ; None                                                ; 14.219 ns  ; master3:inst3|inst30 ; SLAVE3[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.015 ns  ; master3:inst3|inst30 ; SLAVE1[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.008 ns  ; master3:inst3|inst30 ; SLAVE0[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.988 ns  ; master3:inst3|inst30 ; SLAVE0[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.948 ns  ; master3:inst3|inst30 ; SLAVE4[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.861 ns  ; master3:inst3|inst30 ; SLAVE4[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.855 ns  ; master3:inst3|inst30 ; SLAVE0[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.832 ns  ; master3:inst3|inst30 ; SLAVE3[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.807 ns  ; master3:inst3|inst30 ; SLAVE0[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.771 ns  ; master3:inst3|inst30 ; DATA[1]   ; CLK        ;
; N/A                                     ; None                                                ; 13.694 ns  ; master3:inst3|inst30 ; SLAVE1[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.646 ns  ; master3:inst3|inst30 ; SLAVE0[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.615 ns  ; master3:inst3|inst30 ; SLAVE5[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.614 ns  ; master3:inst3|inst30 ; SLAVE0[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.605 ns  ; master3:inst3|inst30 ; SLAVE5[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.548 ns  ; master3:inst3|inst30 ; DATA[4]   ; CLK        ;
; N/A                                     ; None                                                ; 13.539 ns  ; master3:inst3|inst30 ; DATA[2]   ; CLK        ;
; N/A                                     ; None                                                ; 13.528 ns  ; master3:inst3|inst30 ; DATA[5]   ; CLK        ;
; N/A                                     ; None                                                ; 13.440 ns  ; master3:inst3|inst30 ; SLAVE5[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.429 ns  ; master3:inst3|inst30 ; SLAVE1[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.427 ns  ; master3:inst3|inst30 ; SLAVE1[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.423 ns  ; master3:inst3|inst30 ; SLAVE5[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.423 ns  ; master3:inst3|inst30 ; SLAVE5[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.409 ns  ; master3:inst3|inst30 ; SLAVE1[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.366 ns  ; master3:inst3|inst30 ; SLAVE4[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.366 ns  ; master3:inst3|inst30 ; SLAVE4[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.343 ns  ; master3:inst3|inst30 ; SLAVE3[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.325 ns  ; master3:inst3|inst30 ; DATA[0]   ; CLK        ;
; N/A                                     ; None                                                ; 13.313 ns  ; master3:inst3|inst30 ; SLAVE3[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.262 ns  ; master3:inst3|inst30 ; SLAVE0[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.255 ns  ; master3:inst3|inst30 ; SLAVE4[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.248 ns  ; master3:inst3|inst30 ; SLAVE1[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.240 ns  ; master3:inst3|inst30 ; SLAVE5[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.189 ns  ; master3:inst3|inst30 ; SLAVE5[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.122 ns  ; master3:inst3|inst30 ; SLAVE5[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.117 ns  ; master3:inst3|inst30 ; SLAVE2[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.092 ns  ; master3:inst3|inst30 ; SLAVE1[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.062 ns  ; master3:inst3|inst30 ; SLAVE1[0] ; CLK        ;
; N/A                                     ; None                                                ; 12.721 ns  ; master4:inst4|inst30 ; FIN       ; CLK        ;
; N/A                                     ; None                                                ; 11.829 ns  ; master4:inst4|inst30 ; SLAVE4[4] ; CLK        ;
; N/A                                     ; None                                                ; 11.718 ns  ; master4:inst4|inst30 ; DATA[7]   ; CLK        ;
; N/A                                     ; None                                                ; 11.675 ns  ; master2:inst2|inst30 ; FIN       ; CLK        ;
; N/A                                     ; None                                                ; 11.561 ns  ; master4:inst4|inst30 ; DATA[6]   ; CLK        ;
; N/A                                     ; None                                                ; 11.375 ns  ; master0:inst|inst30  ; FIN       ; CLK        ;
; N/A                                     ; None                                                ; 11.286 ns  ; master4:inst4|inst30 ; SLAVE4[6] ; CLK        ;
; N/A                                     ; None                                                ; 11.270 ns  ; master4:inst4|inst30 ; SLAVE2[7] ; CLK        ;
; N/A                                     ; None                                                ; 11.262 ns  ; master4:inst4|inst30 ; SLAVE3[7] ; CLK        ;
; N/A                                     ; None                                                ; 11.256 ns  ; master4:inst4|inst30 ; SLAVE4[5] ; CLK        ;
; N/A                                     ; None                                                ; 11.249 ns  ; master4:inst4|inst30 ; DATA[3]   ; CLK        ;
; N/A                                     ; None                                                ; 11.038 ns  ; master4:inst4|inst30 ; SLAVE2[5] ; CLK        ;
; N/A                                     ; None                                                ; 11.005 ns  ; master4:inst4|inst30 ; SLAVE2[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.995 ns  ; master4:inst4|inst30 ; SLAVE3[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.967 ns  ; master4:inst4|inst30 ; SLAVE1[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.949 ns  ; master4:inst4|inst30 ; SLAVE0[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.929 ns  ; master4:inst4|inst30 ; SLAVE0[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.903 ns  ; master4:inst4|inst30 ; SLAVE4[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.816 ns  ; master4:inst4|inst30 ; SLAVE4[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.796 ns  ; master4:inst4|inst30 ; SLAVE0[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.795 ns  ; master4:inst4|inst30 ; DATA[1]   ; CLK        ;
; N/A                                     ; None                                                ; 10.778 ns  ; master4:inst4|inst30 ; SLAVE2[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.748 ns  ; master4:inst4|inst30 ; SLAVE0[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.742 ns  ; master4:inst4|inst30 ; SLAVE2[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.725 ns  ; master2:inst2|inst30 ; DATA[7]   ; CLK        ;
; N/A                                     ; None                                                ; 10.678 ns  ; master4:inst4|inst30 ; SLAVE3[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.663 ns  ; master2:inst2|inst30 ; SLAVE3[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.646 ns  ; master4:inst4|inst30 ; SLAVE1[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.624 ns  ; master0:inst|inst30  ; SLAVE4[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.617 ns  ; master2:inst2|inst30 ; SLAVE4[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.613 ns  ; master4:inst4|inst30 ; SLAVE0[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.593 ns  ; master4:inst4|inst30 ; SLAVE1[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.587 ns  ; master4:inst4|inst30 ; SLAVE0[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.572 ns  ; master4:inst4|inst30 ; DATA[4]   ; CLK        ;
; N/A                                     ; None                                                ; 10.570 ns  ; master0:inst|inst30  ; SLAVE3[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.568 ns  ; master2:inst2|inst30 ; DATA[6]   ; CLK        ;
; N/A                                     ; None                                                ; 10.563 ns  ; master4:inst4|inst30 ; SLAVE5[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.563 ns  ; master4:inst4|inst30 ; DATA[2]   ; CLK        ;
; N/A                                     ; None                                                ; 10.555 ns  ; master4:inst4|inst30 ; SLAVE0[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.552 ns  ; master4:inst4|inst30 ; DATA[5]   ; CLK        ;
; N/A                                     ; None                                                ; 10.533 ns  ; master4:inst4|inst30 ; SLAVE3[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.487 ns  ; master4:inst4|inst30 ; SLAVE5[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.459 ns  ; master0:inst|inst30  ; SLAVE3[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.459 ns  ; master0:inst|inst30  ; SLAVE0[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.458 ns  ; master4:inst4|inst30 ; SLAVE2[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.423 ns  ; master4:inst4|inst30 ; DATA[0]   ; CLK        ;
; N/A                                     ; None                                                ; 10.399 ns  ; master4:inst4|inst30 ; SLAVE0[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.396 ns  ; master2:inst2|inst30 ; SLAVE3[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.388 ns  ; master4:inst4|inst30 ; SLAVE5[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.381 ns  ; master4:inst4|inst30 ; SLAVE1[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.379 ns  ; master4:inst4|inst30 ; SLAVE1[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.371 ns  ; master4:inst4|inst30 ; SLAVE5[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.371 ns  ; master4:inst4|inst30 ; SLAVE5[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.365 ns  ; master4:inst4|inst30 ; SLAVE3[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.361 ns  ; master4:inst4|inst30 ; SLAVE1[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.321 ns  ; master4:inst4|inst30 ; SLAVE4[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.317 ns  ; master4:inst4|inst30 ; SLAVE2[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.303 ns  ; master0:inst|inst30  ; SLAVE3[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.301 ns  ; master4:inst4|inst30 ; SLAVE4[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.256 ns  ; master2:inst2|inst30 ; DATA[3]   ; CLK        ;
; N/A                                     ; None                                                ; 10.230 ns  ; master4:inst4|inst30 ; SLAVE4[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.200 ns  ; master4:inst4|inst30 ; SLAVE1[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.188 ns  ; master4:inst4|inst30 ; SLAVE5[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.186 ns  ; master0:inst|inst30  ; SLAVE2[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.146 ns  ; master4:inst4|inst30 ; SLAVE3[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.137 ns  ; master4:inst4|inst30 ; SLAVE5[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.081 ns  ; master0:inst|inst30  ; SLAVE4[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.079 ns  ; master2:inst2|inst30 ; SLAVE3[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.074 ns  ; master2:inst2|inst30 ; SLAVE4[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.064 ns  ; master2:inst2|inst30 ; SLAVE3[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.064 ns  ; master2:inst2|inst30 ; SLAVE0[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.060 ns  ; master4:inst4|inst30 ; SLAVE3[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.053 ns  ; master4:inst4|inst30 ; SLAVE1[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.051 ns  ; master0:inst|inst30  ; SLAVE4[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.051 ns  ; master0:inst|inst30  ; DATA[7]   ; CLK        ;
; N/A                                     ; None                                                ; 10.044 ns  ; master2:inst2|inst30 ; SLAVE4[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.026 ns  ; master2:inst2|inst30 ; SLAVE2[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.009 ns  ; master4:inst4|inst30 ; SLAVE3[2] ; CLK        ;
; N/A                                     ; None                                                ; 9.986 ns   ; master0:inst|inst30  ; SLAVE3[5] ; CLK        ;
; N/A                                     ; None                                                ; 9.983 ns   ; master4:inst4|inst30 ; SLAVE2[2] ; CLK        ;
; N/A                                     ; None                                                ; 9.971 ns   ; master4:inst4|inst30 ; SLAVE5[2] ; CLK        ;
; N/A                                     ; None                                                ; 9.954 ns   ; master0:inst|inst30  ; SLAVE2[5] ; CLK        ;
; N/A                                     ; None                                                ; 9.934 ns   ; master2:inst2|inst30 ; SLAVE3[4] ; CLK        ;
; N/A                                     ; None                                                ; 9.921 ns   ; master0:inst|inst30  ; SLAVE2[6] ; CLK        ;
; N/A                                     ; None                                                ; 9.894 ns   ; master0:inst|inst30  ; DATA[6]   ; CLK        ;
; N/A                                     ; None                                                ; 9.841 ns   ; master0:inst|inst30  ; SLAVE3[4] ; CLK        ;
; N/A                                     ; None                                                ; 9.802 ns   ; master2:inst2|inst30 ; DATA[1]   ; CLK        ;
; N/A                                     ; None                                                ; 9.794 ns   ; master2:inst2|inst30 ; SLAVE2[5] ; CLK        ;
; N/A                                     ; None                                                ; 9.765 ns   ; master0:inst|inst30  ; SLAVE1[7] ; CLK        ;
; N/A                                     ; None                                                ; 9.761 ns   ; master2:inst2|inst30 ; SLAVE2[6] ; CLK        ;
; N/A                                     ; None                                                ; 9.757 ns   ; master2:inst2|inst30 ; SLAVE1[7] ; CLK        ;
; N/A                                     ; None                                                ; 9.749 ns   ; master2:inst2|inst30 ; SLAVE0[4] ; CLK        ;
; N/A                                     ; None                                                ; 9.740 ns   ; master0:inst|inst30  ; SLAVE0[4] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                      ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 11 23:29:03 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 80 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "master3:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]~2" as buffer
    Info: Detected gated clock "slave2:inst7|inst19" as buffer
    Info: Detected gated clock "slave3:inst8|inst19" as buffer
    Info: Detected gated clock "slave0:inst5|inst19" as buffer
    Info: Detected gated clock "slave1:inst6|inst19" as buffer
    Info: Detected gated clock "slave4:inst9|inst19" as buffer
    Info: Detected gated clock "slave5:inst10|inst19" as buffer
    Info: Detected ripple clock "master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave2:inst7|inst30" as buffer
    Info: Detected ripple clock "slave3:inst8|inst30" as buffer
    Info: Detected ripple clock "slave0:inst5|inst30" as buffer
    Info: Detected ripple clock "slave1:inst6|inst30" as buffer
    Info: Detected ripple clock "slave4:inst9|inst30" as buffer
    Info: Detected ripple clock "slave5:inst10|inst30" as buffer
    Info: Detected gated clock "master1:inst1|inst3" as buffer
    Info: Detected ripple clock "master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave2:inst7|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "slave3:inst8|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave0:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "slave1:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "slave4:inst9|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "slave5:inst10|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master1:inst1|inst31" as buffer
    Info: Detected gated clock "master1:inst1|inst6" as buffer
    Info: Detected gated clock "master0:inst|inst2" as buffer
    Info: Detected gated clock "master3:inst3|inst3" as buffer
    Info: Detected gated clock "master4:inst4|inst3" as buffer
    Info: Detected gated clock "master2:inst2|inst2" as buffer
    Info: Detected gated clock "master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected ripple clock "master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "master4:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]~7" as buffer
    Info: Detected gated clock "master4:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~9" as buffer
    Info: Detected gated clock "slave2:inst7|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "slave3:inst8|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "slave0:inst5|inst19~0" as buffer
    Info: Detected gated clock "slave0:inst5|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "slave1:inst6|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "slave4:inst9|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "slave5:inst10|inst2~0" as buffer
    Info: Detected gated clock "slave5:inst10|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "master3:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]~1" as buffer
    Info: Detected ripple clock "master1:inst1|inst30" as buffer
    Info: Detected ripple clock "master0:inst|inst30" as buffer
    Info: Detected ripple clock "master3:inst3|inst30" as buffer
    Info: Detected ripple clock "master4:inst4|inst30" as buffer
    Info: Detected ripple clock "master2:inst2|inst30" as buffer
    Info: Detected gated clock "master1:inst1|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2~COUT" as buffer
    Info: Detected gated clock "master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected gated clock "master0:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected gated clock "slave5:inst10|inst3~1" as buffer
    Info: Detected gated clock "slave5:inst10|inst3~2" as buffer
    Info: Detected gated clock "master4:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]~8" as buffer
    Info: Detected ripple clock "master3:inst3|inst" as buffer
    Info: Detected gated clock "Arbiter:inst11|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]" as buffer
    Info: Detected gated clock "Arbiter:inst11|inst2" as buffer
    Info: Detected gated clock "Arbiter:inst11|inst7" as buffer
    Info: Detected gated clock "Arbiter:inst11|inst10" as buffer
    Info: Detected gated clock "Arbiter:inst11|inst9" as buffer
    Info: Detected gated clock "Arbiter:inst11|inst6" as buffer
    Info: Detected ripple clock "Arbiter:inst11|inst30" as buffer
    Info: Detected ripple clock "Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Arbiter:inst11|inst33" as buffer
    Info: Detected ripple clock "Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 70.46 MHz between source register "Arbiter:inst11|inst30" and destination register "Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]" (period= 14.193 ns)
    Info: + Longest register to register delay is 1.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N27; Fanout = 4; REG Node = 'Arbiter:inst11|inst30'
        Info: 2: + IC(0.224 ns) + CELL(0.053 ns) = 0.277 ns; Loc. = LCCOMB_X13_Y10_N30; Fanout = 3; COMB Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~0'
        Info: 3: + IC(0.226 ns) + CELL(0.746 ns) = 1.249 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 11; REG Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.799 ns ( 63.97 % )
        Info: Total interconnect delay = 0.450 ns ( 36.03 % )
    Info: - Smallest clock skew is -12.760 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.538 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 38; CLK Node = 'CLK'
            Info: 2: + IC(1.066 ns) + CELL(0.618 ns) = 2.538 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 11; REG Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 58.00 % )
            Info: Total interconnect delay = 1.066 ns ( 42.00 % )
        Info: - Longest clock path from clock "CLK" to source register is 15.298 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 38; CLK Node = 'CLK'
            Info: 2: + IC(1.066 ns) + CELL(0.712 ns) = 2.632 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 10; REG Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]'
            Info: 3: + IC(0.324 ns) + CELL(0.053 ns) = 3.009 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 3; COMB Node = 'Arbiter:inst11|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]'
            Info: 4: + IC(0.512 ns) + CELL(0.154 ns) = 3.675 ns; Loc. = LCCOMB_X15_Y10_N28; Fanout = 2; COMB Node = 'master2:inst2|inst2'
            Info: 5: + IC(0.525 ns) + CELL(0.712 ns) = 4.912 ns; Loc. = LCFF_X11_Y10_N27; Fanout = 14; REG Node = 'master2:inst2|inst30'
            Info: 6: + IC(0.627 ns) + CELL(0.366 ns) = 5.905 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 7; COMB Node = 'master3:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]~1'
            Info: 7: + IC(0.357 ns) + CELL(0.228 ns) = 6.490 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 7; COMB Node = 'slave5:inst10|inst3~2'
            Info: 8: + IC(0.359 ns) + CELL(0.272 ns) = 7.121 ns; Loc. = LCCOMB_X15_Y10_N16; Fanout = 2; COMB Node = 'master1:inst1|inst6'
            Info: 9: + IC(0.489 ns) + CELL(0.712 ns) = 8.322 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 15; REG Node = 'master1:inst1|inst30'
            Info: 10: + IC(0.555 ns) + CELL(0.346 ns) = 9.223 ns; Loc. = LCCOMB_X15_Y10_N26; Fanout = 3; COMB Node = 'slave0:inst5|inst19~0'
            Info: 11: + IC(0.490 ns) + CELL(0.154 ns) = 9.867 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 7; COMB Node = 'slave5:inst10|inst3~1'
            Info: 12: + IC(0.369 ns) + CELL(0.272 ns) = 10.508 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 2; COMB Node = 'master4:inst4|inst3'
            Info: 13: + IC(0.730 ns) + CELL(0.712 ns) = 11.950 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 13; REG Node = 'master4:inst4|inst30'
            Info: 14: + IC(1.026 ns) + CELL(0.346 ns) = 13.322 ns; Loc. = LCCOMB_X15_Y10_N14; Fanout = 18; COMB Node = 'master4:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]~8'
            Info: 15: + IC(0.332 ns) + CELL(0.053 ns) = 13.707 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 7; COMB Node = 'slave5:inst10|inst3~3'
            Info: 16: + IC(0.319 ns) + CELL(0.053 ns) = 14.079 ns; Loc. = LCCOMB_X13_Y10_N12; Fanout = 1; COMB Node = 'Arbiter:inst11|inst2'
            Info: 17: + IC(0.217 ns) + CELL(0.154 ns) = 14.450 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 2; COMB Node = 'Arbiter:inst11|inst1'
            Info: 18: + IC(0.230 ns) + CELL(0.618 ns) = 15.298 ns; Loc. = LCFF_X13_Y10_N27; Fanout = 4; REG Node = 'Arbiter:inst11|inst30'
            Info: Total cell delay = 6.771 ns ( 44.26 % )
            Info: Total interconnect delay = 8.527 ns ( 55.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 136 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]" and destination pin or register "Arbiter:inst11|inst30" for clock "CLK" (Hold time is 11.729 ns)
    Info: + Largest clock skew is 12.760 ns
        Info: + Longest clock path from clock "CLK" to destination register is 15.298 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 38; CLK Node = 'CLK'
            Info: 2: + IC(1.066 ns) + CELL(0.712 ns) = 2.632 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 10; REG Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]'
            Info: 3: + IC(0.324 ns) + CELL(0.053 ns) = 3.009 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 3; COMB Node = 'Arbiter:inst11|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]'
            Info: 4: + IC(0.512 ns) + CELL(0.154 ns) = 3.675 ns; Loc. = LCCOMB_X15_Y10_N28; Fanout = 2; COMB Node = 'master2:inst2|inst2'
            Info: 5: + IC(0.525 ns) + CELL(0.712 ns) = 4.912 ns; Loc. = LCFF_X11_Y10_N27; Fanout = 14; REG Node = 'master2:inst2|inst30'
            Info: 6: + IC(0.627 ns) + CELL(0.366 ns) = 5.905 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 7; COMB Node = 'master3:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]~1'
            Info: 7: + IC(0.357 ns) + CELL(0.228 ns) = 6.490 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 7; COMB Node = 'slave5:inst10|inst3~2'
            Info: 8: + IC(0.359 ns) + CELL(0.272 ns) = 7.121 ns; Loc. = LCCOMB_X15_Y10_N16; Fanout = 2; COMB Node = 'master1:inst1|inst6'
            Info: 9: + IC(0.489 ns) + CELL(0.712 ns) = 8.322 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 15; REG Node = 'master1:inst1|inst30'
            Info: 10: + IC(0.555 ns) + CELL(0.346 ns) = 9.223 ns; Loc. = LCCOMB_X15_Y10_N26; Fanout = 3; COMB Node = 'slave0:inst5|inst19~0'
            Info: 11: + IC(0.490 ns) + CELL(0.154 ns) = 9.867 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 7; COMB Node = 'slave5:inst10|inst3~1'
            Info: 12: + IC(0.369 ns) + CELL(0.272 ns) = 10.508 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 2; COMB Node = 'master4:inst4|inst3'
            Info: 13: + IC(0.730 ns) + CELL(0.712 ns) = 11.950 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 13; REG Node = 'master4:inst4|inst30'
            Info: 14: + IC(1.026 ns) + CELL(0.346 ns) = 13.322 ns; Loc. = LCCOMB_X15_Y10_N14; Fanout = 18; COMB Node = 'master4:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]~8'
            Info: 15: + IC(0.332 ns) + CELL(0.053 ns) = 13.707 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 7; COMB Node = 'slave5:inst10|inst3~3'
            Info: 16: + IC(0.319 ns) + CELL(0.053 ns) = 14.079 ns; Loc. = LCCOMB_X13_Y10_N12; Fanout = 1; COMB Node = 'Arbiter:inst11|inst2'
            Info: 17: + IC(0.217 ns) + CELL(0.154 ns) = 14.450 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 2; COMB Node = 'Arbiter:inst11|inst1'
            Info: 18: + IC(0.230 ns) + CELL(0.618 ns) = 15.298 ns; Loc. = LCFF_X13_Y10_N27; Fanout = 4; REG Node = 'Arbiter:inst11|inst30'
            Info: Total cell delay = 6.771 ns ( 44.26 % )
            Info: Total interconnect delay = 8.527 ns ( 55.74 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.538 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 38; CLK Node = 'CLK'
            Info: 2: + IC(1.066 ns) + CELL(0.618 ns) = 2.538 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 10; REG Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 58.00 % )
            Info: Total interconnect delay = 1.066 ns ( 42.00 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 10; REG Node = 'Arbiter:inst11|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]'
        Info: 2: + IC(0.324 ns) + CELL(0.053 ns) = 0.377 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 3; COMB Node = 'Arbiter:inst11|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]'
        Info: 3: + IC(0.229 ns) + CELL(0.053 ns) = 0.659 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 2; COMB Node = 'Arbiter:inst11|inst1'
        Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 0.931 ns; Loc. = LCCOMB_X13_Y10_N26; Fanout = 1; COMB Node = 'Arbiter:inst11|inst30~0'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.086 ns; Loc. = LCFF_X13_Y10_N27; Fanout = 4; REG Node = 'Arbiter:inst11|inst30'
        Info: Total cell delay = 0.314 ns ( 28.91 % )
        Info: Total interconnect delay = 0.772 ns ( 71.09 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLK" to destination pin "FIN" through register "master1:inst1|inst30" is 18.384 ns
    Info: + Longest clock path from clock "CLK" to source register is 12.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 38; CLK Node = 'CLK'
        Info: 2: + IC(1.059 ns) + CELL(0.712 ns) = 2.625 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 2; REG Node = 'master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]'
        Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 3.083 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 2; COMB Node = 'master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 3.118 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 3.243 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'master4:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~1'
        Info: 6: + IC(0.340 ns) + CELL(0.053 ns) = 3.636 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 3; COMB Node = 'Arbiter:inst11|inst10'
        Info: 7: + IC(0.534 ns) + CELL(0.154 ns) = 4.324 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 2; COMB Node = 'master4:inst4|inst3'
        Info: 8: + IC(0.730 ns) + CELL(0.712 ns) = 5.766 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 13; REG Node = 'master4:inst4|inst30'
        Info: 9: + IC(0.862 ns) + CELL(0.366 ns) = 6.994 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 4; COMB Node = 'slave5:inst10|inst2~0'
        Info: 10: + IC(0.517 ns) + CELL(0.053 ns) = 7.564 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 7; COMB Node = 'slave5:inst10|inst3~2'
        Info: 11: + IC(0.264 ns) + CELL(0.272 ns) = 8.100 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 2; COMB Node = 'master3:inst3|inst3'
        Info: 12: + IC(0.505 ns) + CELL(0.712 ns) = 9.317 ns; Loc. = LCFF_X11_Y10_N15; Fanout = 10; REG Node = 'master3:inst3|inst30'
        Info: 13: + IC(0.584 ns) + CELL(0.228 ns) = 10.129 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 7; COMB Node = 'master3:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]~1'
        Info: 14: + IC(0.226 ns) + CELL(0.053 ns) = 10.408 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 7; COMB Node = 'slave5:inst10|inst3~1'
        Info: 15: + IC(0.331 ns) + CELL(0.154 ns) = 10.893 ns; Loc. = LCCOMB_X15_Y10_N16; Fanout = 2; COMB Node = 'master1:inst1|inst6'
        Info: 16: + IC(0.489 ns) + CELL(0.618 ns) = 12.000 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 15; REG Node = 'master1:inst1|inst30'
        Info: Total cell delay = 5.559 ns ( 46.33 % )
        Info: Total interconnect delay = 6.441 ns ( 53.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 15; REG Node = 'master1:inst1|inst30'
        Info: 2: + IC(0.510 ns) + CELL(0.053 ns) = 0.563 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 4; COMB Node = 'slave5:inst10|inst2~0'
        Info: 3: + IC(1.304 ns) + CELL(0.357 ns) = 2.224 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 7; COMB Node = 'slave5:inst10|inst3~1'
        Info: 4: + IC(0.370 ns) + CELL(0.228 ns) = 2.822 ns; Loc. = LCCOMB_X15_Y10_N6; Fanout = 1; COMB Node = 'slave5:inst10|inst3~4'
        Info: 5: + IC(1.364 ns) + CELL(2.104 ns) = 6.290 ns; Loc. = PIN_N16; Fanout = 0; PIN Node = 'FIN'
        Info: Total cell delay = 2.742 ns ( 43.59 % )
        Info: Total interconnect delay = 3.548 ns ( 56.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Wed Nov 11 23:29:04 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


