<stg><name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %outpix = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %outpix

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc87:0 %outpix_1 = load i7 %outpix

]]></Node>
<StgValue><ssdm name="outpix_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc87:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc87:2 %icmp_ln174 = icmp_eq  i7 %outpix_1, i7 104

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc87:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc87:4 %add_ln174 = add i7 %outpix_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87:5 %br_ln174 = br i1 %icmp_ln174, void %for.inc87.split, void %for.inc93.exitStub

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc87.split:0 %outpix_cast = zext i7 %outpix_1

]]></Node>
<StgValue><ssdm name="outpix_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:2 %buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:3 %buf_V_load = load i7 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:4 %store_ln181 = store i3 0, i7 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:5 %buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:6 %buf_V_1_load = load i7 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:7 %store_ln181 = store i3 0, i7 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:8 %buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:9 %buf_V_2_load = load i7 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:10 %store_ln181 = store i3 0, i7 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:11 %buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:12 %buf_V_3_load = load i7 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:13 %store_ln181 = store i3 0, i7 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:14 %buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:15 %buf_V_4_load = load i7 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:16 %store_ln181 = store i3 0, i7 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:17 %buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:18 %buf_V_5_load = load i7 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:19 %store_ln181 = store i3 0, i7 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:20 %buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:21 %buf_V_6_load = load i7 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:22 %store_ln181 = store i3 0, i7 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:23 %buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:24 %buf_V_7_load = load i7 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:26 %store_ln181 = store i3 0, i7 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc87.split:28 %store_ln174 = store i7 %add_ln174, i7 %outpix

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc87.split:1 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:3 %buf_V_load = load i7 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:6 %buf_V_1_load = load i7 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:9 %buf_V_2_load = load i7 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:12 %buf_V_3_load = load i7 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:15 %buf_V_4_load = load i7 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:18 %buf_V_5_load = load i7 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:21 %buf_V_6_load = load i7 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:24 %buf_V_7_load = load i7 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3">
<![CDATA[
for.inc87.split:25 %p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i3.i3.i3.i3.i3.i3.i3, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc87.split:27 %write_ln183 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_V, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc87.split:29 %br_ln174 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.inc93.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
