{
  "design": {
    "design_info": {
      "boundary_crc": "0x4DEEA5729A14C09A",
      "device": "xc7a15tcsg325-2",
      "gen_directory": "../../../../Read_AD7606_Parallel_XC7A15T.gen/sources_1/bd/Module_top",
      "name": "Module_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "Module_read_par_ad76_0": "",
      "clk_wiz_0": "",
      "ila_0": ""
    },
    "ports": {
      "clk_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Module_top_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "frstdata": {
        "direction": "I"
      },
      "busy": {
        "direction": "I"
      },
      "data": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc_rst": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "convst_a": {
        "direction": "O"
      },
      "convst_b": {
        "direction": "O"
      },
      "cs": {
        "direction": "O"
      },
      "rd": {
        "direction": "O"
      }
    },
    "components": {
      "Module_read_par_ad76_0": {
        "vlnv": "xilinx.com:module_ref:Module_read_par_ad7606:1.0",
        "ip_revision": "1",
        "xci_name": "Module_top_Module_read_par_ad76_0_0",
        "xci_path": "ip\\Module_top_Module_read_par_ad76_0_0\\Module_top_Module_read_par_ad76_0_0.xci",
        "inst_hier_path": "Module_read_par_ad76_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Module_read_par_ad7606",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "adc_rst": {
            "type": "rst",
            "direction": "O"
          },
          "convst_a": {
            "direction": "O"
          },
          "convst_b": {
            "direction": "O"
          },
          "cs": {
            "direction": "O"
          },
          "rd": {
            "direction": "O"
          },
          "frstdata": {
            "direction": "I"
          },
          "busy": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_ch0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch4": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch5": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch6": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_ch7": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_valid": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "Module_top_clk_wiz_0_0",
        "xci_path": "ip\\Module_top_clk_wiz_0_0\\Module_top_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "162.035"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "15",
        "xci_name": "Module_top_ila_0_0",
        "xci_path": "ip\\Module_top_ila_0_0\\Module_top_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "17"
          },
          "C_PROBE10_WIDTH": {
            "value": "16"
          },
          "C_PROBE11_WIDTH": {
            "value": "16"
          },
          "C_PROBE12_WIDTH": {
            "value": "16"
          },
          "C_PROBE13_WIDTH": {
            "value": "16"
          },
          "C_PROBE14_WIDTH": {
            "value": "16"
          },
          "C_PROBE15_WIDTH": {
            "value": "16"
          },
          "C_PROBE7_WIDTH": {
            "value": "16"
          },
          "C_PROBE8_WIDTH": {
            "value": "16"
          },
          "C_PROBE9_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "Module_read_par_ad76_0_adc_rst": {
        "ports": [
          "Module_read_par_ad76_0/adc_rst",
          "adc_rst",
          "ila_0/probe0"
        ]
      },
      "Module_read_par_ad76_0_convst_a": {
        "ports": [
          "Module_read_par_ad76_0/convst_a",
          "convst_a",
          "ila_0/probe1"
        ]
      },
      "Module_read_par_ad76_0_convst_b": {
        "ports": [
          "Module_read_par_ad76_0/convst_b",
          "convst_b",
          "ila_0/probe2"
        ]
      },
      "Module_read_par_ad76_0_cs": {
        "ports": [
          "Module_read_par_ad76_0/cs",
          "cs",
          "ila_0/probe3"
        ]
      },
      "Module_read_par_ad76_0_data_ch0": {
        "ports": [
          "Module_read_par_ad76_0/data_ch0",
          "ila_0/probe8"
        ]
      },
      "Module_read_par_ad76_0_data_ch1": {
        "ports": [
          "Module_read_par_ad76_0/data_ch1",
          "ila_0/probe9"
        ]
      },
      "Module_read_par_ad76_0_data_ch2": {
        "ports": [
          "Module_read_par_ad76_0/data_ch2",
          "ila_0/probe10"
        ]
      },
      "Module_read_par_ad76_0_data_ch3": {
        "ports": [
          "Module_read_par_ad76_0/data_ch3",
          "ila_0/probe11"
        ]
      },
      "Module_read_par_ad76_0_data_ch4": {
        "ports": [
          "Module_read_par_ad76_0/data_ch4",
          "ila_0/probe12"
        ]
      },
      "Module_read_par_ad76_0_data_ch5": {
        "ports": [
          "Module_read_par_ad76_0/data_ch5",
          "ila_0/probe13"
        ]
      },
      "Module_read_par_ad76_0_data_ch6": {
        "ports": [
          "Module_read_par_ad76_0/data_ch6",
          "ila_0/probe14"
        ]
      },
      "Module_read_par_ad76_0_data_ch7": {
        "ports": [
          "Module_read_par_ad76_0/data_ch7",
          "ila_0/probe15"
        ]
      },
      "Module_read_par_ad76_0_data_valid": {
        "ports": [
          "Module_read_par_ad76_0/data_valid",
          "ila_0/probe16"
        ]
      },
      "Module_read_par_ad76_0_rd": {
        "ports": [
          "Module_read_par_ad76_0/rd",
          "rd",
          "ila_0/probe4"
        ]
      },
      "busy_0_1": {
        "ports": [
          "busy",
          "ila_0/probe6",
          "Module_read_par_ad76_0/busy"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "Module_read_par_ad76_0/clk"
        ]
      },
      "data_0_1": {
        "ports": [
          "data",
          "ila_0/probe7",
          "Module_read_par_ad76_0/data"
        ]
      },
      "frstdata_0_1": {
        "ports": [
          "frstdata",
          "ila_0/probe5",
          "Module_read_par_ad76_0/frstdata"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn",
          "Module_read_par_ad76_0/resetn"
        ]
      }
    }
  }
}