<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="UART_DDR_microblaze_0_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_dlmb_v10_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_rst_mig_7series_0_83M_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_rst_mig_7series_0_83M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_axi_smc_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_mig_7series_0_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="UART_DDR_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="UART_DDR_ilmb_v10_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="UART_DDR_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="UART_DDR_lmb_bram_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_mdm_1_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_DDR_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/UART_DDR_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="UART_DDR_microblaze_0_0_synth_1"/>
		<Parent Id="UART_DDR_dlmb_v10_0_synth_1"/>
		<Parent Id="UART_DDR_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="UART_DDR_rst_mig_7series_0_83M_0_synth_1"/>
		<Parent Id="UART_DDR_axi_smc_0_synth_1"/>
		<Parent Id="UART_DDR_mig_7series_0_0_synth_1"/>
		<Parent Id="UART_DDR_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="UART_DDR_ilmb_v10_0_synth_1"/>
		<Parent Id="UART_DDR_lmb_bram_0_synth_1"/>
		<Parent Id="UART_DDR_mdm_1_0_synth_1"/>
		<Parent Id="UART_DDR_clk_wiz_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR/UART_DDR.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="UART_DDR_microblaze_0_0_synth_1"/>
		<Parent Id="UART_DDR_dlmb_v10_0_synth_1"/>
		<Parent Id="UART_DDR_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="UART_DDR_rst_mig_7series_0_83M_0_synth_1"/>
		<Parent Id="UART_DDR_axi_smc_0_synth_1"/>
		<Parent Id="UART_DDR_mig_7series_0_0_synth_1"/>
		<Parent Id="UART_DDR_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="UART_DDR_ilmb_v10_0_synth_1"/>
		<Parent Id="UART_DDR_lmb_bram_0_synth_1"/>
		<Parent Id="UART_DDR_mdm_1_0_synth_1"/>
		<Parent Id="UART_DDR_clk_wiz_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

