verilog work "Slave_VNew.v"
verilog work "Code_V2.v"
vhdl work "Main.vhf"
