#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x22f6810 .scope module, "VGA_controller_tb" "VGA_controller_tb" 2 4;
 .timescale -3 -4;
v0x230a580_0 .net "clock", 0 0, v0x230a4e0_0; 1 drivers
v0x230a650_0 .net "column", 15 0, v0x2309da0_0; 1 drivers
v0x230a6d0_0 .net "display_enable", 0 0, v0x2309e40_0; 1 drivers
v0x230a780_0 .var "dummy", 0 0;
v0x230a830_0 .var "dumpfile_path", 512 0;
v0x230a8b0_0 .net "h_sync", 0 0, v0x2309f90_0; 1 drivers
v0x230a970_0 .net "row", 15 0, v0x230a030_0; 1 drivers
v0x230aa20_0 .net "v_sync", 0 0, v0x230a1b0_0; 1 drivers
S_0x230a2a0 .scope module, "clk_inst" "clock_gen" 2 12, 3 2, S_0x22f6810;
 .timescale -10 -12;
P_0x230a0b8 .param/l "PERIOD" 3 4, +C4<0110001101>;
v0x230a4e0_0 .var "clk", 0 0;
S_0x230a3f0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 9, 3 9, S_0x230a2a0;
 .timescale -10 -12;
S_0x22f6900 .scope module, "inst" "VGA_controller" 2 13, 4 5, S_0x22f6810;
 .timescale -10 -12;
P_0x22bb698 .param/l "H_BACK_PORSCH" 4 19, +C4<0110000>;
P_0x22bb6c0 .param/l "H_FRONT_PORSCH" 4 17, +C4<010000>;
P_0x22bb6e8 .param/l "H_PERIOD" 4 21, +C4<01100100000>;
P_0x22bb710 .param/l "H_PIXELS" 4 16, +C4<01010000000>;
P_0x22bb738 .param/l "H_POL" 4 20, +C4<0>;
P_0x22bb760 .param/l "H_SYNC_PULSE" 4 18, +C4<01100000>;
P_0x22bb788 .param/l "V_BACK_PORSCH" 4 26, +C4<0100001>;
P_0x22bb7b0 .param/l "V_FRONT_PORSCH" 4 24, +C4<01010>;
P_0x22bb7d8 .param/l "V_PERIOD" 4 28, +C4<01000001101>;
P_0x22bb800 .param/l "V_PIXELS" 4 23, +C4<0111100000>;
P_0x22bb828 .param/l "V_POL" 4 27, +C4<0>;
P_0x22bb850 .param/l "V_SYNC_PULSE" 4 25, +C4<010>;
v0x22bbae0_0 .alias "clk", 0 0, v0x230a580_0;
v0x2309da0_0 .var "column", 15 0;
v0x2309e40_0 .var "display_enable", 0 0;
v0x2309ee0_0 .var "h_count", 15 0;
v0x2309f90_0 .var "h_sync", 0 0;
v0x230a030_0 .var "row", 15 0;
v0x230a110_0 .var "v_count", 15 0;
v0x230a1b0_0 .var "v_sync", 0 0;
E_0x22e1690 .event posedge, v0x22bbae0_0;
    .scope S_0x230a2a0;
T_0 ;
    %fork t_1, S_0x230a3f0;
    %jmp t_0;
    .scope S_0x230a3f0;
t_1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x230a4e0_0, 0, 0;
    %delay 19800, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x230a4e0_0, 0, 1;
    %delay 19800, 0;
    %end;
    .scope S_0x230a2a0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x22f6900;
T_1 ;
    %set/v v0x230a030_0, 0, 16;
    %set/v v0x2309da0_0, 0, 16;
    %set/v v0x2309ee0_0, 0, 16;
    %set/v v0x230a110_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x22f6900;
T_2 ;
    %wait E_0x22e1690;
    %load/v 8, v0x2309ee0_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 799, 17;
    %jmp/0xz  T_2.0, 5;
    %load/v 8, v0x2309ee0_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %set/v v0x2309ee0_0, 8, 16;
    %jmp T_2.1;
T_2.0 ;
    %set/v v0x2309ee0_0, 0, 16;
    %load/v 8, v0x230a110_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 524, 17;
    %jmp/0xz  T_2.2, 5;
    %load/v 8, v0x230a110_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %set/v v0x230a110_0, 8, 16;
    %jmp T_2.3;
T_2.2 ;
    %set/v v0x230a110_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %load/v 8, v0x2309ee0_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 656, 17;
    %mov 8, 5, 1;
    %movi 9, 752, 17;
    %load/v 26, v0x2309ee0_0, 16;
    %mov 42, 0, 1;
    %cmp/u 9, 26, 17;
    %or 8, 5, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2309f90_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2309f90_0, 0, 0;
T_2.5 ;
    %load/v 8, v0x230a110_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 490, 17;
    %mov 8, 5, 1;
    %movi 9, 492, 17;
    %load/v 26, v0x230a110_0, 16;
    %mov 42, 0, 1;
    %cmp/u 9, 26, 17;
    %or 5, 4, 1;
    %or 8, 5, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x230a1b0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x230a1b0_0, 0, 0;
T_2.7 ;
    %load/v 8, v0x2309ee0_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 640, 17;
    %jmp/0xz  T_2.8, 5;
    %load/v 8, v0x2309ee0_0, 16;
    %set/v v0x2309da0_0, 8, 16;
T_2.8 ;
    %load/v 8, v0x230a110_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 480, 17;
    %jmp/0xz  T_2.10, 5;
    %load/v 8, v0x230a110_0, 16;
    %set/v v0x230a030_0, 8, 16;
T_2.10 ;
    %load/v 8, v0x2309ee0_0, 16;
    %mov 24, 0, 1;
   %cmpi/u 8, 640, 17;
    %mov 8, 5, 1;
    %load/v 9, v0x230a110_0, 16;
    %mov 25, 0, 1;
   %cmpi/u 9, 480, 17;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2309e40_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2309e40_0, 0, 0;
T_2.13 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x22f6810;
T_3 ;
    %delay 2820130816, 4;
    %vpi_call 2 16 "$finish";
    %end;
    .thread T_3;
    .scope S_0x22f6810;
T_4 ;
    %movi 8, 779510628, 32;
    %movi 40, 1953527156, 32;
    %movi 72, 28533, 32;
    %movi 104, 0, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 1;
    %set/v v0x230a830_0, 8, 513;
    %end;
    .thread T_4;
    .scope S_0x22f6810;
T_5 ;
    %vpi_func 2 23 "$value$plusargs", 8, 32, "VCD_PATH=%s", v0x230a830_0;
    %set/v v0x230a780_0, 8, 1;
    %vpi_call 2 24 "$dumpfile", v0x230a830_0;
    %vpi_call 2 25 "$dumpvars", 1'sb0, S_0x22f6810;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/VGA_controller_tb.v";
    "src/clock.v";
    "src/VGA_controller.v";
