

## Table of contents
* [General Info](#general-information)
* [Components](#components)
* [Schematic](#schematic)
* [Acknowledgements](#acknowledgements)


## General Information
1. Command validation functionality
      * Reorder buffer







## Components
### Reorder Buffer
* Replace register file
* Queue => Stores issue command <br>
      &emsp; &emsp; &ensp;  =>empties serially when the command in the queue head has completed. 





## Schematic
### Full stack
![back_end](https://user-images.githubusercontent.com/22920222/155844736-1091d569-3d03-4e67-81ec-c91e22f40822.png)

### Reorder buffer
![reorder_buffer](https://user-images.githubusercontent.com/22920222/155845165-60167119-732f-424c-9de9-57601f2dccb0.png)

### Reorder line 


For more details, see [doc](https://github.com/z1skgr/Tomasulo-BASED-processor/tree/main/3/docs/schematics)

## Acknowledgements
* This project was created for the requirements of the lesson Computer Architecture

