{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524817785211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524817785216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 17:29:45 2018 " "Processing started: Fri Apr 27 17:29:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524817785216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817785216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_p1 -c processor_p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_p1 -c processor_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817785216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524817785454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524817785454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "../phase_counter/phase_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter/program_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_simple " "Found entity 1: LED_simple" {  } { { "../LED_simple/LED_simple.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter " "Found entity 1: data_selecter" {  } { { "../data_selecter/data_selecter.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.v" "" { Text "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_for_program_counter " "Found entity 1: adder_for_program_counter" {  } { { "../adder_for_program_counter/adder_for_program_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_p1 " "Found entity 1: processor_p1" {  } { { "../processor/processor_p1.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817793259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817793259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_p1 " "Elaborating entity \"processor_p1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524817793332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst15 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst15\"" {  } { { "../processor/processor_p1.bdf" "inst15" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 368 912 1112 512 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817793350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst10 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst10\"" {  } { { "../processor/processor_p1.bdf" "inst10" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 416 688 856 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817793355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 phase_counter.v(15) " "Verilog HDL assignment warning at phase_counter.v(15): truncated value with size 16 to match size of target (3)" {  } { { "../phase_counter/phase_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524817793358 "|processor_p1|phase_counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_simple LED_simple:inst11 " "Elaborating entity \"LED_simple\" for hierarchy \"LED_simple:inst11\"" {  } { { "../processor/processor_p1.bdf" "inst11" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 568 1280 1448 648 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817793360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_for_program_counter adder_for_program_counter:inst " "Elaborating entity \"adder_for_program_counter\" for hierarchy \"adder_for_program_counter:inst\"" {  } { { "../processor/processor_p1.bdf" "inst" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 568 1040 1208 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817793365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst12 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst12\"" {  } { { "../processor/processor_p1.bdf" "inst12" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 568 792 960 680 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817793370 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst15\|running control_unit:inst15\|running~_emulated control_unit:inst15\|running~1 " "Register \"control_unit:inst15\|running\" is converted into an equivalent circuit using register \"control_unit:inst15\|running~_emulated\" and latch \"control_unit:inst15\|running~1\"" {  } { { "../control_unit/control_unit.v" "" { Text "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524817793720 "|processor_p1|control_unit:inst15|running"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1524817793720 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selecter VCC " "Pin \"selecter\" is stuck at VCC" {  } { { "../processor/processor_p1.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 608 1512 1688 624 "selecter" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817793729 "|processor_p1|selecter"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[24\] GND " "Pin \"PC_check\[24\]\" is stuck at GND" {  } { { "../processor/processor_p1.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 592 1512 1688 608 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817793729 "|processor_p1|PC_check[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[16\] GND " "Pin \"PC_check\[16\]\" is stuck at GND" {  } { { "../processor/processor_p1.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 592 1512 1688 608 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817793729 "|processor_p1|PC_check[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[8\] GND " "Pin \"PC_check\[8\]\" is stuck at GND" {  } { { "../processor/processor_p1.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 592 1512 1688 608 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817793729 "|processor_p1|PC_check[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[0\] GND " "Pin \"PC_check\[0\]\" is stuck at GND" {  } { { "../processor/processor_p1.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor_p1.bdf" { { 592 1512 1688 608 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817793729 "|processor_p1|PC_check[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524817793729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524817793781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524817794232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817794232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524817794330 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524817794330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524817794330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524817794330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1092 " "Peak virtual memory: 1092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524817794378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 17:29:54 2018 " "Processing ended: Fri Apr 27 17:29:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524817794378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524817794378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524817794378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817794378 ""}
