	component Nios_Qsys is
		port (
			clk_clk                             : in  std_logic                     := 'X';             -- clk
			switches_external_connection_export : in  std_logic_vector(17 downto 0) := (others => 'X'); -- export
			leds_external_connection_export     : out std_logic_vector(17 downto 0);                    -- export
			reset_reset_n                       : in  std_logic                     := 'X'              -- reset_n
		);
	end component Nios_Qsys;

