Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 03:48:16 2019
| Host         : Lazarus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/predict_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 154 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 75 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.226     -641.201                   1312                10879        0.219        0.000                      0                10879        4.020        0.000                       0                  4915  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.226     -641.201                   1312                10879        0.219        0.000                      0                10879        4.020        0.000                       0                  4915  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1312  Failing Endpoints,  Worst Slack       -1.226ns,  Total Violation     -641.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 2.848ns (26.843%)  route 7.762ns (73.157%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4/Q
                         net (fo=120, unplaced)       1.087     2.578    bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4_n_3
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.249 r  bd_0_i/hls_inst/inst/ram_reg_0_0_i_14687/CO[3]
                         net (fo=1, unplaced)         0.009     3.258    bd_0_i/hls_inst/inst/ram_reg_0_0_i_14687_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.375 r  bd_0_i/hls_inst/inst/ram_reg_0_0_i_12860/CO[3]
                         net (fo=1, unplaced)         0.000     3.375    bd_0_i/hls_inst/inst/ram_reg_0_0_i_12860_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  bd_0_i/hls_inst/inst/ram_reg_0_0_i_11838/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/ram_reg_0_0_i_11838_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.748 f  bd_0_i/hls_inst/inst/ram_reg_0_0_i_11031/O[2]
                         net (fo=1, unplaced)         0.905     4.653    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/add_ln43_89_fu_12777_p2[13]
                         LUT6 (Prop_lut6_I0_O)        0.301     4.954 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_5665/O
                         net (fo=1, unplaced)         0.902     5.856    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_5665_n_3
                         LUT5 (Prop_lut5_I0_O)        0.124     5.980 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_2098/O
                         net (fo=1, unplaced)         0.902     6.882    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_2098_n_3
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_747/O
                         net (fo=1, unplaced)         0.419     7.425    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_747_n_3
                         LUT4 (Prop_lut4_I0_O)        0.124     7.549 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_252/O
                         net (fo=1, unplaced)         0.902     8.451    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_252_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     8.575 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_88/O
                         net (fo=1, unplaced)         0.902     9.477    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_88_n_3
                         LUT5 (Prop_lut5_I2_O)        0.124     9.601 r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_25/O
                         net (fo=4, unplaced)         0.443    10.044    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_25_n_3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.168 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_24_i_1/O
                         net (fo=33, unplaced)        0.491    10.659    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_24_i_1_n_3
                         LUT3 (Prop_lut3_I1_O)        0.124    10.783 r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0_i_2/O
                         net (fo=8, unplaced)         0.800    11.583    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0_i_2_n_3
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 -1.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.410     0.410    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/p_0_out
                         SRL16E                                       r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.432     0.432    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/result_buf_U/predict_function_eOg_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK



