* 3 Input AND gate
.subckt and3 OUT A B C 

*PUN
M0 3nand A vdd vdd CMOSP W={width_P} L={LAMBDA}
M1 3nand B vdd vdd CMOSP W={width_P} L={LAMBDA}
M2 3nand C vdd vdd CMOSP W={width_P} L={LAMBDA}


M3 3nand A node1 gnd CMOSN W={width_N} L={LAMBDA}
M4 node1 B node2 gnd CMOSN W={width_N} L={LAMBDA}
M5 node2 C gnd gnd CMOSN W={width_N} L={LAMBDA}


M6 OUT 3nand VDD VDD CMOSP W={width_P} L={LAMBDA}
M7 OUT 3nand GND Gnd CMOSN W={width_N} L={LAMBDA}


.ends
