# Netlist Viewer TCL File
set_family -name IGLOO2
top_module -name Top
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/ram128x16bits.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/databuffer.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/serial2parallel.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/statemachine.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/analog.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/CPUConfig.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/cpuled.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/component/work/Clock_Gen/Clock_Gen_0/Clock_Gen_Clock_Gen_0_FCCC.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/component/work/Clock_Gen/Clock_Gen.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/clockcontrol.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/controlio.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/controloutput.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/DIO8.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/decode.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/DiscoverControlID.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/DiscoverExpansionID.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/discovercontrol.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/ExpModuleLED.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/ExpansionSigRoute.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/LatencyCounter.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/mdssiroute.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/MDTTopSimp.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/QuadXface.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/Quad.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/rtdexpidled.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/ssi_controller.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/ssi_xface.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/start_delay.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/SSITop.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/serial_mem.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/ticksync.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/WatchDogTimer.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/hdl/top.vhd}
addfile -view HIER -lib work -type VLOG -mode system_verilog -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/synthesis/Top.vm}
addfile -view FLAT -lib work -type AFL -mode NONE -name {C:/RMC70/Programmable/CPU/RMC75E/FPGA/mainline/designer/Top/COMPILE/Top.afl}