[{"commit":{"message":"To be pushed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"}],"sha":"b51702b41cdb72f58d85b83389968c561fdba962"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"b3a4f8f5dae43ac514be1c793b5250bccc1d7079"},{"commit":{"message":"Review comments, removed dead code."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"}],"sha":"f1dd3e16c1895a4a0c6687c0dc7dcfaf785d0874"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"9520e85d5dd162ba9d90ba100de8693acdd28fad"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"bb7249b8cd24113c28a9c5293388fced7e2ff3be"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"eb30360a9e6d0686af69fdb57b1d89adc0f3359c"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"742c656151c5e56b6904a1f45d411e9def3b7840"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"f93f588d8b9d168434f120e10700ef2ef39025da"},{"commit":{"message":"Remove tmp file"},"files":[],"sha":"752796b8182903f52b85d38167cecf33250adb7a"},{"commit":{"message":"Prepare for dynamic NativeCall size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/jvmciCodeInstaller_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"}],"sha":"d9e5545044d7aa6a176e03a2a293c89959f73810"},{"commit":{"message":"Only allow one calling convetion, i.e. fixed sized"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"}],"sha":"d60e93057a07447f700b8a7f817d94a707f58de3"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[],"sha":"3120d65abce95265b3e5e81b7f579d1dc0483ca9"},{"commit":{"message":"Review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"}],"sha":"193a93434f7089309c3e0e008cabcea79548cfd9"},{"commit":{"message":"Move shart\/far code to cpp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/codeBuffer_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"}],"sha":"c4c02f2e23e0182da3960ac0ca50f3b93dc15ffc"},{"commit":{"message":"Cleanup"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"}],"sha":"d42d9e583b4a866c3ad9fd298a466d9b5c1ee174"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/relocInfo_riscv.cpp"}],"sha":"89e1b145e9c1c82c41f2b2ca9f1d580ad5deaabb"},{"commit":{"message":"Merge branch 'master' into 8332689"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"3c5db8190d9b5b13478c8e190637f109dd8285fb"},{"commit":{"message":"Remove accidental files"},"files":[],"sha":"41e576cc12d210537f133f2dcf2de84a52d0a8e3"},{"commit":{"message":"Remove accidental files"},"files":[],"sha":"2e49585404070258ffa454b6f0f9bdb361bb03f3"},{"commit":{"message":"Baseline"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/codeBuffer_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/codeBuffer_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/compiledIC_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/relocInfo_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"8bd5d4e67221031758eb0831ed251013944386c6"}]