{
  "module_name": "virtual-memory.json",
  "hash_id": "a28197c3b6a29aec70dec9f2e141a6c31afe7e14add0a41caa9a946f15813b67",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/silvermont/virtual-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Loads missed DTLB\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_UOPS_RETIRED.DTLB_MISS_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"This event counts the number of load ops retired that had DTLB miss.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Total cycles for all the page walks. (I-side and D-side)\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"PAGE_WALKS.CYCLES\",\n        \"PublicDescription\": \"This event counts every cycle when a data (D) page walk or instruction (I) page walk is in progress.  Since a pagewalk implies a TLB miss, the approximate cost of a TLB miss can be determined from this event.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Duration of D-side page-walks in core cycles\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"PAGE_WALKS.D_SIDE_CYCLES\",\n        \"PublicDescription\": \"This event counts every cycle when a D-side (walks due to a load) page walk is in progress. Page walk duration divided by number of page walks is the average duration of page-walks.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"D-side page-walks\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"PAGE_WALKS.D_SIDE_WALKS\",\n        \"PublicDescription\": \"This event counts when a data (D) page walk is completed or started.  Since a page walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pagewalks.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Duration of I-side page-walks in core cycles\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"PAGE_WALKS.I_SIDE_CYCLES\",\n        \"PublicDescription\": \"This event counts every cycle when a I-side (walks due to an instruction fetch) page walk is in progress. Page walk duration divided by number of page walks is the average duration of page-walks.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"I-side page-walks\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"PAGE_WALKS.I_SIDE_WALKS\",\n        \"PublicDescription\": \"This event counts when an instruction (I) page walk is completed or started.  Since a page walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pagewalks.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Total page walks that are completed (I-side and D-side)\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"PAGE_WALKS.WALKS\",\n        \"PublicDescription\": \"This event counts when a data (D) page walk or an instruction (I) page walk is completed or started.  Since a page walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pagewalks.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x3\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}