
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000646                       # Number of seconds simulated
sim_ticks                                   645585000                       # Number of ticks simulated
final_tick                                  645585000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151414                       # Simulator instruction rate (inst/s)
host_op_rate                                   295874                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47919895                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448136                       # Number of bytes of host memory used
host_seconds                                    13.47                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         259328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             346944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        69504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135715669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         401694587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             537410256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135715669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135715669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107660494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107660494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107660494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135715669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        401694587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645070750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434198750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          116                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1944                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  121536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  347008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               124416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     645583000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    342.075500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.795916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.011660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          383     28.35%     28.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          365     27.02%     55.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          166     12.29%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           92      6.81%     74.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           63      4.66%     79.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      3.11%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      3.26%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.78%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          172     12.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.068966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.300913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.744132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             68     58.62%     58.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            32     27.59%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      6.90%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      2.59%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      1.72%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.86%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.86%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.350261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               96     82.76%     82.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.86%     83.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     13.79%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.72%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           116                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       257792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       121536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 131750273.008201867342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 399315349.644121229649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188257162.108785063028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50773000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    147058750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15018326250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37060.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36292.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7725476.47                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     97388000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               197831750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18179.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36929.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       531.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    537.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1506                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      87643.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6654480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3514170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23447760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6587640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59489190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1548000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       130469580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        18315360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         46965420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              333387900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            516.412091                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            510658250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2563000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      15340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    176985750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     47691250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     116875250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    286129750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3084480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14794080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3325140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             49793490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2283360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       144754920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        43831680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         28694760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              334584945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            518.266293                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            530404000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3903500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     98851750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    114140250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      93337500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    317412000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  195984                       # Number of BP lookups
system.cpu.branchPred.condPredicted            195984                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8086                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               150147                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24696                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                523                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          150147                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              78521                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            71626                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4093                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      818908                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135903                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1460                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           125                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      229810                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           257                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       645585000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1291171                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             271079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2306556                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      195984                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103217                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        928770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           793                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          387                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    229662                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2609                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1209436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.705979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.697940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   537957     44.48%     44.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14079      1.16%     45.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52672      4.36%     50.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30686      2.54%     52.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43330      3.58%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30866      2.55%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14889      1.23%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25977      2.15%     62.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   458980     37.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1209436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.151788                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.786406                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   267209                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                289942                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    627286                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16729                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8270                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4405013                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8270                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   276726                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  155330                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5397                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    632500                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                131213                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4368225                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3104                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13830                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  40562                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  73239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4964763                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9633158                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4141218                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3339354                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   470095                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75878                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               813643                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140639                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37871                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15254                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4306405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 239                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4206791                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          320587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       461316                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1209436                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.478308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.850133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              326737     27.02%     27.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68733      5.68%     32.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              119511      9.88%     42.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               94743      7.83%     50.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              127434     10.54%     60.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              111911      9.25%     70.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              109349      9.04%     79.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              118722      9.82%     89.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              132296     10.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1209436                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14826      7.28%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17127      8.42%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2762      1.36%     17.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     17.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             81727     40.16%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49530     24.34%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1198      0.59%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   776      0.38%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35473     17.43%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               74      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7914      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1700039     40.41%     40.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10063      0.24%     40.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1618      0.04%     40.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551693     13.11%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  729      0.02%     54.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21657      0.51%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1789      0.04%     54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380938      9.06%     63.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                729      0.02%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.55%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7525      0.18%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.18%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258678      6.15%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100973      2.40%     86.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549155     13.05%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35727      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4206791                       # Type of FU issued
system.cpu.iq.rate                           3.258121                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      203516                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048378                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4655891                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2122797                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1684560                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5174501                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2504520                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487841                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1721035                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2681358                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109755                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        44331                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9369                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2507                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1382                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8270                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  102411                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7869                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4306644                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               332                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                813643                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140639                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    829                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6479                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2475                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8067                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10542                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4189621                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                803745                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17170                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       939638                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150418                       # Number of branches executed
system.cpu.iew.exec_stores                     135893                       # Number of stores executed
system.cpu.iew.exec_rate                     3.244823                       # Inst execution rate
system.cpu.iew.wb_sent                        4177546                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4172401                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2638008                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4181115                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.231486                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630934                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          320594                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8200                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1161228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.432621                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.173936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       359624     30.97%     30.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       126632     10.91%     41.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68315      5.88%     47.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68998      5.94%     53.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        97816      8.42%     62.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        72016      6.20%     68.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62907      5.42%     73.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        52346      4.51%     78.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       252574     21.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1161228                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                252574                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5215304                       # The number of ROB reads
system.cpu.rob.rob_writes                     8661981                       # The number of ROB writes
system.cpu.timesIdled                             791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.632967                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.632967                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.579862                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.579862                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3827078                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1445111                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3327068                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2451634                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    651854                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   817273                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1251622                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           945.725850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              363345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.995046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   945.725850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          947                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1674410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1674410                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       687977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          687977                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130231                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       818208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           818208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       818208                       # number of overall hits
system.cpu.dcache.overall_hits::total          818208                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15929                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1042                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16971                       # number of overall misses
system.cpu.dcache.overall_misses::total         16971                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    902567000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    902567000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68714498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68714498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    971281498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    971281498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    971281498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    971281498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       703906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       703906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       835179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       835179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       835179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       835179                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022629                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007938                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020320                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56661.874568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56661.874568                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65944.815739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65944.815739                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57231.836545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57231.836545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57231.836545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57231.836545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          566                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               279                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.347670                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1086                       # number of writebacks
system.cpu.dcache.writebacks::total              1086                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12916                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12919                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12919                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3013                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1039                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4052                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    207871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    207871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67538998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67538998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    275410498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    275410498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    275410498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    275410498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68991.536674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68991.536674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65003.847931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65003.847931                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67969.027147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67969.027147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67969.027147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67969.027147                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3028                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.295173                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               97978                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               859                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            114.060536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.295173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.953702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            460694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           460694                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       227829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          227829                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       227829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           227829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       227829                       # number of overall hits
system.cpu.icache.overall_hits::total          227829                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1833                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1833                       # number of overall misses
system.cpu.icache.overall_misses::total          1833                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118892999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118892999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118892999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118892999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118892999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118892999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       229662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       229662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       229662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       229662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       229662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       229662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007981                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007981                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007981                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007981                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007981                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64862.519913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64862.519913                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64862.519913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64862.519913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64862.519913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64862.519913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          859                       # number of writebacks
system.cpu.icache.writebacks::total               859                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          462                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          462                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          462                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          462                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          462                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1371                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1371                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94691999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94691999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94691999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94691999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94691999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94691999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005970                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005970                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005970                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005970                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69067.832969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69067.832969                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69067.832969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69067.832969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69067.832969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69067.832969                       # average overall mshr miss latency
system.cpu.icache.replacements                    859                       # number of replacements
system.membus.snoop_filter.tot_requests          9310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    645585000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1086                       # Transaction distribution
system.membus.trans_dist::WritebackClean          859                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1942                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1039                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1039                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3013                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       328832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       328832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  471424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5423                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001844                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042906                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5413     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5423                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18178500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7276497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21402999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
