-------------------------------------------------------------------------------
--
-- Title      : List of local and global libraries visible in Library Manager
-- Active-HDL : 11.1.262.7351
-- Workspace  : TOP
-- Design     : TOP
-- Author     : frani
-- Company    : AGH
-- Date       : 2022-02-10 19:45:01
--
-------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Library            | Mode  | Vendor   | Version                                        | Path                                                                | Comment
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
aldec              | RO    | ALDEC    | Aldec Active-HDL                               | C:/Aldec/Active-HDL-Student-Edition/vlib/aldec                      | VHDL PROCEDURES FOR CALLING ASDB, MATLAB, SIGNAL AGENT TASKS FROM THE VHDL CODE, RANDOM PACKAGE
exemplar           | RO    | Mentor   | Mentor Graphics Precision RTL Synthesis 2017.1 | C:/Aldec/Active-HDL-Student-Edition/vlib/exemplar                   | EXEMPLAR VHDL library
std                | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/std                        | Standard VHDL library
top                | RW    | No Data  | No Data                                        | D:/AGH/PSC/Piotrek_proj/TOP/TOP                                     | No Data
TOP_timing         | RW    | No Data  | No Data                                        | D:/AGH/PSC/Piotrek_proj/TOP/TOP_timing                              | No Data
TOP_post_synthesis | RW    | No Data  | No Data                                        | D:/AGH/PSC/Piotrek_proj/TOP/TOP_post_synthesis                      | No Data
assertions         | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/assertions                 | No Data
ieee               | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/ieee                       | Standard IEEE packages library
osvvm              | RO    | No Data  | SynthWorks                                     | C:/Aldec/Active-HDL-Student-Edition/vlib/osvvm                      | OSVVM 2018.04 Library
ieee_proposed      | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/ieee_proposed              | VHDL '93 compatible version of the proposed packages for the IEEE 1076-2008 standard
uvvm_util          | RO    | No Data  | Bitvis AS                                      | C:/Aldec/Active-HDL-Student-Edition/vlib/uvvm_util                  | UVVM 2018.12.03 VHDL Library
uvm_1800_2_2017    | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1800.2-2017/lib        | UVM 1800.2-2017 Library
vl                 | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/vl                         | Standard Verilog library
vital2000          | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/ieee                       | Standard IEEE packages library
vtl_dbg            | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/vtl                        | No Data
uvm_1_1d           | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1.1d/lib               | UVM 1.1d Library
vtl                | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/vtl                        | No Data
uvm                | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1.1d/lib               | UVM 1.1d Library
synopsys           | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/synopsys                   | Library containing packages with useful functions for std_logic types objects
uvm_1_2            | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1.2/lib                | UVM 1.2 Library
uvvm_vvc_framework | RO    | No Data  | Bitvis AS                                      | C:/Aldec/Active-HDL-Student-Edition/vlib/uvvm_vvc_framework         | UVVM 2018.12.03 VVC Framework Utility Library
synplify           | RO    | Synopsys | Synopsys FPGA Products N-2017.09               | C:/Aldec/Active-HDL-Student-Edition/vlib/synplify                   | SYNPLIFY VHDL library
unifast            | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/unifast      | UNIFAST VHDL library
secureip           | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/secureip     | SECUREIP library
simprims_ver       | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/simprims_ver | SIMPRIM Verilog library
unimacro_ver       | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/unimacro_ver | UNIMACRO Verilog library
unifast_ver        | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/unifast_ver  | UNIFAST Verilog library
unisim             | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/unisim       | UNISIM VHDL library
xpm                | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/xpm          | XPM SystemVerilog library
xilinx_vip         | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/xilinx_vip   | XILINX_VIP library
unimacro           | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/unimacro     | UNIMACRO VHDL library
unisims_ver        | RO    | Xilinx   | Xilinx Vivado 2019.1.3                         | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/unisims_ver  | UNISIM Verilog library
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

