xrun(64): 20.09-s009: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s009: Started on Apr 11, 2025 at 20:22:10 CST
xrun
	-R
	-input wave.tcl
Loading snapshot worklib.icb_slave_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/xceliummain20.09/tools/xcelium/files/xmsimrc
xcelium> ida_database -open -name=net.db

[INDAGO]: Multi-Core recording is enabled

xcelium> 
xcelium> # probe -create -unpacked 3145728 pixel_shuffle_tb.test_memory
xcelium> 
xcelium> # Probe log messages to SmartLog DB
xcelium> ida_probe -log 
xcelium> 
xcelium> 
xcelium> # Probe all HDL, all levels
xcelium> ida_probe -wave -wave_probe_args=" -all -depth all -memories -packed 0 -unpacked 0 -tasks"
database -open net.db/net.shm 
Created SHM database net.db/net.shm

database -setdefault net.db/net.shm
net.db/net.shm is set as default SHM database

probe  -all -depth all -memories -packed 0 -unpacked 0 -tasks -emptyok
xmsim: *W,PRHOPT: The design contains optimized signals. To improve simulation performance these signals are excluded.
Created probe 1

xcelium> 
xcelium> run

Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_NEG_SE === 1'b1):30 NS, negedge D:30 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4424
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[0] 
            Time: 30 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (NEG_SE_AND_SN === 1'b1):30 NS, posedge D:30 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4763
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[1] 
            Time: 30 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_SE === 1'b1):30 NS, negedge SI:30 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4426
           Scope: icb_slave_tb.acc_top.u_icb_slave.\STAT_REG_CAL_reg[0] 
            Time: 30 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (NEG_SE_AND_SN === 1'b1):70 NS, negedge D:70 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4762
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[1] 
            Time: 70 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_NEG_SE === 1'b1):85710 NS, posedge D:85710 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4425
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[0] 
            Time: 85710 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (NEG_SE_AND_SN === 1'b1):85710 NS, negedge D:85710 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4762
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[1] 
            Time: 85710 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_SE === 1'b1):85710 NS, posedge SI:85710 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4427
           Scope: icb_slave_tb.acc_top.u_icb_slave.\STAT_REG_CAL_reg[0] 
            Time: 85710 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_NEG_SE === 1'b1):85750 NS, negedge D:85750 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4424
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[0] 
            Time: 85750 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (NEG_SE_AND_SN === 1'b1):85750 NS, posedge D:85750 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4763
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[1] 
            Time: 85750 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_NEG_SE === 1'b1):105350 NS, posedge D:105350 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4425
           Scope: icb_slave_tb.acc_top.u_icb_slave.\RAM_SEL_reg[0] 
            Time: 105350 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (RN_AND_SE === 1'b1):105390 NS, negedge SI:105390 NS,  0.100 : 100 PS,  0.100 : 100 PS );
            File: /home/sakamoto/NangateOpenCellLibrary/Front_End/Verilog/NangateOpenCellLibrary.v, line = 4426
           Scope: icb_slave_tb.acc_top.u_icb_slave.\STAT_REG_CAL_reg[0] 
            Time: 105390 NS

Simulation interrupted at 11243750 NS + 1
xcelium> ^C
xcelium> ^C
xcelium> ^C
xcelium> ^C
xcelium> 
xmsim: *W,CMUSEX: Control-D in interactive input - one more to exit.
xcelium> exit
TOOL:	xrun(64)	20.09-s009: Exiting on Apr 11, 2025 at 20:22:20 CST  (total: 00:00:10)
