<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1051</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1051-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1051.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;24-5</p>
<p style="position:absolute;top:47px;left:591px;white-space:nowrap" class="ft01">VIRTUAL MACHINE CONTROL STRUCTURES</p>
<p style="position:absolute;top:330px;left:94px;white-space:nowrap" class="ft09">The&#160;base address, segment limit, and access rights&#160;compose the “hidden” part (or “descriptor cache”) of each&#160;<br/>segment register.&#160;These data&#160;are&#160;included in the VMCS&#160;because it is possible for a segment register’s&#160;descriptor&#160;<br/>cache&#160;to be inconsistent&#160;with&#160;the segment descriptor in&#160;memory (in&#160;the&#160;GDT&#160;or the LDT) referenced&#160;by&#160;the&#160;<br/>segment register’s&#160;selector.<br/>The&#160;value&#160;of&#160;the DPL field for SS&#160;is always&#160;equal to&#160;the logical processor’s&#160;current privilege&#160;level (CPL).</p>
<p style="position:absolute;top:399px;left:786px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:424px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:424px;left:95px;white-space:nowrap" class="ft011">The&#160;following fields for each&#160;of the&#160;registers GDTR&#160;and&#160;IDTR:<br/>—&#160;Base&#160;address (64&#160;bits; 32&#160;bits on processors that&#160;do&#160;not&#160;support&#160;Intel 64&#160;architecture).<br/>—&#160;Limit&#160;(32&#160;bits). The&#160;limit fields contain 32 bits even&#160;though&#160;these&#160;fields&#160;are specified&#160;as only 16 bits in the&#160;</p>
<p style="position:absolute;top:489px;left:120px;white-space:nowrap" class="ft02">architecture.</p>
<p style="position:absolute;top:511px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:511px;left:95px;white-space:nowrap" class="ft010">The&#160;following&#160;MSRs:<br/>—&#160;IA32_DEBUGCTL&#160;(64 bits)<br/>—&#160;IA32_SYSENTER_CS&#160;(32 bits)<br/>—&#160;IA32_SYSENTER_ESP&#160;and IA32_SYSENTER_EIP&#160;(64&#160;bits; 32&#160;bits on processors that&#160;do not support Intel&#160;64&#160;</p>
<p style="position:absolute;top:600px;left:120px;white-space:nowrap" class="ft02">architecture)</p>
<p style="position:absolute;top:624px;left:95px;white-space:nowrap" class="ft02">—&#160;IA32_PERF_GLOBAL_CTRL&#160;(64&#160;bits).&#160;This field&#160;is supported&#160;only&#160;on processors that support the&#160;1-setting&#160;</p>
<p style="position:absolute;top:640px;left:120px;white-space:nowrap" class="ft02">of&#160;the&#160;“load&#160;IA32_PERF_GLOBAL_CTRL”&#160;VM-entry control.</p>
<p style="position:absolute;top:664px;left:95px;white-space:nowrap" class="ft02">—&#160;IA32_PAT&#160;(64&#160;bits). This field is supported only&#160;on&#160;processors that&#160;support either the 1-setting&#160;of&#160;the “load&#160;</p>
<p style="position:absolute;top:681px;left:120px;white-space:nowrap" class="ft02">IA32_PAT” VM-entry control or&#160;that of the&#160;“save IA32_PAT”&#160;VM-exit&#160;control.</p>
<p style="position:absolute;top:705px;left:95px;white-space:nowrap" class="ft02">—&#160;IA32_EFER&#160;(64&#160;bits).&#160;This field is&#160;supported&#160;only on processors that support either&#160;the 1-setting of the&#160;“load&#160;</p>
<p style="position:absolute;top:721px;left:120px;white-space:nowrap" class="ft02">IA32_EFER”&#160;VM-entry control&#160;or that of&#160;the&#160;“save&#160;IA32_EFER”&#160;VM-exit control.</p>
<p style="position:absolute;top:745px;left:95px;white-space:nowrap" class="ft02">—&#160;IA32_BNDCFGS (64 bits).&#160;This field is supported only on&#160;processors that support either the 1-setting of&#160;the&#160;</p>
<p style="position:absolute;top:762px;left:120px;white-space:nowrap" class="ft02">“load&#160;IA32_BNDCFGS” VM-entry control or&#160;that&#160;of the&#160;“clear IA32_BNDCFGS” VM-exit&#160;control.</p>
<p style="position:absolute;top:784px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:784px;left:95px;white-space:nowrap" class="ft02">The register SMBASE&#160;(32 bits).&#160;This&#160;register&#160;contains&#160;the base&#160;address of the logical processor’s&#160;SMRAM image.</p>
<p style="position:absolute;top:835px;left:69px;white-space:nowrap" class="ft05">24.4.2&#160;</p>
<p style="position:absolute;top:835px;left:149px;white-space:nowrap" class="ft05">Guest Non-Register State</p>
<p style="position:absolute;top:865px;left:69px;white-space:nowrap" class="ft08">In addition to the&#160;register state&#160;de<a href="o_fe12b1e2a880e0ce-1050.html">scribed in Section 24.4.1,</a>&#160;the&#160;guest-state area&#160;includes&#160;the following&#160;fields&#160;that&#160;<br/>characterize guest state but&#160;which&#160;do not correspond to&#160;processor&#160;registers:</p>
<p style="position:absolute;top:904px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:904px;left:95px;white-space:nowrap" class="ft09"><b>Activity state</b>&#160;(32&#160;bits). This&#160;field&#160;identifies&#160;the&#160;logical processor’s&#160;activity&#160;state.&#160;When a&#160;logical processor is&#160;<br/>executing instructions normally, it&#160;is&#160;in&#160;the&#160;<b>active state</b>. Execution of certain&#160;instructions&#160;and the occurrence&#160;<br/>of certain events may cause a logical processor to transition to&#160;an&#160;<b>inactive state</b>&#160;in which it ceases to execute&#160;<br/>instructions.<br/>The following&#160;activity&#160;states&#160;are&#160;defined:</p>
<p style="position:absolute;top:974px;left:369px;white-space:nowrap" class="ft03">2</p>
<p style="position:absolute;top:1000px;left:95px;white-space:nowrap" class="ft02">—&#160;0:&#160;<b>Active</b>. The logical processor is&#160;executing&#160;instructions&#160;normally.</p>
<p style="position:absolute;top:162px;left:80px;white-space:nowrap" class="ft02">13</p>
<p style="position:absolute;top:162px;left:234px;white-space:nowrap" class="ft02">Reserved&#160;(except for CS)</p>
<p style="position:absolute;top:178px;left:234px;white-space:nowrap" class="ft02">L — 64-bit mode active&#160;(for CS only)</p>
<p style="position:absolute;top:207px;left:80px;white-space:nowrap" class="ft02">14</p>
<p style="position:absolute;top:207px;left:234px;white-space:nowrap" class="ft02">D/B —&#160;Default operation&#160;size&#160;(0 =&#160;16-bit segment;&#160;1 =&#160;32-bit segment)</p>
<p style="position:absolute;top:235px;left:80px;white-space:nowrap" class="ft02">15</p>
<p style="position:absolute;top:235px;left:234px;white-space:nowrap" class="ft02">G —&#160;Granularity</p>
<p style="position:absolute;top:263px;left:80px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:263px;left:234px;white-space:nowrap" class="ft02">Segment&#160;unusable&#160;(0 =&#160;usable; 1 =&#160;unusable)</p>
<p style="position:absolute;top:292px;left:80px;white-space:nowrap" class="ft02">31:17</p>
<p style="position:absolute;top:292px;left:234px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft02">1.&#160;In&#160;protected&#160;mode,&#160;CPL&#160;is&#160;also&#160;associated&#160;with&#160;the&#160;RPL&#160;field in&#160;the CS&#160;selector.&#160;However,&#160;the RPL fields are not meaningful in real-</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft02">address mode&#160;or&#160;in&#160;virtual-8086&#160;mode.</p>
<p style="position:absolute;top:100px;left:301px;white-space:nowrap" class="ft07">Table&#160;24-2. &#160;Format of&#160;Access Rights&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:133px;left:80px;white-space:nowrap" class="ft02">Bit Position(s)</p>
<p style="position:absolute;top:133px;left:234px;white-space:nowrap" class="ft02">Field</p>
</div>
</body>
</html>
