<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】DC工具的target、link、synthetic、symbol库 | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Specifying Libraries You use dc_shell variables to specify the libraries used by Design  Compiler.Table 4-1 lists  the variables for each library type as well  as the typical file extension for the li">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】DC工具的target、link、synthetic、symbol库">
<meta property="og:url" content="https://www.whyc.fun/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="Specifying Libraries You use dc_shell variables to specify the libraries used by Design  Compiler.Table 4-1 lists  the variables for each library type as well  as the typical file extension for the li">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2023-08-01T10:44:49.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:02.980Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="EDA工具">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】DC工具的target、link、synthetic、symbol库",
  "url": "https://www.whyc.fun/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2023-08-01T10:44:49.000Z",
  "dateModified": "2026-01-18T08:18:02.980Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】DC工具的target、link、synthetic、symbol库',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】DC工具的target、link、synthetic、symbol库</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】DC工具的target、link、synthetic、symbol库</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-08-01T10:44:49.000Z" title="发表于 2023-08-01 10:44:49">2023-08-01</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:02.980Z" title="更新于 2026-01-18 08:18:02">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h2 id="Specifying-Libraries"><a href="#Specifying-Libraries" class="headerlink" title="Specifying Libraries"></a>Specifying Libraries</h2><blockquote>
<p>You use dc_shell variables to specify the libraries used by Design  Compiler.<br>Table 4-1 lists  the variables for each library type as well  as the typical file extension for the library.</p>
</blockquote>
<p>你使用dc_shell变量去指定dc要使用的库。下表列出了每种库以及对应的常用扩展名</p>
<table>
<thead>
<tr>
<th>Library type</th>
<th>Variable</th>
<th>Default</th>
<th>File extension</th>
</tr>
</thead>
<tbody><tr>
<td>Target library</td>
<td>target_library</td>
<td>{“your_library.db”}</td>
<td>.db</td>
</tr>
<tr>
<td>Link library</td>
<td>link_library</td>
<td>{“*”,”your_library.db”}</td>
<td>.db</td>
</tr>
<tr>
<td>Symbol library</td>
<td>symbol_library</td>
<td>{“your_library.sdb”}</td>
<td>.sdb</td>
</tr>
<tr>
<td>DesignWare library</td>
<td>synthetic_library</td>
<td>{}</td>
<td>.sldb</td>
</tr>
</tbody></table>
<h2 id="Specifying-Technology-Libraries"><a href="#Specifying-Technology-Libraries" class="headerlink" title="Specifying Technology Libraries"></a>Specifying Technology Libraries</h2><blockquote>
<p>To specify technology libraries, you must specify the target library and link library.</p>
</blockquote>
<p>要指定<strong>工艺库</strong>，就要指定<strong>目标库和链接库</strong></p>
<h2 id="Target-Library"><a href="#Target-Library" class="headerlink" title="Target Library"></a>Target Library</h2><blockquote>
<p>Design Compiler uses the target library to build a circuit. During mapping, Design Compiler<br>selects functionally correct gates from the target library. It also calculates the timing of the<br>circuit, using the vendor-supplied timing data for these gates.<br>Use the target_library variable to specify the target library. </p>
</blockquote>
<p>DC使用目标库来构建电路。在映射时，DC从目标库中<strong>选择功能正确的门</strong>。它也使用供应商的时序数据来<strong>计算电路的时序</strong>。</p>
<h2 id="Link-Library"><a href="#Link-Library" class="headerlink" title="Link Library"></a>Link Library</h2><blockquote>
<p>Design Compiler uses the link library to resolve references. For a design to be complete, it<br>must connect to all the library components and designs it references. This process is called<br>linking the design or resolving references. </p>
</blockquote>
<p>DC使用链接库来解决依赖（reference后面均翻译为依赖）。在一个设计要完成时，它必须连接到所有库元件并且设计它的依赖。这个过程被叫做链接设计或解决依赖。</p>
<blockquote>
<p>During the linking process, Design Compiler uses the link_library system variable, the local_link_library attribute, and the search_path system variable to resolve references. These variables and attribute are described below:</p>
</blockquote>
<p>在链接过程中，DC使用link_library,local_link_library和search_path系统变量来解决依赖。这些变量和属性被描述如下:</p>
<blockquote>
<p>• link_library variable<br>The link_library variable specifies a list of libraries and design files that Design<br>Compiler can use to resolve references. When you load a design into memory, Design<br>Compiler also loads all libraries specified in the link_library variable.</p>
</blockquote>
<p>• link_library variable<br>link_library变量指定一个库和设计文件的列表，DC用他们来解决依赖。当你加载设计文件到内存中时，DC也加载所有在link_library 变量中指定的库。</p>
<blockquote>
<p>Because the tool loads the libraries while loading the design, rather than during the link<br>process, the memory usage and runtime required for loading the design might increase.<br>However, the advantage is that you know immediately whether your design can be<br>processed with the available memory.</p>
</blockquote>
<p>因为工具是在载入设计时加载库，而不是在链接时加载库，所以在加载设计时内存的使用可能会增加。<br>不过，这么做的好处是你可以根据可用内存立刻知道你的设计是否能被处理。</p>
<blockquote>
<p>An asterisk in the value of the link_library variable specifies that Design Compiler<br>should search memory for the reference. </p>
</blockquote>
<p>link_library中的*号指定DC应该在内存中寻找依赖。</p>
<p>• local_link_library attribute</p>
<blockquote>
<p>The local_link_library attribute is a list of design files and libraries added to the<br>beginning of the link_library variable during the linking process. Design Compiler<br>searches files in the local_link_library attribute first when it resolves references.</p>
</blockquote>
<p>local_link_library属性是一个设计文件和在链接过程中要加入到link_library变量开头的库。DC会先在local_link_library属性中搜索文件来解决引用。</p>
<p>• search_path variable</p>
<blockquote>
<p>If Design Compiler does not find the reference in the link libraries, it searches in the<br>directories specified by the search_path variable, described in “Specifying a Library<br>Search Path” on page 4-8. For more information on resolving references, see “Linking<br>Designs” on page 5-13.</p>
</blockquote>
<p><strong>如果DC没有在链接库中找到引用，它会搜索由search_path变量指定的目录</strong>，这部分内容在4-8中的”Specifying a Library Search Path”有描述。更多信息查看”Linking Designs”在5-13。</p>
<blockquote>
<p>If you do technology translation, add the standard cell library for the existing mapped<br>gates to the link_library and the standard cell library being translated to the<br>target_library.</p>
</blockquote>
<p>如果你做了技术转化，为已经存在的映射门添加标准单元库到link_library中，并添加标准单元库到target_library中</p>
<blockquote>
<p>Your target_library specification should only contain those standard cell libraries that you want Design Compiler to use when mapping your design’s standard cells. Standard cells are cells such as combinational logic and registers. Your target_library specification should not include any DesignWare libraries or macro libraries such as pads or memories.</p>
</blockquote>
<p>你的目标库应当只包含那些你想要DC在映射你的设计中标准单元时使用的库。标准单元是组合逻辑和寄存器单元。你的目标库应当不包含任何DesignWare库或者宏库，例如pads或memories。（端口或内存）</p>
<blockquote>
<p>The target_library is a subset of the link_library and listed first in your list of link<br>libraries, as shown in Example 4-1. This example includes the additional_link_lib_files user<br>created variable to simplify the link library definition.</p>
</blockquote>
<p><strong>目标库是一个link_library的子集，并且在你的link库的开头列了出来</strong>，如例4-1所示。这个例子包含了用户创建的additional_link_lib_files变量来简化link库的定义。</p>
<blockquote>
<p>Example 4-1 Setting the Target, Synthetic, and Link Libraries<br>set target_library [list of standard cell library files for mapping]<br>set synthetic_library [list of sldb files for designware, and so on]<br>set additional_link_lib_files [list of additional libraries for linking: pads, macros, and so on]<br>set link_library [list * $target_library $additional_link_lib_files  $synthetic_library]</p>
</blockquote>
<blockquote>
<p>When you specify the files in the link_library variable, consider that Design Compiler searches these files from left to right when it resolves references, and it stops searching when it finds a reference. If you specify the link library as {“*” si_10k.db}, the designs in memory are searched before the lsi_10k library</p>
</blockquote>
<p>在link_library变量中指定文件时，要考虑到DC工具搜索文件时遵循从左到右的顺序来解决依赖，在找到依赖时立刻停止搜索。如果指定link library如  {“*” si_10k.db}，在内存中的设计会先于lsi_10k库搜索。</p>
<blockquote>
<p>Design Compiler uses the first technology library found in the link_library variable as the main library. It uses the main library to obtain default values and settings used in the absence of explicit specifications for operating conditions, wire load selection group, wire load mode, and net delay calculation. Design Compiler obtains the following default values and settings from the main library:</p>
</blockquote>
<p>DC使用在link_libary变量中找到的第一个工艺库作为主库。它使用主库在缺乏操作条件、线负载选择组、线负载模式和网络延迟计算时进行默认的值和设置。DC从主库中获得下面的默认值和设置：</p>
<ul>
<li>Unit definitions</li>
<li>Operating conditions</li>
<li>K-factors</li>
<li>Wire load model selection</li>
<li>Input and output voltage</li>
<li>Timing ranges</li>
<li>RC slew trip points</li>
<li>Net transition time degradation tables</li>
</ul>
<blockquote>
<p>If other libraries have units different from the main library units, Design Compiler converts all units to those that the main library uses.</p>
</blockquote>
<p>如果其他库有单元不同于主库单元，DC转化所有单元为那些主库使用的单元。</p>
<blockquote>
<p>If you are performing simultaneous minimum and maximum timing analysis, the logic libraries specified by the link_library variable are used for both maximum and minimum timing information, unless you specify separate minimum timing libraries by using the set_min_library command. The set_min_library command associates minimum timing libraries with the maximum timing libraries specified in the link_library variable.<br>For example,<br>dc_shell&gt; set link_library “* maxlib.db”<br>dc_shell&gt; set_min_library maxlib.db -min_version minlib.db</p>
</blockquote>
<p>如果你在同时执行最大、最小时序分析，在link_library变量中指定的逻辑库会被用于最大最小时序信息，除非你通过set_min_library命令分别单独指定最小时序库。set_min_library 命令将最小时序库和在link_library变量中指定的最大时序库链接在一起。</p>
<blockquote>
<p>To find out which libraries have been set to be the minimum and maximum libraries, use the list_libs command. In the generated report, the letter “m” appears next to the minimum library and the letter “M” appears next to the maximum library.</p>
</blockquote>
<p>为了找到哪个库被用于设置最大最小库，使用list_libs命令。在生成的报告中，小写m旁边的是最小库，大写字母M旁边的是最大库。</p>
<h2 id="Specifying-DesignWare-Libraries"><a href="#Specifying-DesignWare-Libraries" class="headerlink" title="Specifying DesignWare Libraries"></a>Specifying DesignWare Libraries</h2><blockquote>
<p>You do not need to specify the standard synthetic library, standard.sldb, that implements the built-in HDL operators. The software automatically uses this library.If you are using additional DesignWare libraries, you must specify these libraries by using the synthetic_library variable (for optimization purposes) and the link_library variable (for cell resolution purposes).</p>
</blockquote>
<p>你不需要指定标准synthetic library，standard.sldb，那会被内置的HDL运算符实现。这个软件会自动地使用这个库。<br>如果你正在使用额外的DesignWare库，你必须通过使用synthetic_library变量和link_library变量来指定这些库（出于优化的目的）。</p>
<blockquote>
<p>For more information about using DesignWare libraries, see the DesignWare documentation.</p>
</blockquote>
<p>更多关于DesignWare库的信息，参见DesignWare文档。</p>
<h2 id="Specifying-a-Library-Search-Path"><a href="#Specifying-a-Library-Search-Path" class="headerlink" title="Specifying a Library Search Path"></a>Specifying a Library Search Path</h2><blockquote>
<p>You can specify the library location by using either the complete path or only the file name.<br>If you specify only the file name, Design Compiler uses the search path defined in the search_path variable to locate the library files. By default, the search path includes the current working directory and $ SYNOPSYS&#x2F;libraries&#x2F;syn, where $ SYNOPSYS is the path to the installation directory. Design Compiler looks for the library files, starting with the leftmost<br>directory specified in the search_path variable, and uses the first matching library file it finds.</p>
</blockquote>
<p>你可以通过绝对路径或仅使用文件名的方式来指定库的路径。<br>如果你仅通过文件名指定库的路径，DC会使用预定义的search_path变量来定位库文件。默认情况下，search path包含当前的工作目录和<code>$SYNOPSYS/libraries/syn</code>目录，其中<code>$SYNOPSYS</code>指的是安装目录的路径。DC寻找库文件从search_path变量的最左侧开始，并使用第一个匹配的库文件。</p>
<blockquote>
<p>For example, assume that you have technology libraries named my_lib.db in both the lib directory and the vhdl directory. If the search path contains (in order) the lib directory, the vhdl directory, and the default search path, Design Compiler uses the my_lib.db file found in the lib directory, because it encounters the lib directory first.</p>
</blockquote>
<p>例如，假定你在lib目录和vhdl目录下都有名为my_lib.db的工艺库。如果搜索路径包含lib目录，vhdl目录和默认的搜索路径，DC会使用在lib目录下找到的my_lib.db，因为DC最先搜索到lib目录。</p>
<blockquote>
<p>You can use the which command to see which library files Design Compiler finds (in order).</p>
</blockquote>
<p>你也可以使用which命令来看DC按照顺序会找到什么库。</p>
<p>dc_shell&gt; which my_lib.db<br>&#x2F;usr&#x2F;lib&#x2F;my_lib.db, &#x2F;usr&#x2F;vhdl&#x2F;my_lib.db</p>
<h2 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h2><p>DC涉及的库有：<br>目标库target_library、链接库link_library、算数运算库synthetic_library(就是DesignWare library，是同一个东西)、符号库symbol_library</p>
<p>DC在读文件时会读入所有需要的库，先在<strong>链接库</strong>里按照【从左到右】的顺序找对应的标准单元进行替换，如果找到就<strong>停止</strong>，如果找不到再到<strong>search_path</strong>里找库进行替换，earch path包含当前的工作目录和<code>$SYNOPSYS/libraries/syn</code>目录。可以通过<code>which name.db</code>来查看会先找到哪个目录下的库。</p>
<p>target libray和link library是工艺库，扩展名是.db，target libary定义了standard cell相关的信息。target library的内容需要写在link library中。</p>
<p>link_library变量中指定的逻辑库会被用于最大最小时序信息的分析，为了找到哪个库被用于设置最大最小库，使用list_libs命令。在生成的报告中，小写m旁边的是最小库，大写字母M旁边的是最大库。</p>
<p><strong>link_library和target_library的区别：</strong><br>target_library是综合时要映射的标准单元库，是link_library的子集，link_library包含target_library、synthetic_library、购买的硬核IP、IO Pad。</p>
<p>synthetic_library是算术运算库，扩展名是.sldb，DC初始化时默认使用standard.sldb来实现算术运算。例如加法，默认综合会使用串行进位的加法器来实现，如果需要超前进位加法器，就需要设置synthetic library。同时，synthetic_library需要添加到link_library中，以方便在链接时DC能找到对应运算符的实现。</p>
<p>symbol_library是工艺库单元显示原理图（Schematic）的库，扩展名.sdb，在使用design_analyzer或design_vision分析电路时会用到该库，缺省情况下会使用默认的符号库。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/">https://www.whyc.fun/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA%E5%B7%A5%E5%85%B7/">EDA工具</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/Q3/ic-design-synopsys-milkyway-database-design-library-dependency-library/" title="【IC设计】Synopsys的Milkyway数据库、设计库、依赖库"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】Synopsys的Milkyway数据库、设计库、依赖库</div></div><div class="info-2"><div class="info-item-1">Milkyway database for Synopsys Galaxy Design PlatformSynopsys Galaxy Design Platform（Synopsys银河设计平台）包括的系列工具有：DC、ICC、StarRC、IC Validator、PrimeRail、Milkyway Environment Milkyway（银河）数据库是为Synopsys银河设计平台服务的数据库，方便工具直接通过接口对数据库进行读写，而不是以ASCII文件中间文件的形式进行操作。 不同EDA软件和mw库的交互：** DC** write_milkyway或write_verilog或write_ddc  即DC的写出可以用mw格式 ICC从mw中读入physical design info和library cell info 写出也用mw格式mw环境可以将GDSII,IASIS和LEF&#x2F;DEF转换成为新的lib cell，从而成为mw格式 StarRC从mw库中读入物理设计信息来执行寄生RC参数提取，并写回到数据库中，方便ICC读取和使用时序信息。 mw的基本...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task5-9/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9</div></div><div class="info-2"><div class="info-item-1">ICC1 workshop lab guide2.5 Create P&#x2F;G Rings Around Macro GroupsIn the task following this one you will use “Power Network Synthesis” (PNS) toautomate the creation of power&#x2F;ground core and individual macro rings, as well asvertical and horizontal straps. If you want to create rings around groups of macros,that is done prior to PNS, which is what this task will accomplish.在接下来的任务中，你将使用电源网络综合去自动地创建P&#x2F;G核心和单个宏环，以及垂直和水平绑带。如果你想在宏组周围创建环，则需要在PNS之前完成，这就是这次要完成的任务。  We have created a script...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-21</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow</div></div><div class="info-2"><div class="info-item-1">Lab1 Data Setup&amp;Basic Flow1.1 Create a Milkyway librarylab1_data_setup目录下有.synopsys_dc.setupscriptsrisc_chip.mwdesign_data 其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等的路径，以方便在后面使用icc时能直接调用。 启动icc_shell后会自动调用.synopsys_dc.setup，可以通过printvar来验证变量是否已设置 了解了.synopsys_dc.setup后，下面就创建设计库（即Milkyway library)写入库的路径、库名、tf文件路径、添加reference libraries，这些都可以使用刚刚加载的变量名来替代。其中reference libraries需要添加ref&#x2F;mw_lib&#x2F;的sc、ram16x128、io三个库 这些库是Milkyway参考库：  信息是以被称为“views”的形式存储的，例如...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-18</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</div></div><div class="info-2"><div class="info-item-1">Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro and IO pad cells, and the small purple rectangles in the lower left corner (zoom in if you want to see them more clearly), are the standard cells.大的蓝绿色矩形是宏单元格和IO单元格，左下角的紫色小矩形（如果想看得更清楚，可以放大）是标准单元格。 All of these cells are instantiated cells in the netlist.所有这些单元格都是网络列表中的实例化单元格。 They are all stacked o...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-synopsys-milkyway-database-design-library-dependency-library/" title="【IC设计】Synopsys的Milkyway数据库、设计库、依赖库"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】Synopsys的Milkyway数据库、设计库、依赖库</div></div><div class="info-2"><div class="info-item-1">Milkyway database for Synopsys Galaxy Design PlatformSynopsys Galaxy Design Platform（Synopsys银河设计平台）包括的系列工具有：DC、ICC、StarRC、IC Validator、PrimeRail、Milkyway Environment Milkyway（银河）数据库是为Synopsys银河设计平台服务的数据库，方便工具直接通过接口对数据库进行读写，而不是以ASCII文件中间文件的形式进行操作。 不同EDA软件和mw库的交互：** DC** write_milkyway或write_verilog或write_ddc  即DC的写出可以用mw格式 ICC从mw中读入physical design info和library cell info 写出也用mw格式mw环境可以将GDSII,IASIS和LEF&#x2F;DEF转换成为新的lib cell，从而成为mw格式 StarRC从mw库中读入物理设计信息来执行寄生RC参数提取，并写回到数据库中，方便ICC读取和使用时序信息。 mw的基本...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary-1/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】 (1)"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】 (1)</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/" title="【IC设计】Synopsys数字IC设计流程"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-11</div><div class="info-item-2">【IC设计】Synopsys数字IC设计流程</div></div><div class="info-2"><div class="info-item-1">数字IC设计流程数字IC设计流程如下：需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，PT时序分析，DRC&amp;LVS等） 前端设计RTL编写和HDL仿真  用Verilog实现芯片各个模块的功能，如写一个四位乘法器multipleir.v和它的测试文件tb_multiplier.v并使用VCS编译并仿真，使用Verdi查看波形，通过RTL功能验证。 逻辑综合使用DC（Design Compiler）综合RTL代码，生成门级网表（Gate-Level Netlist）。   具体来说，DC实际上将RTL先翻译成 了内部可识别的GTECH形式的中间代码，然后再根据所提供的目标库和设计约束来映射和优化出最终的网表文件netlist.v。     在使用Synopsys D...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Specifying-Libraries"><span class="toc-number">1.</span> <span class="toc-text">Specifying Libraries</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Specifying-Technology-Libraries"><span class="toc-number">2.</span> <span class="toc-text">Specifying Technology Libraries</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Target-Library"><span class="toc-number">3.</span> <span class="toc-text">Target Library</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Link-Library"><span class="toc-number">4.</span> <span class="toc-text">Link Library</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Specifying-DesignWare-Libraries"><span class="toc-number">5.</span> <span class="toc-text">Specifying DesignWare Libraries</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Specifying-a-Library-Search-Path"><span class="toc-number">6.</span> <span class="toc-text">Specifying a Library Search Path</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">7.</span> <span class="toc-text">总结</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>