{"Source Block": ["oh/accelerator/hdl/accelerator.v@117:127@HdlStmAssign", "   \n   assign input0_match  = acc_match & (dstaddr_in[RFAW+1:2]==`REG_INPUT0);\n   assign input1_match  = acc_match & (dstaddr_in[RFAW+1:2]==`REG_INPUT1);\n   assign output0_match = acc_match & (dstaddr_in[RFAW+1:2]==`REG_OUTPUT);\n   \n   assign input0_write  = input0_match  & write_in;\n   assign input1_write  = input1_match  & write_in;\n   assign output0_read  = output0_match & ~write_in;\n\n\n   //input0\n"], "Clone Blocks": [["oh/accelerator/hdl/accelerator.v@119:129", "   assign input1_match  = acc_match & (dstaddr_in[RFAW+1:2]==`REG_INPUT1);\n   assign output0_match = acc_match & (dstaddr_in[RFAW+1:2]==`REG_OUTPUT);\n   \n   assign input0_write  = input0_match  & write_in;\n   assign input1_write  = input1_match  & write_in;\n   assign output0_read  = output0_match & ~write_in;\n\n\n   //input0\n   always @ (posedge clk)\n     if(input0_write)\n"], ["oh/accelerator/hdl/accelerator.v@118:128", "   assign input0_match  = acc_match & (dstaddr_in[RFAW+1:2]==`REG_INPUT0);\n   assign input1_match  = acc_match & (dstaddr_in[RFAW+1:2]==`REG_INPUT1);\n   assign output0_match = acc_match & (dstaddr_in[RFAW+1:2]==`REG_OUTPUT);\n   \n   assign input0_write  = input0_match  & write_in;\n   assign input1_write  = input1_match  & write_in;\n   assign output0_read  = output0_match & ~write_in;\n\n\n   //input0\n   always @ (posedge clk)\n"]], "Diff Content": {"Delete": [[122, "   assign input0_write  = input0_match  & write_in;\n"]], "Add": []}}