D:/Desktop/watch/RDA8955_W17.44_IDH/soft/build/8955_modem/_default_/bcpu/platform/chip/bcpu/spc/obj/debug/spc_main.o: \
 src/spc_main.c \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/target/8955_modem/include/fpconfig.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/cs_types.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/defs/include/chip_id.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/string.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/stddef.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/cs_types.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/include/spc_mailbox.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/include/spc_mailbox_v5.h \
 include/spc_ctx.h include/spc_ctx_v5.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_m.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_cfg.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_gsm.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/base/common/include/gsm.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_gsm_v5.h \
 include/spc_define_std.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/base/common/include/baseband_defs.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_gsm.h \
 include/spc_map.h include/spc_ctx.h src/spcp_spp_cfg.h src/spcp_amr.h \
 src/spcp_debug.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_debug.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/global_macros.h \
 include/spc_profile_codes.h src/spc_private.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_irq.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/bb_irq.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/globals.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/sys_ctrl.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp/src/sppp_gsm_private.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_xcor.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_vitac.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_cap.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_map.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_cfg.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_irq.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_comregs.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/comregs.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_mem.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_rfif.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/rf_if.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_map.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_mem_map.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_sys.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_sys_cfg.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_debug.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/patch/include/patch_m.h \
 D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_cache.h

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/target/8955_modem/include/fpconfig.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/cs_types.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/defs/include/chip_id.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/string.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/stddef.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/include/cs_types.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/include/spc_mailbox.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/include/spc_mailbox_v5.h:

include/spc_ctx.h:

include/spc_ctx_v5.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_m.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_cfg.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_gsm.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/base/common/include/gsm.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_gsm_v5.h:

include/spc_define_std.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/base/common/include/baseband_defs.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_gsm.h:

include/spc_map.h:

include/spc_ctx.h:

src/spcp_spp_cfg.h:

src/spcp_amr.h:

src/spcp_debug.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_debug.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/global_macros.h:

include/spc_profile_codes.h:

src/spc_private.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_irq.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/bb_irq.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/globals.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/sys_ctrl.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp/src/sppp_gsm_private.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_xcor.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_vitac.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_cap.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spp//include/spp_map.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_cfg.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_irq.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_comregs.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/comregs.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_mem.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_rfif.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/regs/8955/include/rf_if.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_map.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_mem_map.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_sys.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_sys_cfg.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/hal/include/hal_debug.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/patch/include/patch_m.h:

D:/Desktop/watch/RDA8955_W17.44_IDH/soft/platform/chip/bcpu/spal//include/spal_cache.h:
