#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul 30 13:58:46 2025
# Process ID: 21816
# Current directory: D:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26712 D:\git\FSRCNN-accelerater\Vivado_IP_repo\MappingLayer\tmp_edit_project.xpr
# Log file: D:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/vivado.log
# Journal file: D:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
start_gui
open_project D:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/tmp_edit_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Capstone/ip_repo/MappingLayer' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/pixelArranger_behav.wcfg', nor could it be found using path 'D:/Capstone/ip_repo/MappingLayer/src/pixelArranger_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1926.289 ; gain = 516.707
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\git\FSRCNN-accelerater\Vivado_IP_repo\MappingLayer\component.xml}
WARNING: [IP_Flow 19-4963] dsp_macro_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu102:part0:3.4'
WARNING: [IP_Flow 19-5226] Project source file 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/zcu102.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/dsp_macro_0/dsp_macro_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/dsp_Requant/dsp_Requant.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/fifo_generator_0/fifo_generator_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/line_buffer/line_buffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/Axi4ConvCore.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/AxiToBramDistributor.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/PE.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/PE_Array.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/rom_weights.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/AxiMappingLayerTop.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/dsp_macro_0/dsp_macro_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/dsp_Requant/dsp_Requant.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/fifo_generator_0/fifo_generator_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/line_buffer/line_buffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/Axi4ConvCore.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/AxiToBramDistributor.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/PE.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/PE_Array.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/rom_weights.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/AxiMappingLayerTop.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/pixelArranger_behav.wcfg', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/pixelArranger_behav.wcfg' to 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/pixelArranger_behav.wcfg'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/test.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/src/pixelArranger_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] dsp_macro_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu102:part0:3.4'
WARNING: [IP_Flow 19-5226] Project source file 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer/component.xml' ignored by IP packager.
ipx::remove_file src/pixelArranger_behav.wcfg [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'i_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'i_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer'
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces i_clk -of_objects [ipx::current_core]]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'i_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'i_rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-7067] Note that bus interface 'i_clk' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer'
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces i_clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces i_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces i_clk -of_objects [ipx::current_core]]]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3157] Bus Interface 'i_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'i_rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/git/FSRCNN-accelerater/Vivado_IP_repo/MappingLayer'
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 30 14:32:39 2025...
