$date
	Sat Feb  7 19:26:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fsm $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 3 ) next_state [2:0] $end
$var reg 3 * state [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b1 )
1$
0#
1"
0!
$end
#5
1#
#10
0#
#15
1#
#20
0#
0$
#25
b10 )
b1 *
1#
#30
0#
#35
b10 *
1#
#40
b11 )
0#
0"
#45
1!
b0 )
b11 *
1#
#50
0#
1"
#55
0!
b1 )
b0 *
1#
#60
0#
#65
b10 )
b1 *
1#
#70
b0 )
0#
0"
#75
b0 *
1#
#80
b1 )
0#
1"
#85
b10 )
b1 *
1#
#90
0#
#95
b10 *
1#
#100
0#
