
RTOS2.0_TASKS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004650  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  080047e0  080047e0  000147e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004954  08004954  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004954  08004954  00014954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800495c  0800495c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800495c  0800495c  0001495c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004960  08004960  00014960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004038  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200040ac  200040ac  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011fb7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000292f  00000000  00000000  0003205b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000eb0  00000000  00000000  00034990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d88  00000000  00000000  00035840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000231ac  00000000  00000000  000365c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f3de  00000000  00000000  00059774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2448  00000000  00000000  00068b52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013af9a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004418  00000000  00000000  0013aff0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080047c8 	.word	0x080047c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080047c8 	.word	0x080047c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	60f8      	str	r0, [r7, #12]
 8000570:	60b9      	str	r1, [r7, #8]
 8000572:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	4a07      	ldr	r2, [pc, #28]	; (8000594 <vApplicationGetIdleTaskMemory+0x2c>)
 8000578:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	4a06      	ldr	r2, [pc, #24]	; (8000598 <vApplicationGetIdleTaskMemory+0x30>)
 800057e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2280      	movs	r2, #128	; 0x80
 8000584:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000586:	bf00      	nop
 8000588:	3714      	adds	r7, #20
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000090 	.word	0x20000090
 8000598:	200000e4 	.word	0x200000e4

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b086      	sub	sp, #24
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	60b9      	str	r1, [r7, #8]
 80005f4:	607a      	str	r2, [r7, #4]
	int i=0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	e009      	b.n	8000614 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	1c5a      	adds	r2, r3, #1
 8000604:	60ba      	str	r2, [r7, #8]
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff ffc7 	bl	800059c <ITM_SendChar>
	for(i=0; i<len; i++)
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	429a      	cmp	r2, r3
 800061a:	dbf1      	blt.n	8000600 <_write+0x16>
	return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
	...

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b5b0      	push	{r4, r5, r7, lr}
 800062a:	b08e      	sub	sp, #56	; 0x38
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062e:	f000 faa1 	bl	8000b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000632:	f000 f837 	bl	80006a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000636:	f000 f89f 	bl	8000778 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  printf("starting...\n");
 800063a:	4815      	ldr	r0, [pc, #84]	; (8000690 <main+0x68>)
 800063c:	f003 f97e 	bl	800393c <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000640:	4b14      	ldr	r3, [pc, #80]	; (8000694 <main+0x6c>)
 8000642:	f107 041c 	add.w	r4, r7, #28
 8000646:	461d      	mov	r5, r3
 8000648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000654:	f107 031c 	add.w	r3, r7, #28
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f001 fb2f 	bl	8001cbe <osThreadCreate>
 8000660:	4603      	mov	r3, r0
 8000662:	4a0d      	ldr	r2, [pc, #52]	; (8000698 <main+0x70>)
 8000664:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  //define the thread
  osThreadDef(Task2, task2_init, osPriorityAboveNormal, 0, 128);
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <main+0x74>)
 8000668:	463c      	mov	r4, r7
 800066a:	461d      	mov	r5, r3
 800066c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000670:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000674:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  //create thread and assign ID
  Task2handler = osThreadCreate(osThread(Task2),NULL);
 8000678:	463b      	mov	r3, r7
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f001 fb1e 	bl	8001cbe <osThreadCreate>
 8000682:	4603      	mov	r3, r0
 8000684:	4a06      	ldr	r2, [pc, #24]	; (80006a0 <main+0x78>)
 8000686:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000688:	f001 fb02 	bl	8001c90 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800068c:	e7fe      	b.n	800068c <main+0x64>
 800068e:	bf00      	nop
 8000690:	080047f4 	.word	0x080047f4
 8000694:	08004800 	.word	0x08004800
 8000698:	20004048 	.word	0x20004048
 800069c:	0800481c 	.word	0x0800481c
 80006a0:	2000404c 	.word	0x2000404c

080006a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b094      	sub	sp, #80	; 0x50
 80006a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006aa:	f107 0320 	add.w	r3, r7, #32
 80006ae:	2230      	movs	r2, #48	; 0x30
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f003 f8b4 	bl	8003820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b8:	f107 030c 	add.w	r3, r7, #12
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]
 80006c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c8:	2300      	movs	r3, #0
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	4b28      	ldr	r3, [pc, #160]	; (8000770 <SystemClock_Config+0xcc>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	4a27      	ldr	r2, [pc, #156]	; (8000770 <SystemClock_Config+0xcc>)
 80006d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d6:	6413      	str	r3, [r2, #64]	; 0x40
 80006d8:	4b25      	ldr	r3, [pc, #148]	; (8000770 <SystemClock_Config+0xcc>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e4:	2300      	movs	r3, #0
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	4b22      	ldr	r3, [pc, #136]	; (8000774 <SystemClock_Config+0xd0>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a21      	ldr	r2, [pc, #132]	; (8000774 <SystemClock_Config+0xd0>)
 80006ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006f2:	6013      	str	r3, [r2, #0]
 80006f4:	4b1f      	ldr	r3, [pc, #124]	; (8000774 <SystemClock_Config+0xd0>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000700:	2301      	movs	r3, #1
 8000702:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000704:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070a:	2302      	movs	r3, #2
 800070c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000714:	2304      	movs	r3, #4
 8000716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000718:	23a8      	movs	r3, #168	; 0xa8
 800071a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000720:	2304      	movs	r3, #4
 8000722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	4618      	mov	r0, r3
 800072a:	f000 fb47 	bl	8000dbc <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000734:	f000 f8ae 	bl	8000894 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2302      	movs	r3, #2
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000744:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800074a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800074e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000750:	f107 030c 	add.w	r3, r7, #12
 8000754:	2105      	movs	r1, #5
 8000756:	4618      	mov	r0, r3
 8000758:	f000 fda8 	bl	80012ac <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000762:	f000 f897 	bl	8000894 <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3750      	adds	r7, #80	; 0x50
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <MX_GPIO_Init+0x30>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a08      	ldr	r2, [pc, #32]	; (80007a8 <MX_GPIO_Init+0x30>)
 8000788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <MX_GPIO_Init+0x30>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800

080007ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	printf ("DefaultTask\n");
 80007b4:	4803      	ldr	r0, [pc, #12]	; (80007c4 <StartDefaultTask+0x18>)
 80007b6:	f003 f8c1 	bl	800393c <puts>
    osDelay(1000);
 80007ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007be:	f001 fad6 	bl	8001d6e <osDelay>
	printf ("DefaultTask\n");
 80007c2:	e7f7      	b.n	80007b4 <StartDefaultTask+0x8>
 80007c4:	08004838 	.word	0x08004838

080007c8 <task2_init>:
  }
  /* USER CODE END 5 */
}

void task2_init(void const * argument)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	while(1){
		printf("task2, indx = %d\n", indx++);
 80007d0:	4b20      	ldr	r3, [pc, #128]	; (8000854 <task2_init+0x8c>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	1c5a      	adds	r2, r3, #1
 80007d6:	b2d1      	uxtb	r1, r2
 80007d8:	4a1e      	ldr	r2, [pc, #120]	; (8000854 <task2_init+0x8c>)
 80007da:	7011      	strb	r1, [r2, #0]
 80007dc:	4619      	mov	r1, r3
 80007de:	481e      	ldr	r0, [pc, #120]	; (8000858 <task2_init+0x90>)
 80007e0:	f003 f826 	bl	8003830 <iprintf>
		osDelay(2000);
 80007e4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007e8:	f001 fac1 	bl	8001d6e <osDelay>

		if(indx == 4){
 80007ec:	4b19      	ldr	r3, [pc, #100]	; (8000854 <task2_init+0x8c>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b04      	cmp	r3, #4
 80007f2:	d107      	bne.n	8000804 <task2_init+0x3c>
			printf("suspending Default Task\n");
 80007f4:	4819      	ldr	r0, [pc, #100]	; (800085c <task2_init+0x94>)
 80007f6:	f003 f8a1 	bl	800393c <puts>
			osThreadSuspend(defaultTaskHandle);
 80007fa:	4b19      	ldr	r3, [pc, #100]	; (8000860 <task2_init+0x98>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4618      	mov	r0, r3
 8000800:	f001 fac9 	bl	8001d96 <osThreadSuspend>
		}
		if(indx == 7){
 8000804:	4b13      	ldr	r3, [pc, #76]	; (8000854 <task2_init+0x8c>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b07      	cmp	r3, #7
 800080a:	d107      	bne.n	800081c <task2_init+0x54>
			printf("Resuming Default Task\n");
 800080c:	4815      	ldr	r0, [pc, #84]	; (8000864 <task2_init+0x9c>)
 800080e:	f003 f895 	bl	800393c <puts>
			osThreadResume(defaultTaskHandle);
 8000812:	4b13      	ldr	r3, [pc, #76]	; (8000860 <task2_init+0x98>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	f001 faca 	bl	8001db0 <osThreadResume>
		}
		if(indx == 11){
 800081c:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <task2_init+0x8c>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b0b      	cmp	r3, #11
 8000822:	d107      	bne.n	8000834 <task2_init+0x6c>
			printf("Terminating Task 2\n");
 8000824:	4810      	ldr	r0, [pc, #64]	; (8000868 <task2_init+0xa0>)
 8000826:	f003 f889 	bl	800393c <puts>
			osThreadTerminate(Task2handler);
 800082a:	4b10      	ldr	r3, [pc, #64]	; (800086c <task2_init+0xa4>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4618      	mov	r0, r3
 8000830:	f001 fa91 	bl	8001d56 <osThreadTerminate>
		}
		if(indx == 15){
 8000834:	4b07      	ldr	r3, [pc, #28]	; (8000854 <task2_init+0x8c>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b0f      	cmp	r3, #15
 800083a:	d1c9      	bne.n	80007d0 <task2_init+0x8>
			uint32_t PreviousMakeTime = osKernelSysTick();
 800083c:	f001 fa2f 	bl	8001c9e <osKernelSysTick>
 8000840:	4603      	mov	r3, r0
 8000842:	60fb      	str	r3, [r7, #12]
			osDelayUntil(&PreviousMakeTime, 3000);
 8000844:	f107 030c 	add.w	r3, r7, #12
 8000848:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800084c:	4618      	mov	r0, r3
 800084e:	f001 fad1 	bl	8001df4 <osDelayUntil>
		printf("task2, indx = %d\n", indx++);
 8000852:	e7bd      	b.n	80007d0 <task2_init+0x8>
 8000854:	200002e4 	.word	0x200002e4
 8000858:	08004844 	.word	0x08004844
 800085c:	08004858 	.word	0x08004858
 8000860:	20004048 	.word	0x20004048
 8000864:	08004870 	.word	0x08004870
 8000868:	08004888 	.word	0x08004888
 800086c:	2000404c 	.word	0x2000404c

08000870 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a04      	ldr	r2, [pc, #16]	; (8000890 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d101      	bne.n	8000886 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000882:	f000 f999 	bl	8000bb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40010000 	.word	0x40010000

08000894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000898:	b672      	cpsid	i
}
 800089a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800089c:	e7fe      	b.n	800089c <Error_Handler+0x8>
	...

080008a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <HAL_MspInit+0x54>)
 80008ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ae:	4a11      	ldr	r2, [pc, #68]	; (80008f4 <HAL_MspInit+0x54>)
 80008b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008b4:	6453      	str	r3, [r2, #68]	; 0x44
 80008b6:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <HAL_MspInit+0x54>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	603b      	str	r3, [r7, #0]
 80008c6:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <HAL_MspInit+0x54>)
 80008c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ca:	4a0a      	ldr	r2, [pc, #40]	; (80008f4 <HAL_MspInit+0x54>)
 80008cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d0:	6413      	str	r3, [r2, #64]	; 0x40
 80008d2:	4b08      	ldr	r3, [pc, #32]	; (80008f4 <HAL_MspInit+0x54>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	210f      	movs	r1, #15
 80008e2:	f06f 0001 	mvn.w	r0, #1
 80008e6:	f000 fa3f 	bl	8000d68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08c      	sub	sp, #48	; 0x30
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000908:	2200      	movs	r2, #0
 800090a:	6879      	ldr	r1, [r7, #4]
 800090c:	2019      	movs	r0, #25
 800090e:	f000 fa2b 	bl	8000d68 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000912:	2019      	movs	r0, #25
 8000914:	f000 fa44 	bl	8000da0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	4b1f      	ldr	r3, [pc, #124]	; (800099c <HAL_InitTick+0xa4>)
 800091e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000920:	4a1e      	ldr	r2, [pc, #120]	; (800099c <HAL_InitTick+0xa4>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	6453      	str	r3, [r2, #68]	; 0x44
 8000928:	4b1c      	ldr	r3, [pc, #112]	; (800099c <HAL_InitTick+0xa4>)
 800092a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000934:	f107 0210 	add.w	r2, r7, #16
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	4611      	mov	r1, r2
 800093e:	4618      	mov	r0, r3
 8000940:	f000 fe9c 	bl	800167c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000944:	f000 fe86 	bl	8001654 <HAL_RCC_GetPCLK2Freq>
 8000948:	4603      	mov	r3, r0
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800094e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000950:	4a13      	ldr	r2, [pc, #76]	; (80009a0 <HAL_InitTick+0xa8>)
 8000952:	fba2 2303 	umull	r2, r3, r2, r3
 8000956:	0c9b      	lsrs	r3, r3, #18
 8000958:	3b01      	subs	r3, #1
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800095c:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <HAL_InitTick+0xac>)
 800095e:	4a12      	ldr	r2, [pc, #72]	; (80009a8 <HAL_InitTick+0xb0>)
 8000960:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000962:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <HAL_InitTick+0xac>)
 8000964:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000968:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800096a:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <HAL_InitTick+0xac>)
 800096c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800096e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000970:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <HAL_InitTick+0xac>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000976:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <HAL_InitTick+0xac>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800097c:	4809      	ldr	r0, [pc, #36]	; (80009a4 <HAL_InitTick+0xac>)
 800097e:	f000 feaf 	bl	80016e0 <HAL_TIM_Base_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d104      	bne.n	8000992 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000988:	4806      	ldr	r0, [pc, #24]	; (80009a4 <HAL_InitTick+0xac>)
 800098a:	f000 ff03 	bl	8001794 <HAL_TIM_Base_Start_IT>
 800098e:	4603      	mov	r3, r0
 8000990:	e000      	b.n	8000994 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000992:	2301      	movs	r3, #1
}
 8000994:	4618      	mov	r0, r3
 8000996:	3730      	adds	r7, #48	; 0x30
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	431bde83 	.word	0x431bde83
 80009a4:	20004050 	.word	0x20004050
 80009a8:	40010000 	.word	0x40010000

080009ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009b0:	e7fe      	b.n	80009b0 <NMI_Handler+0x4>

080009b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b2:	b480      	push	{r7}
 80009b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b6:	e7fe      	b.n	80009b6 <HardFault_Handler+0x4>

080009b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009bc:	e7fe      	b.n	80009bc <MemManage_Handler+0x4>

080009be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009be:	b480      	push	{r7}
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c2:	e7fe      	b.n	80009c2 <BusFault_Handler+0x4>

080009c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c8:	e7fe      	b.n	80009c8 <UsageFault_Handler+0x4>

080009ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009dc:	4802      	ldr	r0, [pc, #8]	; (80009e8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009de:	f000 ff49 	bl	8001874 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20004050 	.word	0x20004050

080009ec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
 80009fc:	e00a      	b.n	8000a14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009fe:	f3af 8000 	nop.w
 8000a02:	4601      	mov	r1, r0
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	1c5a      	adds	r2, r3, #1
 8000a08:	60ba      	str	r2, [r7, #8]
 8000a0a:	b2ca      	uxtb	r2, r1
 8000a0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	3301      	adds	r3, #1
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	697a      	ldr	r2, [r7, #20]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	dbf0      	blt.n	80009fe <_read+0x12>
	}

return len;
 8000a1c:	687b      	ldr	r3, [r7, #4]
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b083      	sub	sp, #12
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b083      	sub	sp, #12
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a4e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <_isatty>:

int _isatty(int file)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
	return 1;
 8000a66:	2301      	movs	r3, #1
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
	return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3714      	adds	r7, #20
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
	...

08000a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a98:	4a14      	ldr	r2, [pc, #80]	; (8000aec <_sbrk+0x5c>)
 8000a9a:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <_sbrk+0x60>)
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa4:	4b13      	ldr	r3, [pc, #76]	; (8000af4 <_sbrk+0x64>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d102      	bne.n	8000ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000aac:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <_sbrk+0x64>)
 8000aae:	4a12      	ldr	r2, [pc, #72]	; (8000af8 <_sbrk+0x68>)
 8000ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ab2:	4b10      	ldr	r3, [pc, #64]	; (8000af4 <_sbrk+0x64>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d207      	bcs.n	8000ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac0:	f002 fe84 	bl	80037cc <__errno>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	220c      	movs	r2, #12
 8000ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ace:	e009      	b.n	8000ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad0:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <_sbrk+0x64>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ad6:	4b07      	ldr	r3, [pc, #28]	; (8000af4 <_sbrk+0x64>)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	4a05      	ldr	r2, [pc, #20]	; (8000af4 <_sbrk+0x64>)
 8000ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3718      	adds	r7, #24
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20020000 	.word	0x20020000
 8000af0:	00000400 	.word	0x00000400
 8000af4:	200002e8 	.word	0x200002e8
 8000af8:	200040b0 	.word	0x200040b0

08000afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b00:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <SystemInit+0x20>)
 8000b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b06:	4a05      	ldr	r2, [pc, #20]	; (8000b1c <SystemInit+0x20>)
 8000b08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b24:	480d      	ldr	r0, [pc, #52]	; (8000b5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b26:	490e      	ldr	r1, [pc, #56]	; (8000b60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b28:	4a0e      	ldr	r2, [pc, #56]	; (8000b64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b2c:	e002      	b.n	8000b34 <LoopCopyDataInit>

08000b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b32:	3304      	adds	r3, #4

08000b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b38:	d3f9      	bcc.n	8000b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b3a:	4a0b      	ldr	r2, [pc, #44]	; (8000b68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b3c:	4c0b      	ldr	r4, [pc, #44]	; (8000b6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b40:	e001      	b.n	8000b46 <LoopFillZerobss>

08000b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b44:	3204      	adds	r2, #4

08000b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b48:	d3fb      	bcc.n	8000b42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b4a:	f7ff ffd7 	bl	8000afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b4e:	f002 fe43 	bl	80037d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b52:	f7ff fd69 	bl	8000628 <main>
  bx  lr    
 8000b56:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b60:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000b64:	08004964 	.word	0x08004964
  ldr r2, =_sbss
 8000b68:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000b6c:	200040ac 	.word	0x200040ac

08000b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b70:	e7fe      	b.n	8000b70 <ADC_IRQHandler>
	...

08000b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b78:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <HAL_Init+0x40>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a0d      	ldr	r2, [pc, #52]	; (8000bb4 <HAL_Init+0x40>)
 8000b7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b84:	4b0b      	ldr	r3, [pc, #44]	; (8000bb4 <HAL_Init+0x40>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <HAL_Init+0x40>)
 8000b8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b90:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <HAL_Init+0x40>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a07      	ldr	r2, [pc, #28]	; (8000bb4 <HAL_Init+0x40>)
 8000b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b9c:	2003      	movs	r0, #3
 8000b9e:	f000 f8d8 	bl	8000d52 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ba2:	200f      	movs	r0, #15
 8000ba4:	f7ff fea8 	bl	80008f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba8:	f7ff fe7a 	bl	80008a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40023c00 	.word	0x40023c00

08000bb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_IncTick+0x20>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <HAL_IncTick+0x24>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a04      	ldr	r2, [pc, #16]	; (8000bdc <HAL_IncTick+0x24>)
 8000bca:	6013      	str	r3, [r2, #0]
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	20000008 	.word	0x20000008
 8000bdc:	20004098 	.word	0x20004098

08000be0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  return uwTick;
 8000be4:	4b03      	ldr	r3, [pc, #12]	; (8000bf4 <HAL_GetTick+0x14>)
 8000be6:	681b      	ldr	r3, [r3, #0]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	20004098 	.word	0x20004098

08000bf8 <__NVIC_SetPriorityGrouping>:
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f003 0307 	and.w	r3, r3, #7
 8000c06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <__NVIC_SetPriorityGrouping+0x44>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c0e:	68ba      	ldr	r2, [r7, #8]
 8000c10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c14:	4013      	ands	r3, r2
 8000c16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c2a:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <__NVIC_SetPriorityGrouping+0x44>)
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	60d3      	str	r3, [r2, #12]
}
 8000c30:	bf00      	nop
 8000c32:	3714      	adds	r7, #20
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <__NVIC_GetPriorityGrouping>:
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <__NVIC_GetPriorityGrouping+0x18>)
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	f003 0307 	and.w	r3, r3, #7
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <__NVIC_EnableIRQ>:
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	db0b      	blt.n	8000c86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	f003 021f 	and.w	r2, r3, #31
 8000c74:	4907      	ldr	r1, [pc, #28]	; (8000c94 <__NVIC_EnableIRQ+0x38>)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	095b      	lsrs	r3, r3, #5
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000e100 	.word	0xe000e100

08000c98 <__NVIC_SetPriority>:
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db0a      	blt.n	8000cc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	490c      	ldr	r1, [pc, #48]	; (8000ce4 <__NVIC_SetPriority+0x4c>)
 8000cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb6:	0112      	lsls	r2, r2, #4
 8000cb8:	b2d2      	uxtb	r2, r2
 8000cba:	440b      	add	r3, r1
 8000cbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000cc0:	e00a      	b.n	8000cd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4908      	ldr	r1, [pc, #32]	; (8000ce8 <__NVIC_SetPriority+0x50>)
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	f003 030f 	and.w	r3, r3, #15
 8000cce:	3b04      	subs	r3, #4
 8000cd0:	0112      	lsls	r2, r2, #4
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	440b      	add	r3, r1
 8000cd6:	761a      	strb	r2, [r3, #24]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	e000e100 	.word	0xe000e100
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <NVIC_EncodePriority>:
{
 8000cec:	b480      	push	{r7}
 8000cee:	b089      	sub	sp, #36	; 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f1c3 0307 	rsb	r3, r3, #7
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	bf28      	it	cs
 8000d0a:	2304      	movcs	r3, #4
 8000d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3304      	adds	r3, #4
 8000d12:	2b06      	cmp	r3, #6
 8000d14:	d902      	bls.n	8000d1c <NVIC_EncodePriority+0x30>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3b03      	subs	r3, #3
 8000d1a:	e000      	b.n	8000d1e <NVIC_EncodePriority+0x32>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	401a      	ands	r2, r3
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43d9      	mvns	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	4313      	orrs	r3, r2
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3724      	adds	r7, #36	; 0x24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff ff4c 	bl	8000bf8 <__NVIC_SetPriorityGrouping>
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
 8000d74:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d7a:	f7ff ff61 	bl	8000c40 <__NVIC_GetPriorityGrouping>
 8000d7e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	68b9      	ldr	r1, [r7, #8]
 8000d84:	6978      	ldr	r0, [r7, #20]
 8000d86:	f7ff ffb1 	bl	8000cec <NVIC_EncodePriority>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff80 	bl	8000c98 <__NVIC_SetPriority>
}
 8000d98:	bf00      	nop
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff ff54 	bl	8000c5c <__NVIC_EnableIRQ>
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d101      	bne.n	8000dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e264      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d075      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dda:	4ba3      	ldr	r3, [pc, #652]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	f003 030c 	and.w	r3, r3, #12
 8000de2:	2b04      	cmp	r3, #4
 8000de4:	d00c      	beq.n	8000e00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000de6:	4ba0      	ldr	r3, [pc, #640]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dee:	2b08      	cmp	r3, #8
 8000df0:	d112      	bne.n	8000e18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000df2:	4b9d      	ldr	r3, [pc, #628]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dfa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000dfe:	d10b      	bne.n	8000e18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e00:	4b99      	ldr	r3, [pc, #612]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d05b      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x108>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d157      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
 8000e16:	e23f      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e20:	d106      	bne.n	8000e30 <HAL_RCC_OscConfig+0x74>
 8000e22:	4b91      	ldr	r3, [pc, #580]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a90      	ldr	r2, [pc, #576]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e2c:	6013      	str	r3, [r2, #0]
 8000e2e:	e01d      	b.n	8000e6c <HAL_RCC_OscConfig+0xb0>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e38:	d10c      	bne.n	8000e54 <HAL_RCC_OscConfig+0x98>
 8000e3a:	4b8b      	ldr	r3, [pc, #556]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a8a      	ldr	r2, [pc, #552]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	4b88      	ldr	r3, [pc, #544]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a87      	ldr	r2, [pc, #540]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e00b      	b.n	8000e6c <HAL_RCC_OscConfig+0xb0>
 8000e54:	4b84      	ldr	r3, [pc, #528]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a83      	ldr	r2, [pc, #524]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	4b81      	ldr	r3, [pc, #516]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a80      	ldr	r2, [pc, #512]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d013      	beq.n	8000e9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e74:	f7ff feb4 	bl	8000be0 <HAL_GetTick>
 8000e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e7a:	e008      	b.n	8000e8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7c:	f7ff feb0 	bl	8000be0 <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b64      	cmp	r3, #100	; 0x64
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e204      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e8e:	4b76      	ldr	r3, [pc, #472]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d0f0      	beq.n	8000e7c <HAL_RCC_OscConfig+0xc0>
 8000e9a:	e014      	b.n	8000ec6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fea0 	bl	8000be0 <HAL_GetTick>
 8000ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ea2:	e008      	b.n	8000eb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ea4:	f7ff fe9c 	bl	8000be0 <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b64      	cmp	r3, #100	; 0x64
 8000eb0:	d901      	bls.n	8000eb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	e1f0      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eb6:	4b6c      	ldr	r3, [pc, #432]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d1f0      	bne.n	8000ea4 <HAL_RCC_OscConfig+0xe8>
 8000ec2:	e000      	b.n	8000ec6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d063      	beq.n	8000f9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ed2:	4b65      	ldr	r3, [pc, #404]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	f003 030c 	and.w	r3, r3, #12
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d00b      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ede:	4b62      	ldr	r3, [pc, #392]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ee6:	2b08      	cmp	r3, #8
 8000ee8:	d11c      	bne.n	8000f24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000eea:	4b5f      	ldr	r3, [pc, #380]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d116      	bne.n	8000f24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ef6:	4b5c      	ldr	r3, [pc, #368]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d005      	beq.n	8000f0e <HAL_RCC_OscConfig+0x152>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d001      	beq.n	8000f0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e1c4      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f0e:	4b56      	ldr	r3, [pc, #344]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	00db      	lsls	r3, r3, #3
 8000f1c:	4952      	ldr	r1, [pc, #328]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f22:	e03a      	b.n	8000f9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d020      	beq.n	8000f6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f2c:	4b4f      	ldr	r3, [pc, #316]	; (800106c <HAL_RCC_OscConfig+0x2b0>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f32:	f7ff fe55 	bl	8000be0 <HAL_GetTick>
 8000f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f38:	e008      	b.n	8000f4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f3a:	f7ff fe51 	bl	8000be0 <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e1a5      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f4c:	4b46      	ldr	r3, [pc, #280]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d0f0      	beq.n	8000f3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f58:	4b43      	ldr	r3, [pc, #268]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	4940      	ldr	r1, [pc, #256]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	600b      	str	r3, [r1, #0]
 8000f6c:	e015      	b.n	8000f9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f6e:	4b3f      	ldr	r3, [pc, #252]	; (800106c <HAL_RCC_OscConfig+0x2b0>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f74:	f7ff fe34 	bl	8000be0 <HAL_GetTick>
 8000f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f7a:	e008      	b.n	8000f8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f7c:	f7ff fe30 	bl	8000be0 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e184      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f8e:	4b36      	ldr	r3, [pc, #216]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f0      	bne.n	8000f7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 0308 	and.w	r3, r3, #8
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d030      	beq.n	8001008 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d016      	beq.n	8000fdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fae:	4b30      	ldr	r3, [pc, #192]	; (8001070 <HAL_RCC_OscConfig+0x2b4>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb4:	f7ff fe14 	bl	8000be0 <HAL_GetTick>
 8000fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fba:	e008      	b.n	8000fce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fbc:	f7ff fe10 	bl	8000be0 <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e164      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fce:	4b26      	ldr	r3, [pc, #152]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000fd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fd2:	f003 0302 	and.w	r3, r3, #2
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d0f0      	beq.n	8000fbc <HAL_RCC_OscConfig+0x200>
 8000fda:	e015      	b.n	8001008 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fdc:	4b24      	ldr	r3, [pc, #144]	; (8001070 <HAL_RCC_OscConfig+0x2b4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe2:	f7ff fdfd 	bl	8000be0 <HAL_GetTick>
 8000fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fea:	f7ff fdf9 	bl	8000be0 <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e14d      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ffc:	4b1a      	ldr	r3, [pc, #104]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000ffe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d1f0      	bne.n	8000fea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	2b00      	cmp	r3, #0
 8001012:	f000 80a0 	beq.w	8001156 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001016:	2300      	movs	r3, #0
 8001018:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800101a:	4b13      	ldr	r3, [pc, #76]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d10f      	bne.n	8001046 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	4a0e      	ldr	r2, [pc, #56]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8001030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001034:	6413      	str	r3, [r2, #64]	; 0x40
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001042:	2301      	movs	r3, #1
 8001044:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001046:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_RCC_OscConfig+0x2b8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800104e:	2b00      	cmp	r3, #0
 8001050:	d121      	bne.n	8001096 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_RCC_OscConfig+0x2b8>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a07      	ldr	r2, [pc, #28]	; (8001074 <HAL_RCC_OscConfig+0x2b8>)
 8001058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800105e:	f7ff fdbf 	bl	8000be0 <HAL_GetTick>
 8001062:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001064:	e011      	b.n	800108a <HAL_RCC_OscConfig+0x2ce>
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	42470000 	.word	0x42470000
 8001070:	42470e80 	.word	0x42470e80
 8001074:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001078:	f7ff fdb2 	bl	8000be0 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e106      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800108a:	4b85      	ldr	r3, [pc, #532]	; (80012a0 <HAL_RCC_OscConfig+0x4e4>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0f0      	beq.n	8001078 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d106      	bne.n	80010ac <HAL_RCC_OscConfig+0x2f0>
 800109e:	4b81      	ldr	r3, [pc, #516]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010a2:	4a80      	ldr	r2, [pc, #512]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6713      	str	r3, [r2, #112]	; 0x70
 80010aa:	e01c      	b.n	80010e6 <HAL_RCC_OscConfig+0x32a>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	2b05      	cmp	r3, #5
 80010b2:	d10c      	bne.n	80010ce <HAL_RCC_OscConfig+0x312>
 80010b4:	4b7b      	ldr	r3, [pc, #492]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010b8:	4a7a      	ldr	r2, [pc, #488]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010ba:	f043 0304 	orr.w	r3, r3, #4
 80010be:	6713      	str	r3, [r2, #112]	; 0x70
 80010c0:	4b78      	ldr	r3, [pc, #480]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010c4:	4a77      	ldr	r2, [pc, #476]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6713      	str	r3, [r2, #112]	; 0x70
 80010cc:	e00b      	b.n	80010e6 <HAL_RCC_OscConfig+0x32a>
 80010ce:	4b75      	ldr	r3, [pc, #468]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010d2:	4a74      	ldr	r2, [pc, #464]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	6713      	str	r3, [r2, #112]	; 0x70
 80010da:	4b72      	ldr	r3, [pc, #456]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010de:	4a71      	ldr	r2, [pc, #452]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80010e0:	f023 0304 	bic.w	r3, r3, #4
 80010e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d015      	beq.n	800111a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ee:	f7ff fd77 	bl	8000be0 <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f4:	e00a      	b.n	800110c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010f6:	f7ff fd73 	bl	8000be0 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	f241 3288 	movw	r2, #5000	; 0x1388
 8001104:	4293      	cmp	r3, r2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e0c5      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800110c:	4b65      	ldr	r3, [pc, #404]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 800110e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001110:	f003 0302 	and.w	r3, r3, #2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0ee      	beq.n	80010f6 <HAL_RCC_OscConfig+0x33a>
 8001118:	e014      	b.n	8001144 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111a:	f7ff fd61 	bl	8000be0 <HAL_GetTick>
 800111e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001120:	e00a      	b.n	8001138 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001122:	f7ff fd5d 	bl	8000be0 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001130:	4293      	cmp	r3, r2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e0af      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001138:	4b5a      	ldr	r3, [pc, #360]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 800113a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1ee      	bne.n	8001122 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001144:	7dfb      	ldrb	r3, [r7, #23]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d105      	bne.n	8001156 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800114a:	4b56      	ldr	r3, [pc, #344]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	4a55      	ldr	r2, [pc, #340]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 8001150:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001154:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 809b 	beq.w	8001296 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001160:	4b50      	ldr	r3, [pc, #320]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	2b08      	cmp	r3, #8
 800116a:	d05c      	beq.n	8001226 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	2b02      	cmp	r3, #2
 8001172:	d141      	bne.n	80011f8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001174:	4b4c      	ldr	r3, [pc, #304]	; (80012a8 <HAL_RCC_OscConfig+0x4ec>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117a:	f7ff fd31 	bl	8000be0 <HAL_GetTick>
 800117e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001180:	e008      	b.n	8001194 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001182:	f7ff fd2d 	bl	8000be0 <HAL_GetTick>
 8001186:	4602      	mov	r2, r0
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e081      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001194:	4b43      	ldr	r3, [pc, #268]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1f0      	bne.n	8001182 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	69da      	ldr	r2, [r3, #28]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a1b      	ldr	r3, [r3, #32]
 80011a8:	431a      	orrs	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ae:	019b      	lsls	r3, r3, #6
 80011b0:	431a      	orrs	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b6:	085b      	lsrs	r3, r3, #1
 80011b8:	3b01      	subs	r3, #1
 80011ba:	041b      	lsls	r3, r3, #16
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c2:	061b      	lsls	r3, r3, #24
 80011c4:	4937      	ldr	r1, [pc, #220]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80011c6:	4313      	orrs	r3, r2
 80011c8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011ca:	4b37      	ldr	r3, [pc, #220]	; (80012a8 <HAL_RCC_OscConfig+0x4ec>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d0:	f7ff fd06 	bl	8000be0 <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011d8:	f7ff fd02 	bl	8000be0 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e056      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ea:	4b2e      	ldr	r3, [pc, #184]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f0      	beq.n	80011d8 <HAL_RCC_OscConfig+0x41c>
 80011f6:	e04e      	b.n	8001296 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011f8:	4b2b      	ldr	r3, [pc, #172]	; (80012a8 <HAL_RCC_OscConfig+0x4ec>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011fe:	f7ff fcef 	bl	8000be0 <HAL_GetTick>
 8001202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001204:	e008      	b.n	8001218 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001206:	f7ff fceb 	bl	8000be0 <HAL_GetTick>
 800120a:	4602      	mov	r2, r0
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e03f      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001218:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1f0      	bne.n	8001206 <HAL_RCC_OscConfig+0x44a>
 8001224:	e037      	b.n	8001296 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e032      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001232:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <HAL_RCC_OscConfig+0x4e8>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d028      	beq.n	8001292 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800124a:	429a      	cmp	r2, r3
 800124c:	d121      	bne.n	8001292 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001258:	429a      	cmp	r2, r3
 800125a:	d11a      	bne.n	8001292 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001262:	4013      	ands	r3, r2
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001268:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800126a:	4293      	cmp	r3, r2
 800126c:	d111      	bne.n	8001292 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001278:	085b      	lsrs	r3, r3, #1
 800127a:	3b01      	subs	r3, #1
 800127c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800127e:	429a      	cmp	r2, r3
 8001280:	d107      	bne.n	8001292 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800128e:	429a      	cmp	r2, r3
 8001290:	d001      	beq.n	8001296 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3718      	adds	r7, #24
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40007000 	.word	0x40007000
 80012a4:	40023800 	.word	0x40023800
 80012a8:	42470060 	.word	0x42470060

080012ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d101      	bne.n	80012c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e0cc      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012c0:	4b68      	ldr	r3, [pc, #416]	; (8001464 <HAL_RCC_ClockConfig+0x1b8>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0307 	and.w	r3, r3, #7
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d90c      	bls.n	80012e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ce:	4b65      	ldr	r3, [pc, #404]	; (8001464 <HAL_RCC_ClockConfig+0x1b8>)
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d6:	4b63      	ldr	r3, [pc, #396]	; (8001464 <HAL_RCC_ClockConfig+0x1b8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d001      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e0b8      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d020      	beq.n	8001336 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d005      	beq.n	800130c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001300:	4b59      	ldr	r3, [pc, #356]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	4a58      	ldr	r2, [pc, #352]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800130a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0308 	and.w	r3, r3, #8
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001318:	4b53      	ldr	r3, [pc, #332]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	4a52      	ldr	r2, [pc, #328]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001322:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001324:	4b50      	ldr	r3, [pc, #320]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	494d      	ldr	r1, [pc, #308]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001332:	4313      	orrs	r3, r2
 8001334:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	2b00      	cmp	r3, #0
 8001340:	d044      	beq.n	80013cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d107      	bne.n	800135a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	4b47      	ldr	r3, [pc, #284]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d119      	bne.n	800138a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e07f      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d003      	beq.n	800136a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001366:	2b03      	cmp	r3, #3
 8001368:	d107      	bne.n	800137a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800136a:	4b3f      	ldr	r3, [pc, #252]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d109      	bne.n	800138a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e06f      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137a:	4b3b      	ldr	r3, [pc, #236]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e067      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800138a:	4b37      	ldr	r3, [pc, #220]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f023 0203 	bic.w	r2, r3, #3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	4934      	ldr	r1, [pc, #208]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001398:	4313      	orrs	r3, r2
 800139a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800139c:	f7ff fc20 	bl	8000be0 <HAL_GetTick>
 80013a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a2:	e00a      	b.n	80013ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a4:	f7ff fc1c 	bl	8000be0 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e04f      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ba:	4b2b      	ldr	r3, [pc, #172]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f003 020c 	and.w	r2, r3, #12
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d1eb      	bne.n	80013a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013cc:	4b25      	ldr	r3, [pc, #148]	; (8001464 <HAL_RCC_ClockConfig+0x1b8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d20c      	bcs.n	80013f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013da:	4b22      	ldr	r3, [pc, #136]	; (8001464 <HAL_RCC_ClockConfig+0x1b8>)
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e2:	4b20      	ldr	r3, [pc, #128]	; (8001464 <HAL_RCC_ClockConfig+0x1b8>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d001      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e032      	b.n	800145a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d008      	beq.n	8001412 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001400:	4b19      	ldr	r3, [pc, #100]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	4916      	ldr	r1, [pc, #88]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800140e:	4313      	orrs	r3, r2
 8001410:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0308 	and.w	r3, r3, #8
 800141a:	2b00      	cmp	r3, #0
 800141c:	d009      	beq.n	8001432 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800141e:	4b12      	ldr	r3, [pc, #72]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	490e      	ldr	r1, [pc, #56]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800142e:	4313      	orrs	r3, r2
 8001430:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001432:	f000 f821 	bl	8001478 <HAL_RCC_GetSysClockFreq>
 8001436:	4602      	mov	r2, r0
 8001438:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <HAL_RCC_ClockConfig+0x1bc>)
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	091b      	lsrs	r3, r3, #4
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	490a      	ldr	r1, [pc, #40]	; (800146c <HAL_RCC_ClockConfig+0x1c0>)
 8001444:	5ccb      	ldrb	r3, [r1, r3]
 8001446:	fa22 f303 	lsr.w	r3, r2, r3
 800144a:	4a09      	ldr	r2, [pc, #36]	; (8001470 <HAL_RCC_ClockConfig+0x1c4>)
 800144c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800144e:	4b09      	ldr	r3, [pc, #36]	; (8001474 <HAL_RCC_ClockConfig+0x1c8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff fa50 	bl	80008f8 <HAL_InitTick>

  return HAL_OK;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40023c00 	.word	0x40023c00
 8001468:	40023800 	.word	0x40023800
 800146c:	080048a4 	.word	0x080048a4
 8001470:	20000000 	.word	0x20000000
 8001474:	20000004 	.word	0x20000004

08001478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001478:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800147c:	b084      	sub	sp, #16
 800147e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001480:	2300      	movs	r3, #0
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	2300      	movs	r3, #0
 800148a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001490:	4b67      	ldr	r3, [pc, #412]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 030c 	and.w	r3, r3, #12
 8001498:	2b08      	cmp	r3, #8
 800149a:	d00d      	beq.n	80014b8 <HAL_RCC_GetSysClockFreq+0x40>
 800149c:	2b08      	cmp	r3, #8
 800149e:	f200 80bd 	bhi.w	800161c <HAL_RCC_GetSysClockFreq+0x1a4>
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d002      	beq.n	80014ac <HAL_RCC_GetSysClockFreq+0x34>
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	d003      	beq.n	80014b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80014aa:	e0b7      	b.n	800161c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014ac:	4b61      	ldr	r3, [pc, #388]	; (8001634 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80014ae:	60bb      	str	r3, [r7, #8]
       break;
 80014b0:	e0b7      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014b2:	4b61      	ldr	r3, [pc, #388]	; (8001638 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80014b4:	60bb      	str	r3, [r7, #8]
      break;
 80014b6:	e0b4      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014b8:	4b5d      	ldr	r3, [pc, #372]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014c2:	4b5b      	ldr	r3, [pc, #364]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d04d      	beq.n	800156a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014ce:	4b58      	ldr	r3, [pc, #352]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	099b      	lsrs	r3, r3, #6
 80014d4:	461a      	mov	r2, r3
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80014de:	f04f 0100 	mov.w	r1, #0
 80014e2:	ea02 0800 	and.w	r8, r2, r0
 80014e6:	ea03 0901 	and.w	r9, r3, r1
 80014ea:	4640      	mov	r0, r8
 80014ec:	4649      	mov	r1, r9
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	014b      	lsls	r3, r1, #5
 80014f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80014fc:	0142      	lsls	r2, r0, #5
 80014fe:	4610      	mov	r0, r2
 8001500:	4619      	mov	r1, r3
 8001502:	ebb0 0008 	subs.w	r0, r0, r8
 8001506:	eb61 0109 	sbc.w	r1, r1, r9
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	018b      	lsls	r3, r1, #6
 8001514:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001518:	0182      	lsls	r2, r0, #6
 800151a:	1a12      	subs	r2, r2, r0
 800151c:	eb63 0301 	sbc.w	r3, r3, r1
 8001520:	f04f 0000 	mov.w	r0, #0
 8001524:	f04f 0100 	mov.w	r1, #0
 8001528:	00d9      	lsls	r1, r3, #3
 800152a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800152e:	00d0      	lsls	r0, r2, #3
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	eb12 0208 	adds.w	r2, r2, r8
 8001538:	eb43 0309 	adc.w	r3, r3, r9
 800153c:	f04f 0000 	mov.w	r0, #0
 8001540:	f04f 0100 	mov.w	r1, #0
 8001544:	0259      	lsls	r1, r3, #9
 8001546:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800154a:	0250      	lsls	r0, r2, #9
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	461a      	mov	r2, r3
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	f7fe fe88 	bl	8000270 <__aeabi_uldivmod>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4613      	mov	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	e04a      	b.n	8001600 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800156a:	4b31      	ldr	r3, [pc, #196]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	099b      	lsrs	r3, r3, #6
 8001570:	461a      	mov	r2, r3
 8001572:	f04f 0300 	mov.w	r3, #0
 8001576:	f240 10ff 	movw	r0, #511	; 0x1ff
 800157a:	f04f 0100 	mov.w	r1, #0
 800157e:	ea02 0400 	and.w	r4, r2, r0
 8001582:	ea03 0501 	and.w	r5, r3, r1
 8001586:	4620      	mov	r0, r4
 8001588:	4629      	mov	r1, r5
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	014b      	lsls	r3, r1, #5
 8001594:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001598:	0142      	lsls	r2, r0, #5
 800159a:	4610      	mov	r0, r2
 800159c:	4619      	mov	r1, r3
 800159e:	1b00      	subs	r0, r0, r4
 80015a0:	eb61 0105 	sbc.w	r1, r1, r5
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f04f 0300 	mov.w	r3, #0
 80015ac:	018b      	lsls	r3, r1, #6
 80015ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80015b2:	0182      	lsls	r2, r0, #6
 80015b4:	1a12      	subs	r2, r2, r0
 80015b6:	eb63 0301 	sbc.w	r3, r3, r1
 80015ba:	f04f 0000 	mov.w	r0, #0
 80015be:	f04f 0100 	mov.w	r1, #0
 80015c2:	00d9      	lsls	r1, r3, #3
 80015c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80015c8:	00d0      	lsls	r0, r2, #3
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	1912      	adds	r2, r2, r4
 80015d0:	eb45 0303 	adc.w	r3, r5, r3
 80015d4:	f04f 0000 	mov.w	r0, #0
 80015d8:	f04f 0100 	mov.w	r1, #0
 80015dc:	0299      	lsls	r1, r3, #10
 80015de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80015e2:	0290      	lsls	r0, r2, #10
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	461a      	mov	r2, r3
 80015f0:	f04f 0300 	mov.w	r3, #0
 80015f4:	f7fe fe3c 	bl	8000270 <__aeabi_uldivmod>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4613      	mov	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	0c1b      	lsrs	r3, r3, #16
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	3301      	adds	r3, #1
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	fbb2 f3f3 	udiv	r3, r2, r3
 8001618:	60bb      	str	r3, [r7, #8]
      break;
 800161a:	e002      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800161c:	4b05      	ldr	r3, [pc, #20]	; (8001634 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800161e:	60bb      	str	r3, [r7, #8]
      break;
 8001620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001622:	68bb      	ldr	r3, [r7, #8]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800
 8001634:	00f42400 	.word	0x00f42400
 8001638:	007a1200 	.word	0x007a1200

0800163c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001640:	4b03      	ldr	r3, [pc, #12]	; (8001650 <HAL_RCC_GetHCLKFreq+0x14>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000000 	.word	0x20000000

08001654 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001658:	f7ff fff0 	bl	800163c <HAL_RCC_GetHCLKFreq>
 800165c:	4602      	mov	r2, r0
 800165e:	4b05      	ldr	r3, [pc, #20]	; (8001674 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	0b5b      	lsrs	r3, r3, #13
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	4903      	ldr	r1, [pc, #12]	; (8001678 <HAL_RCC_GetPCLK2Freq+0x24>)
 800166a:	5ccb      	ldrb	r3, [r1, r3]
 800166c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40023800 	.word	0x40023800
 8001678:	080048b4 	.word	0x080048b4

0800167c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	220f      	movs	r2, #15
 800168a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f003 0203 	and.w	r2, r3, #3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001698:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <HAL_RCC_GetClockConfig+0x60>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0207 	and.w	r2, r3, #7
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	601a      	str	r2, [r3, #0]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40023c00 	.word	0x40023c00

080016e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e041      	b.n	8001776 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d106      	bne.n	800170c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 f839 	bl	800177e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2202      	movs	r2, #2
 8001710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3304      	adds	r3, #4
 800171c:	4619      	mov	r1, r3
 800171e:	4610      	mov	r0, r2
 8001720:	f000 f9d8 	bl	8001ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2201      	movs	r2, #1
 8001738:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d001      	beq.n	80017ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e04e      	b.n	800184a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2202      	movs	r2, #2
 80017b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f042 0201 	orr.w	r2, r2, #1
 80017c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a23      	ldr	r2, [pc, #140]	; (8001858 <HAL_TIM_Base_Start_IT+0xc4>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d022      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d6:	d01d      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a1f      	ldr	r2, [pc, #124]	; (800185c <HAL_TIM_Base_Start_IT+0xc8>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d018      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a1e      	ldr	r2, [pc, #120]	; (8001860 <HAL_TIM_Base_Start_IT+0xcc>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d013      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a1c      	ldr	r2, [pc, #112]	; (8001864 <HAL_TIM_Base_Start_IT+0xd0>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d00e      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a1b      	ldr	r2, [pc, #108]	; (8001868 <HAL_TIM_Base_Start_IT+0xd4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d009      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a19      	ldr	r2, [pc, #100]	; (800186c <HAL_TIM_Base_Start_IT+0xd8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d004      	beq.n	8001814 <HAL_TIM_Base_Start_IT+0x80>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a18      	ldr	r2, [pc, #96]	; (8001870 <HAL_TIM_Base_Start_IT+0xdc>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d111      	bne.n	8001838 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2b06      	cmp	r3, #6
 8001824:	d010      	beq.n	8001848 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f042 0201 	orr.w	r2, r2, #1
 8001834:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001836:	e007      	b.n	8001848 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 0201 	orr.w	r2, r2, #1
 8001846:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40010000 	.word	0x40010000
 800185c:	40000400 	.word	0x40000400
 8001860:	40000800 	.word	0x40000800
 8001864:	40000c00 	.word	0x40000c00
 8001868:	40010400 	.word	0x40010400
 800186c:	40014000 	.word	0x40014000
 8001870:	40001800 	.word	0x40001800

08001874 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b02      	cmp	r3, #2
 8001888:	d122      	bne.n	80018d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b02      	cmp	r3, #2
 8001896:	d11b      	bne.n	80018d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f06f 0202 	mvn.w	r2, #2
 80018a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2201      	movs	r2, #1
 80018a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 f8ee 	bl	8001a98 <HAL_TIM_IC_CaptureCallback>
 80018bc:	e005      	b.n	80018ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f000 f8e0 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 f8f1 	bl	8001aac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	2b04      	cmp	r3, #4
 80018dc:	d122      	bne.n	8001924 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b04      	cmp	r3, #4
 80018ea:	d11b      	bne.n	8001924 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f06f 0204 	mvn.w	r2, #4
 80018f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2202      	movs	r2, #2
 80018fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001906:	2b00      	cmp	r3, #0
 8001908:	d003      	beq.n	8001912 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 f8c4 	bl	8001a98 <HAL_TIM_IC_CaptureCallback>
 8001910:	e005      	b.n	800191e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f000 f8b6 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f000 f8c7 	bl	8001aac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b08      	cmp	r3, #8
 8001930:	d122      	bne.n	8001978 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b08      	cmp	r3, #8
 800193e:	d11b      	bne.n	8001978 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f06f 0208 	mvn.w	r2, #8
 8001948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2204      	movs	r2, #4
 800194e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	2b00      	cmp	r3, #0
 800195c:	d003      	beq.n	8001966 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f89a 	bl	8001a98 <HAL_TIM_IC_CaptureCallback>
 8001964:	e005      	b.n	8001972 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 f88c 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 f89d 	bl	8001aac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	691b      	ldr	r3, [r3, #16]
 800197e:	f003 0310 	and.w	r3, r3, #16
 8001982:	2b10      	cmp	r3, #16
 8001984:	d122      	bne.n	80019cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	f003 0310 	and.w	r3, r3, #16
 8001990:	2b10      	cmp	r3, #16
 8001992:	d11b      	bne.n	80019cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f06f 0210 	mvn.w	r2, #16
 800199c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2208      	movs	r2, #8
 80019a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d003      	beq.n	80019ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 f870 	bl	8001a98 <HAL_TIM_IC_CaptureCallback>
 80019b8:	e005      	b.n	80019c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 f862 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 f873 	bl	8001aac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d10e      	bne.n	80019f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d107      	bne.n	80019f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f06f 0201 	mvn.w	r2, #1
 80019f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7fe ff3c 	bl	8000870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a02:	2b80      	cmp	r3, #128	; 0x80
 8001a04:	d10e      	bne.n	8001a24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a10:	2b80      	cmp	r3, #128	; 0x80
 8001a12:	d107      	bne.n	8001a24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f000 f902 	bl	8001c28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a2e:	2b40      	cmp	r3, #64	; 0x40
 8001a30:	d10e      	bne.n	8001a50 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a3c:	2b40      	cmp	r3, #64	; 0x40
 8001a3e:	d107      	bne.n	8001a50 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f838 	bl	8001ac0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	f003 0320 	and.w	r3, r3, #32
 8001a5a:	2b20      	cmp	r3, #32
 8001a5c:	d10e      	bne.n	8001a7c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	f003 0320 	and.w	r3, r3, #32
 8001a68:	2b20      	cmp	r3, #32
 8001a6a:	d107      	bne.n	8001a7c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f06f 0220 	mvn.w	r2, #32
 8001a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f8cc 	bl	8001c14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a40      	ldr	r2, [pc, #256]	; (8001be8 <TIM_Base_SetConfig+0x114>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d013      	beq.n	8001b14 <TIM_Base_SetConfig+0x40>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001af2:	d00f      	beq.n	8001b14 <TIM_Base_SetConfig+0x40>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a3d      	ldr	r2, [pc, #244]	; (8001bec <TIM_Base_SetConfig+0x118>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d00b      	beq.n	8001b14 <TIM_Base_SetConfig+0x40>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a3c      	ldr	r2, [pc, #240]	; (8001bf0 <TIM_Base_SetConfig+0x11c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d007      	beq.n	8001b14 <TIM_Base_SetConfig+0x40>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a3b      	ldr	r2, [pc, #236]	; (8001bf4 <TIM_Base_SetConfig+0x120>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d003      	beq.n	8001b14 <TIM_Base_SetConfig+0x40>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a3a      	ldr	r2, [pc, #232]	; (8001bf8 <TIM_Base_SetConfig+0x124>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d108      	bne.n	8001b26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a2f      	ldr	r2, [pc, #188]	; (8001be8 <TIM_Base_SetConfig+0x114>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d02b      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b34:	d027      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a2c      	ldr	r2, [pc, #176]	; (8001bec <TIM_Base_SetConfig+0x118>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d023      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a2b      	ldr	r2, [pc, #172]	; (8001bf0 <TIM_Base_SetConfig+0x11c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d01f      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a2a      	ldr	r2, [pc, #168]	; (8001bf4 <TIM_Base_SetConfig+0x120>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d01b      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a29      	ldr	r2, [pc, #164]	; (8001bf8 <TIM_Base_SetConfig+0x124>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d017      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a28      	ldr	r2, [pc, #160]	; (8001bfc <TIM_Base_SetConfig+0x128>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d013      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a27      	ldr	r2, [pc, #156]	; (8001c00 <TIM_Base_SetConfig+0x12c>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d00f      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a26      	ldr	r2, [pc, #152]	; (8001c04 <TIM_Base_SetConfig+0x130>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d00b      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a25      	ldr	r2, [pc, #148]	; (8001c08 <TIM_Base_SetConfig+0x134>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d007      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a24      	ldr	r2, [pc, #144]	; (8001c0c <TIM_Base_SetConfig+0x138>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d003      	beq.n	8001b86 <TIM_Base_SetConfig+0xb2>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a23      	ldr	r2, [pc, #140]	; (8001c10 <TIM_Base_SetConfig+0x13c>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d108      	bne.n	8001b98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <TIM_Base_SetConfig+0x114>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d003      	beq.n	8001bcc <TIM_Base_SetConfig+0xf8>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a0c      	ldr	r2, [pc, #48]	; (8001bf8 <TIM_Base_SetConfig+0x124>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d103      	bne.n	8001bd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	691a      	ldr	r2, [r3, #16]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	615a      	str	r2, [r3, #20]
}
 8001bda:	bf00      	nop
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40010000 	.word	0x40010000
 8001bec:	40000400 	.word	0x40000400
 8001bf0:	40000800 	.word	0x40000800
 8001bf4:	40000c00 	.word	0x40000c00
 8001bf8:	40010400 	.word	0x40010400
 8001bfc:	40014000 	.word	0x40014000
 8001c00:	40014400 	.word	0x40014400
 8001c04:	40014800 	.word	0x40014800
 8001c08:	40001800 	.word	0x40001800
 8001c0c:	40001c00 	.word	0x40001c00
 8001c10:	40002000 	.word	0x40002000

08001c14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001c4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c4e:	2b84      	cmp	r3, #132	; 0x84
 8001c50:	d005      	beq.n	8001c5e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001c52:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	4413      	add	r3, r2
 8001c5a:	3303      	adds	r3, #3
 8001c5c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c72:	f3ef 8305 	mrs	r3, IPSR
 8001c76:	607b      	str	r3, [r7, #4]
  return(result);
 8001c78:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	bf14      	ite	ne
 8001c7e:	2301      	movne	r3, #1
 8001c80:	2300      	moveq	r3, #0
 8001c82:	b2db      	uxtb	r3, r3
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001c94:	f000 fde2 	bl	800285c <vTaskStartScheduler>
  
  return osOK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8001ca2:	f7ff ffe3 	bl	8001c6c <inHandlerMode>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8001cac:	f000 fef0 	bl	8002a90 <xTaskGetTickCountFromISR>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	e002      	b.n	8001cba <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8001cb4:	f000 fedc 	bl	8002a70 <xTaskGetTickCount>
 8001cb8:	4603      	mov	r3, r0
  }
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001cbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cc0:	b089      	sub	sp, #36	; 0x24
 8001cc2:	af04      	add	r7, sp, #16
 8001cc4:	6078      	str	r0, [r7, #4]
 8001cc6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <osThreadCreate+0x54>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d01c      	beq.n	8001d12 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685c      	ldr	r4, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681d      	ldr	r5, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	691e      	ldr	r6, [r3, #16]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ffa6 	bl	8001c3c <makeFreeRtosPriority>
 8001cf0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001cfa:	9202      	str	r2, [sp, #8]
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	9100      	str	r1, [sp, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	4632      	mov	r2, r6
 8001d04:	4629      	mov	r1, r5
 8001d06:	4620      	mov	r0, r4
 8001d08:	f000 f93e 	bl	8001f88 <xTaskCreateStatic>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	e01c      	b.n	8001d4c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685c      	ldr	r4, [r3, #4]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001d1e:	b29e      	uxth	r6, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff88 	bl	8001c3c <makeFreeRtosPriority>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	9200      	str	r2, [sp, #0]
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	4632      	mov	r2, r6
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	f000 f980 	bl	8002042 <xTaskCreate>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d001      	beq.n	8001d4c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	e000      	b.n	8001d4e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d56 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 faa6 	bl	80022b0 <vTaskDelete>
  return osOK;
 8001d64:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b084      	sub	sp, #16
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <osDelay+0x16>
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	e000      	b.n	8001d86 <osDelay+0x18>
 8001d84:	2301      	movs	r3, #1
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 fba0 	bl	80024cc <vTaskDelay>
  
  return osOK;
 8001d8c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 fbc8 	bl	8002534 <vTaskSuspend>
  
  return osOK;
 8001da4:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8001db8:	f7ff ff58 	bl	8001c6c <inHandlerMode>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d00e      	beq.n	8001de0 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 fcd8 	bl	8002778 <xTaskResumeFromISR>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d10b      	bne.n	8001de6 <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 8001dce:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <osThreadResume+0x40>)
 8001dd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	f3bf 8f4f 	dsb	sy
 8001dda:	f3bf 8f6f 	isb	sy
 8001dde:	e002      	b.n	8001de6 <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 fc6b 	bl	80026bc <vTaskResume>
  }
  return osOK;
 8001de6:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	e000ed04 	.word	0xe000ed04

08001df4 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <osDelayUntil+0x18>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	e000      	b.n	8001e0e <osDelayUntil+0x1a>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	4619      	mov	r1, r3
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f000 fadd 	bl	80023d0 <vTaskDelayUntil>
  
  return osOK;
 8001e16:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f103 0208 	add.w	r2, r3, #8
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f04f 32ff 	mov.w	r2, #4294967295
 8001e38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f103 0208 	add.w	r2, r3, #8
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f103 0208 	add.w	r2, r3, #8
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b085      	sub	sp, #20
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	601a      	str	r2, [r3, #0]
}
 8001eb6:	bf00      	nop
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b085      	sub	sp, #20
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed8:	d103      	bne.n	8001ee2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	e00c      	b.n	8001efc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	3308      	adds	r3, #8
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	e002      	b.n	8001ef0 <vListInsert+0x2e>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d2f6      	bcs.n	8001eea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	1c5a      	adds	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	601a      	str	r2, [r3, #0]
}
 8001f28:	bf00      	nop
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6892      	ldr	r2, [r2, #8]
 8001f4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6852      	ldr	r2, [r2, #4]
 8001f54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d103      	bne.n	8001f68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	1e5a      	subs	r2, r3, #1
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08e      	sub	sp, #56	; 0x38
 8001f8c:	af04      	add	r7, sp, #16
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10a      	bne.n	8001fb2 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fa0:	f383 8811 	msr	BASEPRI, r3
 8001fa4:	f3bf 8f6f 	isb	sy
 8001fa8:	f3bf 8f4f 	dsb	sy
 8001fac:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001fae:	bf00      	nop
 8001fb0:	e7fe      	b.n	8001fb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10a      	bne.n	8001fce <xTaskCreateStatic+0x46>
	__asm volatile
 8001fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fbc:	f383 8811 	msr	BASEPRI, r3
 8001fc0:	f3bf 8f6f 	isb	sy
 8001fc4:	f3bf 8f4f 	dsb	sy
 8001fc8:	61fb      	str	r3, [r7, #28]
}
 8001fca:	bf00      	nop
 8001fcc:	e7fe      	b.n	8001fcc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001fce:	2354      	movs	r3, #84	; 0x54
 8001fd0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b54      	cmp	r3, #84	; 0x54
 8001fd6:	d00a      	beq.n	8001fee <xTaskCreateStatic+0x66>
	__asm volatile
 8001fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fdc:	f383 8811 	msr	BASEPRI, r3
 8001fe0:	f3bf 8f6f 	isb	sy
 8001fe4:	f3bf 8f4f 	dsb	sy
 8001fe8:	61bb      	str	r3, [r7, #24]
}
 8001fea:	bf00      	nop
 8001fec:	e7fe      	b.n	8001fec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001fee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d01e      	beq.n	8002034 <xTaskCreateStatic+0xac>
 8001ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d01b      	beq.n	8002034 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002004:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002008:	2202      	movs	r2, #2
 800200a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800200e:	2300      	movs	r3, #0
 8002010:	9303      	str	r3, [sp, #12]
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	9302      	str	r3, [sp, #8]
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68b9      	ldr	r1, [r7, #8]
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 f850 	bl	80020cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800202c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800202e:	f000 f8d5 	bl	80021dc <prvAddNewTaskToReadyList>
 8002032:	e001      	b.n	8002038 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002038:	697b      	ldr	r3, [r7, #20]
	}
 800203a:	4618      	mov	r0, r3
 800203c:	3728      	adds	r7, #40	; 0x28
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002042:	b580      	push	{r7, lr}
 8002044:	b08c      	sub	sp, #48	; 0x30
 8002046:	af04      	add	r7, sp, #16
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	4613      	mov	r3, r2
 8002050:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002052:	88fb      	ldrh	r3, [r7, #6]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4618      	mov	r0, r3
 8002058:	f001 f9ce 	bl	80033f8 <pvPortMalloc>
 800205c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d00e      	beq.n	8002082 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002064:	2054      	movs	r0, #84	; 0x54
 8002066:	f001 f9c7 	bl	80033f8 <pvPortMalloc>
 800206a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	631a      	str	r2, [r3, #48]	; 0x30
 8002078:	e005      	b.n	8002086 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800207a:	6978      	ldr	r0, [r7, #20]
 800207c:	f001 fa88 	bl	8003590 <vPortFree>
 8002080:	e001      	b.n	8002086 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d017      	beq.n	80020bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002094:	88fa      	ldrh	r2, [r7, #6]
 8002096:	2300      	movs	r3, #0
 8002098:	9303      	str	r3, [sp, #12]
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	9302      	str	r3, [sp, #8]
 800209e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68b9      	ldr	r1, [r7, #8]
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f000 f80e 	bl	80020cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80020b0:	69f8      	ldr	r0, [r7, #28]
 80020b2:	f000 f893 	bl	80021dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80020b6:	2301      	movs	r3, #1
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	e002      	b.n	80020c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80020bc:	f04f 33ff 	mov.w	r3, #4294967295
 80020c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80020c2:	69bb      	ldr	r3, [r7, #24]
	}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3720      	adds	r7, #32
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b088      	sub	sp, #32
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
 80020d8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80020da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80020e4:	3b01      	subs	r3, #1
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	f023 0307 	bic.w	r3, r3, #7
 80020f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00a      	beq.n	8002114 <prvInitialiseNewTask+0x48>
	__asm volatile
 80020fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002102:	f383 8811 	msr	BASEPRI, r3
 8002106:	f3bf 8f6f 	isb	sy
 800210a:	f3bf 8f4f 	dsb	sy
 800210e:	617b      	str	r3, [r7, #20]
}
 8002110:	bf00      	nop
 8002112:	e7fe      	b.n	8002112 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d01f      	beq.n	800215a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
 800211e:	e012      	b.n	8002146 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	4413      	add	r3, r2
 8002126:	7819      	ldrb	r1, [r3, #0]
 8002128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	4413      	add	r3, r2
 800212e:	3334      	adds	r3, #52	; 0x34
 8002130:	460a      	mov	r2, r1
 8002132:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	4413      	add	r3, r2
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	3301      	adds	r3, #1
 8002144:	61fb      	str	r3, [r7, #28]
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	2b0f      	cmp	r3, #15
 800214a:	d9e9      	bls.n	8002120 <prvInitialiseNewTask+0x54>
 800214c:	e000      	b.n	8002150 <prvInitialiseNewTask+0x84>
			{
				break;
 800214e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002158:	e003      	b.n	8002162 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800215a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002164:	2b06      	cmp	r3, #6
 8002166:	d901      	bls.n	800216c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002168:	2306      	movs	r3, #6
 800216a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800216c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800216e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002170:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002174:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002176:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800217a:	2200      	movs	r2, #0
 800217c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800217e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002180:	3304      	adds	r3, #4
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fe6c 	bl	8001e60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800218a:	3318      	adds	r3, #24
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fe67 	bl	8001e60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002196:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219a:	f1c3 0207 	rsb	r2, r3, #7
 800219e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80021a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80021a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021aa:	2200      	movs	r2, #0
 80021ac:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80021ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	68f9      	ldr	r1, [r7, #12]
 80021ba:	69b8      	ldr	r0, [r7, #24]
 80021bc:	f000 feca 	bl	8002f54 <pxPortInitialiseStack>
 80021c0:	4602      	mov	r2, r0
 80021c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80021c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d002      	beq.n	80021d2 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80021cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80021d2:	bf00      	nop
 80021d4:	3720      	adds	r7, #32
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80021e4:	f000 ffe6 	bl	80031b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80021e8:	4b2a      	ldr	r3, [pc, #168]	; (8002294 <prvAddNewTaskToReadyList+0xb8>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	3301      	adds	r3, #1
 80021ee:	4a29      	ldr	r2, [pc, #164]	; (8002294 <prvAddNewTaskToReadyList+0xb8>)
 80021f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80021f2:	4b29      	ldr	r3, [pc, #164]	; (8002298 <prvAddNewTaskToReadyList+0xbc>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d109      	bne.n	800220e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80021fa:	4a27      	ldr	r2, [pc, #156]	; (8002298 <prvAddNewTaskToReadyList+0xbc>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002200:	4b24      	ldr	r3, [pc, #144]	; (8002294 <prvAddNewTaskToReadyList+0xb8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d110      	bne.n	800222a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002208:	f000 fd80 	bl	8002d0c <prvInitialiseTaskLists>
 800220c:	e00d      	b.n	800222a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800220e:	4b23      	ldr	r3, [pc, #140]	; (800229c <prvAddNewTaskToReadyList+0xc0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d109      	bne.n	800222a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002216:	4b20      	ldr	r3, [pc, #128]	; (8002298 <prvAddNewTaskToReadyList+0xbc>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002220:	429a      	cmp	r2, r3
 8002222:	d802      	bhi.n	800222a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002224:	4a1c      	ldr	r2, [pc, #112]	; (8002298 <prvAddNewTaskToReadyList+0xbc>)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800222a:	4b1d      	ldr	r3, [pc, #116]	; (80022a0 <prvAddNewTaskToReadyList+0xc4>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	3301      	adds	r3, #1
 8002230:	4a1b      	ldr	r2, [pc, #108]	; (80022a0 <prvAddNewTaskToReadyList+0xc4>)
 8002232:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002238:	2201      	movs	r2, #1
 800223a:	409a      	lsls	r2, r3
 800223c:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <prvAddNewTaskToReadyList+0xc8>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4313      	orrs	r3, r2
 8002242:	4a18      	ldr	r2, [pc, #96]	; (80022a4 <prvAddNewTaskToReadyList+0xc8>)
 8002244:	6013      	str	r3, [r2, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800224a:	4613      	mov	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4413      	add	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4a15      	ldr	r2, [pc, #84]	; (80022a8 <prvAddNewTaskToReadyList+0xcc>)
 8002254:	441a      	add	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3304      	adds	r3, #4
 800225a:	4619      	mov	r1, r3
 800225c:	4610      	mov	r0, r2
 800225e:	f7ff fe0c 	bl	8001e7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002262:	f000 ffd7 	bl	8003214 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002266:	4b0d      	ldr	r3, [pc, #52]	; (800229c <prvAddNewTaskToReadyList+0xc0>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00e      	beq.n	800228c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <prvAddNewTaskToReadyList+0xbc>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002278:	429a      	cmp	r2, r3
 800227a:	d207      	bcs.n	800228c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800227c:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <prvAddNewTaskToReadyList+0xd0>)
 800227e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	f3bf 8f4f 	dsb	sy
 8002288:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	200003ec 	.word	0x200003ec
 8002298:	200002ec 	.word	0x200002ec
 800229c:	200003f8 	.word	0x200003f8
 80022a0:	20000408 	.word	0x20000408
 80022a4:	200003f4 	.word	0x200003f4
 80022a8:	200002f0 	.word	0x200002f0
 80022ac:	e000ed04 	.word	0xe000ed04

080022b0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80022b8:	f000 ff7c 	bl	80031b4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d102      	bne.n	80022c8 <vTaskDelete+0x18>
 80022c2:	4b39      	ldr	r3, [pc, #228]	; (80023a8 <vTaskDelete+0xf8>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	e000      	b.n	80022ca <vTaskDelete+0x1a>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	3304      	adds	r3, #4
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff fe2f 	bl	8001f34 <uxListRemove>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d115      	bne.n	8002308 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022e0:	4932      	ldr	r1, [pc, #200]	; (80023ac <vTaskDelete+0xfc>)
 80022e2:	4613      	mov	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	440b      	add	r3, r1
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10a      	bne.n	8002308 <vTaskDelete+0x58>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f6:	2201      	movs	r2, #1
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43da      	mvns	r2, r3
 80022fe:	4b2c      	ldr	r3, [pc, #176]	; (80023b0 <vTaskDelete+0x100>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4013      	ands	r3, r2
 8002304:	4a2a      	ldr	r2, [pc, #168]	; (80023b0 <vTaskDelete+0x100>)
 8002306:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	2b00      	cmp	r3, #0
 800230e:	d004      	beq.n	800231a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	3318      	adds	r3, #24
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff fe0d 	bl	8001f34 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800231a:	4b26      	ldr	r3, [pc, #152]	; (80023b4 <vTaskDelete+0x104>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	4a24      	ldr	r2, [pc, #144]	; (80023b4 <vTaskDelete+0x104>)
 8002322:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002324:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <vTaskDelete+0xf8>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	429a      	cmp	r2, r3
 800232c:	d10b      	bne.n	8002346 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	3304      	adds	r3, #4
 8002332:	4619      	mov	r1, r3
 8002334:	4820      	ldr	r0, [pc, #128]	; (80023b8 <vTaskDelete+0x108>)
 8002336:	f7ff fda0 	bl	8001e7a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800233a:	4b20      	ldr	r3, [pc, #128]	; (80023bc <vTaskDelete+0x10c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a1e      	ldr	r2, [pc, #120]	; (80023bc <vTaskDelete+0x10c>)
 8002342:	6013      	str	r3, [r2, #0]
 8002344:	e009      	b.n	800235a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002346:	4b1e      	ldr	r3, [pc, #120]	; (80023c0 <vTaskDelete+0x110>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	3b01      	subs	r3, #1
 800234c:	4a1c      	ldr	r2, [pc, #112]	; (80023c0 <vTaskDelete+0x110>)
 800234e:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 fd49 	bl	8002de8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002356:	f000 fd77 	bl	8002e48 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800235a:	f000 ff5b 	bl	8003214 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800235e:	4b19      	ldr	r3, [pc, #100]	; (80023c4 <vTaskDelete+0x114>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d01b      	beq.n	800239e <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <vTaskDelete+0xf8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	429a      	cmp	r2, r3
 800236e:	d116      	bne.n	800239e <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002370:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <vTaskDelete+0x118>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <vTaskDelete+0xde>
	__asm volatile
 8002378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800237c:	f383 8811 	msr	BASEPRI, r3
 8002380:	f3bf 8f6f 	isb	sy
 8002384:	f3bf 8f4f 	dsb	sy
 8002388:	60bb      	str	r3, [r7, #8]
}
 800238a:	bf00      	nop
 800238c:	e7fe      	b.n	800238c <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800238e:	4b0f      	ldr	r3, [pc, #60]	; (80023cc <vTaskDelete+0x11c>)
 8002390:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200002ec 	.word	0x200002ec
 80023ac:	200002f0 	.word	0x200002f0
 80023b0:	200003f4 	.word	0x200003f4
 80023b4:	20000408 	.word	0x20000408
 80023b8:	200003c0 	.word	0x200003c0
 80023bc:	200003d4 	.word	0x200003d4
 80023c0:	200003ec 	.word	0x200003ec
 80023c4:	200003f8 	.word	0x200003f8
 80023c8:	20000414 	.word	0x20000414
 80023cc:	e000ed04 	.word	0xe000ed04

080023d0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08a      	sub	sp, #40	; 0x28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80023da:	2300      	movs	r3, #0
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10a      	bne.n	80023fa <vTaskDelayUntil+0x2a>
	__asm volatile
 80023e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023e8:	f383 8811 	msr	BASEPRI, r3
 80023ec:	f3bf 8f6f 	isb	sy
 80023f0:	f3bf 8f4f 	dsb	sy
 80023f4:	617b      	str	r3, [r7, #20]
}
 80023f6:	bf00      	nop
 80023f8:	e7fe      	b.n	80023f8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d10a      	bne.n	8002416 <vTaskDelayUntil+0x46>
	__asm volatile
 8002400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002404:	f383 8811 	msr	BASEPRI, r3
 8002408:	f3bf 8f6f 	isb	sy
 800240c:	f3bf 8f4f 	dsb	sy
 8002410:	613b      	str	r3, [r7, #16]
}
 8002412:	bf00      	nop
 8002414:	e7fe      	b.n	8002414 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8002416:	4b2a      	ldr	r3, [pc, #168]	; (80024c0 <vTaskDelayUntil+0xf0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <vTaskDelayUntil+0x64>
	__asm volatile
 800241e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002422:	f383 8811 	msr	BASEPRI, r3
 8002426:	f3bf 8f6f 	isb	sy
 800242a:	f3bf 8f4f 	dsb	sy
 800242e:	60fb      	str	r3, [r7, #12]
}
 8002430:	bf00      	nop
 8002432:	e7fe      	b.n	8002432 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8002434:	f000 fa72 	bl	800291c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002438:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <vTaskDelayUntil+0xf4>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	4413      	add	r3, r2
 8002446:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6a3a      	ldr	r2, [r7, #32]
 800244e:	429a      	cmp	r2, r3
 8002450:	d20b      	bcs.n	800246a <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	69fa      	ldr	r2, [r7, #28]
 8002458:	429a      	cmp	r2, r3
 800245a:	d211      	bcs.n	8002480 <vTaskDelayUntil+0xb0>
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	429a      	cmp	r2, r3
 8002462:	d90d      	bls.n	8002480 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8002464:	2301      	movs	r3, #1
 8002466:	627b      	str	r3, [r7, #36]	; 0x24
 8002468:	e00a      	b.n	8002480 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	429a      	cmp	r2, r3
 8002472:	d303      	bcc.n	800247c <vTaskDelayUntil+0xac>
 8002474:	69fa      	ldr	r2, [r7, #28]
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	429a      	cmp	r2, r3
 800247a:	d901      	bls.n	8002480 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800247c:	2301      	movs	r3, #1
 800247e:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69fa      	ldr	r2, [r7, #28]
 8002484:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8002486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002488:	2b00      	cmp	r3, #0
 800248a:	d006      	beq.n	800249a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800248c:	69fa      	ldr	r2, [r7, #28]
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2100      	movs	r1, #0
 8002494:	4618      	mov	r0, r3
 8002496:	f000 fcf7 	bl	8002e88 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800249a:	f000 fa4d 	bl	8002938 <xTaskResumeAll>
 800249e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d107      	bne.n	80024b6 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 80024a6:	4b08      	ldr	r3, [pc, #32]	; (80024c8 <vTaskDelayUntil+0xf8>)
 80024a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	f3bf 8f4f 	dsb	sy
 80024b2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	; 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000414 	.word	0x20000414
 80024c4:	200003f0 	.word	0x200003f0
 80024c8:	e000ed04 	.word	0xe000ed04

080024cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80024d4:	2300      	movs	r3, #0
 80024d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d017      	beq.n	800250e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80024de:	4b13      	ldr	r3, [pc, #76]	; (800252c <vTaskDelay+0x60>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d00a      	beq.n	80024fc <vTaskDelay+0x30>
	__asm volatile
 80024e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ea:	f383 8811 	msr	BASEPRI, r3
 80024ee:	f3bf 8f6f 	isb	sy
 80024f2:	f3bf 8f4f 	dsb	sy
 80024f6:	60bb      	str	r3, [r7, #8]
}
 80024f8:	bf00      	nop
 80024fa:	e7fe      	b.n	80024fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80024fc:	f000 fa0e 	bl	800291c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002500:	2100      	movs	r1, #0
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 fcc0 	bl	8002e88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002508:	f000 fa16 	bl	8002938 <xTaskResumeAll>
 800250c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d107      	bne.n	8002524 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002514:	4b06      	ldr	r3, [pc, #24]	; (8002530 <vTaskDelay+0x64>)
 8002516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	f3bf 8f4f 	dsb	sy
 8002520:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002524:	bf00      	nop
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000414 	.word	0x20000414
 8002530:	e000ed04 	.word	0xe000ed04

08002534 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800253c:	f000 fe3a 	bl	80031b4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d102      	bne.n	800254c <vTaskSuspend+0x18>
 8002546:	4b3c      	ldr	r3, [pc, #240]	; (8002638 <vTaskSuspend+0x104>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	e000      	b.n	800254e <vTaskSuspend+0x1a>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	3304      	adds	r3, #4
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fced 	bl	8001f34 <uxListRemove>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d115      	bne.n	800258c <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002564:	4935      	ldr	r1, [pc, #212]	; (800263c <vTaskSuspend+0x108>)
 8002566:	4613      	mov	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10a      	bne.n	800258c <vTaskSuspend+0x58>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257a:	2201      	movs	r2, #1
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43da      	mvns	r2, r3
 8002582:	4b2f      	ldr	r3, [pc, #188]	; (8002640 <vTaskSuspend+0x10c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4013      	ands	r3, r2
 8002588:	4a2d      	ldr	r2, [pc, #180]	; (8002640 <vTaskSuspend+0x10c>)
 800258a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002590:	2b00      	cmp	r3, #0
 8002592:	d004      	beq.n	800259e <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	3318      	adds	r3, #24
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fccb 	bl	8001f34 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	3304      	adds	r3, #4
 80025a2:	4619      	mov	r1, r3
 80025a4:	4827      	ldr	r0, [pc, #156]	; (8002644 <vTaskSuspend+0x110>)
 80025a6:	f7ff fc68 	bl	8001e7a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d103      	bne.n	80025be <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80025be:	f000 fe29 	bl	8003214 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80025c2:	4b21      	ldr	r3, [pc, #132]	; (8002648 <vTaskSuspend+0x114>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80025ca:	f000 fdf3 	bl	80031b4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80025ce:	f000 fc3b 	bl	8002e48 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80025d2:	f000 fe1f 	bl	8003214 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80025d6:	4b18      	ldr	r3, [pc, #96]	; (8002638 <vTaskSuspend+0x104>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d127      	bne.n	8002630 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 80025e0:	4b19      	ldr	r3, [pc, #100]	; (8002648 <vTaskSuspend+0x114>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d017      	beq.n	8002618 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80025e8:	4b18      	ldr	r3, [pc, #96]	; (800264c <vTaskSuspend+0x118>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <vTaskSuspend+0xd2>
	__asm volatile
 80025f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f4:	f383 8811 	msr	BASEPRI, r3
 80025f8:	f3bf 8f6f 	isb	sy
 80025fc:	f3bf 8f4f 	dsb	sy
 8002600:	60bb      	str	r3, [r7, #8]
}
 8002602:	bf00      	nop
 8002604:	e7fe      	b.n	8002604 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <vTaskSuspend+0x11c>)
 8002608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	f3bf 8f4f 	dsb	sy
 8002612:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002616:	e00b      	b.n	8002630 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <vTaskSuspend+0x110>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <vTaskSuspend+0x120>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d103      	bne.n	800262c <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <vTaskSuspend+0x104>)
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
	}
 800262a:	e001      	b.n	8002630 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 800262c:	f000 fafa 	bl	8002c24 <vTaskSwitchContext>
	}
 8002630:	bf00      	nop
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	200002ec 	.word	0x200002ec
 800263c:	200002f0 	.word	0x200002f0
 8002640:	200003f4 	.word	0x200003f4
 8002644:	200003d8 	.word	0x200003d8
 8002648:	200003f8 	.word	0x200003f8
 800264c:	20000414 	.word	0x20000414
 8002650:	e000ed04 	.word	0xe000ed04
 8002654:	200003ec 	.word	0x200003ec

08002658 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	60fb      	str	r3, [r7, #12]
}
 8002680:	bf00      	nop
 8002682:	e7fe      	b.n	8002682 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <prvTaskIsTaskSuspended+0x5c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d10a      	bne.n	80026a4 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002692:	4a09      	ldr	r2, [pc, #36]	; (80026b8 <prvTaskIsTaskSuspended+0x60>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d005      	beq.n	80026a4 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 80026a0:	2301      	movs	r3, #1
 80026a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80026a4:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80026a6:	4618      	mov	r0, r3
 80026a8:	371c      	adds	r7, #28
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	200003d8 	.word	0x200003d8
 80026b8:	200003ac 	.word	0x200003ac

080026bc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10a      	bne.n	80026e4 <vTaskResume+0x28>
	__asm volatile
 80026ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d2:	f383 8811 	msr	BASEPRI, r3
 80026d6:	f3bf 8f6f 	isb	sy
 80026da:	f3bf 8f4f 	dsb	sy
 80026de:	60bb      	str	r3, [r7, #8]
}
 80026e0:	bf00      	nop
 80026e2:	e7fe      	b.n	80026e2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80026e4:	4b20      	ldr	r3, [pc, #128]	; (8002768 <vTaskResume+0xac>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d037      	beq.n	800275e <vTaskResume+0xa2>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d034      	beq.n	800275e <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 80026f4:	f000 fd5e 	bl	80031b4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f7ff ffad 	bl	8002658 <prvTaskIsTaskSuspended>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d02a      	beq.n	800275a <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	3304      	adds	r3, #4
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fc13 	bl	8001f34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002712:	2201      	movs	r2, #1
 8002714:	409a      	lsls	r2, r3
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <vTaskResume+0xb0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4313      	orrs	r3, r2
 800271c:	4a13      	ldr	r2, [pc, #76]	; (800276c <vTaskResume+0xb0>)
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4a10      	ldr	r2, [pc, #64]	; (8002770 <vTaskResume+0xb4>)
 800272e:	441a      	add	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	3304      	adds	r3, #4
 8002734:	4619      	mov	r1, r3
 8002736:	4610      	mov	r0, r2
 8002738:	f7ff fb9f 	bl	8001e7a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002740:	4b09      	ldr	r3, [pc, #36]	; (8002768 <vTaskResume+0xac>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002746:	429a      	cmp	r2, r3
 8002748:	d307      	bcc.n	800275a <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800274a:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <vTaskResume+0xb8>)
 800274c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	f3bf 8f4f 	dsb	sy
 8002756:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800275a:	f000 fd5b 	bl	8003214 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800275e:	bf00      	nop
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	200002ec 	.word	0x200002ec
 800276c:	200003f4 	.word	0x200003f4
 8002770:	200002f0 	.word	0x200002f0
 8002774:	e000ed04 	.word	0xe000ed04

08002778 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	; 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8002780:	2300      	movs	r3, #0
 8002782:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10a      	bne.n	80027a4 <xTaskResumeFromISR+0x2c>
	__asm volatile
 800278e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002792:	f383 8811 	msr	BASEPRI, r3
 8002796:	f3bf 8f6f 	isb	sy
 800279a:	f3bf 8f4f 	dsb	sy
 800279e:	61bb      	str	r3, [r7, #24]
}
 80027a0:	bf00      	nop
 80027a2:	e7fe      	b.n	80027a2 <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027a4:	f000 fde8 	bl	8003378 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80027a8:	f3ef 8211 	mrs	r2, BASEPRI
 80027ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b0:	f383 8811 	msr	BASEPRI, r3
 80027b4:	f3bf 8f6f 	isb	sy
 80027b8:	f3bf 8f4f 	dsb	sy
 80027bc:	617a      	str	r2, [r7, #20]
 80027be:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80027c0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80027c2:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80027c4:	6a38      	ldr	r0, [r7, #32]
 80027c6:	f7ff ff47 	bl	8002658 <prvTaskIsTaskSuspended>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d02f      	beq.n	8002830 <xTaskResumeFromISR+0xb8>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027d0:	4b1d      	ldr	r3, [pc, #116]	; (8002848 <xTaskResumeFromISR+0xd0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d125      	bne.n	8002824 <xTaskResumeFromISR+0xac>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027d8:	6a3b      	ldr	r3, [r7, #32]
 80027da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027dc:	4b1b      	ldr	r3, [pc, #108]	; (800284c <xTaskResumeFromISR+0xd4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d301      	bcc.n	80027ea <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 80027e6:	2301      	movs	r3, #1
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	3304      	adds	r3, #4
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fba0 	bl	8001f34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f8:	2201      	movs	r2, #1
 80027fa:	409a      	lsls	r2, r3
 80027fc:	4b14      	ldr	r3, [pc, #80]	; (8002850 <xTaskResumeFromISR+0xd8>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4313      	orrs	r3, r2
 8002802:	4a13      	ldr	r2, [pc, #76]	; (8002850 <xTaskResumeFromISR+0xd8>)
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280a:	4613      	mov	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4a10      	ldr	r2, [pc, #64]	; (8002854 <xTaskResumeFromISR+0xdc>)
 8002814:	441a      	add	r2, r3
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	3304      	adds	r3, #4
 800281a:	4619      	mov	r1, r3
 800281c:	4610      	mov	r0, r2
 800281e:	f7ff fb2c 	bl	8001e7a <vListInsertEnd>
 8002822:	e005      	b.n	8002830 <xTaskResumeFromISR+0xb8>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002824:	6a3b      	ldr	r3, [r7, #32]
 8002826:	3318      	adds	r3, #24
 8002828:	4619      	mov	r1, r3
 800282a:	480b      	ldr	r0, [pc, #44]	; (8002858 <xTaskResumeFromISR+0xe0>)
 800282c:	f7ff fb25 	bl	8001e7a <vListInsertEnd>
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800283a:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800283c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800283e:	4618      	mov	r0, r3
 8002840:	3728      	adds	r7, #40	; 0x28
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000414 	.word	0x20000414
 800284c:	200002ec 	.word	0x200002ec
 8002850:	200003f4 	.word	0x200003f4
 8002854:	200002f0 	.word	0x200002f0
 8002858:	200003ac 	.word	0x200003ac

0800285c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	; 0x28
 8002860:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002866:	2300      	movs	r3, #0
 8002868:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800286a:	463a      	mov	r2, r7
 800286c:	1d39      	adds	r1, r7, #4
 800286e:	f107 0308 	add.w	r3, r7, #8
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fe78 	bl	8000568 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002878:	6839      	ldr	r1, [r7, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	9202      	str	r2, [sp, #8]
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	2300      	movs	r3, #0
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	2300      	movs	r3, #0
 8002888:	460a      	mov	r2, r1
 800288a:	491e      	ldr	r1, [pc, #120]	; (8002904 <vTaskStartScheduler+0xa8>)
 800288c:	481e      	ldr	r0, [pc, #120]	; (8002908 <vTaskStartScheduler+0xac>)
 800288e:	f7ff fb7b 	bl	8001f88 <xTaskCreateStatic>
 8002892:	4603      	mov	r3, r0
 8002894:	4a1d      	ldr	r2, [pc, #116]	; (800290c <vTaskStartScheduler+0xb0>)
 8002896:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002898:	4b1c      	ldr	r3, [pc, #112]	; (800290c <vTaskStartScheduler+0xb0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d002      	beq.n	80028a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80028a0:	2301      	movs	r3, #1
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	e001      	b.n	80028aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d116      	bne.n	80028de <vTaskStartScheduler+0x82>
	__asm volatile
 80028b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b4:	f383 8811 	msr	BASEPRI, r3
 80028b8:	f3bf 8f6f 	isb	sy
 80028bc:	f3bf 8f4f 	dsb	sy
 80028c0:	613b      	str	r3, [r7, #16]
}
 80028c2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80028c4:	4b12      	ldr	r3, [pc, #72]	; (8002910 <vTaskStartScheduler+0xb4>)
 80028c6:	f04f 32ff 	mov.w	r2, #4294967295
 80028ca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <vTaskStartScheduler+0xb8>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80028d2:	4b11      	ldr	r3, [pc, #68]	; (8002918 <vTaskStartScheduler+0xbc>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80028d8:	f000 fbca 	bl	8003070 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80028dc:	e00e      	b.n	80028fc <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d10a      	bne.n	80028fc <vTaskStartScheduler+0xa0>
	__asm volatile
 80028e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ea:	f383 8811 	msr	BASEPRI, r3
 80028ee:	f3bf 8f6f 	isb	sy
 80028f2:	f3bf 8f4f 	dsb	sy
 80028f6:	60fb      	str	r3, [r7, #12]
}
 80028f8:	bf00      	nop
 80028fa:	e7fe      	b.n	80028fa <vTaskStartScheduler+0x9e>
}
 80028fc:	bf00      	nop
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	0800489c 	.word	0x0800489c
 8002908:	08002cdd 	.word	0x08002cdd
 800290c:	20000410 	.word	0x20000410
 8002910:	2000040c 	.word	0x2000040c
 8002914:	200003f8 	.word	0x200003f8
 8002918:	200003f0 	.word	0x200003f0

0800291c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002920:	4b04      	ldr	r3, [pc, #16]	; (8002934 <vTaskSuspendAll+0x18>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	4a03      	ldr	r2, [pc, #12]	; (8002934 <vTaskSuspendAll+0x18>)
 8002928:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800292a:	bf00      	nop
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	20000414 	.word	0x20000414

08002938 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002942:	2300      	movs	r3, #0
 8002944:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002946:	4b41      	ldr	r3, [pc, #260]	; (8002a4c <xTaskResumeAll+0x114>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10a      	bne.n	8002964 <xTaskResumeAll+0x2c>
	__asm volatile
 800294e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002952:	f383 8811 	msr	BASEPRI, r3
 8002956:	f3bf 8f6f 	isb	sy
 800295a:	f3bf 8f4f 	dsb	sy
 800295e:	603b      	str	r3, [r7, #0]
}
 8002960:	bf00      	nop
 8002962:	e7fe      	b.n	8002962 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002964:	f000 fc26 	bl	80031b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002968:	4b38      	ldr	r3, [pc, #224]	; (8002a4c <xTaskResumeAll+0x114>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	3b01      	subs	r3, #1
 800296e:	4a37      	ldr	r2, [pc, #220]	; (8002a4c <xTaskResumeAll+0x114>)
 8002970:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002972:	4b36      	ldr	r3, [pc, #216]	; (8002a4c <xTaskResumeAll+0x114>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d161      	bne.n	8002a3e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800297a:	4b35      	ldr	r3, [pc, #212]	; (8002a50 <xTaskResumeAll+0x118>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d05d      	beq.n	8002a3e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002982:	e02e      	b.n	80029e2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002984:	4b33      	ldr	r3, [pc, #204]	; (8002a54 <xTaskResumeAll+0x11c>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	3318      	adds	r3, #24
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff facf 	bl	8001f34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	3304      	adds	r3, #4
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff faca 	bl	8001f34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	2201      	movs	r2, #1
 80029a6:	409a      	lsls	r2, r3
 80029a8:	4b2b      	ldr	r3, [pc, #172]	; (8002a58 <xTaskResumeAll+0x120>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	4a2a      	ldr	r2, [pc, #168]	; (8002a58 <xTaskResumeAll+0x120>)
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4a27      	ldr	r2, [pc, #156]	; (8002a5c <xTaskResumeAll+0x124>)
 80029c0:	441a      	add	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	3304      	adds	r3, #4
 80029c6:	4619      	mov	r1, r3
 80029c8:	4610      	mov	r0, r2
 80029ca:	f7ff fa56 	bl	8001e7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d2:	4b23      	ldr	r3, [pc, #140]	; (8002a60 <xTaskResumeAll+0x128>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	429a      	cmp	r2, r3
 80029da:	d302      	bcc.n	80029e2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80029dc:	4b21      	ldr	r3, [pc, #132]	; (8002a64 <xTaskResumeAll+0x12c>)
 80029de:	2201      	movs	r2, #1
 80029e0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029e2:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <xTaskResumeAll+0x11c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1cc      	bne.n	8002984 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80029f0:	f000 fa2a 	bl	8002e48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80029f4:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <xTaskResumeAll+0x130>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d010      	beq.n	8002a22 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a00:	f000 f858 	bl	8002ab4 <xTaskIncrementTick>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002a0a:	4b16      	ldr	r3, [pc, #88]	; (8002a64 <xTaskResumeAll+0x12c>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f1      	bne.n	8002a00 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <xTaskResumeAll+0x130>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a22:	4b10      	ldr	r3, [pc, #64]	; (8002a64 <xTaskResumeAll+0x12c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a2e:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <xTaskResumeAll+0x134>)
 8002a30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	f3bf 8f4f 	dsb	sy
 8002a3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a3e:	f000 fbe9 	bl	8003214 <vPortExitCritical>

	return xAlreadyYielded;
 8002a42:	68bb      	ldr	r3, [r7, #8]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20000414 	.word	0x20000414
 8002a50:	200003ec 	.word	0x200003ec
 8002a54:	200003ac 	.word	0x200003ac
 8002a58:	200003f4 	.word	0x200003f4
 8002a5c:	200002f0 	.word	0x200002f0
 8002a60:	200002ec 	.word	0x200002ec
 8002a64:	20000400 	.word	0x20000400
 8002a68:	200003fc 	.word	0x200003fc
 8002a6c:	e000ed04 	.word	0xe000ed04

08002a70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <xTaskGetTickCount+0x1c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002a7c:	687b      	ldr	r3, [r7, #4]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	200003f0 	.word	0x200003f0

08002a90 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a96:	f000 fc6f 	bl	8003378 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8002a9e:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <xTaskGetTickCountFromISR+0x20>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002aa4:	683b      	ldr	r3, [r7, #0]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	200003f0 	.word	0x200003f0

08002ab4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002abe:	4b4e      	ldr	r3, [pc, #312]	; (8002bf8 <xTaskIncrementTick+0x144>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f040 808e 	bne.w	8002be4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ac8:	4b4c      	ldr	r3, [pc, #304]	; (8002bfc <xTaskIncrementTick+0x148>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	3301      	adds	r3, #1
 8002ace:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002ad0:	4a4a      	ldr	r2, [pc, #296]	; (8002bfc <xTaskIncrementTick+0x148>)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d120      	bne.n	8002b1e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002adc:	4b48      	ldr	r3, [pc, #288]	; (8002c00 <xTaskIncrementTick+0x14c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00a      	beq.n	8002afc <xTaskIncrementTick+0x48>
	__asm volatile
 8002ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aea:	f383 8811 	msr	BASEPRI, r3
 8002aee:	f3bf 8f6f 	isb	sy
 8002af2:	f3bf 8f4f 	dsb	sy
 8002af6:	603b      	str	r3, [r7, #0]
}
 8002af8:	bf00      	nop
 8002afa:	e7fe      	b.n	8002afa <xTaskIncrementTick+0x46>
 8002afc:	4b40      	ldr	r3, [pc, #256]	; (8002c00 <xTaskIncrementTick+0x14c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	60fb      	str	r3, [r7, #12]
 8002b02:	4b40      	ldr	r3, [pc, #256]	; (8002c04 <xTaskIncrementTick+0x150>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a3e      	ldr	r2, [pc, #248]	; (8002c00 <xTaskIncrementTick+0x14c>)
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	4a3e      	ldr	r2, [pc, #248]	; (8002c04 <xTaskIncrementTick+0x150>)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	4b3d      	ldr	r3, [pc, #244]	; (8002c08 <xTaskIncrementTick+0x154>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3301      	adds	r3, #1
 8002b16:	4a3c      	ldr	r2, [pc, #240]	; (8002c08 <xTaskIncrementTick+0x154>)
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	f000 f995 	bl	8002e48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b1e:	4b3b      	ldr	r3, [pc, #236]	; (8002c0c <xTaskIncrementTick+0x158>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d348      	bcc.n	8002bba <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b28:	4b35      	ldr	r3, [pc, #212]	; (8002c00 <xTaskIncrementTick+0x14c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d104      	bne.n	8002b3c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b32:	4b36      	ldr	r3, [pc, #216]	; (8002c0c <xTaskIncrementTick+0x158>)
 8002b34:	f04f 32ff 	mov.w	r2, #4294967295
 8002b38:	601a      	str	r2, [r3, #0]
					break;
 8002b3a:	e03e      	b.n	8002bba <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b3c:	4b30      	ldr	r3, [pc, #192]	; (8002c00 <xTaskIncrementTick+0x14c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d203      	bcs.n	8002b5c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b54:	4a2d      	ldr	r2, [pc, #180]	; (8002c0c <xTaskIncrementTick+0x158>)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b5a:	e02e      	b.n	8002bba <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	3304      	adds	r3, #4
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff f9e7 	bl	8001f34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d004      	beq.n	8002b78 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	3318      	adds	r3, #24
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f9de 	bl	8001f34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	4b23      	ldr	r3, [pc, #140]	; (8002c10 <xTaskIncrementTick+0x15c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	4a22      	ldr	r2, [pc, #136]	; (8002c10 <xTaskIncrementTick+0x15c>)
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4a1f      	ldr	r2, [pc, #124]	; (8002c14 <xTaskIncrementTick+0x160>)
 8002b98:	441a      	add	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	f7ff f96a 	bl	8001e7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002baa:	4b1b      	ldr	r3, [pc, #108]	; (8002c18 <xTaskIncrementTick+0x164>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d3b9      	bcc.n	8002b28 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bb8:	e7b6      	b.n	8002b28 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002bba:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <xTaskIncrementTick+0x164>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc0:	4914      	ldr	r1, [pc, #80]	; (8002c14 <xTaskIncrementTick+0x160>)
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d901      	bls.n	8002bd6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002bd6:	4b11      	ldr	r3, [pc, #68]	; (8002c1c <xTaskIncrementTick+0x168>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d007      	beq.n	8002bee <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002bde:	2301      	movs	r3, #1
 8002be0:	617b      	str	r3, [r7, #20]
 8002be2:	e004      	b.n	8002bee <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002be4:	4b0e      	ldr	r3, [pc, #56]	; (8002c20 <xTaskIncrementTick+0x16c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	3301      	adds	r3, #1
 8002bea:	4a0d      	ldr	r2, [pc, #52]	; (8002c20 <xTaskIncrementTick+0x16c>)
 8002bec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002bee:	697b      	ldr	r3, [r7, #20]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	20000414 	.word	0x20000414
 8002bfc:	200003f0 	.word	0x200003f0
 8002c00:	200003a4 	.word	0x200003a4
 8002c04:	200003a8 	.word	0x200003a8
 8002c08:	20000404 	.word	0x20000404
 8002c0c:	2000040c 	.word	0x2000040c
 8002c10:	200003f4 	.word	0x200003f4
 8002c14:	200002f0 	.word	0x200002f0
 8002c18:	200002ec 	.word	0x200002ec
 8002c1c:	20000400 	.word	0x20000400
 8002c20:	200003fc 	.word	0x200003fc

08002c24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c2a:	4b27      	ldr	r3, [pc, #156]	; (8002cc8 <vTaskSwitchContext+0xa4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c32:	4b26      	ldr	r3, [pc, #152]	; (8002ccc <vTaskSwitchContext+0xa8>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c38:	e03f      	b.n	8002cba <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002c3a:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <vTaskSwitchContext+0xa8>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c40:	4b23      	ldr	r3, [pc, #140]	; (8002cd0 <vTaskSwitchContext+0xac>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	fab3 f383 	clz	r3, r3
 8002c4c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002c4e:	7afb      	ldrb	r3, [r7, #11]
 8002c50:	f1c3 031f 	rsb	r3, r3, #31
 8002c54:	617b      	str	r3, [r7, #20]
 8002c56:	491f      	ldr	r1, [pc, #124]	; (8002cd4 <vTaskSwitchContext+0xb0>)
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10a      	bne.n	8002c80 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6e:	f383 8811 	msr	BASEPRI, r3
 8002c72:	f3bf 8f6f 	isb	sy
 8002c76:	f3bf 8f4f 	dsb	sy
 8002c7a:	607b      	str	r3, [r7, #4]
}
 8002c7c:	bf00      	nop
 8002c7e:	e7fe      	b.n	8002c7e <vTaskSwitchContext+0x5a>
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4a12      	ldr	r2, [pc, #72]	; (8002cd4 <vTaskSwitchContext+0xb0>)
 8002c8c:	4413      	add	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	605a      	str	r2, [r3, #4]
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d104      	bne.n	8002cb0 <vTaskSwitchContext+0x8c>
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <vTaskSwitchContext+0xb4>)
 8002cb8:	6013      	str	r3, [r2, #0]
}
 8002cba:	bf00      	nop
 8002cbc:	371c      	adds	r7, #28
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	20000414 	.word	0x20000414
 8002ccc:	20000400 	.word	0x20000400
 8002cd0:	200003f4 	.word	0x200003f4
 8002cd4:	200002f0 	.word	0x200002f0
 8002cd8:	200002ec 	.word	0x200002ec

08002cdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002ce4:	f000 f852 	bl	8002d8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ce8:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <prvIdleTask+0x28>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d9f9      	bls.n	8002ce4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002cf0:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <prvIdleTask+0x2c>)
 8002cf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	f3bf 8f4f 	dsb	sy
 8002cfc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002d00:	e7f0      	b.n	8002ce4 <prvIdleTask+0x8>
 8002d02:	bf00      	nop
 8002d04:	200002f0 	.word	0x200002f0
 8002d08:	e000ed04 	.word	0xe000ed04

08002d0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d12:	2300      	movs	r3, #0
 8002d14:	607b      	str	r3, [r7, #4]
 8002d16:	e00c      	b.n	8002d32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	4413      	add	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4a12      	ldr	r2, [pc, #72]	; (8002d6c <prvInitialiseTaskLists+0x60>)
 8002d24:	4413      	add	r3, r2
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff f87a 	bl	8001e20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b06      	cmp	r3, #6
 8002d36:	d9ef      	bls.n	8002d18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002d38:	480d      	ldr	r0, [pc, #52]	; (8002d70 <prvInitialiseTaskLists+0x64>)
 8002d3a:	f7ff f871 	bl	8001e20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002d3e:	480d      	ldr	r0, [pc, #52]	; (8002d74 <prvInitialiseTaskLists+0x68>)
 8002d40:	f7ff f86e 	bl	8001e20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002d44:	480c      	ldr	r0, [pc, #48]	; (8002d78 <prvInitialiseTaskLists+0x6c>)
 8002d46:	f7ff f86b 	bl	8001e20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002d4a:	480c      	ldr	r0, [pc, #48]	; (8002d7c <prvInitialiseTaskLists+0x70>)
 8002d4c:	f7ff f868 	bl	8001e20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002d50:	480b      	ldr	r0, [pc, #44]	; (8002d80 <prvInitialiseTaskLists+0x74>)
 8002d52:	f7ff f865 	bl	8001e20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <prvInitialiseTaskLists+0x78>)
 8002d58:	4a05      	ldr	r2, [pc, #20]	; (8002d70 <prvInitialiseTaskLists+0x64>)
 8002d5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002d5c:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <prvInitialiseTaskLists+0x7c>)
 8002d5e:	4a05      	ldr	r2, [pc, #20]	; (8002d74 <prvInitialiseTaskLists+0x68>)
 8002d60:	601a      	str	r2, [r3, #0]
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200002f0 	.word	0x200002f0
 8002d70:	2000037c 	.word	0x2000037c
 8002d74:	20000390 	.word	0x20000390
 8002d78:	200003ac 	.word	0x200003ac
 8002d7c:	200003c0 	.word	0x200003c0
 8002d80:	200003d8 	.word	0x200003d8
 8002d84:	200003a4 	.word	0x200003a4
 8002d88:	200003a8 	.word	0x200003a8

08002d8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d92:	e019      	b.n	8002dc8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002d94:	f000 fa0e 	bl	80031b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d98:	4b10      	ldr	r3, [pc, #64]	; (8002ddc <prvCheckTasksWaitingTermination+0x50>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3304      	adds	r3, #4
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff f8c5 	bl	8001f34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <prvCheckTasksWaitingTermination+0x54>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	3b01      	subs	r3, #1
 8002db0:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <prvCheckTasksWaitingTermination+0x54>)
 8002db2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002db4:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <prvCheckTasksWaitingTermination+0x58>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3b01      	subs	r3, #1
 8002dba:	4a0a      	ldr	r2, [pc, #40]	; (8002de4 <prvCheckTasksWaitingTermination+0x58>)
 8002dbc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002dbe:	f000 fa29 	bl	8003214 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f810 	bl	8002de8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002dc8:	4b06      	ldr	r3, [pc, #24]	; (8002de4 <prvCheckTasksWaitingTermination+0x58>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1e1      	bne.n	8002d94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002dd0:	bf00      	nop
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	200003c0 	.word	0x200003c0
 8002de0:	200003ec 	.word	0x200003ec
 8002de4:	200003d4 	.word	0x200003d4

08002de8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d108      	bne.n	8002e0c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fbc6 	bl	8003590 <vPortFree>
				vPortFree( pxTCB );
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 fbc3 	bl	8003590 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002e0a:	e018      	b.n	8002e3e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d103      	bne.n	8002e1e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fbba 	bl	8003590 <vPortFree>
	}
 8002e1c:	e00f      	b.n	8002e3e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d00a      	beq.n	8002e3e <prvDeleteTCB+0x56>
	__asm volatile
 8002e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2c:	f383 8811 	msr	BASEPRI, r3
 8002e30:	f3bf 8f6f 	isb	sy
 8002e34:	f3bf 8f4f 	dsb	sy
 8002e38:	60fb      	str	r3, [r7, #12]
}
 8002e3a:	bf00      	nop
 8002e3c:	e7fe      	b.n	8002e3c <prvDeleteTCB+0x54>
	}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e4e:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <prvResetNextTaskUnblockTime+0x38>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d104      	bne.n	8002e62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002e58:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <prvResetNextTaskUnblockTime+0x3c>)
 8002e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002e60:	e008      	b.n	8002e74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e62:	4b07      	ldr	r3, [pc, #28]	; (8002e80 <prvResetNextTaskUnblockTime+0x38>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	4a04      	ldr	r2, [pc, #16]	; (8002e84 <prvResetNextTaskUnblockTime+0x3c>)
 8002e72:	6013      	str	r3, [r2, #0]
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	200003a4 	.word	0x200003a4
 8002e84:	2000040c 	.word	0x2000040c

08002e88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002e92:	4b29      	ldr	r3, [pc, #164]	; (8002f38 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e98:	4b28      	ldr	r3, [pc, #160]	; (8002f3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff f848 	bl	8001f34 <uxListRemove>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10b      	bne.n	8002ec2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002eaa:	4b24      	ldr	r3, [pc, #144]	; (8002f3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	4b21      	ldr	r3, [pc, #132]	; (8002f40 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	4a20      	ldr	r2, [pc, #128]	; (8002f40 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002ec0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec8:	d10a      	bne.n	8002ee0 <prvAddCurrentTaskToDelayedList+0x58>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d007      	beq.n	8002ee0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ed0:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	481a      	ldr	r0, [pc, #104]	; (8002f44 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002eda:	f7fe ffce 	bl	8001e7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002ede:	e026      	b.n	8002f2e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ee8:	4b14      	ldr	r3, [pc, #80]	; (8002f3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68ba      	ldr	r2, [r7, #8]
 8002eee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002ef0:	68ba      	ldr	r2, [r7, #8]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d209      	bcs.n	8002f0c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ef8:	4b13      	ldr	r3, [pc, #76]	; (8002f48 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b0f      	ldr	r3, [pc, #60]	; (8002f3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	3304      	adds	r3, #4
 8002f02:	4619      	mov	r1, r3
 8002f04:	4610      	mov	r0, r2
 8002f06:	f7fe ffdc 	bl	8001ec2 <vListInsert>
}
 8002f0a:	e010      	b.n	8002f2e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <prvAddCurrentTaskToDelayedList+0xc4>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4b0a      	ldr	r3, [pc, #40]	; (8002f3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3304      	adds	r3, #4
 8002f16:	4619      	mov	r1, r3
 8002f18:	4610      	mov	r0, r2
 8002f1a:	f7fe ffd2 	bl	8001ec2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002f1e:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d202      	bcs.n	8002f2e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002f28:	4a09      	ldr	r2, [pc, #36]	; (8002f50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	6013      	str	r3, [r2, #0]
}
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	200003f0 	.word	0x200003f0
 8002f3c:	200002ec 	.word	0x200002ec
 8002f40:	200003f4 	.word	0x200003f4
 8002f44:	200003d8 	.word	0x200003d8
 8002f48:	200003a8 	.word	0x200003a8
 8002f4c:	200003a4 	.word	0x200003a4
 8002f50:	2000040c 	.word	0x2000040c

08002f54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3b04      	subs	r3, #4
 8002f64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	3b04      	subs	r3, #4
 8002f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	f023 0201 	bic.w	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	3b04      	subs	r3, #4
 8002f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002f84:	4a0c      	ldr	r2, [pc, #48]	; (8002fb8 <pxPortInitialiseStack+0x64>)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	3b14      	subs	r3, #20
 8002f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	3b04      	subs	r3, #4
 8002f9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f06f 0202 	mvn.w	r2, #2
 8002fa2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	3b20      	subs	r3, #32
 8002fa8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002faa:	68fb      	ldr	r3, [r7, #12]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	08002fbd 	.word	0x08002fbd

08002fbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002fc6:	4b12      	ldr	r3, [pc, #72]	; (8003010 <prvTaskExitError+0x54>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fce:	d00a      	beq.n	8002fe6 <prvTaskExitError+0x2a>
	__asm volatile
 8002fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	60fb      	str	r3, [r7, #12]
}
 8002fe2:	bf00      	nop
 8002fe4:	e7fe      	b.n	8002fe4 <prvTaskExitError+0x28>
	__asm volatile
 8002fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fea:	f383 8811 	msr	BASEPRI, r3
 8002fee:	f3bf 8f6f 	isb	sy
 8002ff2:	f3bf 8f4f 	dsb	sy
 8002ff6:	60bb      	str	r3, [r7, #8]
}
 8002ff8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002ffa:	bf00      	nop
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0fc      	beq.n	8002ffc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003002:	bf00      	nop
 8003004:	bf00      	nop
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	2000000c 	.word	0x2000000c
	...

08003020 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003020:	4b07      	ldr	r3, [pc, #28]	; (8003040 <pxCurrentTCBConst2>)
 8003022:	6819      	ldr	r1, [r3, #0]
 8003024:	6808      	ldr	r0, [r1, #0]
 8003026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800302a:	f380 8809 	msr	PSP, r0
 800302e:	f3bf 8f6f 	isb	sy
 8003032:	f04f 0000 	mov.w	r0, #0
 8003036:	f380 8811 	msr	BASEPRI, r0
 800303a:	4770      	bx	lr
 800303c:	f3af 8000 	nop.w

08003040 <pxCurrentTCBConst2>:
 8003040:	200002ec 	.word	0x200002ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003044:	bf00      	nop
 8003046:	bf00      	nop

08003048 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003048:	4808      	ldr	r0, [pc, #32]	; (800306c <prvPortStartFirstTask+0x24>)
 800304a:	6800      	ldr	r0, [r0, #0]
 800304c:	6800      	ldr	r0, [r0, #0]
 800304e:	f380 8808 	msr	MSP, r0
 8003052:	f04f 0000 	mov.w	r0, #0
 8003056:	f380 8814 	msr	CONTROL, r0
 800305a:	b662      	cpsie	i
 800305c:	b661      	cpsie	f
 800305e:	f3bf 8f4f 	dsb	sy
 8003062:	f3bf 8f6f 	isb	sy
 8003066:	df00      	svc	0
 8003068:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800306a:	bf00      	nop
 800306c:	e000ed08 	.word	0xe000ed08

08003070 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003076:	4b46      	ldr	r3, [pc, #280]	; (8003190 <xPortStartScheduler+0x120>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a46      	ldr	r2, [pc, #280]	; (8003194 <xPortStartScheduler+0x124>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d10a      	bne.n	8003096 <xPortStartScheduler+0x26>
	__asm volatile
 8003080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003084:	f383 8811 	msr	BASEPRI, r3
 8003088:	f3bf 8f6f 	isb	sy
 800308c:	f3bf 8f4f 	dsb	sy
 8003090:	613b      	str	r3, [r7, #16]
}
 8003092:	bf00      	nop
 8003094:	e7fe      	b.n	8003094 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003096:	4b3e      	ldr	r3, [pc, #248]	; (8003190 <xPortStartScheduler+0x120>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a3f      	ldr	r2, [pc, #252]	; (8003198 <xPortStartScheduler+0x128>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d10a      	bne.n	80030b6 <xPortStartScheduler+0x46>
	__asm volatile
 80030a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a4:	f383 8811 	msr	BASEPRI, r3
 80030a8:	f3bf 8f6f 	isb	sy
 80030ac:	f3bf 8f4f 	dsb	sy
 80030b0:	60fb      	str	r3, [r7, #12]
}
 80030b2:	bf00      	nop
 80030b4:	e7fe      	b.n	80030b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80030b6:	4b39      	ldr	r3, [pc, #228]	; (800319c <xPortStartScheduler+0x12c>)
 80030b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	22ff      	movs	r2, #255	; 0xff
 80030c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80030d0:	78fb      	ldrb	r3, [r7, #3]
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	4b31      	ldr	r3, [pc, #196]	; (80031a0 <xPortStartScheduler+0x130>)
 80030dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80030de:	4b31      	ldr	r3, [pc, #196]	; (80031a4 <xPortStartScheduler+0x134>)
 80030e0:	2207      	movs	r2, #7
 80030e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030e4:	e009      	b.n	80030fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80030e6:	4b2f      	ldr	r3, [pc, #188]	; (80031a4 <xPortStartScheduler+0x134>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	4a2d      	ldr	r2, [pc, #180]	; (80031a4 <xPortStartScheduler+0x134>)
 80030ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030fa:	78fb      	ldrb	r3, [r7, #3]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003102:	2b80      	cmp	r3, #128	; 0x80
 8003104:	d0ef      	beq.n	80030e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003106:	4b27      	ldr	r3, [pc, #156]	; (80031a4 <xPortStartScheduler+0x134>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f1c3 0307 	rsb	r3, r3, #7
 800310e:	2b04      	cmp	r3, #4
 8003110:	d00a      	beq.n	8003128 <xPortStartScheduler+0xb8>
	__asm volatile
 8003112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003116:	f383 8811 	msr	BASEPRI, r3
 800311a:	f3bf 8f6f 	isb	sy
 800311e:	f3bf 8f4f 	dsb	sy
 8003122:	60bb      	str	r3, [r7, #8]
}
 8003124:	bf00      	nop
 8003126:	e7fe      	b.n	8003126 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003128:	4b1e      	ldr	r3, [pc, #120]	; (80031a4 <xPortStartScheduler+0x134>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	021b      	lsls	r3, r3, #8
 800312e:	4a1d      	ldr	r2, [pc, #116]	; (80031a4 <xPortStartScheduler+0x134>)
 8003130:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003132:	4b1c      	ldr	r3, [pc, #112]	; (80031a4 <xPortStartScheduler+0x134>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800313a:	4a1a      	ldr	r2, [pc, #104]	; (80031a4 <xPortStartScheduler+0x134>)
 800313c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	b2da      	uxtb	r2, r3
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003146:	4b18      	ldr	r3, [pc, #96]	; (80031a8 <xPortStartScheduler+0x138>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a17      	ldr	r2, [pc, #92]	; (80031a8 <xPortStartScheduler+0x138>)
 800314c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003150:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003152:	4b15      	ldr	r3, [pc, #84]	; (80031a8 <xPortStartScheduler+0x138>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a14      	ldr	r2, [pc, #80]	; (80031a8 <xPortStartScheduler+0x138>)
 8003158:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800315c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800315e:	f000 f8dd 	bl	800331c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003162:	4b12      	ldr	r3, [pc, #72]	; (80031ac <xPortStartScheduler+0x13c>)
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003168:	f000 f8fc 	bl	8003364 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800316c:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <xPortStartScheduler+0x140>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a0f      	ldr	r2, [pc, #60]	; (80031b0 <xPortStartScheduler+0x140>)
 8003172:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003176:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003178:	f7ff ff66 	bl	8003048 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800317c:	f7ff fd52 	bl	8002c24 <vTaskSwitchContext>
	prvTaskExitError();
 8003180:	f7ff ff1c 	bl	8002fbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	e000ed00 	.word	0xe000ed00
 8003194:	410fc271 	.word	0x410fc271
 8003198:	410fc270 	.word	0x410fc270
 800319c:	e000e400 	.word	0xe000e400
 80031a0:	20000418 	.word	0x20000418
 80031a4:	2000041c 	.word	0x2000041c
 80031a8:	e000ed20 	.word	0xe000ed20
 80031ac:	2000000c 	.word	0x2000000c
 80031b0:	e000ef34 	.word	0xe000ef34

080031b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
	__asm volatile
 80031ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031be:	f383 8811 	msr	BASEPRI, r3
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	f3bf 8f4f 	dsb	sy
 80031ca:	607b      	str	r3, [r7, #4]
}
 80031cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80031ce:	4b0f      	ldr	r3, [pc, #60]	; (800320c <vPortEnterCritical+0x58>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	3301      	adds	r3, #1
 80031d4:	4a0d      	ldr	r2, [pc, #52]	; (800320c <vPortEnterCritical+0x58>)
 80031d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80031d8:	4b0c      	ldr	r3, [pc, #48]	; (800320c <vPortEnterCritical+0x58>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d10f      	bne.n	8003200 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80031e0:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <vPortEnterCritical+0x5c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00a      	beq.n	8003200 <vPortEnterCritical+0x4c>
	__asm volatile
 80031ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ee:	f383 8811 	msr	BASEPRI, r3
 80031f2:	f3bf 8f6f 	isb	sy
 80031f6:	f3bf 8f4f 	dsb	sy
 80031fa:	603b      	str	r3, [r7, #0]
}
 80031fc:	bf00      	nop
 80031fe:	e7fe      	b.n	80031fe <vPortEnterCritical+0x4a>
	}
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	2000000c 	.word	0x2000000c
 8003210:	e000ed04 	.word	0xe000ed04

08003214 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800321a:	4b12      	ldr	r3, [pc, #72]	; (8003264 <vPortExitCritical+0x50>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10a      	bne.n	8003238 <vPortExitCritical+0x24>
	__asm volatile
 8003222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003226:	f383 8811 	msr	BASEPRI, r3
 800322a:	f3bf 8f6f 	isb	sy
 800322e:	f3bf 8f4f 	dsb	sy
 8003232:	607b      	str	r3, [r7, #4]
}
 8003234:	bf00      	nop
 8003236:	e7fe      	b.n	8003236 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003238:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <vPortExitCritical+0x50>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3b01      	subs	r3, #1
 800323e:	4a09      	ldr	r2, [pc, #36]	; (8003264 <vPortExitCritical+0x50>)
 8003240:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003242:	4b08      	ldr	r3, [pc, #32]	; (8003264 <vPortExitCritical+0x50>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d105      	bne.n	8003256 <vPortExitCritical+0x42>
 800324a:	2300      	movs	r3, #0
 800324c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	f383 8811 	msr	BASEPRI, r3
}
 8003254:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	2000000c 	.word	0x2000000c
	...

08003270 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003270:	f3ef 8009 	mrs	r0, PSP
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	4b15      	ldr	r3, [pc, #84]	; (80032d0 <pxCurrentTCBConst>)
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	f01e 0f10 	tst.w	lr, #16
 8003280:	bf08      	it	eq
 8003282:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003286:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800328a:	6010      	str	r0, [r2, #0]
 800328c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003290:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003294:	f380 8811 	msr	BASEPRI, r0
 8003298:	f3bf 8f4f 	dsb	sy
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f7ff fcc0 	bl	8002c24 <vTaskSwitchContext>
 80032a4:	f04f 0000 	mov.w	r0, #0
 80032a8:	f380 8811 	msr	BASEPRI, r0
 80032ac:	bc09      	pop	{r0, r3}
 80032ae:	6819      	ldr	r1, [r3, #0]
 80032b0:	6808      	ldr	r0, [r1, #0]
 80032b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032b6:	f01e 0f10 	tst.w	lr, #16
 80032ba:	bf08      	it	eq
 80032bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80032c0:	f380 8809 	msr	PSP, r0
 80032c4:	f3bf 8f6f 	isb	sy
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	f3af 8000 	nop.w

080032d0 <pxCurrentTCBConst>:
 80032d0:	200002ec 	.word	0x200002ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop

080032d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
	__asm volatile
 80032de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e2:	f383 8811 	msr	BASEPRI, r3
 80032e6:	f3bf 8f6f 	isb	sy
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	607b      	str	r3, [r7, #4]
}
 80032f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80032f2:	f7ff fbdf 	bl	8002ab4 <xTaskIncrementTick>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80032fc:	4b06      	ldr	r3, [pc, #24]	; (8003318 <SysTick_Handler+0x40>)
 80032fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	2300      	movs	r3, #0
 8003306:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	f383 8811 	msr	BASEPRI, r3
}
 800330e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	e000ed04 	.word	0xe000ed04

0800331c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003320:	4b0b      	ldr	r3, [pc, #44]	; (8003350 <vPortSetupTimerInterrupt+0x34>)
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003326:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <vPortSetupTimerInterrupt+0x38>)
 8003328:	2200      	movs	r2, #0
 800332a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800332c:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <vPortSetupTimerInterrupt+0x3c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a0a      	ldr	r2, [pc, #40]	; (800335c <vPortSetupTimerInterrupt+0x40>)
 8003332:	fba2 2303 	umull	r2, r3, r2, r3
 8003336:	099b      	lsrs	r3, r3, #6
 8003338:	4a09      	ldr	r2, [pc, #36]	; (8003360 <vPortSetupTimerInterrupt+0x44>)
 800333a:	3b01      	subs	r3, #1
 800333c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800333e:	4b04      	ldr	r3, [pc, #16]	; (8003350 <vPortSetupTimerInterrupt+0x34>)
 8003340:	2207      	movs	r2, #7
 8003342:	601a      	str	r2, [r3, #0]
}
 8003344:	bf00      	nop
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	e000e010 	.word	0xe000e010
 8003354:	e000e018 	.word	0xe000e018
 8003358:	20000000 	.word	0x20000000
 800335c:	10624dd3 	.word	0x10624dd3
 8003360:	e000e014 	.word	0xe000e014

08003364 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003364:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003374 <vPortEnableVFP+0x10>
 8003368:	6801      	ldr	r1, [r0, #0]
 800336a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800336e:	6001      	str	r1, [r0, #0]
 8003370:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003372:	bf00      	nop
 8003374:	e000ed88 	.word	0xe000ed88

08003378 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800337e:	f3ef 8305 	mrs	r3, IPSR
 8003382:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2b0f      	cmp	r3, #15
 8003388:	d914      	bls.n	80033b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800338a:	4a17      	ldr	r2, [pc, #92]	; (80033e8 <vPortValidateInterruptPriority+0x70>)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4413      	add	r3, r2
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003394:	4b15      	ldr	r3, [pc, #84]	; (80033ec <vPortValidateInterruptPriority+0x74>)
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	7afa      	ldrb	r2, [r7, #11]
 800339a:	429a      	cmp	r2, r3
 800339c:	d20a      	bcs.n	80033b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800339e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	607b      	str	r3, [r7, #4]
}
 80033b0:	bf00      	nop
 80033b2:	e7fe      	b.n	80033b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80033b4:	4b0e      	ldr	r3, [pc, #56]	; (80033f0 <vPortValidateInterruptPriority+0x78>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80033bc:	4b0d      	ldr	r3, [pc, #52]	; (80033f4 <vPortValidateInterruptPriority+0x7c>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d90a      	bls.n	80033da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80033c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c8:	f383 8811 	msr	BASEPRI, r3
 80033cc:	f3bf 8f6f 	isb	sy
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	603b      	str	r3, [r7, #0]
}
 80033d6:	bf00      	nop
 80033d8:	e7fe      	b.n	80033d8 <vPortValidateInterruptPriority+0x60>
	}
 80033da:	bf00      	nop
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000e3f0 	.word	0xe000e3f0
 80033ec:	20000418 	.word	0x20000418
 80033f0:	e000ed0c 	.word	0xe000ed0c
 80033f4:	2000041c 	.word	0x2000041c

080033f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08a      	sub	sp, #40	; 0x28
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003400:	2300      	movs	r3, #0
 8003402:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003404:	f7ff fa8a 	bl	800291c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003408:	4b5b      	ldr	r3, [pc, #364]	; (8003578 <pvPortMalloc+0x180>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003410:	f000 f920 	bl	8003654 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003414:	4b59      	ldr	r3, [pc, #356]	; (800357c <pvPortMalloc+0x184>)
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	f040 8093 	bne.w	8003548 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d01d      	beq.n	8003464 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003428:	2208      	movs	r2, #8
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4413      	add	r3, r2
 800342e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	2b00      	cmp	r3, #0
 8003438:	d014      	beq.n	8003464 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f023 0307 	bic.w	r3, r3, #7
 8003440:	3308      	adds	r3, #8
 8003442:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <pvPortMalloc+0x6c>
	__asm volatile
 800344e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003452:	f383 8811 	msr	BASEPRI, r3
 8003456:	f3bf 8f6f 	isb	sy
 800345a:	f3bf 8f4f 	dsb	sy
 800345e:	617b      	str	r3, [r7, #20]
}
 8003460:	bf00      	nop
 8003462:	e7fe      	b.n	8003462 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d06e      	beq.n	8003548 <pvPortMalloc+0x150>
 800346a:	4b45      	ldr	r3, [pc, #276]	; (8003580 <pvPortMalloc+0x188>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	429a      	cmp	r2, r3
 8003472:	d869      	bhi.n	8003548 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003474:	4b43      	ldr	r3, [pc, #268]	; (8003584 <pvPortMalloc+0x18c>)
 8003476:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003478:	4b42      	ldr	r3, [pc, #264]	; (8003584 <pvPortMalloc+0x18c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800347e:	e004      	b.n	800348a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	429a      	cmp	r2, r3
 8003492:	d903      	bls.n	800349c <pvPortMalloc+0xa4>
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f1      	bne.n	8003480 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800349c:	4b36      	ldr	r3, [pc, #216]	; (8003578 <pvPortMalloc+0x180>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d050      	beq.n	8003548 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2208      	movs	r2, #8
 80034ac:	4413      	add	r3, r2
 80034ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80034b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	1ad2      	subs	r2, r2, r3
 80034c0:	2308      	movs	r3, #8
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d91f      	bls.n	8003508 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4413      	add	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <pvPortMalloc+0xf8>
	__asm volatile
 80034da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034de:	f383 8811 	msr	BASEPRI, r3
 80034e2:	f3bf 8f6f 	isb	sy
 80034e6:	f3bf 8f4f 	dsb	sy
 80034ea:	613b      	str	r3, [r7, #16]
}
 80034ec:	bf00      	nop
 80034ee:	e7fe      	b.n	80034ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80034f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	1ad2      	subs	r2, r2, r3
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003502:	69b8      	ldr	r0, [r7, #24]
 8003504:	f000 f908 	bl	8003718 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003508:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <pvPortMalloc+0x188>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	4a1b      	ldr	r2, [pc, #108]	; (8003580 <pvPortMalloc+0x188>)
 8003514:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003516:	4b1a      	ldr	r3, [pc, #104]	; (8003580 <pvPortMalloc+0x188>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <pvPortMalloc+0x190>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d203      	bcs.n	800352a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003522:	4b17      	ldr	r3, [pc, #92]	; (8003580 <pvPortMalloc+0x188>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a18      	ldr	r2, [pc, #96]	; (8003588 <pvPortMalloc+0x190>)
 8003528:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	4b13      	ldr	r3, [pc, #76]	; (800357c <pvPortMalloc+0x184>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	431a      	orrs	r2, r3
 8003534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003536:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800353e:	4b13      	ldr	r3, [pc, #76]	; (800358c <pvPortMalloc+0x194>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3301      	adds	r3, #1
 8003544:	4a11      	ldr	r2, [pc, #68]	; (800358c <pvPortMalloc+0x194>)
 8003546:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003548:	f7ff f9f6 	bl	8002938 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	f003 0307 	and.w	r3, r3, #7
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <pvPortMalloc+0x174>
	__asm volatile
 8003556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355a:	f383 8811 	msr	BASEPRI, r3
 800355e:	f3bf 8f6f 	isb	sy
 8003562:	f3bf 8f4f 	dsb	sy
 8003566:	60fb      	str	r3, [r7, #12]
}
 8003568:	bf00      	nop
 800356a:	e7fe      	b.n	800356a <pvPortMalloc+0x172>
	return pvReturn;
 800356c:	69fb      	ldr	r3, [r7, #28]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3728      	adds	r7, #40	; 0x28
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20004028 	.word	0x20004028
 800357c:	2000403c 	.word	0x2000403c
 8003580:	2000402c 	.word	0x2000402c
 8003584:	20004020 	.word	0x20004020
 8003588:	20004030 	.word	0x20004030
 800358c:	20004034 	.word	0x20004034

08003590 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d04d      	beq.n	800363e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80035a2:	2308      	movs	r3, #8
 80035a4:	425b      	negs	r3, r3
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4413      	add	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	4b24      	ldr	r3, [pc, #144]	; (8003648 <vPortFree+0xb8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10a      	bne.n	80035d4 <vPortFree+0x44>
	__asm volatile
 80035be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c2:	f383 8811 	msr	BASEPRI, r3
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
 80035ce:	60fb      	str	r3, [r7, #12]
}
 80035d0:	bf00      	nop
 80035d2:	e7fe      	b.n	80035d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00a      	beq.n	80035f2 <vPortFree+0x62>
	__asm volatile
 80035dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035e0:	f383 8811 	msr	BASEPRI, r3
 80035e4:	f3bf 8f6f 	isb	sy
 80035e8:	f3bf 8f4f 	dsb	sy
 80035ec:	60bb      	str	r3, [r7, #8]
}
 80035ee:	bf00      	nop
 80035f0:	e7fe      	b.n	80035f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	4b14      	ldr	r3, [pc, #80]	; (8003648 <vPortFree+0xb8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01e      	beq.n	800363e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d11a      	bne.n	800363e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	4b0e      	ldr	r3, [pc, #56]	; (8003648 <vPortFree+0xb8>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	43db      	mvns	r3, r3
 8003612:	401a      	ands	r2, r3
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003618:	f7ff f980 	bl	800291c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	4b0a      	ldr	r3, [pc, #40]	; (800364c <vPortFree+0xbc>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4413      	add	r3, r2
 8003626:	4a09      	ldr	r2, [pc, #36]	; (800364c <vPortFree+0xbc>)
 8003628:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800362a:	6938      	ldr	r0, [r7, #16]
 800362c:	f000 f874 	bl	8003718 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003630:	4b07      	ldr	r3, [pc, #28]	; (8003650 <vPortFree+0xc0>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	3301      	adds	r3, #1
 8003636:	4a06      	ldr	r2, [pc, #24]	; (8003650 <vPortFree+0xc0>)
 8003638:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800363a:	f7ff f97d 	bl	8002938 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800363e:	bf00      	nop
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	2000403c 	.word	0x2000403c
 800364c:	2000402c 	.word	0x2000402c
 8003650:	20004038 	.word	0x20004038

08003654 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800365a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800365e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003660:	4b27      	ldr	r3, [pc, #156]	; (8003700 <prvHeapInit+0xac>)
 8003662:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00c      	beq.n	8003688 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	3307      	adds	r3, #7
 8003672:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f023 0307 	bic.w	r3, r3, #7
 800367a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800367c:	68ba      	ldr	r2, [r7, #8]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	4a1f      	ldr	r2, [pc, #124]	; (8003700 <prvHeapInit+0xac>)
 8003684:	4413      	add	r3, r2
 8003686:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800368c:	4a1d      	ldr	r2, [pc, #116]	; (8003704 <prvHeapInit+0xb0>)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003692:	4b1c      	ldr	r3, [pc, #112]	; (8003704 <prvHeapInit+0xb0>)
 8003694:	2200      	movs	r2, #0
 8003696:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	4413      	add	r3, r2
 800369e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80036a0:	2208      	movs	r2, #8
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0307 	bic.w	r3, r3, #7
 80036ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4a15      	ldr	r2, [pc, #84]	; (8003708 <prvHeapInit+0xb4>)
 80036b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80036b6:	4b14      	ldr	r3, [pc, #80]	; (8003708 <prvHeapInit+0xb4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2200      	movs	r2, #0
 80036bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80036be:	4b12      	ldr	r3, [pc, #72]	; (8003708 <prvHeapInit+0xb4>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2200      	movs	r2, #0
 80036c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	1ad2      	subs	r2, r2, r3
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80036d4:	4b0c      	ldr	r3, [pc, #48]	; (8003708 <prvHeapInit+0xb4>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	4a0a      	ldr	r2, [pc, #40]	; (800370c <prvHeapInit+0xb8>)
 80036e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	4a09      	ldr	r2, [pc, #36]	; (8003710 <prvHeapInit+0xbc>)
 80036ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80036ec:	4b09      	ldr	r3, [pc, #36]	; (8003714 <prvHeapInit+0xc0>)
 80036ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80036f2:	601a      	str	r2, [r3, #0]
}
 80036f4:	bf00      	nop
 80036f6:	3714      	adds	r7, #20
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	20000420 	.word	0x20000420
 8003704:	20004020 	.word	0x20004020
 8003708:	20004028 	.word	0x20004028
 800370c:	20004030 	.word	0x20004030
 8003710:	2000402c 	.word	0x2000402c
 8003714:	2000403c 	.word	0x2000403c

08003718 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003720:	4b28      	ldr	r3, [pc, #160]	; (80037c4 <prvInsertBlockIntoFreeList+0xac>)
 8003722:	60fb      	str	r3, [r7, #12]
 8003724:	e002      	b.n	800372c <prvInsertBlockIntoFreeList+0x14>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	429a      	cmp	r2, r3
 8003734:	d8f7      	bhi.n	8003726 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	4413      	add	r3, r2
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	429a      	cmp	r2, r3
 8003746:	d108      	bne.n	800375a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	441a      	add	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	441a      	add	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	429a      	cmp	r2, r3
 800376c:	d118      	bne.n	80037a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	4b15      	ldr	r3, [pc, #84]	; (80037c8 <prvInsertBlockIntoFreeList+0xb0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d00d      	beq.n	8003796 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	441a      	add	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	e008      	b.n	80037a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003796:	4b0c      	ldr	r3, [pc, #48]	; (80037c8 <prvInsertBlockIntoFreeList+0xb0>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	e003      	b.n	80037a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d002      	beq.n	80037b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037b6:	bf00      	nop
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	20004020 	.word	0x20004020
 80037c8:	20004028 	.word	0x20004028

080037cc <__errno>:
 80037cc:	4b01      	ldr	r3, [pc, #4]	; (80037d4 <__errno+0x8>)
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	20000010 	.word	0x20000010

080037d8 <__libc_init_array>:
 80037d8:	b570      	push	{r4, r5, r6, lr}
 80037da:	4d0d      	ldr	r5, [pc, #52]	; (8003810 <__libc_init_array+0x38>)
 80037dc:	4c0d      	ldr	r4, [pc, #52]	; (8003814 <__libc_init_array+0x3c>)
 80037de:	1b64      	subs	r4, r4, r5
 80037e0:	10a4      	asrs	r4, r4, #2
 80037e2:	2600      	movs	r6, #0
 80037e4:	42a6      	cmp	r6, r4
 80037e6:	d109      	bne.n	80037fc <__libc_init_array+0x24>
 80037e8:	4d0b      	ldr	r5, [pc, #44]	; (8003818 <__libc_init_array+0x40>)
 80037ea:	4c0c      	ldr	r4, [pc, #48]	; (800381c <__libc_init_array+0x44>)
 80037ec:	f000 ffec 	bl	80047c8 <_init>
 80037f0:	1b64      	subs	r4, r4, r5
 80037f2:	10a4      	asrs	r4, r4, #2
 80037f4:	2600      	movs	r6, #0
 80037f6:	42a6      	cmp	r6, r4
 80037f8:	d105      	bne.n	8003806 <__libc_init_array+0x2e>
 80037fa:	bd70      	pop	{r4, r5, r6, pc}
 80037fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003800:	4798      	blx	r3
 8003802:	3601      	adds	r6, #1
 8003804:	e7ee      	b.n	80037e4 <__libc_init_array+0xc>
 8003806:	f855 3b04 	ldr.w	r3, [r5], #4
 800380a:	4798      	blx	r3
 800380c:	3601      	adds	r6, #1
 800380e:	e7f2      	b.n	80037f6 <__libc_init_array+0x1e>
 8003810:	0800495c 	.word	0x0800495c
 8003814:	0800495c 	.word	0x0800495c
 8003818:	0800495c 	.word	0x0800495c
 800381c:	08004960 	.word	0x08004960

08003820 <memset>:
 8003820:	4402      	add	r2, r0
 8003822:	4603      	mov	r3, r0
 8003824:	4293      	cmp	r3, r2
 8003826:	d100      	bne.n	800382a <memset+0xa>
 8003828:	4770      	bx	lr
 800382a:	f803 1b01 	strb.w	r1, [r3], #1
 800382e:	e7f9      	b.n	8003824 <memset+0x4>

08003830 <iprintf>:
 8003830:	b40f      	push	{r0, r1, r2, r3}
 8003832:	4b0a      	ldr	r3, [pc, #40]	; (800385c <iprintf+0x2c>)
 8003834:	b513      	push	{r0, r1, r4, lr}
 8003836:	681c      	ldr	r4, [r3, #0]
 8003838:	b124      	cbz	r4, 8003844 <iprintf+0x14>
 800383a:	69a3      	ldr	r3, [r4, #24]
 800383c:	b913      	cbnz	r3, 8003844 <iprintf+0x14>
 800383e:	4620      	mov	r0, r4
 8003840:	f000 fa5e 	bl	8003d00 <__sinit>
 8003844:	ab05      	add	r3, sp, #20
 8003846:	9a04      	ldr	r2, [sp, #16]
 8003848:	68a1      	ldr	r1, [r4, #8]
 800384a:	9301      	str	r3, [sp, #4]
 800384c:	4620      	mov	r0, r4
 800384e:	f000 fc2f 	bl	80040b0 <_vfiprintf_r>
 8003852:	b002      	add	sp, #8
 8003854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003858:	b004      	add	sp, #16
 800385a:	4770      	bx	lr
 800385c:	20000010 	.word	0x20000010

08003860 <_puts_r>:
 8003860:	b570      	push	{r4, r5, r6, lr}
 8003862:	460e      	mov	r6, r1
 8003864:	4605      	mov	r5, r0
 8003866:	b118      	cbz	r0, 8003870 <_puts_r+0x10>
 8003868:	6983      	ldr	r3, [r0, #24]
 800386a:	b90b      	cbnz	r3, 8003870 <_puts_r+0x10>
 800386c:	f000 fa48 	bl	8003d00 <__sinit>
 8003870:	69ab      	ldr	r3, [r5, #24]
 8003872:	68ac      	ldr	r4, [r5, #8]
 8003874:	b913      	cbnz	r3, 800387c <_puts_r+0x1c>
 8003876:	4628      	mov	r0, r5
 8003878:	f000 fa42 	bl	8003d00 <__sinit>
 800387c:	4b2c      	ldr	r3, [pc, #176]	; (8003930 <_puts_r+0xd0>)
 800387e:	429c      	cmp	r4, r3
 8003880:	d120      	bne.n	80038c4 <_puts_r+0x64>
 8003882:	686c      	ldr	r4, [r5, #4]
 8003884:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003886:	07db      	lsls	r3, r3, #31
 8003888:	d405      	bmi.n	8003896 <_puts_r+0x36>
 800388a:	89a3      	ldrh	r3, [r4, #12]
 800388c:	0598      	lsls	r0, r3, #22
 800388e:	d402      	bmi.n	8003896 <_puts_r+0x36>
 8003890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003892:	f000 fad3 	bl	8003e3c <__retarget_lock_acquire_recursive>
 8003896:	89a3      	ldrh	r3, [r4, #12]
 8003898:	0719      	lsls	r1, r3, #28
 800389a:	d51d      	bpl.n	80038d8 <_puts_r+0x78>
 800389c:	6923      	ldr	r3, [r4, #16]
 800389e:	b1db      	cbz	r3, 80038d8 <_puts_r+0x78>
 80038a0:	3e01      	subs	r6, #1
 80038a2:	68a3      	ldr	r3, [r4, #8]
 80038a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80038a8:	3b01      	subs	r3, #1
 80038aa:	60a3      	str	r3, [r4, #8]
 80038ac:	bb39      	cbnz	r1, 80038fe <_puts_r+0x9e>
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	da38      	bge.n	8003924 <_puts_r+0xc4>
 80038b2:	4622      	mov	r2, r4
 80038b4:	210a      	movs	r1, #10
 80038b6:	4628      	mov	r0, r5
 80038b8:	f000 f848 	bl	800394c <__swbuf_r>
 80038bc:	3001      	adds	r0, #1
 80038be:	d011      	beq.n	80038e4 <_puts_r+0x84>
 80038c0:	250a      	movs	r5, #10
 80038c2:	e011      	b.n	80038e8 <_puts_r+0x88>
 80038c4:	4b1b      	ldr	r3, [pc, #108]	; (8003934 <_puts_r+0xd4>)
 80038c6:	429c      	cmp	r4, r3
 80038c8:	d101      	bne.n	80038ce <_puts_r+0x6e>
 80038ca:	68ac      	ldr	r4, [r5, #8]
 80038cc:	e7da      	b.n	8003884 <_puts_r+0x24>
 80038ce:	4b1a      	ldr	r3, [pc, #104]	; (8003938 <_puts_r+0xd8>)
 80038d0:	429c      	cmp	r4, r3
 80038d2:	bf08      	it	eq
 80038d4:	68ec      	ldreq	r4, [r5, #12]
 80038d6:	e7d5      	b.n	8003884 <_puts_r+0x24>
 80038d8:	4621      	mov	r1, r4
 80038da:	4628      	mov	r0, r5
 80038dc:	f000 f888 	bl	80039f0 <__swsetup_r>
 80038e0:	2800      	cmp	r0, #0
 80038e2:	d0dd      	beq.n	80038a0 <_puts_r+0x40>
 80038e4:	f04f 35ff 	mov.w	r5, #4294967295
 80038e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038ea:	07da      	lsls	r2, r3, #31
 80038ec:	d405      	bmi.n	80038fa <_puts_r+0x9a>
 80038ee:	89a3      	ldrh	r3, [r4, #12]
 80038f0:	059b      	lsls	r3, r3, #22
 80038f2:	d402      	bmi.n	80038fa <_puts_r+0x9a>
 80038f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038f6:	f000 faa2 	bl	8003e3e <__retarget_lock_release_recursive>
 80038fa:	4628      	mov	r0, r5
 80038fc:	bd70      	pop	{r4, r5, r6, pc}
 80038fe:	2b00      	cmp	r3, #0
 8003900:	da04      	bge.n	800390c <_puts_r+0xac>
 8003902:	69a2      	ldr	r2, [r4, #24]
 8003904:	429a      	cmp	r2, r3
 8003906:	dc06      	bgt.n	8003916 <_puts_r+0xb6>
 8003908:	290a      	cmp	r1, #10
 800390a:	d004      	beq.n	8003916 <_puts_r+0xb6>
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	6022      	str	r2, [r4, #0]
 8003912:	7019      	strb	r1, [r3, #0]
 8003914:	e7c5      	b.n	80038a2 <_puts_r+0x42>
 8003916:	4622      	mov	r2, r4
 8003918:	4628      	mov	r0, r5
 800391a:	f000 f817 	bl	800394c <__swbuf_r>
 800391e:	3001      	adds	r0, #1
 8003920:	d1bf      	bne.n	80038a2 <_puts_r+0x42>
 8003922:	e7df      	b.n	80038e4 <_puts_r+0x84>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	250a      	movs	r5, #10
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	6022      	str	r2, [r4, #0]
 800392c:	701d      	strb	r5, [r3, #0]
 800392e:	e7db      	b.n	80038e8 <_puts_r+0x88>
 8003930:	080048e0 	.word	0x080048e0
 8003934:	08004900 	.word	0x08004900
 8003938:	080048c0 	.word	0x080048c0

0800393c <puts>:
 800393c:	4b02      	ldr	r3, [pc, #8]	; (8003948 <puts+0xc>)
 800393e:	4601      	mov	r1, r0
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	f7ff bf8d 	b.w	8003860 <_puts_r>
 8003946:	bf00      	nop
 8003948:	20000010 	.word	0x20000010

0800394c <__swbuf_r>:
 800394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800394e:	460e      	mov	r6, r1
 8003950:	4614      	mov	r4, r2
 8003952:	4605      	mov	r5, r0
 8003954:	b118      	cbz	r0, 800395e <__swbuf_r+0x12>
 8003956:	6983      	ldr	r3, [r0, #24]
 8003958:	b90b      	cbnz	r3, 800395e <__swbuf_r+0x12>
 800395a:	f000 f9d1 	bl	8003d00 <__sinit>
 800395e:	4b21      	ldr	r3, [pc, #132]	; (80039e4 <__swbuf_r+0x98>)
 8003960:	429c      	cmp	r4, r3
 8003962:	d12b      	bne.n	80039bc <__swbuf_r+0x70>
 8003964:	686c      	ldr	r4, [r5, #4]
 8003966:	69a3      	ldr	r3, [r4, #24]
 8003968:	60a3      	str	r3, [r4, #8]
 800396a:	89a3      	ldrh	r3, [r4, #12]
 800396c:	071a      	lsls	r2, r3, #28
 800396e:	d52f      	bpl.n	80039d0 <__swbuf_r+0x84>
 8003970:	6923      	ldr	r3, [r4, #16]
 8003972:	b36b      	cbz	r3, 80039d0 <__swbuf_r+0x84>
 8003974:	6923      	ldr	r3, [r4, #16]
 8003976:	6820      	ldr	r0, [r4, #0]
 8003978:	1ac0      	subs	r0, r0, r3
 800397a:	6963      	ldr	r3, [r4, #20]
 800397c:	b2f6      	uxtb	r6, r6
 800397e:	4283      	cmp	r3, r0
 8003980:	4637      	mov	r7, r6
 8003982:	dc04      	bgt.n	800398e <__swbuf_r+0x42>
 8003984:	4621      	mov	r1, r4
 8003986:	4628      	mov	r0, r5
 8003988:	f000 f926 	bl	8003bd8 <_fflush_r>
 800398c:	bb30      	cbnz	r0, 80039dc <__swbuf_r+0x90>
 800398e:	68a3      	ldr	r3, [r4, #8]
 8003990:	3b01      	subs	r3, #1
 8003992:	60a3      	str	r3, [r4, #8]
 8003994:	6823      	ldr	r3, [r4, #0]
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	6022      	str	r2, [r4, #0]
 800399a:	701e      	strb	r6, [r3, #0]
 800399c:	6963      	ldr	r3, [r4, #20]
 800399e:	3001      	adds	r0, #1
 80039a0:	4283      	cmp	r3, r0
 80039a2:	d004      	beq.n	80039ae <__swbuf_r+0x62>
 80039a4:	89a3      	ldrh	r3, [r4, #12]
 80039a6:	07db      	lsls	r3, r3, #31
 80039a8:	d506      	bpl.n	80039b8 <__swbuf_r+0x6c>
 80039aa:	2e0a      	cmp	r6, #10
 80039ac:	d104      	bne.n	80039b8 <__swbuf_r+0x6c>
 80039ae:	4621      	mov	r1, r4
 80039b0:	4628      	mov	r0, r5
 80039b2:	f000 f911 	bl	8003bd8 <_fflush_r>
 80039b6:	b988      	cbnz	r0, 80039dc <__swbuf_r+0x90>
 80039b8:	4638      	mov	r0, r7
 80039ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039bc:	4b0a      	ldr	r3, [pc, #40]	; (80039e8 <__swbuf_r+0x9c>)
 80039be:	429c      	cmp	r4, r3
 80039c0:	d101      	bne.n	80039c6 <__swbuf_r+0x7a>
 80039c2:	68ac      	ldr	r4, [r5, #8]
 80039c4:	e7cf      	b.n	8003966 <__swbuf_r+0x1a>
 80039c6:	4b09      	ldr	r3, [pc, #36]	; (80039ec <__swbuf_r+0xa0>)
 80039c8:	429c      	cmp	r4, r3
 80039ca:	bf08      	it	eq
 80039cc:	68ec      	ldreq	r4, [r5, #12]
 80039ce:	e7ca      	b.n	8003966 <__swbuf_r+0x1a>
 80039d0:	4621      	mov	r1, r4
 80039d2:	4628      	mov	r0, r5
 80039d4:	f000 f80c 	bl	80039f0 <__swsetup_r>
 80039d8:	2800      	cmp	r0, #0
 80039da:	d0cb      	beq.n	8003974 <__swbuf_r+0x28>
 80039dc:	f04f 37ff 	mov.w	r7, #4294967295
 80039e0:	e7ea      	b.n	80039b8 <__swbuf_r+0x6c>
 80039e2:	bf00      	nop
 80039e4:	080048e0 	.word	0x080048e0
 80039e8:	08004900 	.word	0x08004900
 80039ec:	080048c0 	.word	0x080048c0

080039f0 <__swsetup_r>:
 80039f0:	4b32      	ldr	r3, [pc, #200]	; (8003abc <__swsetup_r+0xcc>)
 80039f2:	b570      	push	{r4, r5, r6, lr}
 80039f4:	681d      	ldr	r5, [r3, #0]
 80039f6:	4606      	mov	r6, r0
 80039f8:	460c      	mov	r4, r1
 80039fa:	b125      	cbz	r5, 8003a06 <__swsetup_r+0x16>
 80039fc:	69ab      	ldr	r3, [r5, #24]
 80039fe:	b913      	cbnz	r3, 8003a06 <__swsetup_r+0x16>
 8003a00:	4628      	mov	r0, r5
 8003a02:	f000 f97d 	bl	8003d00 <__sinit>
 8003a06:	4b2e      	ldr	r3, [pc, #184]	; (8003ac0 <__swsetup_r+0xd0>)
 8003a08:	429c      	cmp	r4, r3
 8003a0a:	d10f      	bne.n	8003a2c <__swsetup_r+0x3c>
 8003a0c:	686c      	ldr	r4, [r5, #4]
 8003a0e:	89a3      	ldrh	r3, [r4, #12]
 8003a10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a14:	0719      	lsls	r1, r3, #28
 8003a16:	d42c      	bmi.n	8003a72 <__swsetup_r+0x82>
 8003a18:	06dd      	lsls	r5, r3, #27
 8003a1a:	d411      	bmi.n	8003a40 <__swsetup_r+0x50>
 8003a1c:	2309      	movs	r3, #9
 8003a1e:	6033      	str	r3, [r6, #0]
 8003a20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003a24:	81a3      	strh	r3, [r4, #12]
 8003a26:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2a:	e03e      	b.n	8003aaa <__swsetup_r+0xba>
 8003a2c:	4b25      	ldr	r3, [pc, #148]	; (8003ac4 <__swsetup_r+0xd4>)
 8003a2e:	429c      	cmp	r4, r3
 8003a30:	d101      	bne.n	8003a36 <__swsetup_r+0x46>
 8003a32:	68ac      	ldr	r4, [r5, #8]
 8003a34:	e7eb      	b.n	8003a0e <__swsetup_r+0x1e>
 8003a36:	4b24      	ldr	r3, [pc, #144]	; (8003ac8 <__swsetup_r+0xd8>)
 8003a38:	429c      	cmp	r4, r3
 8003a3a:	bf08      	it	eq
 8003a3c:	68ec      	ldreq	r4, [r5, #12]
 8003a3e:	e7e6      	b.n	8003a0e <__swsetup_r+0x1e>
 8003a40:	0758      	lsls	r0, r3, #29
 8003a42:	d512      	bpl.n	8003a6a <__swsetup_r+0x7a>
 8003a44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a46:	b141      	cbz	r1, 8003a5a <__swsetup_r+0x6a>
 8003a48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a4c:	4299      	cmp	r1, r3
 8003a4e:	d002      	beq.n	8003a56 <__swsetup_r+0x66>
 8003a50:	4630      	mov	r0, r6
 8003a52:	f000 fa59 	bl	8003f08 <_free_r>
 8003a56:	2300      	movs	r3, #0
 8003a58:	6363      	str	r3, [r4, #52]	; 0x34
 8003a5a:	89a3      	ldrh	r3, [r4, #12]
 8003a5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003a60:	81a3      	strh	r3, [r4, #12]
 8003a62:	2300      	movs	r3, #0
 8003a64:	6063      	str	r3, [r4, #4]
 8003a66:	6923      	ldr	r3, [r4, #16]
 8003a68:	6023      	str	r3, [r4, #0]
 8003a6a:	89a3      	ldrh	r3, [r4, #12]
 8003a6c:	f043 0308 	orr.w	r3, r3, #8
 8003a70:	81a3      	strh	r3, [r4, #12]
 8003a72:	6923      	ldr	r3, [r4, #16]
 8003a74:	b94b      	cbnz	r3, 8003a8a <__swsetup_r+0x9a>
 8003a76:	89a3      	ldrh	r3, [r4, #12]
 8003a78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003a7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a80:	d003      	beq.n	8003a8a <__swsetup_r+0x9a>
 8003a82:	4621      	mov	r1, r4
 8003a84:	4630      	mov	r0, r6
 8003a86:	f000 f9ff 	bl	8003e88 <__smakebuf_r>
 8003a8a:	89a0      	ldrh	r0, [r4, #12]
 8003a8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a90:	f010 0301 	ands.w	r3, r0, #1
 8003a94:	d00a      	beq.n	8003aac <__swsetup_r+0xbc>
 8003a96:	2300      	movs	r3, #0
 8003a98:	60a3      	str	r3, [r4, #8]
 8003a9a:	6963      	ldr	r3, [r4, #20]
 8003a9c:	425b      	negs	r3, r3
 8003a9e:	61a3      	str	r3, [r4, #24]
 8003aa0:	6923      	ldr	r3, [r4, #16]
 8003aa2:	b943      	cbnz	r3, 8003ab6 <__swsetup_r+0xc6>
 8003aa4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003aa8:	d1ba      	bne.n	8003a20 <__swsetup_r+0x30>
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}
 8003aac:	0781      	lsls	r1, r0, #30
 8003aae:	bf58      	it	pl
 8003ab0:	6963      	ldrpl	r3, [r4, #20]
 8003ab2:	60a3      	str	r3, [r4, #8]
 8003ab4:	e7f4      	b.n	8003aa0 <__swsetup_r+0xb0>
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	e7f7      	b.n	8003aaa <__swsetup_r+0xba>
 8003aba:	bf00      	nop
 8003abc:	20000010 	.word	0x20000010
 8003ac0:	080048e0 	.word	0x080048e0
 8003ac4:	08004900 	.word	0x08004900
 8003ac8:	080048c0 	.word	0x080048c0

08003acc <__sflush_r>:
 8003acc:	898a      	ldrh	r2, [r1, #12]
 8003ace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ad2:	4605      	mov	r5, r0
 8003ad4:	0710      	lsls	r0, r2, #28
 8003ad6:	460c      	mov	r4, r1
 8003ad8:	d458      	bmi.n	8003b8c <__sflush_r+0xc0>
 8003ada:	684b      	ldr	r3, [r1, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	dc05      	bgt.n	8003aec <__sflush_r+0x20>
 8003ae0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	dc02      	bgt.n	8003aec <__sflush_r+0x20>
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003aee:	2e00      	cmp	r6, #0
 8003af0:	d0f9      	beq.n	8003ae6 <__sflush_r+0x1a>
 8003af2:	2300      	movs	r3, #0
 8003af4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003af8:	682f      	ldr	r7, [r5, #0]
 8003afa:	602b      	str	r3, [r5, #0]
 8003afc:	d032      	beq.n	8003b64 <__sflush_r+0x98>
 8003afe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	075a      	lsls	r2, r3, #29
 8003b04:	d505      	bpl.n	8003b12 <__sflush_r+0x46>
 8003b06:	6863      	ldr	r3, [r4, #4]
 8003b08:	1ac0      	subs	r0, r0, r3
 8003b0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b0c:	b10b      	cbz	r3, 8003b12 <__sflush_r+0x46>
 8003b0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b10:	1ac0      	subs	r0, r0, r3
 8003b12:	2300      	movs	r3, #0
 8003b14:	4602      	mov	r2, r0
 8003b16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b18:	6a21      	ldr	r1, [r4, #32]
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	47b0      	blx	r6
 8003b1e:	1c43      	adds	r3, r0, #1
 8003b20:	89a3      	ldrh	r3, [r4, #12]
 8003b22:	d106      	bne.n	8003b32 <__sflush_r+0x66>
 8003b24:	6829      	ldr	r1, [r5, #0]
 8003b26:	291d      	cmp	r1, #29
 8003b28:	d82c      	bhi.n	8003b84 <__sflush_r+0xb8>
 8003b2a:	4a2a      	ldr	r2, [pc, #168]	; (8003bd4 <__sflush_r+0x108>)
 8003b2c:	40ca      	lsrs	r2, r1
 8003b2e:	07d6      	lsls	r6, r2, #31
 8003b30:	d528      	bpl.n	8003b84 <__sflush_r+0xb8>
 8003b32:	2200      	movs	r2, #0
 8003b34:	6062      	str	r2, [r4, #4]
 8003b36:	04d9      	lsls	r1, r3, #19
 8003b38:	6922      	ldr	r2, [r4, #16]
 8003b3a:	6022      	str	r2, [r4, #0]
 8003b3c:	d504      	bpl.n	8003b48 <__sflush_r+0x7c>
 8003b3e:	1c42      	adds	r2, r0, #1
 8003b40:	d101      	bne.n	8003b46 <__sflush_r+0x7a>
 8003b42:	682b      	ldr	r3, [r5, #0]
 8003b44:	b903      	cbnz	r3, 8003b48 <__sflush_r+0x7c>
 8003b46:	6560      	str	r0, [r4, #84]	; 0x54
 8003b48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b4a:	602f      	str	r7, [r5, #0]
 8003b4c:	2900      	cmp	r1, #0
 8003b4e:	d0ca      	beq.n	8003ae6 <__sflush_r+0x1a>
 8003b50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b54:	4299      	cmp	r1, r3
 8003b56:	d002      	beq.n	8003b5e <__sflush_r+0x92>
 8003b58:	4628      	mov	r0, r5
 8003b5a:	f000 f9d5 	bl	8003f08 <_free_r>
 8003b5e:	2000      	movs	r0, #0
 8003b60:	6360      	str	r0, [r4, #52]	; 0x34
 8003b62:	e7c1      	b.n	8003ae8 <__sflush_r+0x1c>
 8003b64:	6a21      	ldr	r1, [r4, #32]
 8003b66:	2301      	movs	r3, #1
 8003b68:	4628      	mov	r0, r5
 8003b6a:	47b0      	blx	r6
 8003b6c:	1c41      	adds	r1, r0, #1
 8003b6e:	d1c7      	bne.n	8003b00 <__sflush_r+0x34>
 8003b70:	682b      	ldr	r3, [r5, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d0c4      	beq.n	8003b00 <__sflush_r+0x34>
 8003b76:	2b1d      	cmp	r3, #29
 8003b78:	d001      	beq.n	8003b7e <__sflush_r+0xb2>
 8003b7a:	2b16      	cmp	r3, #22
 8003b7c:	d101      	bne.n	8003b82 <__sflush_r+0xb6>
 8003b7e:	602f      	str	r7, [r5, #0]
 8003b80:	e7b1      	b.n	8003ae6 <__sflush_r+0x1a>
 8003b82:	89a3      	ldrh	r3, [r4, #12]
 8003b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b88:	81a3      	strh	r3, [r4, #12]
 8003b8a:	e7ad      	b.n	8003ae8 <__sflush_r+0x1c>
 8003b8c:	690f      	ldr	r7, [r1, #16]
 8003b8e:	2f00      	cmp	r7, #0
 8003b90:	d0a9      	beq.n	8003ae6 <__sflush_r+0x1a>
 8003b92:	0793      	lsls	r3, r2, #30
 8003b94:	680e      	ldr	r6, [r1, #0]
 8003b96:	bf08      	it	eq
 8003b98:	694b      	ldreq	r3, [r1, #20]
 8003b9a:	600f      	str	r7, [r1, #0]
 8003b9c:	bf18      	it	ne
 8003b9e:	2300      	movne	r3, #0
 8003ba0:	eba6 0807 	sub.w	r8, r6, r7
 8003ba4:	608b      	str	r3, [r1, #8]
 8003ba6:	f1b8 0f00 	cmp.w	r8, #0
 8003baa:	dd9c      	ble.n	8003ae6 <__sflush_r+0x1a>
 8003bac:	6a21      	ldr	r1, [r4, #32]
 8003bae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003bb0:	4643      	mov	r3, r8
 8003bb2:	463a      	mov	r2, r7
 8003bb4:	4628      	mov	r0, r5
 8003bb6:	47b0      	blx	r6
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	dc06      	bgt.n	8003bca <__sflush_r+0xfe>
 8003bbc:	89a3      	ldrh	r3, [r4, #12]
 8003bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bc2:	81a3      	strh	r3, [r4, #12]
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	e78e      	b.n	8003ae8 <__sflush_r+0x1c>
 8003bca:	4407      	add	r7, r0
 8003bcc:	eba8 0800 	sub.w	r8, r8, r0
 8003bd0:	e7e9      	b.n	8003ba6 <__sflush_r+0xda>
 8003bd2:	bf00      	nop
 8003bd4:	20400001 	.word	0x20400001

08003bd8 <_fflush_r>:
 8003bd8:	b538      	push	{r3, r4, r5, lr}
 8003bda:	690b      	ldr	r3, [r1, #16]
 8003bdc:	4605      	mov	r5, r0
 8003bde:	460c      	mov	r4, r1
 8003be0:	b913      	cbnz	r3, 8003be8 <_fflush_r+0x10>
 8003be2:	2500      	movs	r5, #0
 8003be4:	4628      	mov	r0, r5
 8003be6:	bd38      	pop	{r3, r4, r5, pc}
 8003be8:	b118      	cbz	r0, 8003bf2 <_fflush_r+0x1a>
 8003bea:	6983      	ldr	r3, [r0, #24]
 8003bec:	b90b      	cbnz	r3, 8003bf2 <_fflush_r+0x1a>
 8003bee:	f000 f887 	bl	8003d00 <__sinit>
 8003bf2:	4b14      	ldr	r3, [pc, #80]	; (8003c44 <_fflush_r+0x6c>)
 8003bf4:	429c      	cmp	r4, r3
 8003bf6:	d11b      	bne.n	8003c30 <_fflush_r+0x58>
 8003bf8:	686c      	ldr	r4, [r5, #4]
 8003bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0ef      	beq.n	8003be2 <_fflush_r+0xa>
 8003c02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003c04:	07d0      	lsls	r0, r2, #31
 8003c06:	d404      	bmi.n	8003c12 <_fflush_r+0x3a>
 8003c08:	0599      	lsls	r1, r3, #22
 8003c0a:	d402      	bmi.n	8003c12 <_fflush_r+0x3a>
 8003c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c0e:	f000 f915 	bl	8003e3c <__retarget_lock_acquire_recursive>
 8003c12:	4628      	mov	r0, r5
 8003c14:	4621      	mov	r1, r4
 8003c16:	f7ff ff59 	bl	8003acc <__sflush_r>
 8003c1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c1c:	07da      	lsls	r2, r3, #31
 8003c1e:	4605      	mov	r5, r0
 8003c20:	d4e0      	bmi.n	8003be4 <_fflush_r+0xc>
 8003c22:	89a3      	ldrh	r3, [r4, #12]
 8003c24:	059b      	lsls	r3, r3, #22
 8003c26:	d4dd      	bmi.n	8003be4 <_fflush_r+0xc>
 8003c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c2a:	f000 f908 	bl	8003e3e <__retarget_lock_release_recursive>
 8003c2e:	e7d9      	b.n	8003be4 <_fflush_r+0xc>
 8003c30:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <_fflush_r+0x70>)
 8003c32:	429c      	cmp	r4, r3
 8003c34:	d101      	bne.n	8003c3a <_fflush_r+0x62>
 8003c36:	68ac      	ldr	r4, [r5, #8]
 8003c38:	e7df      	b.n	8003bfa <_fflush_r+0x22>
 8003c3a:	4b04      	ldr	r3, [pc, #16]	; (8003c4c <_fflush_r+0x74>)
 8003c3c:	429c      	cmp	r4, r3
 8003c3e:	bf08      	it	eq
 8003c40:	68ec      	ldreq	r4, [r5, #12]
 8003c42:	e7da      	b.n	8003bfa <_fflush_r+0x22>
 8003c44:	080048e0 	.word	0x080048e0
 8003c48:	08004900 	.word	0x08004900
 8003c4c:	080048c0 	.word	0x080048c0

08003c50 <std>:
 8003c50:	2300      	movs	r3, #0
 8003c52:	b510      	push	{r4, lr}
 8003c54:	4604      	mov	r4, r0
 8003c56:	e9c0 3300 	strd	r3, r3, [r0]
 8003c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c5e:	6083      	str	r3, [r0, #8]
 8003c60:	8181      	strh	r1, [r0, #12]
 8003c62:	6643      	str	r3, [r0, #100]	; 0x64
 8003c64:	81c2      	strh	r2, [r0, #14]
 8003c66:	6183      	str	r3, [r0, #24]
 8003c68:	4619      	mov	r1, r3
 8003c6a:	2208      	movs	r2, #8
 8003c6c:	305c      	adds	r0, #92	; 0x5c
 8003c6e:	f7ff fdd7 	bl	8003820 <memset>
 8003c72:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <std+0x38>)
 8003c74:	6263      	str	r3, [r4, #36]	; 0x24
 8003c76:	4b05      	ldr	r3, [pc, #20]	; (8003c8c <std+0x3c>)
 8003c78:	62a3      	str	r3, [r4, #40]	; 0x28
 8003c7a:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <std+0x40>)
 8003c7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003c7e:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <std+0x44>)
 8003c80:	6224      	str	r4, [r4, #32]
 8003c82:	6323      	str	r3, [r4, #48]	; 0x30
 8003c84:	bd10      	pop	{r4, pc}
 8003c86:	bf00      	nop
 8003c88:	08004659 	.word	0x08004659
 8003c8c:	0800467b 	.word	0x0800467b
 8003c90:	080046b3 	.word	0x080046b3
 8003c94:	080046d7 	.word	0x080046d7

08003c98 <_cleanup_r>:
 8003c98:	4901      	ldr	r1, [pc, #4]	; (8003ca0 <_cleanup_r+0x8>)
 8003c9a:	f000 b8af 	b.w	8003dfc <_fwalk_reent>
 8003c9e:	bf00      	nop
 8003ca0:	08003bd9 	.word	0x08003bd9

08003ca4 <__sfmoreglue>:
 8003ca4:	b570      	push	{r4, r5, r6, lr}
 8003ca6:	1e4a      	subs	r2, r1, #1
 8003ca8:	2568      	movs	r5, #104	; 0x68
 8003caa:	4355      	muls	r5, r2
 8003cac:	460e      	mov	r6, r1
 8003cae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003cb2:	f000 f979 	bl	8003fa8 <_malloc_r>
 8003cb6:	4604      	mov	r4, r0
 8003cb8:	b140      	cbz	r0, 8003ccc <__sfmoreglue+0x28>
 8003cba:	2100      	movs	r1, #0
 8003cbc:	e9c0 1600 	strd	r1, r6, [r0]
 8003cc0:	300c      	adds	r0, #12
 8003cc2:	60a0      	str	r0, [r4, #8]
 8003cc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003cc8:	f7ff fdaa 	bl	8003820 <memset>
 8003ccc:	4620      	mov	r0, r4
 8003cce:	bd70      	pop	{r4, r5, r6, pc}

08003cd0 <__sfp_lock_acquire>:
 8003cd0:	4801      	ldr	r0, [pc, #4]	; (8003cd8 <__sfp_lock_acquire+0x8>)
 8003cd2:	f000 b8b3 	b.w	8003e3c <__retarget_lock_acquire_recursive>
 8003cd6:	bf00      	nop
 8003cd8:	200040a4 	.word	0x200040a4

08003cdc <__sfp_lock_release>:
 8003cdc:	4801      	ldr	r0, [pc, #4]	; (8003ce4 <__sfp_lock_release+0x8>)
 8003cde:	f000 b8ae 	b.w	8003e3e <__retarget_lock_release_recursive>
 8003ce2:	bf00      	nop
 8003ce4:	200040a4 	.word	0x200040a4

08003ce8 <__sinit_lock_acquire>:
 8003ce8:	4801      	ldr	r0, [pc, #4]	; (8003cf0 <__sinit_lock_acquire+0x8>)
 8003cea:	f000 b8a7 	b.w	8003e3c <__retarget_lock_acquire_recursive>
 8003cee:	bf00      	nop
 8003cf0:	2000409f 	.word	0x2000409f

08003cf4 <__sinit_lock_release>:
 8003cf4:	4801      	ldr	r0, [pc, #4]	; (8003cfc <__sinit_lock_release+0x8>)
 8003cf6:	f000 b8a2 	b.w	8003e3e <__retarget_lock_release_recursive>
 8003cfa:	bf00      	nop
 8003cfc:	2000409f 	.word	0x2000409f

08003d00 <__sinit>:
 8003d00:	b510      	push	{r4, lr}
 8003d02:	4604      	mov	r4, r0
 8003d04:	f7ff fff0 	bl	8003ce8 <__sinit_lock_acquire>
 8003d08:	69a3      	ldr	r3, [r4, #24]
 8003d0a:	b11b      	cbz	r3, 8003d14 <__sinit+0x14>
 8003d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d10:	f7ff bff0 	b.w	8003cf4 <__sinit_lock_release>
 8003d14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003d18:	6523      	str	r3, [r4, #80]	; 0x50
 8003d1a:	4b13      	ldr	r3, [pc, #76]	; (8003d68 <__sinit+0x68>)
 8003d1c:	4a13      	ldr	r2, [pc, #76]	; (8003d6c <__sinit+0x6c>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	62a2      	str	r2, [r4, #40]	; 0x28
 8003d22:	42a3      	cmp	r3, r4
 8003d24:	bf04      	itt	eq
 8003d26:	2301      	moveq	r3, #1
 8003d28:	61a3      	streq	r3, [r4, #24]
 8003d2a:	4620      	mov	r0, r4
 8003d2c:	f000 f820 	bl	8003d70 <__sfp>
 8003d30:	6060      	str	r0, [r4, #4]
 8003d32:	4620      	mov	r0, r4
 8003d34:	f000 f81c 	bl	8003d70 <__sfp>
 8003d38:	60a0      	str	r0, [r4, #8]
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	f000 f818 	bl	8003d70 <__sfp>
 8003d40:	2200      	movs	r2, #0
 8003d42:	60e0      	str	r0, [r4, #12]
 8003d44:	2104      	movs	r1, #4
 8003d46:	6860      	ldr	r0, [r4, #4]
 8003d48:	f7ff ff82 	bl	8003c50 <std>
 8003d4c:	68a0      	ldr	r0, [r4, #8]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	2109      	movs	r1, #9
 8003d52:	f7ff ff7d 	bl	8003c50 <std>
 8003d56:	68e0      	ldr	r0, [r4, #12]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	2112      	movs	r1, #18
 8003d5c:	f7ff ff78 	bl	8003c50 <std>
 8003d60:	2301      	movs	r3, #1
 8003d62:	61a3      	str	r3, [r4, #24]
 8003d64:	e7d2      	b.n	8003d0c <__sinit+0xc>
 8003d66:	bf00      	nop
 8003d68:	080048bc 	.word	0x080048bc
 8003d6c:	08003c99 	.word	0x08003c99

08003d70 <__sfp>:
 8003d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d72:	4607      	mov	r7, r0
 8003d74:	f7ff ffac 	bl	8003cd0 <__sfp_lock_acquire>
 8003d78:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <__sfp+0x84>)
 8003d7a:	681e      	ldr	r6, [r3, #0]
 8003d7c:	69b3      	ldr	r3, [r6, #24]
 8003d7e:	b913      	cbnz	r3, 8003d86 <__sfp+0x16>
 8003d80:	4630      	mov	r0, r6
 8003d82:	f7ff ffbd 	bl	8003d00 <__sinit>
 8003d86:	3648      	adds	r6, #72	; 0x48
 8003d88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	d503      	bpl.n	8003d98 <__sfp+0x28>
 8003d90:	6833      	ldr	r3, [r6, #0]
 8003d92:	b30b      	cbz	r3, 8003dd8 <__sfp+0x68>
 8003d94:	6836      	ldr	r6, [r6, #0]
 8003d96:	e7f7      	b.n	8003d88 <__sfp+0x18>
 8003d98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003d9c:	b9d5      	cbnz	r5, 8003dd4 <__sfp+0x64>
 8003d9e:	4b16      	ldr	r3, [pc, #88]	; (8003df8 <__sfp+0x88>)
 8003da0:	60e3      	str	r3, [r4, #12]
 8003da2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003da6:	6665      	str	r5, [r4, #100]	; 0x64
 8003da8:	f000 f847 	bl	8003e3a <__retarget_lock_init_recursive>
 8003dac:	f7ff ff96 	bl	8003cdc <__sfp_lock_release>
 8003db0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003db4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003db8:	6025      	str	r5, [r4, #0]
 8003dba:	61a5      	str	r5, [r4, #24]
 8003dbc:	2208      	movs	r2, #8
 8003dbe:	4629      	mov	r1, r5
 8003dc0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003dc4:	f7ff fd2c 	bl	8003820 <memset>
 8003dc8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003dcc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dd4:	3468      	adds	r4, #104	; 0x68
 8003dd6:	e7d9      	b.n	8003d8c <__sfp+0x1c>
 8003dd8:	2104      	movs	r1, #4
 8003dda:	4638      	mov	r0, r7
 8003ddc:	f7ff ff62 	bl	8003ca4 <__sfmoreglue>
 8003de0:	4604      	mov	r4, r0
 8003de2:	6030      	str	r0, [r6, #0]
 8003de4:	2800      	cmp	r0, #0
 8003de6:	d1d5      	bne.n	8003d94 <__sfp+0x24>
 8003de8:	f7ff ff78 	bl	8003cdc <__sfp_lock_release>
 8003dec:	230c      	movs	r3, #12
 8003dee:	603b      	str	r3, [r7, #0]
 8003df0:	e7ee      	b.n	8003dd0 <__sfp+0x60>
 8003df2:	bf00      	nop
 8003df4:	080048bc 	.word	0x080048bc
 8003df8:	ffff0001 	.word	0xffff0001

08003dfc <_fwalk_reent>:
 8003dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e00:	4606      	mov	r6, r0
 8003e02:	4688      	mov	r8, r1
 8003e04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003e08:	2700      	movs	r7, #0
 8003e0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e0e:	f1b9 0901 	subs.w	r9, r9, #1
 8003e12:	d505      	bpl.n	8003e20 <_fwalk_reent+0x24>
 8003e14:	6824      	ldr	r4, [r4, #0]
 8003e16:	2c00      	cmp	r4, #0
 8003e18:	d1f7      	bne.n	8003e0a <_fwalk_reent+0xe>
 8003e1a:	4638      	mov	r0, r7
 8003e1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e20:	89ab      	ldrh	r3, [r5, #12]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d907      	bls.n	8003e36 <_fwalk_reent+0x3a>
 8003e26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	d003      	beq.n	8003e36 <_fwalk_reent+0x3a>
 8003e2e:	4629      	mov	r1, r5
 8003e30:	4630      	mov	r0, r6
 8003e32:	47c0      	blx	r8
 8003e34:	4307      	orrs	r7, r0
 8003e36:	3568      	adds	r5, #104	; 0x68
 8003e38:	e7e9      	b.n	8003e0e <_fwalk_reent+0x12>

08003e3a <__retarget_lock_init_recursive>:
 8003e3a:	4770      	bx	lr

08003e3c <__retarget_lock_acquire_recursive>:
 8003e3c:	4770      	bx	lr

08003e3e <__retarget_lock_release_recursive>:
 8003e3e:	4770      	bx	lr

08003e40 <__swhatbuf_r>:
 8003e40:	b570      	push	{r4, r5, r6, lr}
 8003e42:	460e      	mov	r6, r1
 8003e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e48:	2900      	cmp	r1, #0
 8003e4a:	b096      	sub	sp, #88	; 0x58
 8003e4c:	4614      	mov	r4, r2
 8003e4e:	461d      	mov	r5, r3
 8003e50:	da07      	bge.n	8003e62 <__swhatbuf_r+0x22>
 8003e52:	2300      	movs	r3, #0
 8003e54:	602b      	str	r3, [r5, #0]
 8003e56:	89b3      	ldrh	r3, [r6, #12]
 8003e58:	061a      	lsls	r2, r3, #24
 8003e5a:	d410      	bmi.n	8003e7e <__swhatbuf_r+0x3e>
 8003e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e60:	e00e      	b.n	8003e80 <__swhatbuf_r+0x40>
 8003e62:	466a      	mov	r2, sp
 8003e64:	f000 fc5e 	bl	8004724 <_fstat_r>
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	dbf2      	blt.n	8003e52 <__swhatbuf_r+0x12>
 8003e6c:	9a01      	ldr	r2, [sp, #4]
 8003e6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003e72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003e76:	425a      	negs	r2, r3
 8003e78:	415a      	adcs	r2, r3
 8003e7a:	602a      	str	r2, [r5, #0]
 8003e7c:	e7ee      	b.n	8003e5c <__swhatbuf_r+0x1c>
 8003e7e:	2340      	movs	r3, #64	; 0x40
 8003e80:	2000      	movs	r0, #0
 8003e82:	6023      	str	r3, [r4, #0]
 8003e84:	b016      	add	sp, #88	; 0x58
 8003e86:	bd70      	pop	{r4, r5, r6, pc}

08003e88 <__smakebuf_r>:
 8003e88:	898b      	ldrh	r3, [r1, #12]
 8003e8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003e8c:	079d      	lsls	r5, r3, #30
 8003e8e:	4606      	mov	r6, r0
 8003e90:	460c      	mov	r4, r1
 8003e92:	d507      	bpl.n	8003ea4 <__smakebuf_r+0x1c>
 8003e94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003e98:	6023      	str	r3, [r4, #0]
 8003e9a:	6123      	str	r3, [r4, #16]
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	6163      	str	r3, [r4, #20]
 8003ea0:	b002      	add	sp, #8
 8003ea2:	bd70      	pop	{r4, r5, r6, pc}
 8003ea4:	ab01      	add	r3, sp, #4
 8003ea6:	466a      	mov	r2, sp
 8003ea8:	f7ff ffca 	bl	8003e40 <__swhatbuf_r>
 8003eac:	9900      	ldr	r1, [sp, #0]
 8003eae:	4605      	mov	r5, r0
 8003eb0:	4630      	mov	r0, r6
 8003eb2:	f000 f879 	bl	8003fa8 <_malloc_r>
 8003eb6:	b948      	cbnz	r0, 8003ecc <__smakebuf_r+0x44>
 8003eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ebc:	059a      	lsls	r2, r3, #22
 8003ebe:	d4ef      	bmi.n	8003ea0 <__smakebuf_r+0x18>
 8003ec0:	f023 0303 	bic.w	r3, r3, #3
 8003ec4:	f043 0302 	orr.w	r3, r3, #2
 8003ec8:	81a3      	strh	r3, [r4, #12]
 8003eca:	e7e3      	b.n	8003e94 <__smakebuf_r+0xc>
 8003ecc:	4b0d      	ldr	r3, [pc, #52]	; (8003f04 <__smakebuf_r+0x7c>)
 8003ece:	62b3      	str	r3, [r6, #40]	; 0x28
 8003ed0:	89a3      	ldrh	r3, [r4, #12]
 8003ed2:	6020      	str	r0, [r4, #0]
 8003ed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ed8:	81a3      	strh	r3, [r4, #12]
 8003eda:	9b00      	ldr	r3, [sp, #0]
 8003edc:	6163      	str	r3, [r4, #20]
 8003ede:	9b01      	ldr	r3, [sp, #4]
 8003ee0:	6120      	str	r0, [r4, #16]
 8003ee2:	b15b      	cbz	r3, 8003efc <__smakebuf_r+0x74>
 8003ee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ee8:	4630      	mov	r0, r6
 8003eea:	f000 fc2d 	bl	8004748 <_isatty_r>
 8003eee:	b128      	cbz	r0, 8003efc <__smakebuf_r+0x74>
 8003ef0:	89a3      	ldrh	r3, [r4, #12]
 8003ef2:	f023 0303 	bic.w	r3, r3, #3
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	81a3      	strh	r3, [r4, #12]
 8003efc:	89a0      	ldrh	r0, [r4, #12]
 8003efe:	4305      	orrs	r5, r0
 8003f00:	81a5      	strh	r5, [r4, #12]
 8003f02:	e7cd      	b.n	8003ea0 <__smakebuf_r+0x18>
 8003f04:	08003c99 	.word	0x08003c99

08003f08 <_free_r>:
 8003f08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003f0a:	2900      	cmp	r1, #0
 8003f0c:	d048      	beq.n	8003fa0 <_free_r+0x98>
 8003f0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f12:	9001      	str	r0, [sp, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f1a1 0404 	sub.w	r4, r1, #4
 8003f1a:	bfb8      	it	lt
 8003f1c:	18e4      	addlt	r4, r4, r3
 8003f1e:	f000 fc35 	bl	800478c <__malloc_lock>
 8003f22:	4a20      	ldr	r2, [pc, #128]	; (8003fa4 <_free_r+0x9c>)
 8003f24:	9801      	ldr	r0, [sp, #4]
 8003f26:	6813      	ldr	r3, [r2, #0]
 8003f28:	4615      	mov	r5, r2
 8003f2a:	b933      	cbnz	r3, 8003f3a <_free_r+0x32>
 8003f2c:	6063      	str	r3, [r4, #4]
 8003f2e:	6014      	str	r4, [r2, #0]
 8003f30:	b003      	add	sp, #12
 8003f32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f36:	f000 bc2f 	b.w	8004798 <__malloc_unlock>
 8003f3a:	42a3      	cmp	r3, r4
 8003f3c:	d90b      	bls.n	8003f56 <_free_r+0x4e>
 8003f3e:	6821      	ldr	r1, [r4, #0]
 8003f40:	1862      	adds	r2, r4, r1
 8003f42:	4293      	cmp	r3, r2
 8003f44:	bf04      	itt	eq
 8003f46:	681a      	ldreq	r2, [r3, #0]
 8003f48:	685b      	ldreq	r3, [r3, #4]
 8003f4a:	6063      	str	r3, [r4, #4]
 8003f4c:	bf04      	itt	eq
 8003f4e:	1852      	addeq	r2, r2, r1
 8003f50:	6022      	streq	r2, [r4, #0]
 8003f52:	602c      	str	r4, [r5, #0]
 8003f54:	e7ec      	b.n	8003f30 <_free_r+0x28>
 8003f56:	461a      	mov	r2, r3
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	b10b      	cbz	r3, 8003f60 <_free_r+0x58>
 8003f5c:	42a3      	cmp	r3, r4
 8003f5e:	d9fa      	bls.n	8003f56 <_free_r+0x4e>
 8003f60:	6811      	ldr	r1, [r2, #0]
 8003f62:	1855      	adds	r5, r2, r1
 8003f64:	42a5      	cmp	r5, r4
 8003f66:	d10b      	bne.n	8003f80 <_free_r+0x78>
 8003f68:	6824      	ldr	r4, [r4, #0]
 8003f6a:	4421      	add	r1, r4
 8003f6c:	1854      	adds	r4, r2, r1
 8003f6e:	42a3      	cmp	r3, r4
 8003f70:	6011      	str	r1, [r2, #0]
 8003f72:	d1dd      	bne.n	8003f30 <_free_r+0x28>
 8003f74:	681c      	ldr	r4, [r3, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	6053      	str	r3, [r2, #4]
 8003f7a:	4421      	add	r1, r4
 8003f7c:	6011      	str	r1, [r2, #0]
 8003f7e:	e7d7      	b.n	8003f30 <_free_r+0x28>
 8003f80:	d902      	bls.n	8003f88 <_free_r+0x80>
 8003f82:	230c      	movs	r3, #12
 8003f84:	6003      	str	r3, [r0, #0]
 8003f86:	e7d3      	b.n	8003f30 <_free_r+0x28>
 8003f88:	6825      	ldr	r5, [r4, #0]
 8003f8a:	1961      	adds	r1, r4, r5
 8003f8c:	428b      	cmp	r3, r1
 8003f8e:	bf04      	itt	eq
 8003f90:	6819      	ldreq	r1, [r3, #0]
 8003f92:	685b      	ldreq	r3, [r3, #4]
 8003f94:	6063      	str	r3, [r4, #4]
 8003f96:	bf04      	itt	eq
 8003f98:	1949      	addeq	r1, r1, r5
 8003f9a:	6021      	streq	r1, [r4, #0]
 8003f9c:	6054      	str	r4, [r2, #4]
 8003f9e:	e7c7      	b.n	8003f30 <_free_r+0x28>
 8003fa0:	b003      	add	sp, #12
 8003fa2:	bd30      	pop	{r4, r5, pc}
 8003fa4:	20004040 	.word	0x20004040

08003fa8 <_malloc_r>:
 8003fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003faa:	1ccd      	adds	r5, r1, #3
 8003fac:	f025 0503 	bic.w	r5, r5, #3
 8003fb0:	3508      	adds	r5, #8
 8003fb2:	2d0c      	cmp	r5, #12
 8003fb4:	bf38      	it	cc
 8003fb6:	250c      	movcc	r5, #12
 8003fb8:	2d00      	cmp	r5, #0
 8003fba:	4606      	mov	r6, r0
 8003fbc:	db01      	blt.n	8003fc2 <_malloc_r+0x1a>
 8003fbe:	42a9      	cmp	r1, r5
 8003fc0:	d903      	bls.n	8003fca <_malloc_r+0x22>
 8003fc2:	230c      	movs	r3, #12
 8003fc4:	6033      	str	r3, [r6, #0]
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fca:	f000 fbdf 	bl	800478c <__malloc_lock>
 8003fce:	4921      	ldr	r1, [pc, #132]	; (8004054 <_malloc_r+0xac>)
 8003fd0:	680a      	ldr	r2, [r1, #0]
 8003fd2:	4614      	mov	r4, r2
 8003fd4:	b99c      	cbnz	r4, 8003ffe <_malloc_r+0x56>
 8003fd6:	4f20      	ldr	r7, [pc, #128]	; (8004058 <_malloc_r+0xb0>)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	b923      	cbnz	r3, 8003fe6 <_malloc_r+0x3e>
 8003fdc:	4621      	mov	r1, r4
 8003fde:	4630      	mov	r0, r6
 8003fe0:	f000 fb2a 	bl	8004638 <_sbrk_r>
 8003fe4:	6038      	str	r0, [r7, #0]
 8003fe6:	4629      	mov	r1, r5
 8003fe8:	4630      	mov	r0, r6
 8003fea:	f000 fb25 	bl	8004638 <_sbrk_r>
 8003fee:	1c43      	adds	r3, r0, #1
 8003ff0:	d123      	bne.n	800403a <_malloc_r+0x92>
 8003ff2:	230c      	movs	r3, #12
 8003ff4:	6033      	str	r3, [r6, #0]
 8003ff6:	4630      	mov	r0, r6
 8003ff8:	f000 fbce 	bl	8004798 <__malloc_unlock>
 8003ffc:	e7e3      	b.n	8003fc6 <_malloc_r+0x1e>
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	1b5b      	subs	r3, r3, r5
 8004002:	d417      	bmi.n	8004034 <_malloc_r+0x8c>
 8004004:	2b0b      	cmp	r3, #11
 8004006:	d903      	bls.n	8004010 <_malloc_r+0x68>
 8004008:	6023      	str	r3, [r4, #0]
 800400a:	441c      	add	r4, r3
 800400c:	6025      	str	r5, [r4, #0]
 800400e:	e004      	b.n	800401a <_malloc_r+0x72>
 8004010:	6863      	ldr	r3, [r4, #4]
 8004012:	42a2      	cmp	r2, r4
 8004014:	bf0c      	ite	eq
 8004016:	600b      	streq	r3, [r1, #0]
 8004018:	6053      	strne	r3, [r2, #4]
 800401a:	4630      	mov	r0, r6
 800401c:	f000 fbbc 	bl	8004798 <__malloc_unlock>
 8004020:	f104 000b 	add.w	r0, r4, #11
 8004024:	1d23      	adds	r3, r4, #4
 8004026:	f020 0007 	bic.w	r0, r0, #7
 800402a:	1ac2      	subs	r2, r0, r3
 800402c:	d0cc      	beq.n	8003fc8 <_malloc_r+0x20>
 800402e:	1a1b      	subs	r3, r3, r0
 8004030:	50a3      	str	r3, [r4, r2]
 8004032:	e7c9      	b.n	8003fc8 <_malloc_r+0x20>
 8004034:	4622      	mov	r2, r4
 8004036:	6864      	ldr	r4, [r4, #4]
 8004038:	e7cc      	b.n	8003fd4 <_malloc_r+0x2c>
 800403a:	1cc4      	adds	r4, r0, #3
 800403c:	f024 0403 	bic.w	r4, r4, #3
 8004040:	42a0      	cmp	r0, r4
 8004042:	d0e3      	beq.n	800400c <_malloc_r+0x64>
 8004044:	1a21      	subs	r1, r4, r0
 8004046:	4630      	mov	r0, r6
 8004048:	f000 faf6 	bl	8004638 <_sbrk_r>
 800404c:	3001      	adds	r0, #1
 800404e:	d1dd      	bne.n	800400c <_malloc_r+0x64>
 8004050:	e7cf      	b.n	8003ff2 <_malloc_r+0x4a>
 8004052:	bf00      	nop
 8004054:	20004040 	.word	0x20004040
 8004058:	20004044 	.word	0x20004044

0800405c <__sfputc_r>:
 800405c:	6893      	ldr	r3, [r2, #8]
 800405e:	3b01      	subs	r3, #1
 8004060:	2b00      	cmp	r3, #0
 8004062:	b410      	push	{r4}
 8004064:	6093      	str	r3, [r2, #8]
 8004066:	da08      	bge.n	800407a <__sfputc_r+0x1e>
 8004068:	6994      	ldr	r4, [r2, #24]
 800406a:	42a3      	cmp	r3, r4
 800406c:	db01      	blt.n	8004072 <__sfputc_r+0x16>
 800406e:	290a      	cmp	r1, #10
 8004070:	d103      	bne.n	800407a <__sfputc_r+0x1e>
 8004072:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004076:	f7ff bc69 	b.w	800394c <__swbuf_r>
 800407a:	6813      	ldr	r3, [r2, #0]
 800407c:	1c58      	adds	r0, r3, #1
 800407e:	6010      	str	r0, [r2, #0]
 8004080:	7019      	strb	r1, [r3, #0]
 8004082:	4608      	mov	r0, r1
 8004084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004088:	4770      	bx	lr

0800408a <__sfputs_r>:
 800408a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800408c:	4606      	mov	r6, r0
 800408e:	460f      	mov	r7, r1
 8004090:	4614      	mov	r4, r2
 8004092:	18d5      	adds	r5, r2, r3
 8004094:	42ac      	cmp	r4, r5
 8004096:	d101      	bne.n	800409c <__sfputs_r+0x12>
 8004098:	2000      	movs	r0, #0
 800409a:	e007      	b.n	80040ac <__sfputs_r+0x22>
 800409c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a0:	463a      	mov	r2, r7
 80040a2:	4630      	mov	r0, r6
 80040a4:	f7ff ffda 	bl	800405c <__sfputc_r>
 80040a8:	1c43      	adds	r3, r0, #1
 80040aa:	d1f3      	bne.n	8004094 <__sfputs_r+0xa>
 80040ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040b0 <_vfiprintf_r>:
 80040b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b4:	460d      	mov	r5, r1
 80040b6:	b09d      	sub	sp, #116	; 0x74
 80040b8:	4614      	mov	r4, r2
 80040ba:	4698      	mov	r8, r3
 80040bc:	4606      	mov	r6, r0
 80040be:	b118      	cbz	r0, 80040c8 <_vfiprintf_r+0x18>
 80040c0:	6983      	ldr	r3, [r0, #24]
 80040c2:	b90b      	cbnz	r3, 80040c8 <_vfiprintf_r+0x18>
 80040c4:	f7ff fe1c 	bl	8003d00 <__sinit>
 80040c8:	4b89      	ldr	r3, [pc, #548]	; (80042f0 <_vfiprintf_r+0x240>)
 80040ca:	429d      	cmp	r5, r3
 80040cc:	d11b      	bne.n	8004106 <_vfiprintf_r+0x56>
 80040ce:	6875      	ldr	r5, [r6, #4]
 80040d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040d2:	07d9      	lsls	r1, r3, #31
 80040d4:	d405      	bmi.n	80040e2 <_vfiprintf_r+0x32>
 80040d6:	89ab      	ldrh	r3, [r5, #12]
 80040d8:	059a      	lsls	r2, r3, #22
 80040da:	d402      	bmi.n	80040e2 <_vfiprintf_r+0x32>
 80040dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040de:	f7ff fead 	bl	8003e3c <__retarget_lock_acquire_recursive>
 80040e2:	89ab      	ldrh	r3, [r5, #12]
 80040e4:	071b      	lsls	r3, r3, #28
 80040e6:	d501      	bpl.n	80040ec <_vfiprintf_r+0x3c>
 80040e8:	692b      	ldr	r3, [r5, #16]
 80040ea:	b9eb      	cbnz	r3, 8004128 <_vfiprintf_r+0x78>
 80040ec:	4629      	mov	r1, r5
 80040ee:	4630      	mov	r0, r6
 80040f0:	f7ff fc7e 	bl	80039f0 <__swsetup_r>
 80040f4:	b1c0      	cbz	r0, 8004128 <_vfiprintf_r+0x78>
 80040f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040f8:	07dc      	lsls	r4, r3, #31
 80040fa:	d50e      	bpl.n	800411a <_vfiprintf_r+0x6a>
 80040fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004100:	b01d      	add	sp, #116	; 0x74
 8004102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004106:	4b7b      	ldr	r3, [pc, #492]	; (80042f4 <_vfiprintf_r+0x244>)
 8004108:	429d      	cmp	r5, r3
 800410a:	d101      	bne.n	8004110 <_vfiprintf_r+0x60>
 800410c:	68b5      	ldr	r5, [r6, #8]
 800410e:	e7df      	b.n	80040d0 <_vfiprintf_r+0x20>
 8004110:	4b79      	ldr	r3, [pc, #484]	; (80042f8 <_vfiprintf_r+0x248>)
 8004112:	429d      	cmp	r5, r3
 8004114:	bf08      	it	eq
 8004116:	68f5      	ldreq	r5, [r6, #12]
 8004118:	e7da      	b.n	80040d0 <_vfiprintf_r+0x20>
 800411a:	89ab      	ldrh	r3, [r5, #12]
 800411c:	0598      	lsls	r0, r3, #22
 800411e:	d4ed      	bmi.n	80040fc <_vfiprintf_r+0x4c>
 8004120:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004122:	f7ff fe8c 	bl	8003e3e <__retarget_lock_release_recursive>
 8004126:	e7e9      	b.n	80040fc <_vfiprintf_r+0x4c>
 8004128:	2300      	movs	r3, #0
 800412a:	9309      	str	r3, [sp, #36]	; 0x24
 800412c:	2320      	movs	r3, #32
 800412e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004132:	f8cd 800c 	str.w	r8, [sp, #12]
 8004136:	2330      	movs	r3, #48	; 0x30
 8004138:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80042fc <_vfiprintf_r+0x24c>
 800413c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004140:	f04f 0901 	mov.w	r9, #1
 8004144:	4623      	mov	r3, r4
 8004146:	469a      	mov	sl, r3
 8004148:	f813 2b01 	ldrb.w	r2, [r3], #1
 800414c:	b10a      	cbz	r2, 8004152 <_vfiprintf_r+0xa2>
 800414e:	2a25      	cmp	r2, #37	; 0x25
 8004150:	d1f9      	bne.n	8004146 <_vfiprintf_r+0x96>
 8004152:	ebba 0b04 	subs.w	fp, sl, r4
 8004156:	d00b      	beq.n	8004170 <_vfiprintf_r+0xc0>
 8004158:	465b      	mov	r3, fp
 800415a:	4622      	mov	r2, r4
 800415c:	4629      	mov	r1, r5
 800415e:	4630      	mov	r0, r6
 8004160:	f7ff ff93 	bl	800408a <__sfputs_r>
 8004164:	3001      	adds	r0, #1
 8004166:	f000 80aa 	beq.w	80042be <_vfiprintf_r+0x20e>
 800416a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800416c:	445a      	add	r2, fp
 800416e:	9209      	str	r2, [sp, #36]	; 0x24
 8004170:	f89a 3000 	ldrb.w	r3, [sl]
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 80a2 	beq.w	80042be <_vfiprintf_r+0x20e>
 800417a:	2300      	movs	r3, #0
 800417c:	f04f 32ff 	mov.w	r2, #4294967295
 8004180:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004184:	f10a 0a01 	add.w	sl, sl, #1
 8004188:	9304      	str	r3, [sp, #16]
 800418a:	9307      	str	r3, [sp, #28]
 800418c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004190:	931a      	str	r3, [sp, #104]	; 0x68
 8004192:	4654      	mov	r4, sl
 8004194:	2205      	movs	r2, #5
 8004196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800419a:	4858      	ldr	r0, [pc, #352]	; (80042fc <_vfiprintf_r+0x24c>)
 800419c:	f7fc f818 	bl	80001d0 <memchr>
 80041a0:	9a04      	ldr	r2, [sp, #16]
 80041a2:	b9d8      	cbnz	r0, 80041dc <_vfiprintf_r+0x12c>
 80041a4:	06d1      	lsls	r1, r2, #27
 80041a6:	bf44      	itt	mi
 80041a8:	2320      	movmi	r3, #32
 80041aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041ae:	0713      	lsls	r3, r2, #28
 80041b0:	bf44      	itt	mi
 80041b2:	232b      	movmi	r3, #43	; 0x2b
 80041b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041b8:	f89a 3000 	ldrb.w	r3, [sl]
 80041bc:	2b2a      	cmp	r3, #42	; 0x2a
 80041be:	d015      	beq.n	80041ec <_vfiprintf_r+0x13c>
 80041c0:	9a07      	ldr	r2, [sp, #28]
 80041c2:	4654      	mov	r4, sl
 80041c4:	2000      	movs	r0, #0
 80041c6:	f04f 0c0a 	mov.w	ip, #10
 80041ca:	4621      	mov	r1, r4
 80041cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041d0:	3b30      	subs	r3, #48	; 0x30
 80041d2:	2b09      	cmp	r3, #9
 80041d4:	d94e      	bls.n	8004274 <_vfiprintf_r+0x1c4>
 80041d6:	b1b0      	cbz	r0, 8004206 <_vfiprintf_r+0x156>
 80041d8:	9207      	str	r2, [sp, #28]
 80041da:	e014      	b.n	8004206 <_vfiprintf_r+0x156>
 80041dc:	eba0 0308 	sub.w	r3, r0, r8
 80041e0:	fa09 f303 	lsl.w	r3, r9, r3
 80041e4:	4313      	orrs	r3, r2
 80041e6:	9304      	str	r3, [sp, #16]
 80041e8:	46a2      	mov	sl, r4
 80041ea:	e7d2      	b.n	8004192 <_vfiprintf_r+0xe2>
 80041ec:	9b03      	ldr	r3, [sp, #12]
 80041ee:	1d19      	adds	r1, r3, #4
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	9103      	str	r1, [sp, #12]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	bfbb      	ittet	lt
 80041f8:	425b      	neglt	r3, r3
 80041fa:	f042 0202 	orrlt.w	r2, r2, #2
 80041fe:	9307      	strge	r3, [sp, #28]
 8004200:	9307      	strlt	r3, [sp, #28]
 8004202:	bfb8      	it	lt
 8004204:	9204      	strlt	r2, [sp, #16]
 8004206:	7823      	ldrb	r3, [r4, #0]
 8004208:	2b2e      	cmp	r3, #46	; 0x2e
 800420a:	d10c      	bne.n	8004226 <_vfiprintf_r+0x176>
 800420c:	7863      	ldrb	r3, [r4, #1]
 800420e:	2b2a      	cmp	r3, #42	; 0x2a
 8004210:	d135      	bne.n	800427e <_vfiprintf_r+0x1ce>
 8004212:	9b03      	ldr	r3, [sp, #12]
 8004214:	1d1a      	adds	r2, r3, #4
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	9203      	str	r2, [sp, #12]
 800421a:	2b00      	cmp	r3, #0
 800421c:	bfb8      	it	lt
 800421e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004222:	3402      	adds	r4, #2
 8004224:	9305      	str	r3, [sp, #20]
 8004226:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800430c <_vfiprintf_r+0x25c>
 800422a:	7821      	ldrb	r1, [r4, #0]
 800422c:	2203      	movs	r2, #3
 800422e:	4650      	mov	r0, sl
 8004230:	f7fb ffce 	bl	80001d0 <memchr>
 8004234:	b140      	cbz	r0, 8004248 <_vfiprintf_r+0x198>
 8004236:	2340      	movs	r3, #64	; 0x40
 8004238:	eba0 000a 	sub.w	r0, r0, sl
 800423c:	fa03 f000 	lsl.w	r0, r3, r0
 8004240:	9b04      	ldr	r3, [sp, #16]
 8004242:	4303      	orrs	r3, r0
 8004244:	3401      	adds	r4, #1
 8004246:	9304      	str	r3, [sp, #16]
 8004248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800424c:	482c      	ldr	r0, [pc, #176]	; (8004300 <_vfiprintf_r+0x250>)
 800424e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004252:	2206      	movs	r2, #6
 8004254:	f7fb ffbc 	bl	80001d0 <memchr>
 8004258:	2800      	cmp	r0, #0
 800425a:	d03f      	beq.n	80042dc <_vfiprintf_r+0x22c>
 800425c:	4b29      	ldr	r3, [pc, #164]	; (8004304 <_vfiprintf_r+0x254>)
 800425e:	bb1b      	cbnz	r3, 80042a8 <_vfiprintf_r+0x1f8>
 8004260:	9b03      	ldr	r3, [sp, #12]
 8004262:	3307      	adds	r3, #7
 8004264:	f023 0307 	bic.w	r3, r3, #7
 8004268:	3308      	adds	r3, #8
 800426a:	9303      	str	r3, [sp, #12]
 800426c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800426e:	443b      	add	r3, r7
 8004270:	9309      	str	r3, [sp, #36]	; 0x24
 8004272:	e767      	b.n	8004144 <_vfiprintf_r+0x94>
 8004274:	fb0c 3202 	mla	r2, ip, r2, r3
 8004278:	460c      	mov	r4, r1
 800427a:	2001      	movs	r0, #1
 800427c:	e7a5      	b.n	80041ca <_vfiprintf_r+0x11a>
 800427e:	2300      	movs	r3, #0
 8004280:	3401      	adds	r4, #1
 8004282:	9305      	str	r3, [sp, #20]
 8004284:	4619      	mov	r1, r3
 8004286:	f04f 0c0a 	mov.w	ip, #10
 800428a:	4620      	mov	r0, r4
 800428c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004290:	3a30      	subs	r2, #48	; 0x30
 8004292:	2a09      	cmp	r2, #9
 8004294:	d903      	bls.n	800429e <_vfiprintf_r+0x1ee>
 8004296:	2b00      	cmp	r3, #0
 8004298:	d0c5      	beq.n	8004226 <_vfiprintf_r+0x176>
 800429a:	9105      	str	r1, [sp, #20]
 800429c:	e7c3      	b.n	8004226 <_vfiprintf_r+0x176>
 800429e:	fb0c 2101 	mla	r1, ip, r1, r2
 80042a2:	4604      	mov	r4, r0
 80042a4:	2301      	movs	r3, #1
 80042a6:	e7f0      	b.n	800428a <_vfiprintf_r+0x1da>
 80042a8:	ab03      	add	r3, sp, #12
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	462a      	mov	r2, r5
 80042ae:	4b16      	ldr	r3, [pc, #88]	; (8004308 <_vfiprintf_r+0x258>)
 80042b0:	a904      	add	r1, sp, #16
 80042b2:	4630      	mov	r0, r6
 80042b4:	f3af 8000 	nop.w
 80042b8:	4607      	mov	r7, r0
 80042ba:	1c78      	adds	r0, r7, #1
 80042bc:	d1d6      	bne.n	800426c <_vfiprintf_r+0x1bc>
 80042be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80042c0:	07d9      	lsls	r1, r3, #31
 80042c2:	d405      	bmi.n	80042d0 <_vfiprintf_r+0x220>
 80042c4:	89ab      	ldrh	r3, [r5, #12]
 80042c6:	059a      	lsls	r2, r3, #22
 80042c8:	d402      	bmi.n	80042d0 <_vfiprintf_r+0x220>
 80042ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80042cc:	f7ff fdb7 	bl	8003e3e <__retarget_lock_release_recursive>
 80042d0:	89ab      	ldrh	r3, [r5, #12]
 80042d2:	065b      	lsls	r3, r3, #25
 80042d4:	f53f af12 	bmi.w	80040fc <_vfiprintf_r+0x4c>
 80042d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042da:	e711      	b.n	8004100 <_vfiprintf_r+0x50>
 80042dc:	ab03      	add	r3, sp, #12
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	462a      	mov	r2, r5
 80042e2:	4b09      	ldr	r3, [pc, #36]	; (8004308 <_vfiprintf_r+0x258>)
 80042e4:	a904      	add	r1, sp, #16
 80042e6:	4630      	mov	r0, r6
 80042e8:	f000 f880 	bl	80043ec <_printf_i>
 80042ec:	e7e4      	b.n	80042b8 <_vfiprintf_r+0x208>
 80042ee:	bf00      	nop
 80042f0:	080048e0 	.word	0x080048e0
 80042f4:	08004900 	.word	0x08004900
 80042f8:	080048c0 	.word	0x080048c0
 80042fc:	08004920 	.word	0x08004920
 8004300:	0800492a 	.word	0x0800492a
 8004304:	00000000 	.word	0x00000000
 8004308:	0800408b 	.word	0x0800408b
 800430c:	08004926 	.word	0x08004926

08004310 <_printf_common>:
 8004310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004314:	4616      	mov	r6, r2
 8004316:	4699      	mov	r9, r3
 8004318:	688a      	ldr	r2, [r1, #8]
 800431a:	690b      	ldr	r3, [r1, #16]
 800431c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004320:	4293      	cmp	r3, r2
 8004322:	bfb8      	it	lt
 8004324:	4613      	movlt	r3, r2
 8004326:	6033      	str	r3, [r6, #0]
 8004328:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800432c:	4607      	mov	r7, r0
 800432e:	460c      	mov	r4, r1
 8004330:	b10a      	cbz	r2, 8004336 <_printf_common+0x26>
 8004332:	3301      	adds	r3, #1
 8004334:	6033      	str	r3, [r6, #0]
 8004336:	6823      	ldr	r3, [r4, #0]
 8004338:	0699      	lsls	r1, r3, #26
 800433a:	bf42      	ittt	mi
 800433c:	6833      	ldrmi	r3, [r6, #0]
 800433e:	3302      	addmi	r3, #2
 8004340:	6033      	strmi	r3, [r6, #0]
 8004342:	6825      	ldr	r5, [r4, #0]
 8004344:	f015 0506 	ands.w	r5, r5, #6
 8004348:	d106      	bne.n	8004358 <_printf_common+0x48>
 800434a:	f104 0a19 	add.w	sl, r4, #25
 800434e:	68e3      	ldr	r3, [r4, #12]
 8004350:	6832      	ldr	r2, [r6, #0]
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	42ab      	cmp	r3, r5
 8004356:	dc26      	bgt.n	80043a6 <_printf_common+0x96>
 8004358:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800435c:	1e13      	subs	r3, r2, #0
 800435e:	6822      	ldr	r2, [r4, #0]
 8004360:	bf18      	it	ne
 8004362:	2301      	movne	r3, #1
 8004364:	0692      	lsls	r2, r2, #26
 8004366:	d42b      	bmi.n	80043c0 <_printf_common+0xb0>
 8004368:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800436c:	4649      	mov	r1, r9
 800436e:	4638      	mov	r0, r7
 8004370:	47c0      	blx	r8
 8004372:	3001      	adds	r0, #1
 8004374:	d01e      	beq.n	80043b4 <_printf_common+0xa4>
 8004376:	6823      	ldr	r3, [r4, #0]
 8004378:	68e5      	ldr	r5, [r4, #12]
 800437a:	6832      	ldr	r2, [r6, #0]
 800437c:	f003 0306 	and.w	r3, r3, #6
 8004380:	2b04      	cmp	r3, #4
 8004382:	bf08      	it	eq
 8004384:	1aad      	subeq	r5, r5, r2
 8004386:	68a3      	ldr	r3, [r4, #8]
 8004388:	6922      	ldr	r2, [r4, #16]
 800438a:	bf0c      	ite	eq
 800438c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004390:	2500      	movne	r5, #0
 8004392:	4293      	cmp	r3, r2
 8004394:	bfc4      	itt	gt
 8004396:	1a9b      	subgt	r3, r3, r2
 8004398:	18ed      	addgt	r5, r5, r3
 800439a:	2600      	movs	r6, #0
 800439c:	341a      	adds	r4, #26
 800439e:	42b5      	cmp	r5, r6
 80043a0:	d11a      	bne.n	80043d8 <_printf_common+0xc8>
 80043a2:	2000      	movs	r0, #0
 80043a4:	e008      	b.n	80043b8 <_printf_common+0xa8>
 80043a6:	2301      	movs	r3, #1
 80043a8:	4652      	mov	r2, sl
 80043aa:	4649      	mov	r1, r9
 80043ac:	4638      	mov	r0, r7
 80043ae:	47c0      	blx	r8
 80043b0:	3001      	adds	r0, #1
 80043b2:	d103      	bne.n	80043bc <_printf_common+0xac>
 80043b4:	f04f 30ff 	mov.w	r0, #4294967295
 80043b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043bc:	3501      	adds	r5, #1
 80043be:	e7c6      	b.n	800434e <_printf_common+0x3e>
 80043c0:	18e1      	adds	r1, r4, r3
 80043c2:	1c5a      	adds	r2, r3, #1
 80043c4:	2030      	movs	r0, #48	; 0x30
 80043c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80043ca:	4422      	add	r2, r4
 80043cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80043d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80043d4:	3302      	adds	r3, #2
 80043d6:	e7c7      	b.n	8004368 <_printf_common+0x58>
 80043d8:	2301      	movs	r3, #1
 80043da:	4622      	mov	r2, r4
 80043dc:	4649      	mov	r1, r9
 80043de:	4638      	mov	r0, r7
 80043e0:	47c0      	blx	r8
 80043e2:	3001      	adds	r0, #1
 80043e4:	d0e6      	beq.n	80043b4 <_printf_common+0xa4>
 80043e6:	3601      	adds	r6, #1
 80043e8:	e7d9      	b.n	800439e <_printf_common+0x8e>
	...

080043ec <_printf_i>:
 80043ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043f0:	460c      	mov	r4, r1
 80043f2:	4691      	mov	r9, r2
 80043f4:	7e27      	ldrb	r7, [r4, #24]
 80043f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80043f8:	2f78      	cmp	r7, #120	; 0x78
 80043fa:	4680      	mov	r8, r0
 80043fc:	469a      	mov	sl, r3
 80043fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004402:	d807      	bhi.n	8004414 <_printf_i+0x28>
 8004404:	2f62      	cmp	r7, #98	; 0x62
 8004406:	d80a      	bhi.n	800441e <_printf_i+0x32>
 8004408:	2f00      	cmp	r7, #0
 800440a:	f000 80d8 	beq.w	80045be <_printf_i+0x1d2>
 800440e:	2f58      	cmp	r7, #88	; 0x58
 8004410:	f000 80a3 	beq.w	800455a <_printf_i+0x16e>
 8004414:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004418:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800441c:	e03a      	b.n	8004494 <_printf_i+0xa8>
 800441e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004422:	2b15      	cmp	r3, #21
 8004424:	d8f6      	bhi.n	8004414 <_printf_i+0x28>
 8004426:	a001      	add	r0, pc, #4	; (adr r0, 800442c <_printf_i+0x40>)
 8004428:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800442c:	08004485 	.word	0x08004485
 8004430:	08004499 	.word	0x08004499
 8004434:	08004415 	.word	0x08004415
 8004438:	08004415 	.word	0x08004415
 800443c:	08004415 	.word	0x08004415
 8004440:	08004415 	.word	0x08004415
 8004444:	08004499 	.word	0x08004499
 8004448:	08004415 	.word	0x08004415
 800444c:	08004415 	.word	0x08004415
 8004450:	08004415 	.word	0x08004415
 8004454:	08004415 	.word	0x08004415
 8004458:	080045a5 	.word	0x080045a5
 800445c:	080044c9 	.word	0x080044c9
 8004460:	08004587 	.word	0x08004587
 8004464:	08004415 	.word	0x08004415
 8004468:	08004415 	.word	0x08004415
 800446c:	080045c7 	.word	0x080045c7
 8004470:	08004415 	.word	0x08004415
 8004474:	080044c9 	.word	0x080044c9
 8004478:	08004415 	.word	0x08004415
 800447c:	08004415 	.word	0x08004415
 8004480:	0800458f 	.word	0x0800458f
 8004484:	680b      	ldr	r3, [r1, #0]
 8004486:	1d1a      	adds	r2, r3, #4
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	600a      	str	r2, [r1, #0]
 800448c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004490:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004494:	2301      	movs	r3, #1
 8004496:	e0a3      	b.n	80045e0 <_printf_i+0x1f4>
 8004498:	6825      	ldr	r5, [r4, #0]
 800449a:	6808      	ldr	r0, [r1, #0]
 800449c:	062e      	lsls	r6, r5, #24
 800449e:	f100 0304 	add.w	r3, r0, #4
 80044a2:	d50a      	bpl.n	80044ba <_printf_i+0xce>
 80044a4:	6805      	ldr	r5, [r0, #0]
 80044a6:	600b      	str	r3, [r1, #0]
 80044a8:	2d00      	cmp	r5, #0
 80044aa:	da03      	bge.n	80044b4 <_printf_i+0xc8>
 80044ac:	232d      	movs	r3, #45	; 0x2d
 80044ae:	426d      	negs	r5, r5
 80044b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044b4:	485e      	ldr	r0, [pc, #376]	; (8004630 <_printf_i+0x244>)
 80044b6:	230a      	movs	r3, #10
 80044b8:	e019      	b.n	80044ee <_printf_i+0x102>
 80044ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80044be:	6805      	ldr	r5, [r0, #0]
 80044c0:	600b      	str	r3, [r1, #0]
 80044c2:	bf18      	it	ne
 80044c4:	b22d      	sxthne	r5, r5
 80044c6:	e7ef      	b.n	80044a8 <_printf_i+0xbc>
 80044c8:	680b      	ldr	r3, [r1, #0]
 80044ca:	6825      	ldr	r5, [r4, #0]
 80044cc:	1d18      	adds	r0, r3, #4
 80044ce:	6008      	str	r0, [r1, #0]
 80044d0:	0628      	lsls	r0, r5, #24
 80044d2:	d501      	bpl.n	80044d8 <_printf_i+0xec>
 80044d4:	681d      	ldr	r5, [r3, #0]
 80044d6:	e002      	b.n	80044de <_printf_i+0xf2>
 80044d8:	0669      	lsls	r1, r5, #25
 80044da:	d5fb      	bpl.n	80044d4 <_printf_i+0xe8>
 80044dc:	881d      	ldrh	r5, [r3, #0]
 80044de:	4854      	ldr	r0, [pc, #336]	; (8004630 <_printf_i+0x244>)
 80044e0:	2f6f      	cmp	r7, #111	; 0x6f
 80044e2:	bf0c      	ite	eq
 80044e4:	2308      	moveq	r3, #8
 80044e6:	230a      	movne	r3, #10
 80044e8:	2100      	movs	r1, #0
 80044ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044ee:	6866      	ldr	r6, [r4, #4]
 80044f0:	60a6      	str	r6, [r4, #8]
 80044f2:	2e00      	cmp	r6, #0
 80044f4:	bfa2      	ittt	ge
 80044f6:	6821      	ldrge	r1, [r4, #0]
 80044f8:	f021 0104 	bicge.w	r1, r1, #4
 80044fc:	6021      	strge	r1, [r4, #0]
 80044fe:	b90d      	cbnz	r5, 8004504 <_printf_i+0x118>
 8004500:	2e00      	cmp	r6, #0
 8004502:	d04d      	beq.n	80045a0 <_printf_i+0x1b4>
 8004504:	4616      	mov	r6, r2
 8004506:	fbb5 f1f3 	udiv	r1, r5, r3
 800450a:	fb03 5711 	mls	r7, r3, r1, r5
 800450e:	5dc7      	ldrb	r7, [r0, r7]
 8004510:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004514:	462f      	mov	r7, r5
 8004516:	42bb      	cmp	r3, r7
 8004518:	460d      	mov	r5, r1
 800451a:	d9f4      	bls.n	8004506 <_printf_i+0x11a>
 800451c:	2b08      	cmp	r3, #8
 800451e:	d10b      	bne.n	8004538 <_printf_i+0x14c>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	07df      	lsls	r7, r3, #31
 8004524:	d508      	bpl.n	8004538 <_printf_i+0x14c>
 8004526:	6923      	ldr	r3, [r4, #16]
 8004528:	6861      	ldr	r1, [r4, #4]
 800452a:	4299      	cmp	r1, r3
 800452c:	bfde      	ittt	le
 800452e:	2330      	movle	r3, #48	; 0x30
 8004530:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004534:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004538:	1b92      	subs	r2, r2, r6
 800453a:	6122      	str	r2, [r4, #16]
 800453c:	f8cd a000 	str.w	sl, [sp]
 8004540:	464b      	mov	r3, r9
 8004542:	aa03      	add	r2, sp, #12
 8004544:	4621      	mov	r1, r4
 8004546:	4640      	mov	r0, r8
 8004548:	f7ff fee2 	bl	8004310 <_printf_common>
 800454c:	3001      	adds	r0, #1
 800454e:	d14c      	bne.n	80045ea <_printf_i+0x1fe>
 8004550:	f04f 30ff 	mov.w	r0, #4294967295
 8004554:	b004      	add	sp, #16
 8004556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800455a:	4835      	ldr	r0, [pc, #212]	; (8004630 <_printf_i+0x244>)
 800455c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	680e      	ldr	r6, [r1, #0]
 8004564:	061f      	lsls	r7, r3, #24
 8004566:	f856 5b04 	ldr.w	r5, [r6], #4
 800456a:	600e      	str	r6, [r1, #0]
 800456c:	d514      	bpl.n	8004598 <_printf_i+0x1ac>
 800456e:	07d9      	lsls	r1, r3, #31
 8004570:	bf44      	itt	mi
 8004572:	f043 0320 	orrmi.w	r3, r3, #32
 8004576:	6023      	strmi	r3, [r4, #0]
 8004578:	b91d      	cbnz	r5, 8004582 <_printf_i+0x196>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	f023 0320 	bic.w	r3, r3, #32
 8004580:	6023      	str	r3, [r4, #0]
 8004582:	2310      	movs	r3, #16
 8004584:	e7b0      	b.n	80044e8 <_printf_i+0xfc>
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	f043 0320 	orr.w	r3, r3, #32
 800458c:	6023      	str	r3, [r4, #0]
 800458e:	2378      	movs	r3, #120	; 0x78
 8004590:	4828      	ldr	r0, [pc, #160]	; (8004634 <_printf_i+0x248>)
 8004592:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004596:	e7e3      	b.n	8004560 <_printf_i+0x174>
 8004598:	065e      	lsls	r6, r3, #25
 800459a:	bf48      	it	mi
 800459c:	b2ad      	uxthmi	r5, r5
 800459e:	e7e6      	b.n	800456e <_printf_i+0x182>
 80045a0:	4616      	mov	r6, r2
 80045a2:	e7bb      	b.n	800451c <_printf_i+0x130>
 80045a4:	680b      	ldr	r3, [r1, #0]
 80045a6:	6826      	ldr	r6, [r4, #0]
 80045a8:	6960      	ldr	r0, [r4, #20]
 80045aa:	1d1d      	adds	r5, r3, #4
 80045ac:	600d      	str	r5, [r1, #0]
 80045ae:	0635      	lsls	r5, r6, #24
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	d501      	bpl.n	80045b8 <_printf_i+0x1cc>
 80045b4:	6018      	str	r0, [r3, #0]
 80045b6:	e002      	b.n	80045be <_printf_i+0x1d2>
 80045b8:	0671      	lsls	r1, r6, #25
 80045ba:	d5fb      	bpl.n	80045b4 <_printf_i+0x1c8>
 80045bc:	8018      	strh	r0, [r3, #0]
 80045be:	2300      	movs	r3, #0
 80045c0:	6123      	str	r3, [r4, #16]
 80045c2:	4616      	mov	r6, r2
 80045c4:	e7ba      	b.n	800453c <_printf_i+0x150>
 80045c6:	680b      	ldr	r3, [r1, #0]
 80045c8:	1d1a      	adds	r2, r3, #4
 80045ca:	600a      	str	r2, [r1, #0]
 80045cc:	681e      	ldr	r6, [r3, #0]
 80045ce:	6862      	ldr	r2, [r4, #4]
 80045d0:	2100      	movs	r1, #0
 80045d2:	4630      	mov	r0, r6
 80045d4:	f7fb fdfc 	bl	80001d0 <memchr>
 80045d8:	b108      	cbz	r0, 80045de <_printf_i+0x1f2>
 80045da:	1b80      	subs	r0, r0, r6
 80045dc:	6060      	str	r0, [r4, #4]
 80045de:	6863      	ldr	r3, [r4, #4]
 80045e0:	6123      	str	r3, [r4, #16]
 80045e2:	2300      	movs	r3, #0
 80045e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045e8:	e7a8      	b.n	800453c <_printf_i+0x150>
 80045ea:	6923      	ldr	r3, [r4, #16]
 80045ec:	4632      	mov	r2, r6
 80045ee:	4649      	mov	r1, r9
 80045f0:	4640      	mov	r0, r8
 80045f2:	47d0      	blx	sl
 80045f4:	3001      	adds	r0, #1
 80045f6:	d0ab      	beq.n	8004550 <_printf_i+0x164>
 80045f8:	6823      	ldr	r3, [r4, #0]
 80045fa:	079b      	lsls	r3, r3, #30
 80045fc:	d413      	bmi.n	8004626 <_printf_i+0x23a>
 80045fe:	68e0      	ldr	r0, [r4, #12]
 8004600:	9b03      	ldr	r3, [sp, #12]
 8004602:	4298      	cmp	r0, r3
 8004604:	bfb8      	it	lt
 8004606:	4618      	movlt	r0, r3
 8004608:	e7a4      	b.n	8004554 <_printf_i+0x168>
 800460a:	2301      	movs	r3, #1
 800460c:	4632      	mov	r2, r6
 800460e:	4649      	mov	r1, r9
 8004610:	4640      	mov	r0, r8
 8004612:	47d0      	blx	sl
 8004614:	3001      	adds	r0, #1
 8004616:	d09b      	beq.n	8004550 <_printf_i+0x164>
 8004618:	3501      	adds	r5, #1
 800461a:	68e3      	ldr	r3, [r4, #12]
 800461c:	9903      	ldr	r1, [sp, #12]
 800461e:	1a5b      	subs	r3, r3, r1
 8004620:	42ab      	cmp	r3, r5
 8004622:	dcf2      	bgt.n	800460a <_printf_i+0x21e>
 8004624:	e7eb      	b.n	80045fe <_printf_i+0x212>
 8004626:	2500      	movs	r5, #0
 8004628:	f104 0619 	add.w	r6, r4, #25
 800462c:	e7f5      	b.n	800461a <_printf_i+0x22e>
 800462e:	bf00      	nop
 8004630:	08004931 	.word	0x08004931
 8004634:	08004942 	.word	0x08004942

08004638 <_sbrk_r>:
 8004638:	b538      	push	{r3, r4, r5, lr}
 800463a:	4d06      	ldr	r5, [pc, #24]	; (8004654 <_sbrk_r+0x1c>)
 800463c:	2300      	movs	r3, #0
 800463e:	4604      	mov	r4, r0
 8004640:	4608      	mov	r0, r1
 8004642:	602b      	str	r3, [r5, #0]
 8004644:	f7fc fa24 	bl	8000a90 <_sbrk>
 8004648:	1c43      	adds	r3, r0, #1
 800464a:	d102      	bne.n	8004652 <_sbrk_r+0x1a>
 800464c:	682b      	ldr	r3, [r5, #0]
 800464e:	b103      	cbz	r3, 8004652 <_sbrk_r+0x1a>
 8004650:	6023      	str	r3, [r4, #0]
 8004652:	bd38      	pop	{r3, r4, r5, pc}
 8004654:	200040a8 	.word	0x200040a8

08004658 <__sread>:
 8004658:	b510      	push	{r4, lr}
 800465a:	460c      	mov	r4, r1
 800465c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004660:	f000 f8a0 	bl	80047a4 <_read_r>
 8004664:	2800      	cmp	r0, #0
 8004666:	bfab      	itete	ge
 8004668:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800466a:	89a3      	ldrhlt	r3, [r4, #12]
 800466c:	181b      	addge	r3, r3, r0
 800466e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004672:	bfac      	ite	ge
 8004674:	6563      	strge	r3, [r4, #84]	; 0x54
 8004676:	81a3      	strhlt	r3, [r4, #12]
 8004678:	bd10      	pop	{r4, pc}

0800467a <__swrite>:
 800467a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800467e:	461f      	mov	r7, r3
 8004680:	898b      	ldrh	r3, [r1, #12]
 8004682:	05db      	lsls	r3, r3, #23
 8004684:	4605      	mov	r5, r0
 8004686:	460c      	mov	r4, r1
 8004688:	4616      	mov	r6, r2
 800468a:	d505      	bpl.n	8004698 <__swrite+0x1e>
 800468c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004690:	2302      	movs	r3, #2
 8004692:	2200      	movs	r2, #0
 8004694:	f000 f868 	bl	8004768 <_lseek_r>
 8004698:	89a3      	ldrh	r3, [r4, #12]
 800469a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800469e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046a2:	81a3      	strh	r3, [r4, #12]
 80046a4:	4632      	mov	r2, r6
 80046a6:	463b      	mov	r3, r7
 80046a8:	4628      	mov	r0, r5
 80046aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046ae:	f000 b817 	b.w	80046e0 <_write_r>

080046b2 <__sseek>:
 80046b2:	b510      	push	{r4, lr}
 80046b4:	460c      	mov	r4, r1
 80046b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ba:	f000 f855 	bl	8004768 <_lseek_r>
 80046be:	1c43      	adds	r3, r0, #1
 80046c0:	89a3      	ldrh	r3, [r4, #12]
 80046c2:	bf15      	itete	ne
 80046c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80046c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80046ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80046ce:	81a3      	strheq	r3, [r4, #12]
 80046d0:	bf18      	it	ne
 80046d2:	81a3      	strhne	r3, [r4, #12]
 80046d4:	bd10      	pop	{r4, pc}

080046d6 <__sclose>:
 80046d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046da:	f000 b813 	b.w	8004704 <_close_r>
	...

080046e0 <_write_r>:
 80046e0:	b538      	push	{r3, r4, r5, lr}
 80046e2:	4d07      	ldr	r5, [pc, #28]	; (8004700 <_write_r+0x20>)
 80046e4:	4604      	mov	r4, r0
 80046e6:	4608      	mov	r0, r1
 80046e8:	4611      	mov	r1, r2
 80046ea:	2200      	movs	r2, #0
 80046ec:	602a      	str	r2, [r5, #0]
 80046ee:	461a      	mov	r2, r3
 80046f0:	f7fb ff7b 	bl	80005ea <_write>
 80046f4:	1c43      	adds	r3, r0, #1
 80046f6:	d102      	bne.n	80046fe <_write_r+0x1e>
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	b103      	cbz	r3, 80046fe <_write_r+0x1e>
 80046fc:	6023      	str	r3, [r4, #0]
 80046fe:	bd38      	pop	{r3, r4, r5, pc}
 8004700:	200040a8 	.word	0x200040a8

08004704 <_close_r>:
 8004704:	b538      	push	{r3, r4, r5, lr}
 8004706:	4d06      	ldr	r5, [pc, #24]	; (8004720 <_close_r+0x1c>)
 8004708:	2300      	movs	r3, #0
 800470a:	4604      	mov	r4, r0
 800470c:	4608      	mov	r0, r1
 800470e:	602b      	str	r3, [r5, #0]
 8004710:	f7fc f989 	bl	8000a26 <_close>
 8004714:	1c43      	adds	r3, r0, #1
 8004716:	d102      	bne.n	800471e <_close_r+0x1a>
 8004718:	682b      	ldr	r3, [r5, #0]
 800471a:	b103      	cbz	r3, 800471e <_close_r+0x1a>
 800471c:	6023      	str	r3, [r4, #0]
 800471e:	bd38      	pop	{r3, r4, r5, pc}
 8004720:	200040a8 	.word	0x200040a8

08004724 <_fstat_r>:
 8004724:	b538      	push	{r3, r4, r5, lr}
 8004726:	4d07      	ldr	r5, [pc, #28]	; (8004744 <_fstat_r+0x20>)
 8004728:	2300      	movs	r3, #0
 800472a:	4604      	mov	r4, r0
 800472c:	4608      	mov	r0, r1
 800472e:	4611      	mov	r1, r2
 8004730:	602b      	str	r3, [r5, #0]
 8004732:	f7fc f984 	bl	8000a3e <_fstat>
 8004736:	1c43      	adds	r3, r0, #1
 8004738:	d102      	bne.n	8004740 <_fstat_r+0x1c>
 800473a:	682b      	ldr	r3, [r5, #0]
 800473c:	b103      	cbz	r3, 8004740 <_fstat_r+0x1c>
 800473e:	6023      	str	r3, [r4, #0]
 8004740:	bd38      	pop	{r3, r4, r5, pc}
 8004742:	bf00      	nop
 8004744:	200040a8 	.word	0x200040a8

08004748 <_isatty_r>:
 8004748:	b538      	push	{r3, r4, r5, lr}
 800474a:	4d06      	ldr	r5, [pc, #24]	; (8004764 <_isatty_r+0x1c>)
 800474c:	2300      	movs	r3, #0
 800474e:	4604      	mov	r4, r0
 8004750:	4608      	mov	r0, r1
 8004752:	602b      	str	r3, [r5, #0]
 8004754:	f7fc f983 	bl	8000a5e <_isatty>
 8004758:	1c43      	adds	r3, r0, #1
 800475a:	d102      	bne.n	8004762 <_isatty_r+0x1a>
 800475c:	682b      	ldr	r3, [r5, #0]
 800475e:	b103      	cbz	r3, 8004762 <_isatty_r+0x1a>
 8004760:	6023      	str	r3, [r4, #0]
 8004762:	bd38      	pop	{r3, r4, r5, pc}
 8004764:	200040a8 	.word	0x200040a8

08004768 <_lseek_r>:
 8004768:	b538      	push	{r3, r4, r5, lr}
 800476a:	4d07      	ldr	r5, [pc, #28]	; (8004788 <_lseek_r+0x20>)
 800476c:	4604      	mov	r4, r0
 800476e:	4608      	mov	r0, r1
 8004770:	4611      	mov	r1, r2
 8004772:	2200      	movs	r2, #0
 8004774:	602a      	str	r2, [r5, #0]
 8004776:	461a      	mov	r2, r3
 8004778:	f7fc f97c 	bl	8000a74 <_lseek>
 800477c:	1c43      	adds	r3, r0, #1
 800477e:	d102      	bne.n	8004786 <_lseek_r+0x1e>
 8004780:	682b      	ldr	r3, [r5, #0]
 8004782:	b103      	cbz	r3, 8004786 <_lseek_r+0x1e>
 8004784:	6023      	str	r3, [r4, #0]
 8004786:	bd38      	pop	{r3, r4, r5, pc}
 8004788:	200040a8 	.word	0x200040a8

0800478c <__malloc_lock>:
 800478c:	4801      	ldr	r0, [pc, #4]	; (8004794 <__malloc_lock+0x8>)
 800478e:	f7ff bb55 	b.w	8003e3c <__retarget_lock_acquire_recursive>
 8004792:	bf00      	nop
 8004794:	200040a0 	.word	0x200040a0

08004798 <__malloc_unlock>:
 8004798:	4801      	ldr	r0, [pc, #4]	; (80047a0 <__malloc_unlock+0x8>)
 800479a:	f7ff bb50 	b.w	8003e3e <__retarget_lock_release_recursive>
 800479e:	bf00      	nop
 80047a0:	200040a0 	.word	0x200040a0

080047a4 <_read_r>:
 80047a4:	b538      	push	{r3, r4, r5, lr}
 80047a6:	4d07      	ldr	r5, [pc, #28]	; (80047c4 <_read_r+0x20>)
 80047a8:	4604      	mov	r4, r0
 80047aa:	4608      	mov	r0, r1
 80047ac:	4611      	mov	r1, r2
 80047ae:	2200      	movs	r2, #0
 80047b0:	602a      	str	r2, [r5, #0]
 80047b2:	461a      	mov	r2, r3
 80047b4:	f7fc f91a 	bl	80009ec <_read>
 80047b8:	1c43      	adds	r3, r0, #1
 80047ba:	d102      	bne.n	80047c2 <_read_r+0x1e>
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	b103      	cbz	r3, 80047c2 <_read_r+0x1e>
 80047c0:	6023      	str	r3, [r4, #0]
 80047c2:	bd38      	pop	{r3, r4, r5, pc}
 80047c4:	200040a8 	.word	0x200040a8

080047c8 <_init>:
 80047c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ca:	bf00      	nop
 80047cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ce:	bc08      	pop	{r3}
 80047d0:	469e      	mov	lr, r3
 80047d2:	4770      	bx	lr

080047d4 <_fini>:
 80047d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047d6:	bf00      	nop
 80047d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047da:	bc08      	pop	{r3}
 80047dc:	469e      	mov	lr, r3
 80047de:	4770      	bx	lr
