
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000752                       # Number of seconds simulated
sim_ticks                                   751782500                       # Number of ticks simulated
final_tick                                  751782500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30155                       # Simulator instruction rate (inst/s)
host_op_rate                                    30155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22670122                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674332                       # Number of bytes of host memory used
host_seconds                                    33.16                       # Real time elapsed on the host
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1000003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           52672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1262720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1315392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        52672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1124992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1124992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            19730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           70062817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1679634735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1749697552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      70062817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70062817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1496432811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1496432811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1496432811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          70062817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1679634735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3246130364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17578                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20555                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1314496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1123264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1315520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1124992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1139                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     751778500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20555                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    839.988966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   694.519678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.204044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          172      5.93%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          175      6.03%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          100      3.45%     15.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      3.34%     18.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      2.38%     21.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           68      2.34%     23.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           99      3.41%     26.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      1.97%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2063     71.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2900                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.920737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.839297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.282445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1079     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.567718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              988     91.06%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.46%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               90      8.29%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1085                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    572931250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               958037500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  102695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27894.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46644.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1748.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1494.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1749.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1496.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19714.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        1348250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        24960000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       721550000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   3246045232                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                1985                       # Transaction distribution
system.membus.trans_dist::ReadResp               1985                       # Transaction distribution
system.membus.trans_dist::Writeback             17578                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18570                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18567                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        57039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58685                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        52672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             2440320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                2440320                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           181485000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7751749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          182566000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             24.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  154213                       # Number of BP lookups
system.cpu.branchPred.condPredicted            152454                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             84691                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               149986                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   84139                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.097902                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     362                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        70126                       # DTB read hits
system.cpu.dtb.read_misses                         25                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    70151                       # DTB read accesses
system.cpu.dtb.write_hits                      212539                       # DTB write hits
system.cpu.dtb.write_misses                       137                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  212676                       # DTB write accesses
system.cpu.dtb.data_hits                       282665                       # DTB hits
system.cpu.dtb.data_misses                        162                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   282827                       # DTB accesses
system.cpu.itb.fetch_hits                        5328                       # ITB hits
system.cpu.itb.fetch_misses                        43                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    5371                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                          1503732                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken        84864                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken        69349                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads      1072376                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites       652036                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses      1724412                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads          325                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites          263                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses          588                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards         500804                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                     266566                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect        83436                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect          964                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted          84400                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted              2428                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     97.203667                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions           685472                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies                44                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                        956155                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                           21712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          805658                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                           698074                       # Number of cycles cpu stages are processed.
system.cpu.activity                         46.422767                       # Percentage of cycles cpu is active
system.cpu.comLoads                             70044                       # Number of Load instructions committed
system.cpu.comStores                           196162                       # Number of Store instructions committed
system.cpu.comBranches                          86820                       # Number of Branches instructions committed
system.cpu.comNops                              49176                       # Number of Nop instructions committed
system.cpu.comNonSpec                              46                       # Number of Non-Speculative instructions committed
system.cpu.comInts                             597407                       # Number of Integer instructions committed
system.cpu.comFloats                              175                       # Number of Floating Point instructions committed
system.cpu.committedInsts                     1000003                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                       1000003                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total               1000003                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.503727                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.503727                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.665014                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.665014                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                   976753                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                    526979                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               35.044742                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                  1064454                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                    439278                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               29.212519                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                  1063520                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                    440212                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               29.274631                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                  1287352                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                    216380                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               14.389532                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                  1062851                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                    440881                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               29.319121                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               364                       # number of replacements
system.cpu.icache.tags.tagsinuse           448.337682                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.278250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   448.337682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.875660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11479                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         4344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4344                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4344                       # number of overall hits
system.cpu.icache.overall_hits::total            4344                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           984                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          984                       # number of overall misses
system.cpu.icache.overall_misses::total           984                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     49530749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49530749                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     49530749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49530749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     49530749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49530749                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5328                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.184685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.184685                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.184685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.184685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.184685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.184685                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50336.127033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50336.127033                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50336.127033                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50336.127033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50336.127033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50336.127033                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          161                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39380251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39380251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39380251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39380251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39380251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39380251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.154467                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.154467                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.154467                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.154467                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.154467                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.154467                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47849.636695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47849.636695                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47849.636695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47849.636695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47849.636695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47849.636695                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             18705                       # number of replacements
system.cpu.dcache.tags.tagsinuse           962.027368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.933347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          62207750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   962.027368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.939480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          573                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            552137                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           552137                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        68777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68777                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        48110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48110                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           86                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        116887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       116887                       # number of overall hits
system.cpu.dcache.overall_hits::total          116887                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1179                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       147964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       147964                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       149143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         149143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       149143                       # number of overall misses
system.cpu.dcache.overall_misses::total        149143                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     60517750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60517750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10372975250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10372975250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       362000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       362000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10433493000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10433493000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10433493000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10433493000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        69956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       196074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       196074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       266030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       266030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266030                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016853                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.754633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.754633                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.560625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.560625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.560625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.560625                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51329.728584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51329.728584                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70104.723108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70104.723108                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       181000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       181000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69956.303682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69956.303682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69956.303682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69956.303682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       589652                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        14112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              80                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.985109                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   176.400000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        17578                       # number of writebacks
system.cpu.dcache.writebacks::total             17578                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       129394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       129394                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       129413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       129413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       129413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       129413                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        18570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18570                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        19730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19730                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55069000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55069000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1431854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1431854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       355500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       355500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1486923000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1486923000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1486923000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1486923000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.094709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.022727                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022727                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.074165                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074165                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.074165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074165                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47473.275862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47473.275862                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77105.761982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77105.761982                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       177750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       177750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75363.558033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75363.558033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75363.558033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75363.558033                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
