[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Chisel/DataMem.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataMem|DataMem>io_data_out",
    "sources":[
      "~DataMem|DataMem>io_data_in"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataMem|DataMem>io_load_en_out",
    "sources":[
      "~DataMem|DataMem>io_load_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataMem|DataMem>io_store_en_out",
    "sources":[
      "~DataMem|DataMem>io_store_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataMem|DataMem>io_address_out",
    "sources":[
      "~DataMem|DataMem>io_address"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Chisel"
  }
]