verilog work "../OR/OR.v"
