/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[178] ? celloutsig_1_0z[4] : in_data[187]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[3] ? celloutsig_0_0z[14] : in_data[90]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[8] | celloutsig_1_1z) & celloutsig_1_3z[0]);
  assign celloutsig_1_7z = ~((in_data[183] | celloutsig_1_1z) & celloutsig_1_4z);
  assign celloutsig_1_2z = ~((in_data[103] | celloutsig_1_0z[0]) & (celloutsig_1_1z | celloutsig_1_0z[7]));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_11z = ! { celloutsig_1_8z[12:8], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[127] & ~(celloutsig_1_1z);
  assign celloutsig_1_5z = in_data[148:144] % { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[155:149], celloutsig_1_2z } >> { celloutsig_1_0z[7:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = in_data[186:172] << { celloutsig_1_5z[4:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[140:132] << in_data[172:164];
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_1z) | celloutsig_1_4z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 18'h00000;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[89:72];
  assign celloutsig_1_18z = ~((in_data[134] & celloutsig_1_0z[8]) | (celloutsig_1_0z[4] & celloutsig_1_11z));
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
