<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5040" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5040{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5040{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5040{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5040{left:69px;bottom:1089px;letter-spacing:0.1px;}
#t5_5040{left:87px;bottom:1076px;letter-spacing:0.09px;}
#t6_5040{left:187px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7_5040{left:69px;bottom:1062px;letter-spacing:0.1px;}
#t8_5040{left:221px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t9_5040{left:124px;bottom:1048px;letter-spacing:0.1px;}
#ta_5040{left:69px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#tb_5040{left:176px;bottom:1034px;letter-spacing:0.09px;word-spacing:-0.02px;}
#tc_5040{left:87px;bottom:1021px;letter-spacing:0.09px;}
#td_5040{left:158px;bottom:1021px;letter-spacing:0.09px;}
#te_5040{left:87px;bottom:1007px;letter-spacing:0.09px;}
#tf_5040{left:326px;bottom:1007px;letter-spacing:0.1px;}
#tg_5040{left:87px;bottom:993px;letter-spacing:0.1px;}
#th_5040{left:189px;bottom:993px;letter-spacing:0.1px;word-spacing:-0.09px;}
#ti_5040{left:69px;bottom:979px;letter-spacing:0.1px;}
#tj_5040{left:241px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tk_5040{left:69px;bottom:966px;letter-spacing:0.09px;}
#tl_5040{left:87px;bottom:952px;letter-spacing:0.1px;}
#tm_5040{left:186px;bottom:952px;letter-spacing:0.1px;word-spacing:0.01px;}
#tn_5040{left:69px;bottom:938px;letter-spacing:0.1px;}
#to_5040{left:167px;bottom:938px;letter-spacing:0.1px;}
#tp_5040{left:69px;bottom:924px;letter-spacing:0.1px;}
#tq_5040{left:185px;bottom:924px;letter-spacing:0.1px;}
#tr_5040{left:69px;bottom:911px;letter-spacing:0.1px;}
#ts_5040{left:167px;bottom:911px;letter-spacing:0.1px;}
#tt_5040{left:69px;bottom:897px;letter-spacing:0.1px;}
#tu_5040{left:183px;bottom:897px;letter-spacing:0.1px;}
#tv_5040{left:69px;bottom:883px;letter-spacing:0.1px;}
#tw_5040{left:185px;bottom:883px;letter-spacing:0.1px;}
#tx_5040{left:69px;bottom:869px;letter-spacing:0.1px;}
#ty_5040{left:87px;bottom:856px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tz_5040{left:138px;bottom:856px;letter-spacing:0.1px;}
#t10_5040{left:69px;bottom:842px;letter-spacing:0.1px;}
#t11_5040{left:184px;bottom:842px;letter-spacing:0.09px;word-spacing:0.06px;}
#t12_5040{left:69px;bottom:828px;letter-spacing:0.1px;}
#t13_5040{left:257px;bottom:828px;letter-spacing:0.1px;}
#t14_5040{left:69px;bottom:814px;letter-spacing:0.09px;}
#t15_5040{left:87px;bottom:801px;letter-spacing:0.09px;}
#t16_5040{left:194px;bottom:801px;letter-spacing:0.1px;word-spacing:0.01px;}
#t17_5040{left:87px;bottom:787px;letter-spacing:0.09px;}
#t18_5040{left:205px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_5040{left:69px;bottom:773px;letter-spacing:0.08px;}
#t1a_5040{left:87px;bottom:759px;letter-spacing:0.09px;}
#t1b_5040{left:158px;bottom:759px;letter-spacing:0.09px;}
#t1c_5040{left:87px;bottom:746px;letter-spacing:0.1px;}
#t1d_5040{left:137px;bottom:746px;letter-spacing:0.1px;}
#t1e_5040{left:69px;bottom:732px;letter-spacing:0.09px;}
#t1f_5040{left:87px;bottom:718px;letter-spacing:0.1px;}
#t1g_5040{left:165px;bottom:718px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t1h_5040{left:87px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1i_5040{left:167px;bottom:704px;letter-spacing:0.1px;}
#t1j_5040{left:69px;bottom:691px;letter-spacing:0.09px;}
#t1k_5040{left:87px;bottom:677px;letter-spacing:0.09px;}
#t1l_5040{left:158px;bottom:677px;letter-spacing:0.09px;}
#t1m_5040{left:87px;bottom:663px;letter-spacing:0.1px;}
#t1n_5040{left:137px;bottom:663px;letter-spacing:0.1px;}
#t1o_5040{left:69px;bottom:649px;letter-spacing:0.09px;}
#t1p_5040{left:222px;bottom:649px;letter-spacing:0.1px;}
#t1q_5040{left:69px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1r_5040{left:87px;bottom:622px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1s_5040{left:161px;bottom:622px;letter-spacing:0.1px;}
#t1t_5040{left:69px;bottom:608px;letter-spacing:0.09px;}
#t1u_5040{left:115px;bottom:608px;letter-spacing:0.1px;}
#t1v_5040{left:69px;bottom:594px;letter-spacing:0.1px;}
#t1w_5040{left:216px;bottom:594px;letter-spacing:0.1px;}
#t1x_5040{left:69px;bottom:581px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t1y_5040{left:294px;bottom:581px;letter-spacing:0.1px;}
#t1z_5040{left:69px;bottom:567px;letter-spacing:0.09px;}
#t20_5040{left:142px;bottom:567px;letter-spacing:0.1px;}
#t21_5040{left:69px;bottom:553px;letter-spacing:0.09px;}
#t22_5040{left:87px;bottom:539px;letter-spacing:0.09px;}
#t23_5040{left:237px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t24_5040{left:87px;bottom:526px;letter-spacing:0.08px;word-spacing:0.01px;}
#t25_5040{left:162px;bottom:526px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t26_5040{left:87px;bottom:512px;letter-spacing:0.1px;}
#t27_5040{left:317px;bottom:512px;letter-spacing:0.1px;}
#t28_5040{left:87px;bottom:498px;letter-spacing:0.1px;}
#t29_5040{left:268px;bottom:498px;letter-spacing:0.1px;}
#t2a_5040{left:87px;bottom:484px;letter-spacing:0.09px;}
#t2b_5040{left:402px;bottom:484px;}
#t2c_5040{left:106px;bottom:471px;letter-spacing:0.1px;}
#t2d_5040{left:87px;bottom:457px;letter-spacing:0.12px;word-spacing:-0.12px;}
#t2e_5040{left:117px;bottom:457px;letter-spacing:0.1px;}
#t2f_5040{left:87px;bottom:443px;letter-spacing:0.09px;}
#t2g_5040{left:164px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2h_5040{left:87px;bottom:429px;letter-spacing:0.1px;}
#t2i_5040{left:134px;bottom:429px;letter-spacing:0.1px;}
#t2j_5040{left:69px;bottom:416px;letter-spacing:0.09px;}
#t2k_5040{left:157px;bottom:416px;letter-spacing:0.09px;}
#t2l_5040{left:87px;bottom:402px;letter-spacing:0.09px;}
#t2m_5040{left:119px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2n_5040{left:87px;bottom:388px;letter-spacing:0.1px;}
#t2o_5040{left:126px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2p_5040{left:87px;bottom:374px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2q_5040{left:254px;bottom:374px;letter-spacing:0.1px;}
#t2r_5040{left:87px;bottom:361px;letter-spacing:0.1px;}
#t2s_5040{left:145px;bottom:361px;letter-spacing:0.1px;word-spacing:0.09px;}
#t2t_5040{left:87px;bottom:347px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2u_5040{left:258px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2v_5040{left:87px;bottom:333px;letter-spacing:0.12px;}
#t2w_5040{left:109px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2x_5040{left:69px;bottom:319px;letter-spacing:0.09px;}
#t2y_5040{left:87px;bottom:306px;letter-spacing:0.11px;}
#t2z_5040{left:151px;bottom:306px;letter-spacing:0.1px;}
#t30_5040{left:87px;bottom:292px;letter-spacing:0.1px;}
#t31_5040{left:199px;bottom:292px;letter-spacing:0.1px;}
#t32_5040{left:87px;bottom:278px;letter-spacing:0.1px;}
#t33_5040{left:375px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t34_5040{left:87px;bottom:264px;letter-spacing:0.09px;}
#t35_5040{left:158px;bottom:264px;letter-spacing:0.09px;}
#t36_5040{left:87px;bottom:251px;letter-spacing:0.09px;}
#t37_5040{left:145px;bottom:251px;letter-spacing:0.1px;word-spacing:0.01px;}
#t38_5040{left:87px;bottom:237px;letter-spacing:0.09px;}
#t39_5040{left:262px;bottom:237px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3a_5040{left:87px;bottom:223px;letter-spacing:0.09px;}
#t3b_5040{left:200px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3c_5040{left:87px;bottom:209px;letter-spacing:0.1px;}
#t3d_5040{left:126px;bottom:209px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3e_5040{left:87px;bottom:196px;letter-spacing:0.1px;}
#t3f_5040{left:131px;bottom:196px;letter-spacing:0.1px;}
#t3g_5040{left:87px;bottom:182px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t3h_5040{left:241px;bottom:182px;letter-spacing:0.1px;word-spacing:0.1px;}
#t3i_5040{left:87px;bottom:168px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t3j_5040{left:170px;bottom:168px;letter-spacing:0.1px;}
#t3k_5040{left:87px;bottom:154px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t3l_5040{left:243px;bottom:154px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3m_5040{left:87px;bottom:141px;letter-spacing:0.09px;}
#t3n_5040{left:203px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3o_5040{left:87px;bottom:127px;letter-spacing:0.09px;}
#t3p_5040{left:348px;bottom:127px;letter-spacing:0.1px;}
#t3q_5040{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t3r_5040{left:813px;bottom:1089px;}
#t3s_5040{left:508px;bottom:1076px;letter-spacing:0.09px;}
#t3t_5040{left:490px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3u_5040{left:557px;bottom:1062px;letter-spacing:0.1px;}
#t3v_5040{left:490px;bottom:1048px;letter-spacing:0.1px;}
#t3w_5040{left:507px;bottom:1048px;letter-spacing:0.1px;}
#t3x_5040{left:490px;bottom:1034px;letter-spacing:0.07px;}
#t3y_5040{left:515px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3z_5040{left:490px;bottom:1021px;letter-spacing:0.08px;}
#t40_5040{left:508px;bottom:1007px;letter-spacing:0.1px;}
#t41_5040{left:561px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5040{left:490px;bottom:993px;letter-spacing:0.08px;}
#t43_5040{left:692px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#t44_5040{left:490px;bottom:979px;letter-spacing:0.09px;}
#t45_5040{left:707px;bottom:979px;letter-spacing:0.1px;}
#t46_5040{left:490px;bottom:966px;letter-spacing:0.08px;}
#t47_5040{left:676px;bottom:966px;letter-spacing:0.1px;}
#t48_5040{left:490px;bottom:952px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t49_5040{left:598px;bottom:952px;letter-spacing:0.1px;}
#t4a_5040{left:490px;bottom:938px;letter-spacing:0.09px;}
#t4b_5040{left:699px;bottom:938px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4c_5040{left:490px;bottom:924px;letter-spacing:0.09px;}
#t4d_5040{left:490px;bottom:911px;letter-spacing:0.09px;}
#t4e_5040{left:490px;bottom:897px;letter-spacing:0.07px;word-spacing:0.01px;}
#t4f_5040{left:519px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4g_5040{left:490px;bottom:883px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4h_5040{left:540px;bottom:883px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4i_5040{left:490px;bottom:869px;letter-spacing:0.1px;}
#t4j_5040{left:538px;bottom:869px;letter-spacing:0.1px;}
#t4k_5040{left:490px;bottom:856px;letter-spacing:0.1px;}
#t4l_5040{left:646px;bottom:856px;letter-spacing:0.1px;}
#t4m_5040{left:490px;bottom:842px;letter-spacing:0.1px;}
#t4n_5040{left:691px;bottom:842px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4o_5040{left:490px;bottom:828px;letter-spacing:0.1px;}
#t4p_5040{left:700px;bottom:828px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4q_5040{left:490px;bottom:814px;letter-spacing:0.09px;}
#t4r_5040{left:638px;bottom:814px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4s_5040{left:490px;bottom:801px;letter-spacing:0.09px;}
#t4t_5040{left:584px;bottom:801px;letter-spacing:0.1px;}
#t4u_5040{left:490px;bottom:787px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4v_5040{left:552px;bottom:787px;letter-spacing:0.09px;}
#t4w_5040{left:490px;bottom:773px;letter-spacing:0.08px;}
#t4x_5040{left:528px;bottom:773px;letter-spacing:0.09px;word-spacing:0.11px;}
#t4y_5040{left:490px;bottom:759px;letter-spacing:0.1px;}
#t4z_5040{left:583px;bottom:759px;letter-spacing:0.1px;}
#t50_5040{left:490px;bottom:746px;letter-spacing:0.1px;}
#t51_5040{left:585px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t52_5040{left:490px;bottom:732px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t53_5040{left:636px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t54_5040{left:490px;bottom:718px;letter-spacing:0.09px;}
#t55_5040{left:566px;bottom:718px;letter-spacing:0.1px;}
#t56_5040{left:490px;bottom:704px;letter-spacing:0.1px;}
#t57_5040{left:537px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t58_5040{left:490px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t59_5040{left:544px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5a_5040{left:490px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5b_5040{left:552px;bottom:677px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5040{left:490px;bottom:663px;letter-spacing:0.1px;}
#t5d_5040{left:589px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5e_5040{left:490px;bottom:649px;letter-spacing:0.1px;}
#t5f_5040{left:555px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5g_5040{left:490px;bottom:636px;letter-spacing:0.09px;}
#t5h_5040{left:596px;bottom:636px;letter-spacing:0.1px;}
#t5i_5040{left:490px;bottom:622px;letter-spacing:0.09px;}
#t5j_5040{left:529px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5040{left:490px;bottom:608px;letter-spacing:0.1px;}
#t5l_5040{left:587px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5m_5040{left:472px;bottom:594px;letter-spacing:0.09px;}
#t5n_5040{left:554px;bottom:594px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5o_5040{left:472px;bottom:581px;letter-spacing:0.09px;}
#t5p_5040{left:556px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5q_5040{left:527px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5r_5040{left:472px;bottom:553px;letter-spacing:0.09px;}
#t5s_5040{left:490px;bottom:539px;letter-spacing:0.09px;}
#t5t_5040{left:651px;bottom:539px;letter-spacing:0.1px;}
#t5u_5040{left:490px;bottom:526px;letter-spacing:0.1px;}
#t5v_5040{left:543px;bottom:526px;letter-spacing:0.09px;word-spacing:0.11px;}
#t5w_5040{left:490px;bottom:512px;letter-spacing:0.09px;}
#t5x_5040{left:561px;bottom:512px;letter-spacing:0.1px;}
#t5y_5040{left:490px;bottom:498px;letter-spacing:0.07px;word-spacing:0.01px;}
#t5z_5040{left:519px;bottom:498px;letter-spacing:0.1px;}
#t60_5040{left:490px;bottom:484px;letter-spacing:0.08px;}
#t61_5040{left:523px;bottom:484px;letter-spacing:0.1px;}
#t62_5040{left:472px;bottom:471px;letter-spacing:0.1px;}
#t63_5040{left:523px;bottom:471px;letter-spacing:0.09px;word-spacing:0.05px;}
#t64_5040{left:472px;bottom:457px;letter-spacing:0.09px;}
#t65_5040{left:490px;bottom:443px;letter-spacing:0.09px;}
#t66_5040{left:561px;bottom:443px;letter-spacing:0.1px;}
#t67_5040{left:490px;bottom:429px;letter-spacing:0.1px;}
#t68_5040{left:594px;bottom:429px;letter-spacing:0.1px;}
#t69_5040{left:472px;bottom:416px;letter-spacing:0.09px;}
#t6a_5040{left:632px;bottom:416px;letter-spacing:0.09px;word-spacing:0.04px;}
#t6b_5040{left:527px;bottom:402px;letter-spacing:0.09px;word-spacing:-0.77px;}
#t6c_5040{left:527px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6d_5040{left:472px;bottom:374px;letter-spacing:0.09px;}
#t6e_5040{left:490px;bottom:361px;letter-spacing:0.1px;}
#t6f_5040{left:538px;bottom:361px;letter-spacing:0.1px;}
#t6g_5040{left:490px;bottom:347px;letter-spacing:0.1px;}
#t6h_5040{left:621px;bottom:347px;letter-spacing:0.1px;}
#t6i_5040{left:490px;bottom:333px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6j_5040{left:535px;bottom:333px;letter-spacing:0.1px;}
#t6k_5040{left:472px;bottom:319px;letter-spacing:0.09px;}
#t6l_5040{left:614px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6m_5040{left:472px;bottom:306px;letter-spacing:0.09px;}
#t6n_5040{left:663px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6o_5040{left:472px;bottom:292px;letter-spacing:0.09px;}
#t6p_5040{left:556px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6q_5040{left:527px;bottom:278px;letter-spacing:0.09px;}
#t6r_5040{left:472px;bottom:264px;letter-spacing:0.09px;}
#t6s_5040{left:569px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6t_5040{left:527px;bottom:251px;letter-spacing:0.09px;}
#t6u_5040{left:472px;bottom:237px;letter-spacing:0.08px;}
#t6v_5040{left:490px;bottom:223px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t6w_5040{left:574px;bottom:223px;letter-spacing:0.09px;}
#t6x_5040{left:472px;bottom:209px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t6y_5040{left:710px;bottom:209px;letter-spacing:0.1px;}
#t6z_5040{left:490px;bottom:196px;letter-spacing:0.09px;}
#t70_5040{left:561px;bottom:196px;letter-spacing:0.1px;}
#t71_5040{left:490px;bottom:182px;letter-spacing:0.09px;}
#t72_5040{left:714px;bottom:182px;letter-spacing:0.1px;}
#t73_5040{left:490px;bottom:168px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t74_5040{left:713px;bottom:168px;letter-spacing:0.1px;}
#t75_5040{left:490px;bottom:154px;letter-spacing:0.08px;word-spacing:0.01px;}
#t76_5040{left:573px;bottom:154px;letter-spacing:0.1px;}
#t77_5040{left:472px;bottom:141px;letter-spacing:0.09px;word-spacing:-0.03px;}

.s1_5040{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5040{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5040{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5040" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5040Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5040" style="-webkit-user-select: none;"><object width="935" height="1210" data="5040/5040.svg" type="image/svg+xml" id="pdf5040" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5040" class="t s1_5040">INDEX </span>
<span id="t2_5040" class="t s2_5040">Index-16 </span><span id="t3_5040" class="t s2_5040">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5040" class="t s2_5040">Intel VTune Performance Analyzer </span>
<span id="t5_5040" class="t s2_5040">related information</span><span id="t6_5040" class="t s3_5040">, Vol.1-1-9, Vol.2-1-9, Vol.3-1-10, Vol.4-1-8 </span>
<span id="t7_5040" class="t s2_5040">Intel Wide Dynamic Execution</span><span id="t8_5040" class="t s3_5040">, Vol.1-2-4, Vol.1-2-10, Vol.1-2-12, </span>
<span id="t9_5040" class="t s3_5040">Vol.1-2-13 </span>
<span id="ta_5040" class="t s2_5040">Intel Xeon processor</span><span id="tb_5040" class="t s3_5040">, Vol.1-1-1, Vol.2-1-1, Vol.3-1-1, Vol.4-1-1 </span>
<span id="tc_5040" class="t s2_5040">description of</span><span id="td_5040" class="t s3_5040">, Vol.1-2-3 </span>
<span id="te_5040" class="t s2_5040">last branch, interrupt, and exception recording</span><span id="tf_5040" class="t s3_5040">, Vol.3-18-35 </span>
<span id="tg_5040" class="t s2_5040">time-stamp counter</span><span id="th_5040" class="t s3_5040">, Vol.3-18-42 </span>
<span id="ti_5040" class="t s2_5040">Intel Xeon processor 5100 series</span><span id="tj_5040" class="t s3_5040">, Vol.1-2-4, Vol.1-2-18 </span>
<span id="tk_5040" class="t s2_5040">Intel Xeon processor MP </span>
<span id="tl_5040" class="t s2_5040">with 8MB L3 cache</span><span id="tm_5040" class="t s3_5040">, Vol.3-20-125, Vol.3-20-127 </span>
<span id="tn_5040" class="t s2_5040">Intel286 processor</span><span id="to_5040" class="t s3_5040">, Vol.1-23-7 </span>
<span id="tp_5040" class="t s2_5040">Intel386 DX processor</span><span id="tq_5040" class="t s3_5040">, Vol.1-23-7 </span>
<span id="tr_5040" class="t s2_5040">Intel386 processor</span><span id="ts_5040" class="t s3_5040">, Vol.1-2-1 </span>
<span id="tt_5040" class="t s2_5040">Intel386 SL processor</span><span id="tu_5040" class="t s3_5040">, Vol.3-2-7 </span>
<span id="tv_5040" class="t s2_5040">Intel486 DX processor</span><span id="tw_5040" class="t s3_5040">, Vol.1-23-7 </span>
<span id="tx_5040" class="t s2_5040">Intel486 processor </span>
<span id="ty_5040" class="t s2_5040">history of</span><span id="tz_5040" class="t s3_5040">, Vol.1-2-1 </span>
<span id="t10_5040" class="t s2_5040">Intel486 SX processor</span><span id="t11_5040" class="t s3_5040">, Vol.1-23-7, Vol.1-23-16 </span>
<span id="t12_5040" class="t s2_5040">Intel® Trusted Execution Technology</span><span id="t13_5040" class="t s3_5040">, Vol.1-6-3 </span>
<span id="t14_5040" class="t s2_5040">Inter-privilege level </span>
<span id="t15_5040" class="t s2_5040">call, CALL instruction</span><span id="t16_5040" class="t s3_5040">, Vol.2-3-139 </span>
<span id="t17_5040" class="t s2_5040">return, RET instruction</span><span id="t18_5040" class="t s3_5040">, Vol.2-4-558 </span>
<span id="t19_5040" class="t s2_5040">Inter-privilege level call </span>
<span id="t1a_5040" class="t s2_5040">description of</span><span id="t1b_5040" class="t s3_5040">, Vol.1-6-7 </span>
<span id="t1c_5040" class="t s2_5040">operation</span><span id="t1d_5040" class="t s3_5040">, Vol.1-6-8 </span>
<span id="t1e_5040" class="t s2_5040">Interprivilege level calls </span>
<span id="t1f_5040" class="t s2_5040">call mechanism</span><span id="t1g_5040" class="t s3_5040">, Vol.3-5-15 </span>
<span id="t1h_5040" class="t s2_5040">stack switching</span><span id="t1i_5040" class="t s3_5040">, Vol.3-5-17 </span>
<span id="t1j_5040" class="t s2_5040">Inter-privilege level return </span>
<span id="t1k_5040" class="t s2_5040">description of</span><span id="t1l_5040" class="t s3_5040">, Vol.1-6-7 </span>
<span id="t1m_5040" class="t s2_5040">operation</span><span id="t1n_5040" class="t s3_5040">, Vol.1-6-8 </span>
<span id="t1o_5040" class="t s2_5040">Interprocessor interrupt (IPIs)</span><span id="t1p_5040" class="t s3_5040">, Vol.3-11-1 </span>
<span id="t1q_5040" class="t s2_5040">Interprocessor interrupt (IPI) </span>
<span id="t1r_5040" class="t s2_5040">in MP systems</span><span id="t1s_5040" class="t s3_5040">, Vol.3-11-1 </span>
<span id="t1t_5040" class="t s2_5040">interrupt</span><span id="t1u_5040" class="t s3_5040">, Vol.3-6-13 </span>
<span id="t1v_5040" class="t s2_5040">Interrupt Command Register</span><span id="t1w_5040" class="t s3_5040">, Vol.3-11-38 </span>
<span id="t1x_5040" class="t s2_5040">Interrupt command register (ICR), local APIC</span><span id="t1y_5040" class="t s3_5040">, Vol.3-11-19 </span>
<span id="t1z_5040" class="t s2_5040">Interrupt gate</span><span id="t20_5040" class="t s3_5040">, Vol.1-6-13 </span>
<span id="t21_5040" class="t s2_5040">Interrupt gates </span>
<span id="t22_5040" class="t s2_5040">16-bit, interlevel return from</span><span id="t23_5040" class="t s3_5040">, Vol.1-23-33 </span>
<span id="t24_5040" class="t s2_5040">clearing IF flag</span><span id="t25_5040" class="t s3_5040">, Vol.3-6-7, Vol.3-6-17 </span>
<span id="t26_5040" class="t s2_5040">difference between interrupt and trap gates</span><span id="t27_5040" class="t s3_5040">, Vol.3-6-17 </span>
<span id="t28_5040" class="t s2_5040">for 16-bit and 32-bit code modules</span><span id="t29_5040" class="t s3_5040">, Vol.3-22-1 </span>
<span id="t2a_5040" class="t s2_5040">handling a virtual-8086 mode interrupt or exception through</span><span id="t2b_5040" class="t s3_5040">, </span>
<span id="t2c_5040" class="t s3_5040">Vol.3-21-12 </span>
<span id="t2d_5040" class="t s2_5040">in IDT</span><span id="t2e_5040" class="t s3_5040">, Vol.3-6-10 </span>
<span id="t2f_5040" class="t s2_5040">introduction to</span><span id="t2g_5040" class="t s3_5040">, Vol.3-2-4, Vol.3-2-5 </span>
<span id="t2h_5040" class="t s2_5040">layout of</span><span id="t2i_5040" class="t s3_5040">, Vol.3-6-10 </span>
<span id="t2j_5040" class="t s2_5040">Interrupt handler</span><span id="t2k_5040" class="t s3_5040">, Vol.1-6-12 </span>
<span id="t2l_5040" class="t s2_5040">calling</span><span id="t2m_5040" class="t s3_5040">, Vol.3-6-11 </span>
<span id="t2n_5040" class="t s2_5040">defined</span><span id="t2o_5040" class="t s3_5040">, Vol.3-6-1 </span>
<span id="t2p_5040" class="t s2_5040">flag usage by handler procedure</span><span id="t2q_5040" class="t s3_5040">, Vol.3-6-17 </span>
<span id="t2r_5040" class="t s2_5040">procedures</span><span id="t2s_5040" class="t s3_5040">, Vol.3-6-12 </span>
<span id="t2t_5040" class="t s2_5040">protection of handler procedures</span><span id="t2u_5040" class="t s3_5040">, Vol.3-6-16 </span>
<span id="t2v_5040" class="t s2_5040">task</span><span id="t2w_5040" class="t s3_5040">, Vol.3-6-17, Vol.3-8-2 </span>
<span id="t2x_5040" class="t s2_5040">Interrupts </span>
<span id="t2y_5040" class="t s2_5040">64-bit mode</span><span id="t2z_5040" class="t s3_5040">, Vol.1-6-19 </span>
<span id="t30_5040" class="t s2_5040">automatic bus locking</span><span id="t31_5040" class="t s3_5040">, Vol.1-23-35 </span>
<span id="t32_5040" class="t s2_5040">control transfers between 16- and 32-bit code modules</span><span id="t33_5040" class="t s3_5040">, Vol.3-22-6 </span>
<span id="t34_5040" class="t s2_5040">description of</span><span id="t35_5040" class="t s3_5040">, Vol.1-6-12, Vol.3-2-5, Vol.3-6-1 </span>
<span id="t36_5040" class="t s2_5040">destination</span><span id="t37_5040" class="t s3_5040">, Vol.3-11-26 </span>
<span id="t38_5040" class="t s2_5040">distribution mechanism, local APIC</span><span id="t39_5040" class="t s3_5040">, Vol.3-11-25 </span>
<span id="t3a_5040" class="t s2_5040">enabling and disabling</span><span id="t3b_5040" class="t s3_5040">, Vol.3-6-6 </span>
<span id="t3c_5040" class="t s2_5040">handler</span><span id="t3d_5040" class="t s3_5040">, Vol.1-6-12 </span>
<span id="t3e_5040" class="t s2_5040">handling</span><span id="t3f_5040" class="t s3_5040">, Vol.3-6-11 </span>
<span id="t3g_5040" class="t s2_5040">handling in real-address mode</span><span id="t3h_5040" class="t s3_5040">, Vol.3-21-4 </span>
<span id="t3i_5040" class="t s2_5040">handling in SMM</span><span id="t3j_5040" class="t s3_5040">, Vol.4-32-11 </span>
<span id="t3k_5040" class="t s2_5040">handling in virtual-8086 mode</span><span id="t3l_5040" class="t s3_5040">, Vol.3-21-11 </span>
<span id="t3m_5040" class="t s2_5040">handling multiple NMIs</span><span id="t3n_5040" class="t s3_5040">, Vol.3-6-6 </span>
<span id="t3o_5040" class="t s2_5040">handling through a task gate in virtual-8086 mode</span><span id="t3p_5040" class="t s3_5040">, Vol.3-21-14 </span>
<span id="t3q_5040" class="t s2_5040">handling through a trap or interrupt gate in virtual-8086 mode</span><span id="t3r_5040" class="t s3_5040">, </span>
<span id="t3s_5040" class="t s3_5040">Vol.3-21-12 </span>
<span id="t3t_5040" class="t s2_5040">IA-32e mode</span><span id="t3u_5040" class="t s3_5040">, Vol.3-2-5, Vol.3-2-12 </span>
<span id="t3v_5040" class="t s2_5040">IDT</span><span id="t3w_5040" class="t s3_5040">, Vol.3-6-9 </span>
<span id="t3x_5040" class="t s2_5040">IDTR</span><span id="t3y_5040" class="t s3_5040">, Vol.3-2-12 </span>
<span id="t3z_5040" class="t s2_5040">implicit call to an interrupt handler </span>
<span id="t40_5040" class="t s2_5040">procedure</span><span id="t41_5040" class="t s3_5040">, Vol.1-6-13 </span>
<span id="t42_5040" class="t s2_5040">implicit call to an interrupt handler task</span><span id="t43_5040" class="t s3_5040">, Vol.1-6-18 </span>
<span id="t44_5040" class="t s2_5040">implicit call to interrupt handler procedure</span><span id="t45_5040" class="t s3_5040">, Vol.1-6-13 </span>
<span id="t46_5040" class="t s2_5040">implicit call to interrupt handler task</span><span id="t47_5040" class="t s3_5040">, Vol.1-6-18 </span>
<span id="t48_5040" class="t s2_5040">in real-address mode</span><span id="t49_5040" class="t s3_5040">, Vol.1-6-18 </span>
<span id="t4a_5040" class="t s2_5040">initializing for protected-mode operation</span><span id="t4b_5040" class="t s3_5040">, Vol.3-10-10 </span>
<span id="t4c_5040" class="t s2_5040">interrupt descriptor table register (see IDTR) </span>
<span id="t4d_5040" class="t s2_5040">interrupt descriptor table (see IDT) </span>
<span id="t4e_5040" class="t s2_5040">list of</span><span id="t4f_5040" class="t s3_5040">, Vol.3-6-2, Vol.3-21-6 </span>
<span id="t4g_5040" class="t s2_5040">local APIC</span><span id="t4h_5040" class="t s3_5040">, Vol.3-11-1 </span>
<span id="t4i_5040" class="t s2_5040">maskable</span><span id="t4j_5040" class="t s3_5040">, Vol.1-6-13 </span>
<span id="t4k_5040" class="t s2_5040">maskable hardware interrupts</span><span id="t4l_5040" class="t s3_5040">, Vol.3-2-10 </span>
<span id="t4m_5040" class="t s2_5040">masking maskable hardware interrupts</span><span id="t4n_5040" class="t s3_5040">, Vol.3-6-7 </span>
<span id="t4o_5040" class="t s2_5040">masking when switching stack segments</span><span id="t4p_5040" class="t s3_5040">, Vol.3-6-8 </span>
<span id="t4q_5040" class="t s2_5040">message signalled interrupts</span><span id="t4r_5040" class="t s3_5040">, Vol.3-11-34 </span>
<span id="t4s_5040" class="t s2_5040">on-die sensors for</span><span id="t4t_5040" class="t s3_5040">, Vol.3-15-36 </span>
<span id="t4u_5040" class="t s2_5040">overview of</span><span id="t4v_5040" class="t s3_5040">, Vol.3-6-1 </span>
<span id="t4w_5040" class="t s2_5040">priority</span><span id="t4x_5040" class="t s3_5040">, Vol.3-11-28 </span>
<span id="t4y_5040" class="t s2_5040">propagation delay</span><span id="t4z_5040" class="t s3_5040">, Vol.1-23-27 </span>
<span id="t50_5040" class="t s2_5040">real-address mode</span><span id="t51_5040" class="t s3_5040">, Vol.3-21-6 </span>
<span id="t52_5040" class="t s2_5040">restarting a task or program</span><span id="t53_5040" class="t s3_5040">, Vol.3-6-5 </span>
<span id="t54_5040" class="t s2_5040">returning from</span><span id="t55_5040" class="t s3_5040">, Vol.2-3-538 </span>
<span id="t56_5040" class="t s2_5040">software</span><span id="t57_5040" class="t s3_5040">, Vol.2-3-516, Vol.3-6-58 </span>
<span id="t58_5040" class="t s2_5040">sources of</span><span id="t59_5040" class="t s3_5040">, Vol.3-11-1 </span>
<span id="t5a_5040" class="t s2_5040">summary of</span><span id="t5b_5040" class="t s3_5040">, Vol.3-6-2 </span>
<span id="t5c_5040" class="t s2_5040">thermal monitoring</span><span id="t5d_5040" class="t s3_5040">, Vol.3-15-36 </span>
<span id="t5e_5040" class="t s2_5040">user defined</span><span id="t5f_5040" class="t s3_5040">, Vol.3-6-1, Vol.3-6-58 </span>
<span id="t5g_5040" class="t s2_5040">valid APIC interrupts</span><span id="t5h_5040" class="t s3_5040">, Vol.3-11-15 </span>
<span id="t5i_5040" class="t s2_5040">vectors</span><span id="t5j_5040" class="t s3_5040">, Vol.3-6-1 </span>
<span id="t5k_5040" class="t s2_5040">virtual-8086 mode</span><span id="t5l_5040" class="t s3_5040">, Vol.3-21-6 </span>
<span id="t5m_5040" class="t s2_5040">INTn instruction</span><span id="t5n_5040" class="t s3_5040">, Vol.1-7-17, Vol.2-3-516 </span>
<span id="t5o_5040" class="t s2_5040">INTO instruction</span><span id="t5p_5040" class="t s3_5040">, Vol.1-6-18, Vol.1-7-18, Vol.1-7-23, Vol.2-3-516, </span>
<span id="t5q_5040" class="t s3_5040">Vol.3-2-5, Vol.3-3-8, Vol.3-6-4, Vol.3-6-29, Vol.3-18-11 </span>
<span id="t5r_5040" class="t s2_5040">Intrinsics </span>
<span id="t5s_5040" class="t s2_5040">compiler functional equivalents</span><span id="t5t_5040" class="t s3_5040">, Vol.1-C-1 </span>
<span id="t5u_5040" class="t s2_5040">composite</span><span id="t5v_5040" class="t s3_5040">, Vol.1-C-14 </span>
<span id="t5w_5040" class="t s2_5040">description of</span><span id="t5x_5040" class="t s3_5040">, Vol.2-3-12 </span>
<span id="t5y_5040" class="t s2_5040">list of</span><span id="t5z_5040" class="t s3_5040">, Vol.1-C-1 </span>
<span id="t60_5040" class="t s2_5040">simple</span><span id="t61_5040" class="t s3_5040">, Vol.1-C-2 </span>
<span id="t62_5040" class="t s2_5040">INTR# pin</span><span id="t63_5040" class="t s3_5040">, Vol.3-6-2, Vol.3-6-7 </span>
<span id="t64_5040" class="t s2_5040">Invalid arithmetic operand exception (#IA) </span>
<span id="t65_5040" class="t s2_5040">description of</span><span id="t66_5040" class="t s3_5040">, Vol.1-8-27 </span>
<span id="t67_5040" class="t s2_5040">masked response to</span><span id="t68_5040" class="t s3_5040">, Vol.1-8-27 </span>
<span id="t69_5040" class="t s2_5040">Invalid opcode exception (#UD)</span><span id="t6a_5040" class="t s3_5040">, Vol.3-2-16, Vol.3-6-31, Vol.3-6-53, </span>
<span id="t6b_5040" class="t s3_5040">Vol.3-13-1, Vol.3-18-4, Vol.1-23-5, Vol.1-23-11, Vol.1-23-20, </span>
<span id="t6c_5040" class="t s3_5040">Vol.1-23-21, Vol.4-32-3 </span>
<span id="t6d_5040" class="t s2_5040">Invalid operation exception (#I) </span>
<span id="t6e_5040" class="t s2_5040">overview</span><span id="t6f_5040" class="t s3_5040">, Vol.1-4-20 </span>
<span id="t6g_5040" class="t s2_5040">SSE and SSE2 extensions</span><span id="t6h_5040" class="t s3_5040">, Vol.1-11-14 </span>
<span id="t6i_5040" class="t s2_5040">x87 FPU</span><span id="t6j_5040" class="t s3_5040">, Vol.1-8-26 </span>
<span id="t6k_5040" class="t s2_5040">Invalid TSS exception (#TS)</span><span id="t6l_5040" class="t s3_5040">, Vol.3-6-36, Vol.3-8-6 </span>
<span id="t6m_5040" class="t s2_5040">Invalid-operation exception, x87 FPU</span><span id="t6n_5040" class="t s3_5040">, Vol.1-23-11, Vol.1-23-14 </span>
<span id="t6o_5040" class="t s2_5040">INVD instruction</span><span id="t6p_5040" class="t s3_5040">, Vol.2-3-531, Vol.3-2-25, Vol.3-5-24, Vol.3-12-17, </span>
<span id="t6q_5040" class="t s3_5040">Vol.1-23-4 </span>
<span id="t6r_5040" class="t s2_5040">INVLPG instruction</span><span id="t6s_5040" class="t s3_5040">, Vol.2-3-533, Vol.3-2-25, Vol.3-5-24, Vol.1-23-4, </span>
<span id="t6t_5040" class="t s3_5040">Vol.3-26-3 </span>
<span id="t6u_5040" class="t s2_5040">IOPL (I/O privilege level) field </span>
<span id="t6v_5040" class="t s2_5040">EFLAGS register</span><span id="t6w_5040" class="t s3_5040">, Vol.1-3-17, Vol.1-19-3 </span>
<span id="t6x_5040" class="t s2_5040">IOPL (I/O privilege level) field, EFLAGS register</span><span id="t6y_5040" class="t s3_5040">, Vol.2-3-166 </span>
<span id="t6z_5040" class="t s2_5040">description of</span><span id="t70_5040" class="t s3_5040">, Vol.3-2-10 </span>
<span id="t71_5040" class="t s2_5040">on return from exception, interrupt handler</span><span id="t72_5040" class="t s3_5040">, Vol.3-6-13 </span>
<span id="t73_5040" class="t s2_5040">sensitive instructions in virtual-8086 mode</span><span id="t74_5040" class="t s3_5040">, Vol.3-21-10 </span>
<span id="t75_5040" class="t s2_5040">virtual interrupt</span><span id="t76_5040" class="t s3_5040">, Vol.3-2-11 </span>
<span id="t77_5040" class="t s2_5040">IPI (see interprocessor interrupt) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
