1
 
****************************************
Report : area
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:13 2018
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                          227
Number of nets:                          2479
Number of cells:                         2332
Number of combinational cells:           2172
Number of sequential cells:               160
Number of macros/black boxes:               0
Number of buf/inv:                        592
Number of references:                      78

Combinational area:              26137.440061
Buf/Inv area:                     3343.680106
Noncombinational area:            5398.559990
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 31536.000051
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:13 2018
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
multStore                                 3.140   10.551 4.50e+04   13.692 100.0
1
 
****************************************
Report : design
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:13 2018
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:13 2018
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U121                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U122                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U123                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U124                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U125                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U126                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U127                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U128                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U129                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U130                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U131                      AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U132                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U133                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U134                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U135                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U136                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U137                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U138                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U139                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U140                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U141                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U142                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U143                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U144                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U145                      AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U146                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U147                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U148                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U149                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U150                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U151                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U152                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U153                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U154                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U155                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U156                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U157                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U158                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U159                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U160                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U161                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U162                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U163                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U164                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U165                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U166                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U167                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U168                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U169                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U170                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U171                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U172                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U173                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U174                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U175                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U176                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U177                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U178                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U179                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U180                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U181                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U182                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U183                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U184                      BUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U185                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U186                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U187                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U188                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U189                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U190                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U191                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U192                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U193                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U194                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U195                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U196                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U197                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U198                      ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U199                      ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U200                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U201                      NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U202                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U203                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U204                      CLKBUFX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U205                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U206                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U207                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U208                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U209                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U210                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U211                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U212                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U213                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U214                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U215                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U216                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U217                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U218                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U219                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U220                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U221                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U222                      AND2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U223                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U224                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U225                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U226                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U227                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U228                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U229                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U230                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U231                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U232                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U233                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U234                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U235                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U236                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U237                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U238                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U239                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U240                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U241                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U242                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U243                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U244                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U245                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U246                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U247                      XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U248                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U249                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U250                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U251                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U252                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U253                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U254                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U255                      BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U256                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U257                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U258                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U259                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U260                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U261                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U262                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U263                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U264                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U265                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U266                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U267                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U268                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U269                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U270                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U271                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U272                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U273                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U274                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U275                      AND2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U276                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U277                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U278                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U279                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U280                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U281                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U282                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U283                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U284                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U285                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U286                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U287                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U288                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U289                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U290                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U291                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U292                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U293                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U294                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U295                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U296                      AND2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U297                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U298                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U299                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U300                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U301                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U302                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U303                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U304                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U305                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U306                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U307                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U308                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U309                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U310                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U311                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U312                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U313                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U314                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U315                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U316                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U317                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U318                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U319                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U320                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U321                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U322                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U323                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U324                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U325                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U326                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U327                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U328                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U329                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U330                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U331                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U332                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U333                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U334                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U335                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U336                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U337                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U338                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U339                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U340                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U341                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U342                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U343                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U344                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U345                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U346                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U347                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U348                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U349                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U350                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U351                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U352                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U353                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U354                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U355                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U356                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U357                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U358                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U359                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U360                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U361                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U362                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U363                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U364                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U365                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U366                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U367                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U368                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U369                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U370                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U371                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U372                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U373                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U374                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U375                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U376                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U377                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U378                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U379                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U380                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U381                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U382                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U383                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U384                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U385                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U386                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U387                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U388                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U389                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U390                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U391                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U392                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U393                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U394                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U395                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U396                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U397                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U398                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U399                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U400                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U401                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U402                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U403                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U404                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U405                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U406                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U407                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U408                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U409                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U410                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U411                      NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U412                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U413                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U414                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U415                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U416                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U417                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U418                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U419                      BUFX20TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U420                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U421                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U422                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U423                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U424                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U425                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U426                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U427                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U428                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U429                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U430                      INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U431                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U432                      BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U433                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U434                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U435                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U436                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U437                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U438                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U439                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U440                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U441                      INVX16TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U442                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U443                      BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U444                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U445                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U446                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U447                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U448                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U449                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U450                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U451                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U452                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U453                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U454                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U455                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U456                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U457                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U458                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U459                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U460                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U461                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U462                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U463                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U464                      INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U465                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U466                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U467                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U468                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U469                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U470                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U471                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U472                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U473                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U474                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U475                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U476                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U477                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U478                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U479                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U480                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U481                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U482                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U483                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U484                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U485                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U486                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U487                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U488                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U489                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U490                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U491                      BUFX16TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          21.600000 
U492                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U493                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U494                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U495                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U496                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U497                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U498                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U499                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U500                      NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U501                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U502                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U503                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U504                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U505                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U506                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U507                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U508                      NOR2BX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U509                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U510                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U511                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U512                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U513                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U514                      INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U515                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U516                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U517                      INVX16TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U518                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U519                      AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U520                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U521                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U522                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U523                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U524                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U525                      NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U526                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U527                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U528                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U529                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U530                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U531                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U532                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U533                      CLKXOR2X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          20.160000 
U534                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U535                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U536                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U537                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U538                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U539                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U540                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U541                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U542                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U543                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U544                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U545                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U546                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U547                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U548                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U549                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U550                      OR2X8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U551                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U552                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U553                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U554                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U555                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U556                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U557                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U558                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U559                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U560                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U561                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U562                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U563                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U564                      NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U565                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U566                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U567                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U568                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U569                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U570                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U571                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U572                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U573                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U574                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U575                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U576                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U577                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U578                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U579                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U580                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U581                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U582                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U583                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U584                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U585                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U586                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U587                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U588                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U589                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U590                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U591                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U592                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U593                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U594                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U595                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U596                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U597                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U598                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U599                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U600                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U601                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U602                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U603                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U604                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U605                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U606                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U607                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U608                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U609                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U610                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U611                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U612                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U613                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U614                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U615                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U616                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U617                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U618                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U619                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U620                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U621                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U622                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U623                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U624                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U625                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U626                      NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U627                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U628                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U629                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U630                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U631                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U632                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U633                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U634                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U635                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U636                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U637                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U638                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U639                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U640                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U641                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U642                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U643                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U644                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U645                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U646                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U647                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U648                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U649                      BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U650                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U651                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U652                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U653                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U654                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U655                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U656                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U657                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U658                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U659                      BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U660                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U661                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U662                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U663                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U664                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U665                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U666                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U667                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U668                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U669                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U670                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U671                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U672                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U673                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U674                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U675                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U676                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U677                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U678                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U679                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U680                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U681                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U682                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U683                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U684                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U685                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U686                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U687                      BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U688                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U689                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U690                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U691                      INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U692                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U693                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U694                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U695                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U696                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U697                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U698                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U699                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U700                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U701                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U702                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U703                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U704                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U705                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U706                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U707                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U708                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U709                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U710                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U711                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U712                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U713                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U714                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U715                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U716                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U717                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U718                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U719                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U720                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U721                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U722                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U723                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U724                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U725                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U726                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U727                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U728                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U729                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U730                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U731                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U732                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U733                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U734                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U735                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U736                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U737                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U738                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U739                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U740                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U741                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U742                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U743                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U744                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U745                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U746                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U747                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U748                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U749                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U750                      NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U751                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U752                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U753                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U754                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U755                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U756                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U757                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U758                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U759                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U760                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U761                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U762                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U763                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U764                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U765                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U766                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U767                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U768                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U769                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U770                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U771                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U772                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U773                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U774                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U775                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U776                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U777                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U778                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U779                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U780                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U781                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U782                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U783                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U784                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U785                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U786                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U787                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U788                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U789                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U790                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U791                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U792                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U793                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U794                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U795                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U796                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U797                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U798                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U799                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U800                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U801                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U802                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U803                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U804                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U805                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U806                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U807                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U808                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U809                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U810                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U811                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U812                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U813                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U814                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U815                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U816                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U817                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U818                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U819                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U820                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U821                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U822                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U823                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U824                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U825                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U826                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U827                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U828                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U829                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U830                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U831                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U832                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U833                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U834                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U835                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U836                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U837                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U838                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U839                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U840                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U841                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U842                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U843                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U844                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U845                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U846                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U847                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U848                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U849                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U850                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U851                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U852                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U853                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U854                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U855                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U856                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U857                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U858                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U859                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U860                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U861                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U862                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U863                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U864                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U865                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U866                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U867                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U868                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U869                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U870                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U871                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U872                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U873                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U874                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U875                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U876                      BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U877                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U878                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U879                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U880                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U881                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U882                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U883                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U884                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U885                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U886                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U887                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U888                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U889                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U890                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U891                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U892                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U893                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U894                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U895                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U896                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U897                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U898                      AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U899                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U900                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U901                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U902                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U903                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U904                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U905                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U906                      NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U907                      NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U908                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U909                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U910                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U911                      NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U912                      NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U913                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U914                      NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U915                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U916                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U917                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U918                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U919                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U920                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U921                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U922                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U923                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U924                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U925                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U926                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U927                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U928                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U929                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U930                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U931                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U932                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U933                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U934                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U935                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U936                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U937                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U938                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U939                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U940                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U941                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U942                      ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U943                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U944                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U945                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U946                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U947                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U948                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U949                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U950                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U951                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U952                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U953                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U954                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U955                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U956                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U957                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U958                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U959                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U960                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U961                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U962                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U963                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U964                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U965                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U966                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U967                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U968                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U969                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U970                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U971                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U972                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U973                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U974                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U975                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U976                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U977                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U978                      AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U979                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U980                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U981                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U982                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U983                      OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U984                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U985                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U986                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U987                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U988                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U989                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U990                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U991                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U992                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U993                      OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U994                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U995                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U996                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U997                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U998                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U999                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1000                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1001                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1002                     AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1003                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1004                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1005                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1006                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1007                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1008                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1009                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1010                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1011                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1012                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1013                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1014                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1015                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1016                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1017                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1018                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1019                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1020                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1021                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1022                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1023                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1024                     ADDFHX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          83.519997 r
U1025                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1026                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1027                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1028                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1029                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1030                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1031                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1032                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1033                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1034                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1035                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1036                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1037                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1038                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1039                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1040                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1041                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1042                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1043                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1044                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1045                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1046                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1047                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1048                     OAI2BB2X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U1049                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1050                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1051                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1052                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1053                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1054                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1055                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1056                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1057                     ADDFHX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          83.519997 r
U1058                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1059                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1060                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1061                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1062                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1063                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1064                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1065                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1066                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1067                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1068                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1069                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1070                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1071                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1072                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1073                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1074                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1075                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1076                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1077                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1078                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1079                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1080                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1081                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1082                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1083                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1084                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1085                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1086                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1087                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1088                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1089                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1090                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1091                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1092                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1093                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1094                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1095                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1096                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1097                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1098                     XNOR2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1099                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1100                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1101                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1102                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1103                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1104                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1105                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1106                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1107                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1108                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1109                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1110                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1111                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1112                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1113                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1114                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1115                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1116                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1117                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1118                     AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1119                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1120                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1121                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1122                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1123                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1124                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1125                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1126                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1127                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1128                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1129                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1130                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1131                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1132                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1133                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1134                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1135                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1136                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1137                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1138                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1139                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1140                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1141                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1142                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1143                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1144                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1145                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1146                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1147                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1148                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1149                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1150                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1151                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1152                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1153                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1154                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1155                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1156                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1157                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1158                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1159                     AOI2BB2X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 
U1160                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1161                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1162                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1163                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1164                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1165                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1166                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1167                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1168                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1169                     ADDFHX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          83.519997 r
U1170                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1171                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1172                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1173                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1174                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1175                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1176                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1177                     NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1178                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1179                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1180                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1181                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1182                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1183                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1184                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1185                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1186                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1187                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1188                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1189                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1190                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1191                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1192                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1193                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1194                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1195                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1196                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1197                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1198                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1199                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1200                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1201                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1202                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1203                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1204                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1205                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1206                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1207                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1208                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1209                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1210                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1211                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1212                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1213                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1214                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1215                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1216                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1217                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1218                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1219                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1220                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1221                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1222                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1223                     NOR2BX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1224                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1225                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1226                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1227                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1228                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1229                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1230                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1231                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1232                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1233                     BUFX20TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1234                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1235                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1236                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1237                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1238                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1239                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1240                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1241                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1242                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1243                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1244                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1245                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1246                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1247                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1248                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1249                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1250                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1251                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1252                     NAND3BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1253                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1254                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1255                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1256                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1257                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1258                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1259                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1260                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1261                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1262                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1263                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1264                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1265                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1266                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1267                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1268                     ADDHX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 r
U1269                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1270                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1271                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1272                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1273                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1274                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1275                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1276                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1277                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1278                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1279                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1280                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1281                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1282                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1283                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1284                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1285                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1286                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1287                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1288                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1289                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1290                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1291                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1292                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1293                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1294                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1295                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1296                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1297                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1298                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1299                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1300                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1301                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1302                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1303                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1304                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1305                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1306                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1307                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1308                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1309                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1310                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1311                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1312                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1313                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1314                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1315                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1316                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1317                     BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1318                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1319                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1320                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1321                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1322                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1323                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1324                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1325                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1326                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1327                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1328                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1329                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1330                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1331                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1332                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1333                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1334                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1335                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1336                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1337                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1338                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1339                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1340                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1341                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1342                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1343                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1344                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1345                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1346                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1347                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1348                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1349                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1350                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1351                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1352                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1353                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1354                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1355                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1356                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1357                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1358                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1359                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1360                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1361                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1362                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1363                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1364                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1365                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1366                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1367                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1368                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1369                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1370                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1371                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1372                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1373                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1374                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1375                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1376                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1377                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1378                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1379                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1380                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1381                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1382                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1383                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1384                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1385                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1386                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1387                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1388                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1389                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1390                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1391                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1392                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1393                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1394                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1395                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1396                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1397                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1398                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1399                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1400                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1401                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1402                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1403                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1404                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1405                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1406                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1407                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1408                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1409                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1410                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1411                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1412                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1413                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1414                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1415                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1416                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1417                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1418                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1419                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1420                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1421                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1422                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1423                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1424                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1425                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1426                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1427                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1428                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1429                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1430                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1431                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1432                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1433                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1434                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1435                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1436                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1437                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1438                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1439                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1440                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1441                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1442                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1443                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1444                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1445                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1446                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1447                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1448                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1449                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1450                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1451                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1452                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1453                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1454                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1455                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1456                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1457                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1458                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1459                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1460                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1461                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1462                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1463                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1464                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1465                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1466                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1467                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1468                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1469                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1470                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1471                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1472                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1473                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1474                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1475                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1476                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1477                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1478                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1479                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1480                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1481                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1482                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1483                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1484                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1485                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1486                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1487                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1488                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1489                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1490                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1491                     AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1492                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1493                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1494                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1495                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1496                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1497                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1498                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1499                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1500                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1501                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1502                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1503                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1504                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1505                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1506                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1507                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1508                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1509                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1510                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1511                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1512                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1513                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1514                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1515                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1516                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1517                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1518                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1519                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1520                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1521                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1522                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1523                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1524                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1525                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1526                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1527                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1528                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1529                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1530                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1531                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1532                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1533                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1534                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1535                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1536                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1537                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1538                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1539                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1540                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1541                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1542                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1543                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1544                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1545                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1546                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1547                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1548                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1549                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1550                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1551                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1552                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1553                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1554                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1555                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1556                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1557                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1558                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1559                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1560                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1561                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1562                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1563                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1564                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1565                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1566                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1567                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1568                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1569                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1570                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1571                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1572                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1573                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1574                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1575                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1576                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1577                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1578                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1579                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1580                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1581                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1582                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1583                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1584                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1585                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1586                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1587                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1588                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1589                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1590                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1591                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1592                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1593                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1594                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1595                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1596                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1597                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1598                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1599                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1600                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1601                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1602                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1603                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1604                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1605                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1606                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1607                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1608                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1609                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1610                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1611                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1612                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1613                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1614                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1615                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1616                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1617                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1618                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1619                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1620                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1621                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1622                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1623                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1624                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1625                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1626                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1627                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1628                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1629                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1630                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1631                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1632                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1633                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1634                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1635                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1636                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1637                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1638                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1639                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1640                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1641                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1642                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1643                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1644                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1645                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1646                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1647                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1648                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1649                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1650                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1651                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1652                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1653                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1654                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1655                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1656                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1657                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1658                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1659                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1660                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1661                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1662                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1663                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1664                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1665                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1666                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1667                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1668                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1669                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1670                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1671                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1672                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1673                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1674                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1675                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1676                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1677                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1678                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1679                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1680                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1681                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1682                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1683                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1684                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1685                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1686                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1687                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1688                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1689                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1690                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1691                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1692                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1693                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1694                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1695                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1696                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1697                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1698                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1699                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1700                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1701                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1702                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1703                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1704                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1705                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1706                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1707                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1708                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1709                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1710                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1711                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1712                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1713                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1714                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1715                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1716                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1717                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1718                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1719                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1720                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1721                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1722                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1723                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1724                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1725                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1726                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1727                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1728                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1729                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1730                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1731                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1732                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1733                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1734                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1735                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1736                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1737                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1738                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1739                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1740                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1741                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1742                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1743                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1744                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1745                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1746                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1747                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1748                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1749                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1750                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1751                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1752                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1753                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1754                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1755                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1756                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1757                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1758                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1759                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1760                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1761                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1762                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1763                     OA21X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1764                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1765                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1766                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1767                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1768                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1769                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1770                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1771                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1772                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1773                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1774                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1775                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1776                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1777                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1778                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1779                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1780                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1781                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1782                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1783                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1784                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1785                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1786                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1787                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1788                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1789                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1790                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1791                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1792                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1793                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1794                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1795                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1796                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1797                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1798                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1799                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1800                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1801                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1802                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1803                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1804                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1805                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1806                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1807                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1808                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1809                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1810                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1811                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1812                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1813                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1814                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1815                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1816                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1817                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1818                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1819                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1820                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1821                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1822                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1823                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1824                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1825                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1826                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1827                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1828                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1829                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1830                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1831                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1832                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1833                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1834                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1835                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1836                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1837                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1838                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1839                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1840                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1841                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1842                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1843                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1844                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1845                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1846                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1847                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1848                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1849                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1850                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1851                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1852                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1853                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1854                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1855                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1856                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1857                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1858                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1859                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1860                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1861                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1862                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1863                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1864                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1865                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1866                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1867                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1868                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1869                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1870                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1871                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1872                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1873                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1874                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1875                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1876                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1877                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1878                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1879                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1880                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1881                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1882                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1883                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1884                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1885                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1886                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1887                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1888                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1889                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1890                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1891                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1892                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1893                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1894                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1895                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1896                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1897                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1898                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1899                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1900                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1901                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1902                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1903                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1904                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1905                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1906                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1907                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1908                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1909                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1910                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1911                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1912                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1913                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1914                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1915                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1916                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1917                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1918                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1919                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1920                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1921                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1922                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1923                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1924                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1925                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1926                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1927                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1928                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1929                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1930                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1931                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1932                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1933                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1934                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1935                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1936                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1937                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1938                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1939                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1940                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1941                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1942                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1943                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1944                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1945                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1946                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1947                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1948                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1949                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1950                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1951                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1952                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1953                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U1954                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1955                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1956                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1957                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1958                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1959                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1960                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1961                     OR2X8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1962                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1963                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1964                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1965                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1966                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1967                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1968                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1969                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1970                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1971                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1972                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1973                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1974                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1975                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1976                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1977                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1978                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1979                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1980                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1981                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1982                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1983                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1984                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1985                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1986                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1987                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1988                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1989                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1990                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1991                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1992                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1993                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1994                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1995                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1996                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1997                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1998                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U1999                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2000                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2001                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2002                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2003                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2004                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2005                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2006                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2007                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2008                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2009                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2010                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2011                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2012                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2013                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2014                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2015                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2016                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U2017                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2018                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2019                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2020                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2021                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2022                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2023                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2024                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2025                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2026                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2027                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2028                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2029                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2030                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2031                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2032                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2033                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2034                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2035                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2036                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2037                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2038                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2039                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2040                     NAND3BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2041                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2042                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2043                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2044                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2045                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2046                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2047                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2048                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2049                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2050                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2051                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2052                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2053                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2054                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2055                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2056                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2057                     NAND3BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2058                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2059                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2060                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2061                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2062                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2063                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2064                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2065                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2066                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2067                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2068                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2069                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2070                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2071                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2072                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2073                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2074                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2075                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2076                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2077                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2078                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2079                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2080                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2081                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2082                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2083                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2084                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2085                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2086                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2087                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2088                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2089                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2090                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2091                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2092                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2093                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2094                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2095                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2096                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2097                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2098                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2099                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2100                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2101                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2102                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2103                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2104                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2105                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2106                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2107                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2108                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2109                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2110                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2111                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2112                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2113                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2114                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2115                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2116                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2117                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2118                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2119                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2120                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2121                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2122                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2123                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2124                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2125                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2126                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2127                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2128                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2129                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2130                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2131                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2132                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2133                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2134                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2135                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2136                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2137                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2138                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2139                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2140                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2141                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2142                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2143                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2144                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2145                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2146                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2147                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2148                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2149                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2150                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2151                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2152                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2153                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2154                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2155                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2156                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2157                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2158                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2159                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2160                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2161                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2162                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2163                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2164                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2165                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2166                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2167                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2168                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2169                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2170                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2171                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2172                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2173                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2174                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2175                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2176                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2177                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2178                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2179                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2180                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2181                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2182                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2183                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2184                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2185                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2186                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2187                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2188                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2189                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2190                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2191                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2192                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2193                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2194                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2195                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2196                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2197                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2198                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2199                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2200                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2201                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2202                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2203                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2204                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2205                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2206                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2207                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2208                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2209                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2210                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2211                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2212                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2213                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2214                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2215                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2216                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2217                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2218                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2219                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2220                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2221                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2222                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2223                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2224                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2225                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2226                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2227                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2228                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2229                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2230                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2231                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2232                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2233                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2234                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2235                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2236                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2237                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2238                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2239                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2240                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2241                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2242                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2243                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2244                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2245                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2246                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2247                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2248                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2249                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2250                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2251                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2252                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2253                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2254                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2255                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2256                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2257                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2258                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2259                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2260                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2261                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2262                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2263                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2264                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2265                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2266                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2267                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2268                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2269                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2270                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2271                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2272                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2273                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2274                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2275                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2276                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2277                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2278                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2279                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2280                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2281                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2282                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2283                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2284                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2285                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2286                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2287                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2288                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2289                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2290                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2291                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2292                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
genblk1_0__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_0__mac_S_reg_1_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_0__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_0__mac_S_reg_3_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_0__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_0__mac_S_reg_5_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_0__mac_S_reg_6_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_0__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_0__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_0__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_0__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_0__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_0__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_0__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_0__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_0__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_1__mac_S_reg_0_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_1__mac_S_reg_1_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_1__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_1__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_1__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_1__mac_S_reg_5_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_1__mac_S_reg_6_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_1__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_1__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_1__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_1__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_1__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_1__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_1__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_1__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_1__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_2__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_2__mac_S_reg_1_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_2__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_2__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_2__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_2__mac_S_reg_5_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_2__mac_S_reg_6_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_2__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_2__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_2__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_2__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_2__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_2__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_2__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_2__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_2__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_3__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_3__mac_S_reg_1_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_3__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_3__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_3__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_3__mac_S_reg_5_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_3__mac_S_reg_6_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_3__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_3__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_3__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_3__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_3__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_3__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_3__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_3__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_3__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_4__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_4__mac_S_reg_1_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_4__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_4__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_4__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_4__mac_S_reg_5_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_4__mac_S_reg_6_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_4__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_4__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_4__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_4__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_4__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_4__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_4__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_4__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_4__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_5__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_5__mac_S_reg_1_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_5__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_5__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_5__mac_S_reg_4_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_5__mac_S_reg_5_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_5__mac_S_reg_6_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_5__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_5__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_5__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_5__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_5__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_5__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_5__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_5__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_5__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_6__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_6__mac_S_reg_1_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_6__mac_S_reg_2_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_6__mac_S_reg_3_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_6__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_6__mac_S_reg_5_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_6__mac_S_reg_6_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_6__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_6__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_6__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_6__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_6__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_6__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_6__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_6__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_6__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_7__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_7__mac_S_reg_1_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_7__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_7__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_7__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_7__mac_S_reg_5_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_7__mac_S_reg_6_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_7__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_7__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_7__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_7__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_7__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_7__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_7__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_7__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_7__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_8__mac_S_reg_0_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_8__mac_S_reg_1_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_8__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_8__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_8__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_8__mac_S_reg_5_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_8__mac_S_reg_6_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_8__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_8__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_8__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_8__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_8__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_8__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_8__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_8__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_8__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_9__mac_S_reg_0_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_9__mac_S_reg_1_   DFFSRX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
genblk1_9__mac_S_reg_2_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_9__mac_S_reg_3_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_9__mac_S_reg_4_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_9__mac_S_reg_5_   DFFSRX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
genblk1_9__mac_S_reg_6_   DFFSRHQX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          43.200001 n
genblk1_9__mac_S_reg_7_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_9__mac_S_reg_8_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_9__mac_S_reg_9_   DFFSRHQX4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
genblk1_9__mac_biasesStored_reg_0_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_9__mac_biasesStored_reg_1_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_9__mac_biasesStored_reg_2_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_9__mac_biasesStored_reg_3_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_9__mac_biasesStored_reg_4_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
genblk1_9__mac_biasesStored_reg_9_
                          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
--------------------------------------------------------------------------------
Total 2332 cells                                          31536.000051
1
 
****************************************
Report : port
        -verbose
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:14 2018
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
biasWriteEnable
               in      0.0000   0.0000    1.02    0.00   --         
biasesIn[0]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[1]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[2]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[3]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[4]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[5]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[6]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[7]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[8]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[9]    in      0.0000   0.0000    1.02    0.00   --         
biasesIn[10]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[11]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[12]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[13]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[14]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[15]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[16]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[17]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[18]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[19]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[20]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[21]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[22]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[23]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[24]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[25]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[26]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[27]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[28]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[29]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[30]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[31]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[32]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[33]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[34]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[35]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[36]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[37]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[38]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[39]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[40]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[41]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[42]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[43]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[44]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[45]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[46]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[47]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[48]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[49]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[50]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[51]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[52]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[53]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[54]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[55]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[56]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[57]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[58]   in      0.0000   0.0000    1.02    0.00   --         
biasesIn[59]   in      0.0000   0.0000    1.02    0.00   --         
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
clr            in      0.0000   0.0000    1.02    0.00   --         
layer2In[0]    in      0.0000   0.0000    1.02    0.00   --         
layer2In[1]    in      0.0000   0.0000    1.02    0.00   --         
layer2In[2]    in      0.0000   0.0000    1.02    0.00   --         
layer2In[3]    in      0.0000   0.0000    1.02    0.00   --         
weightsIn[0]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[1]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[2]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[3]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[4]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[5]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[6]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[7]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[8]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[9]   in      0.0000   0.0000    1.02    0.00   --         
weightsIn[10]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[11]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[12]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[13]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[14]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[15]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[16]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[17]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[18]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[19]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[20]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[21]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[22]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[23]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[24]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[25]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[26]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[27]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[28]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[29]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[30]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[31]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[32]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[33]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[34]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[35]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[36]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[37]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[38]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[39]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[40]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[41]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[42]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[43]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[44]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[45]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[46]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[47]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[48]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[49]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[50]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[51]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[52]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[53]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[54]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[55]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[56]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[57]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[58]  in      0.0000   0.0000    1.02    0.00   --         
weightsIn[59]  in      0.0000   0.0000    1.02    0.00   --         
sumOut[0]      out     0.0050   0.0000   --      --      --         
sumOut[1]      out     0.0050   0.0000   --      --      --         
sumOut[2]      out     0.0050   0.0000   --      --      --         
sumOut[3]      out     0.0050   0.0000   --      --      --         
sumOut[4]      out     0.0050   0.0000   --      --      --         
sumOut[5]      out     0.0050   0.0000   --      --      --         
sumOut[6]      out     0.0050   0.0000   --      --      --         
sumOut[7]      out     0.0050   0.0000   --      --      --         
sumOut[8]      out     0.0050   0.0000   --      --      --         
sumOut[9]      out     0.0050   0.0000   --      --      --         
sumOut[10]     out     0.0050   0.0000   --      --      --         
sumOut[11]     out     0.0050   0.0000   --      --      --         
sumOut[12]     out     0.0050   0.0000   --      --      --         
sumOut[13]     out     0.0050   0.0000   --      --      --         
sumOut[14]     out     0.0050   0.0000   --      --      --         
sumOut[15]     out     0.0050   0.0000   --      --      --         
sumOut[16]     out     0.0050   0.0000   --      --      --         
sumOut[17]     out     0.0050   0.0000   --      --      --         
sumOut[18]     out     0.0050   0.0000   --      --      --         
sumOut[19]     out     0.0050   0.0000   --      --      --         
sumOut[20]     out     0.0050   0.0000   --      --      --         
sumOut[21]     out     0.0050   0.0000   --      --      --         
sumOut[22]     out     0.0050   0.0000   --      --      --         
sumOut[23]     out     0.0050   0.0000   --      --      --         
sumOut[24]     out     0.0050   0.0000   --      --      --         
sumOut[25]     out     0.0050   0.0000   --      --      --         
sumOut[26]     out     0.0050   0.0000   --      --      --         
sumOut[27]     out     0.0050   0.0000   --      --      --         
sumOut[28]     out     0.0050   0.0000   --      --      --         
sumOut[29]     out     0.0050   0.0000   --      --      --         
sumOut[30]     out     0.0050   0.0000   --      --      --         
sumOut[31]     out     0.0050   0.0000   --      --      --         
sumOut[32]     out     0.0050   0.0000   --      --      --         
sumOut[33]     out     0.0050   0.0000   --      --      --         
sumOut[34]     out     0.0050   0.0000   --      --      --         
sumOut[35]     out     0.0050   0.0000   --      --      --         
sumOut[36]     out     0.0050   0.0000   --      --      --         
sumOut[37]     out     0.0050   0.0000   --      --      --         
sumOut[38]     out     0.0050   0.0000   --      --      --         
sumOut[39]     out     0.0050   0.0000   --      --      --         
sumOut[40]     out     0.0050   0.0000   --      --      --         
sumOut[41]     out     0.0050   0.0000   --      --      --         
sumOut[42]     out     0.0050   0.0000   --      --      --         
sumOut[43]     out     0.0050   0.0000   --      --      --         
sumOut[44]     out     0.0050   0.0000   --      --      --         
sumOut[45]     out     0.0050   0.0000   --      --      --         
sumOut[46]     out     0.0050   0.0000   --      --      --         
sumOut[47]     out     0.0050   0.0000   --      --      --         
sumOut[48]     out     0.0050   0.0000   --      --      --         
sumOut[49]     out     0.0050   0.0000   --      --      --         
sumOut[50]     out     0.0050   0.0000   --      --      --         
sumOut[51]     out     0.0050   0.0000   --      --      --         
sumOut[52]     out     0.0050   0.0000   --      --      --         
sumOut[53]     out     0.0050   0.0000   --      --      --         
sumOut[54]     out     0.0050   0.0000   --      --      --         
sumOut[55]     out     0.0050   0.0000   --      --      --         
sumOut[56]     out     0.0050   0.0000   --      --      --         
sumOut[57]     out     0.0050   0.0000   --      --      --         
sumOut[58]     out     0.0050   0.0000   --      --      --         
sumOut[59]     out     0.0050   0.0000   --      --      --         
sumOut[60]     out     0.0050   0.0000   --      --      --         
sumOut[61]     out     0.0050   0.0000   --      --      --         
sumOut[62]     out     0.0050   0.0000   --      --      --         
sumOut[63]     out     0.0050   0.0000   --      --      --         
sumOut[64]     out     0.0050   0.0000   --      --      --         
sumOut[65]     out     0.0050   0.0000   --      --      --         
sumOut[66]     out     0.0050   0.0000   --      --      --         
sumOut[67]     out     0.0050   0.0000   --      --      --         
sumOut[68]     out     0.0050   0.0000   --      --      --         
sumOut[69]     out     0.0050   0.0000   --      --      --         
sumOut[70]     out     0.0050   0.0000   --      --      --         
sumOut[71]     out     0.0050   0.0000   --      --      --         
sumOut[72]     out     0.0050   0.0000   --      --      --         
sumOut[73]     out     0.0050   0.0000   --      --      --         
sumOut[74]     out     0.0050   0.0000   --      --      --         
sumOut[75]     out     0.0050   0.0000   --      --      --         
sumOut[76]     out     0.0050   0.0000   --      --      --         
sumOut[77]     out     0.0050   0.0000   --      --      --         
sumOut[78]     out     0.0050   0.0000   --      --      --         
sumOut[79]     out     0.0050   0.0000   --      --      --         
sumOut[80]     out     0.0050   0.0000   --      --      --         
sumOut[81]     out     0.0050   0.0000   --      --      --         
sumOut[82]     out     0.0050   0.0000   --      --      --         
sumOut[83]     out     0.0050   0.0000   --      --      --         
sumOut[84]     out     0.0050   0.0000   --      --      --         
sumOut[85]     out     0.0050   0.0000   --      --      --         
sumOut[86]     out     0.0050   0.0000   --      --      --         
sumOut[87]     out     0.0050   0.0000   --      --      --         
sumOut[88]     out     0.0050   0.0000   --      --      --         
sumOut[89]     out     0.0050   0.0000   --      --      --         
sumOut[90]     out     0.0050   0.0000   --      --      --         
sumOut[91]     out     0.0050   0.0000   --      --      --         
sumOut[92]     out     0.0050   0.0000   --      --      --         
sumOut[93]     out     0.0050   0.0000   --      --      --         
sumOut[94]     out     0.0050   0.0000   --      --      --         
sumOut[95]     out     0.0050   0.0000   --      --      --         
sumOut[96]     out     0.0050   0.0000   --      --      --         
sumOut[97]     out     0.0050   0.0000   --      --      --         
sumOut[98]     out     0.0050   0.0000   --      --      --         
sumOut[99]     out     0.0050   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
biasWriteEnable
                   1      --              --              --        -- 
biasesIn[0]        1      --              --              --        -- 
biasesIn[1]        1      --              --              --        -- 
biasesIn[2]        1      --              --              --        -- 
biasesIn[3]        1      --              --              --        -- 
biasesIn[4]        1      --              --              --        -- 
biasesIn[5]        1      --              --              --        -- 
biasesIn[6]        1      --              --              --        -- 
biasesIn[7]        1      --              --              --        -- 
biasesIn[8]        1      --              --              --        -- 
biasesIn[9]        1      --              --              --        -- 
biasesIn[10]       1      --              --              --        -- 
biasesIn[11]       1      --              --              --        -- 
biasesIn[12]       1      --              --              --        -- 
biasesIn[13]       1      --              --              --        -- 
biasesIn[14]       1      --              --              --        -- 
biasesIn[15]       1      --              --              --        -- 
biasesIn[16]       1      --              --              --        -- 
biasesIn[17]       1      --              --              --        -- 
biasesIn[18]       1      --              --              --        -- 
biasesIn[19]       1      --              --              --        -- 
biasesIn[20]       1      --              --              --        -- 
biasesIn[21]       1      --              --              --        -- 
biasesIn[22]       1      --              --              --        -- 
biasesIn[23]       1      --              --              --        -- 
biasesIn[24]       1      --              --              --        -- 
biasesIn[25]       1      --              --              --        -- 
biasesIn[26]       1      --              --              --        -- 
biasesIn[27]       1      --              --              --        -- 
biasesIn[28]       1      --              --              --        -- 
biasesIn[29]       1      --              --              --        -- 
biasesIn[30]       1      --              --              --        -- 
biasesIn[31]       1      --              --              --        -- 
biasesIn[32]       1      --              --              --        -- 
biasesIn[33]       1      --              --              --        -- 
biasesIn[34]       1      --              --              --        -- 
biasesIn[35]       1      --              --              --        -- 
biasesIn[36]       1      --              --              --        -- 
biasesIn[37]       1      --              --              --        -- 
biasesIn[38]       1      --              --              --        -- 
biasesIn[39]       1      --              --              --        -- 
biasesIn[40]       1      --              --              --        -- 
biasesIn[41]       1      --              --              --        -- 
biasesIn[42]       1      --              --              --        -- 
biasesIn[43]       1      --              --              --        -- 
biasesIn[44]       1      --              --              --        -- 
biasesIn[45]       1      --              --              --        -- 
biasesIn[46]       1      --              --              --        -- 
biasesIn[47]       1      --              --              --        -- 
biasesIn[48]       1      --              --              --        -- 
biasesIn[49]       1      --              --              --        -- 
biasesIn[50]       1      --              --              --        -- 
biasesIn[51]       1      --              --              --        -- 
biasesIn[52]       1      --              --              --        -- 
biasesIn[53]       1      --              --              --        -- 
biasesIn[54]       1      --              --              --        -- 
biasesIn[55]       1      --              --              --        -- 
biasesIn[56]       1      --              --              --        -- 
biasesIn[57]       1      --              --              --        -- 
biasesIn[58]       1      --              --              --        -- 
biasesIn[59]       1      --              --              --        -- 
clk                1      --              --              --        -- 
clr                1      --              --              --        -- 
layer2In[0]        1      --              --              --        -- 
layer2In[1]        1      --              --              --        -- 
layer2In[2]        1      --              --              --        -- 
layer2In[3]        1      --              --              --        -- 
weightsIn[0]       1      --              --              --        -- 
weightsIn[1]       1      --              --              --        -- 
weightsIn[2]       1      --              --              --        -- 
weightsIn[3]       1      --              --              --        -- 
weightsIn[4]       1      --              --              --        -- 
weightsIn[5]       1      --              --              --        -- 
weightsIn[6]       1      --              --              --        -- 
weightsIn[7]       1      --              --              --        -- 
weightsIn[8]       1      --              --              --        -- 
weightsIn[9]       1      --              --              --        -- 
weightsIn[10]      1      --              --              --        -- 
weightsIn[11]      1      --              --              --        -- 
weightsIn[12]      1      --              --              --        -- 
weightsIn[13]      1      --              --              --        -- 
weightsIn[14]      1      --              --              --        -- 
weightsIn[15]      1      --              --              --        -- 
weightsIn[16]      1      --              --              --        -- 
weightsIn[17]      1      --              --              --        -- 
weightsIn[18]      1      --              --              --        -- 
weightsIn[19]      1      --              --              --        -- 
weightsIn[20]      1      --              --              --        -- 
weightsIn[21]      1      --              --              --        -- 
weightsIn[22]      1      --              --              --        -- 
weightsIn[23]      1      --              --              --        -- 
weightsIn[24]      1      --              --              --        -- 
weightsIn[25]      1      --              --              --        -- 
weightsIn[26]      1      --              --              --        -- 
weightsIn[27]      1      --              --              --        -- 
weightsIn[28]      1      --              --              --        -- 
weightsIn[29]      1      --              --              --        -- 
weightsIn[30]      1      --              --              --        -- 
weightsIn[31]      1      --              --              --        -- 
weightsIn[32]      1      --              --              --        -- 
weightsIn[33]      1      --              --              --        -- 
weightsIn[34]      1      --              --              --        -- 
weightsIn[35]      1      --              --              --        -- 
weightsIn[36]      1      --              --              --        -- 
weightsIn[37]      1      --              --              --        -- 
weightsIn[38]      1      --              --              --        -- 
weightsIn[39]      1      --              --              --        -- 
weightsIn[40]      1      --              --              --        -- 
weightsIn[41]      1      --              --              --        -- 
weightsIn[42]      1      --              --              --        -- 
weightsIn[43]      1      --              --              --        -- 
weightsIn[44]      1      --              --              --        -- 
weightsIn[45]      1      --              --              --        -- 
weightsIn[46]      1      --              --              --        -- 
weightsIn[47]      1      --              --              --        -- 
weightsIn[48]      1      --              --              --        -- 
weightsIn[49]      1      --              --              --        -- 
weightsIn[50]      1      --              --              --        -- 
weightsIn[51]      1      --              --              --        -- 
weightsIn[52]      1      --              --              --        -- 
weightsIn[53]      1      --              --              --        -- 
weightsIn[54]      1      --              --              --        -- 
weightsIn[55]      1      --              --              --        -- 
weightsIn[56]      1      --              --              --        -- 
weightsIn[57]      1      --              --              --        -- 
weightsIn[58]      1      --              --              --        -- 
weightsIn[59]      1      --              --              --        -- 
sumOut[0]          1      --              --              --        -- 
sumOut[1]          1      --              --              --        -- 
sumOut[2]          1      --              --              --        -- 
sumOut[3]          1      --              --              --        -- 
sumOut[4]          1      --              --              --        -- 
sumOut[5]          1      --              --              --        -- 
sumOut[6]          1      --              --              --        -- 
sumOut[7]          1      --              --              --        -- 
sumOut[8]          1      --              --              --        -- 
sumOut[9]          1      --              --              --        -- 
sumOut[10]         1      --              --              --        -- 
sumOut[11]         1      --              --              --        -- 
sumOut[12]         1      --              --              --        -- 
sumOut[13]         1      --              --              --        -- 
sumOut[14]         1      --              --              --        -- 
sumOut[15]         1      --              --              --        -- 
sumOut[16]         1      --              --              --        -- 
sumOut[17]         1      --              --              --        -- 
sumOut[18]         1      --              --              --        -- 
sumOut[19]         1      --              --              --        -- 
sumOut[20]         1      --              --              --        -- 
sumOut[21]         1      --              --              --        -- 
sumOut[22]         1      --              --              --        -- 
sumOut[23]         1      --              --              --        -- 
sumOut[24]         1      --              --              --        -- 
sumOut[25]         1      --              --              --        -- 
sumOut[26]         1      --              --              --        -- 
sumOut[27]         1      --              --              --        -- 
sumOut[28]         1      --              --              --        -- 
sumOut[29]         1      --              --              --        -- 
sumOut[30]         1      --              --              --        -- 
sumOut[31]         1      --              --              --        -- 
sumOut[32]         1      --              --              --        -- 
sumOut[33]         1      --              --              --        -- 
sumOut[34]         1      --              --              --        -- 
sumOut[35]         1      --              --              --        -- 
sumOut[36]         1      --              --              --        -- 
sumOut[37]         1      --              --              --        -- 
sumOut[38]         1      --              --              --        -- 
sumOut[39]         1      --              --              --        -- 
sumOut[40]         1      --              --              --        -- 
sumOut[41]         1      --              --              --        -- 
sumOut[42]         1      --              --              --        -- 
sumOut[43]         1      --              --              --        -- 
sumOut[44]         1      --              --              --        -- 
sumOut[45]         1      --              --              --        -- 
sumOut[46]         1      --              --              --        -- 
sumOut[47]         1      --              --              --        -- 
sumOut[48]         1      --              --              --        -- 
sumOut[49]         1      --              --              --        -- 
sumOut[50]         1      --              --              --        -- 
sumOut[51]         1      --              --              --        -- 
sumOut[52]         1      --              --              --        -- 
sumOut[53]         1      --              --              --        -- 
sumOut[54]         1      --              --              --        -- 
sumOut[55]         1      --              --              --        -- 
sumOut[56]         1      --              --              --        -- 
sumOut[57]         1      --              --              --        -- 
sumOut[58]         1      --              --              --        -- 
sumOut[59]         1      --              --              --        -- 
sumOut[60]         1      --              --              --        -- 
sumOut[61]         1      --              --              --        -- 
sumOut[62]         1      --              --              --        -- 
sumOut[63]         1      --              --              --        -- 
sumOut[64]         1      --              --              --        -- 
sumOut[65]         1      --              --              --        -- 
sumOut[66]         1      --              --              --        -- 
sumOut[67]         1      --              --              --        -- 
sumOut[68]         1      --              --              --        -- 
sumOut[69]         1      --              --              --        -- 
sumOut[70]         1      --              --              --        -- 
sumOut[71]         1      --              --              --        -- 
sumOut[72]         1      --              --              --        -- 
sumOut[73]         1      --              --              --        -- 
sumOut[74]         1      --              --              --        -- 
sumOut[75]         1      --              --              --        -- 
sumOut[76]         1      --              --              --        -- 
sumOut[77]         1      --              --              --        -- 
sumOut[78]         1      --              --              --        -- 
sumOut[79]         1      --              --              --        -- 
sumOut[80]         1      --              --              --        -- 
sumOut[81]         1      --              --              --        -- 
sumOut[82]         1      --              --              --        -- 
sumOut[83]         1      --              --              --        -- 
sumOut[84]         1      --              --              --        -- 
sumOut[85]         1      --              --              --        -- 
sumOut[86]         1      --              --              --        -- 
sumOut[87]         1      --              --              --        -- 
sumOut[88]         1      --              --              --        -- 
sumOut[89]         1      --              --              --        -- 
sumOut[90]         1      --              --              --        -- 
sumOut[91]         1      --              --              --        -- 
sumOut[92]         1      --              --              --        -- 
sumOut[93]         1      --              --              --        -- 
sumOut[94]         1      --              --              --        -- 
sumOut[95]         1      --              --              --        -- 
sumOut[96]         1      --              --              --        -- 
sumOut[97]         1      --              --              --        -- 
sumOut[98]         1      --              --              --        -- 
sumOut[99]         1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
biasWriteEnable
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[0]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[1]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[2]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[3]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[4]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[5]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[6]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[7]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[8]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[9]   0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[10]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[11]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[12]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[13]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[14]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[15]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[16]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[17]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[18]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[19]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[20]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[21]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[22]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[23]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[24]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[25]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[26]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[27]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[28]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[29]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[30]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[31]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[32]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[33]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[34]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[35]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[36]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[37]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[38]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[39]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[40]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[41]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[42]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[43]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[44]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[45]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[46]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[47]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[48]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[49]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[50]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[51]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[52]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[53]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[54]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[55]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[56]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[57]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[58]
              0.05    0.05    0.05    0.05  clk       4.00  
biasesIn[59]
              0.05    0.05    0.05    0.05  clk       4.00  
clk           --      --      --      --      --      4.00
clr           0.05    0.05    0.05    0.05  clk       4.00  
layer2In[0]   0.05    0.05    0.05    0.05  clk       4.00  
layer2In[1]   0.05    0.05    0.05    0.05  clk       4.00  
layer2In[2]   0.05    0.05    0.05    0.05  clk       4.00  
layer2In[3]   0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[0]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[1]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[2]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[3]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[4]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[5]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[6]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[7]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[8]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[9]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[10]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[11]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[12]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[13]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[14]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[15]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[16]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[17]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[18]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[19]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[20]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[21]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[22]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[23]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[24]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[25]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[26]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[27]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[28]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[29]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[30]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[31]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[32]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[33]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[34]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[35]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[36]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[37]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[38]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[39]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[40]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[41]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[42]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[43]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[44]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[45]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[46]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[47]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[48]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[49]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[50]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[51]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[52]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[53]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[54]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[55]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[56]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[57]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[58]
              0.05    0.05    0.05    0.05  clk       4.00  
weightsIn[59]
              0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
biasWriteEnable
             INVX1TS            INVX1TS              -- /  --     
biasesIn[0]  INVX1TS            INVX1TS              -- /  --     
biasesIn[1]  INVX1TS            INVX1TS              -- /  --     
biasesIn[2]  INVX1TS            INVX1TS              -- /  --     
biasesIn[3]  INVX1TS            INVX1TS              -- /  --     
biasesIn[4]  INVX1TS            INVX1TS              -- /  --     
biasesIn[5]  INVX1TS            INVX1TS              -- /  --     
biasesIn[6]  INVX1TS            INVX1TS              -- /  --     
biasesIn[7]  INVX1TS            INVX1TS              -- /  --     
biasesIn[8]  INVX1TS            INVX1TS              -- /  --     
biasesIn[9]  INVX1TS            INVX1TS              -- /  --     
biasesIn[10] INVX1TS            INVX1TS              -- /  --     
biasesIn[11] INVX1TS            INVX1TS              -- /  --     
biasesIn[12] INVX1TS            INVX1TS              -- /  --     
biasesIn[13] INVX1TS            INVX1TS              -- /  --     
biasesIn[14] INVX1TS            INVX1TS              -- /  --     
biasesIn[15] INVX1TS            INVX1TS              -- /  --     
biasesIn[16] INVX1TS            INVX1TS              -- /  --     
biasesIn[17] INVX1TS            INVX1TS              -- /  --     
biasesIn[18] INVX1TS            INVX1TS              -- /  --     
biasesIn[19] INVX1TS            INVX1TS              -- /  --     
biasesIn[20] INVX1TS            INVX1TS              -- /  --     
biasesIn[21] INVX1TS            INVX1TS              -- /  --     
biasesIn[22] INVX1TS            INVX1TS              -- /  --     
biasesIn[23] INVX1TS            INVX1TS              -- /  --     
biasesIn[24] INVX1TS            INVX1TS              -- /  --     
biasesIn[25] INVX1TS            INVX1TS              -- /  --     
biasesIn[26] INVX1TS            INVX1TS              -- /  --     
biasesIn[27] INVX1TS            INVX1TS              -- /  --     
biasesIn[28] INVX1TS            INVX1TS              -- /  --     
biasesIn[29] INVX1TS            INVX1TS              -- /  --     
biasesIn[30] INVX1TS            INVX1TS              -- /  --     
biasesIn[31] INVX1TS            INVX1TS              -- /  --     
biasesIn[32] INVX1TS            INVX1TS              -- /  --     
biasesIn[33] INVX1TS            INVX1TS              -- /  --     
biasesIn[34] INVX1TS            INVX1TS              -- /  --     
biasesIn[35] INVX1TS            INVX1TS              -- /  --     
biasesIn[36] INVX1TS            INVX1TS              -- /  --     
biasesIn[37] INVX1TS            INVX1TS              -- /  --     
biasesIn[38] INVX1TS            INVX1TS              -- /  --     
biasesIn[39] INVX1TS            INVX1TS              -- /  --     
biasesIn[40] INVX1TS            INVX1TS              -- /  --     
biasesIn[41] INVX1TS            INVX1TS              -- /  --     
biasesIn[42] INVX1TS            INVX1TS              -- /  --     
biasesIn[43] INVX1TS            INVX1TS              -- /  --     
biasesIn[44] INVX1TS            INVX1TS              -- /  --     
biasesIn[45] INVX1TS            INVX1TS              -- /  --     
biasesIn[46] INVX1TS            INVX1TS              -- /  --     
biasesIn[47] INVX1TS            INVX1TS              -- /  --     
biasesIn[48] INVX1TS            INVX1TS              -- /  --     
biasesIn[49] INVX1TS            INVX1TS              -- /  --     
biasesIn[50] INVX1TS            INVX1TS              -- /  --     
biasesIn[51] INVX1TS            INVX1TS              -- /  --     
biasesIn[52] INVX1TS            INVX1TS              -- /  --     
biasesIn[53] INVX1TS            INVX1TS              -- /  --     
biasesIn[54] INVX1TS            INVX1TS              -- /  --     
biasesIn[55] INVX1TS            INVX1TS              -- /  --     
biasesIn[56] INVX1TS            INVX1TS              -- /  --     
biasesIn[57] INVX1TS            INVX1TS              -- /  --     
biasesIn[58] INVX1TS            INVX1TS              -- /  --     
biasesIn[59] INVX1TS            INVX1TS              -- /  --     
clk          INVX1TS            INVX1TS              -- /  --     
clr          INVX1TS            INVX1TS              -- /  --     
layer2In[0]  INVX1TS            INVX1TS              -- /  --     
layer2In[1]  INVX1TS            INVX1TS              -- /  --     
layer2In[2]  INVX1TS            INVX1TS              -- /  --     
layer2In[3]  INVX1TS            INVX1TS              -- /  --     
weightsIn[0] INVX1TS            INVX1TS              -- /  --     
weightsIn[1] INVX1TS            INVX1TS              -- /  --     
weightsIn[2] INVX1TS            INVX1TS              -- /  --     
weightsIn[3] INVX1TS            INVX1TS              -- /  --     
weightsIn[4] INVX1TS            INVX1TS              -- /  --     
weightsIn[5] INVX1TS            INVX1TS              -- /  --     
weightsIn[6] INVX1TS            INVX1TS              -- /  --     
weightsIn[7] INVX1TS            INVX1TS              -- /  --     
weightsIn[8] INVX1TS            INVX1TS              -- /  --     
weightsIn[9] INVX1TS            INVX1TS              -- /  --     
weightsIn[10]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[11]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[12]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[13]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[14]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[15]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[16]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[17]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[18]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[19]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[20]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[21]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[22]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[23]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[24]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[25]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[26]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[27]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[28]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[29]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[30]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[31]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[32]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[33]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[34]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[35]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[36]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[37]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[38]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[39]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[40]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[41]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[42]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[43]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[44]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[45]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[46]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[47]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[48]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[49]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[50]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[51]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[52]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[53]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[54]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[55]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[56]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[57]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[58]
             INVX1TS            INVX1TS              -- /  --     
weightsIn[59]
             INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
biasWriteEnable
              --      --     --      --     --      --     --     --        -- 
biasesIn[0]   --      --     --      --     --      --     --     --        -- 
biasesIn[1]   --      --     --      --     --      --     --     --        -- 
biasesIn[2]   --      --     --      --     --      --     --     --        -- 
biasesIn[3]   --      --     --      --     --      --     --     --        -- 
biasesIn[4]   --      --     --      --     --      --     --     --        -- 
biasesIn[5]   --      --     --      --     --      --     --     --        -- 
biasesIn[6]   --      --     --      --     --      --     --     --        -- 
biasesIn[7]   --      --     --      --     --      --     --     --        -- 
biasesIn[8]   --      --     --      --     --      --     --     --        -- 
biasesIn[9]   --      --     --      --     --      --     --     --        -- 
biasesIn[10]
              --      --     --      --     --      --     --     --        -- 
biasesIn[11]
              --      --     --      --     --      --     --     --        -- 
biasesIn[12]
              --      --     --      --     --      --     --     --        -- 
biasesIn[13]
              --      --     --      --     --      --     --     --        -- 
biasesIn[14]
              --      --     --      --     --      --     --     --        -- 
biasesIn[15]
              --      --     --      --     --      --     --     --        -- 
biasesIn[16]
              --      --     --      --     --      --     --     --        -- 
biasesIn[17]
              --      --     --      --     --      --     --     --        -- 
biasesIn[18]
              --      --     --      --     --      --     --     --        -- 
biasesIn[19]
              --      --     --      --     --      --     --     --        -- 
biasesIn[20]
              --      --     --      --     --      --     --     --        -- 
biasesIn[21]
              --      --     --      --     --      --     --     --        -- 
biasesIn[22]
              --      --     --      --     --      --     --     --        -- 
biasesIn[23]
              --      --     --      --     --      --     --     --        -- 
biasesIn[24]
              --      --     --      --     --      --     --     --        -- 
biasesIn[25]
              --      --     --      --     --      --     --     --        -- 
biasesIn[26]
              --      --     --      --     --      --     --     --        -- 
biasesIn[27]
              --      --     --      --     --      --     --     --        -- 
biasesIn[28]
              --      --     --      --     --      --     --     --        -- 
biasesIn[29]
              --      --     --      --     --      --     --     --        -- 
biasesIn[30]
              --      --     --      --     --      --     --     --        -- 
biasesIn[31]
              --      --     --      --     --      --     --     --        -- 
biasesIn[32]
              --      --     --      --     --      --     --     --        -- 
biasesIn[33]
              --      --     --      --     --      --     --     --        -- 
biasesIn[34]
              --      --     --      --     --      --     --     --        -- 
biasesIn[35]
              --      --     --      --     --      --     --     --        -- 
biasesIn[36]
              --      --     --      --     --      --     --     --        -- 
biasesIn[37]
              --      --     --      --     --      --     --     --        -- 
biasesIn[38]
              --      --     --      --     --      --     --     --        -- 
biasesIn[39]
              --      --     --      --     --      --     --     --        -- 
biasesIn[40]
              --      --     --      --     --      --     --     --        -- 
biasesIn[41]
              --      --     --      --     --      --     --     --        -- 
biasesIn[42]
              --      --     --      --     --      --     --     --        -- 
biasesIn[43]
              --      --     --      --     --      --     --     --        -- 
biasesIn[44]
              --      --     --      --     --      --     --     --        -- 
biasesIn[45]
              --      --     --      --     --      --     --     --        -- 
biasesIn[46]
              --      --     --      --     --      --     --     --        -- 
biasesIn[47]
              --      --     --      --     --      --     --     --        -- 
biasesIn[48]
              --      --     --      --     --      --     --     --        -- 
biasesIn[49]
              --      --     --      --     --      --     --     --        -- 
biasesIn[50]
              --      --     --      --     --      --     --     --        -- 
biasesIn[51]
              --      --     --      --     --      --     --     --        -- 
biasesIn[52]
              --      --     --      --     --      --     --     --        -- 
biasesIn[53]
              --      --     --      --     --      --     --     --        -- 
biasesIn[54]
              --      --     --      --     --      --     --     --        -- 
biasesIn[55]
              --      --     --      --     --      --     --     --        -- 
biasesIn[56]
              --      --     --      --     --      --     --     --        -- 
biasesIn[57]
              --      --     --      --     --      --     --     --        -- 
biasesIn[58]
              --      --     --      --     --      --     --     --        -- 
biasesIn[59]
              --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
clr           --      --     --      --     --      --     --     --        -- 
layer2In[0]   --      --     --      --     --      --     --     --        -- 
layer2In[1]   --      --     --      --     --      --     --     --        -- 
layer2In[2]   --      --     --      --     --      --     --     --        -- 
layer2In[3]   --      --     --      --     --      --     --     --        -- 
weightsIn[0]
              --      --     --      --     --      --     --     --        -- 
weightsIn[1]
              --      --     --      --     --      --     --     --        -- 
weightsIn[2]
              --      --     --      --     --      --     --     --        -- 
weightsIn[3]
              --      --     --      --     --      --     --     --        -- 
weightsIn[4]
              --      --     --      --     --      --     --     --        -- 
weightsIn[5]
              --      --     --      --     --      --     --     --        -- 
weightsIn[6]
              --      --     --      --     --      --     --     --        -- 
weightsIn[7]
              --      --     --      --     --      --     --     --        -- 
weightsIn[8]
              --      --     --      --     --      --     --     --        -- 
weightsIn[9]
              --      --     --      --     --      --     --     --        -- 
weightsIn[10]
              --      --     --      --     --      --     --     --        -- 
weightsIn[11]
              --      --     --      --     --      --     --     --        -- 
weightsIn[12]
              --      --     --      --     --      --     --     --        -- 
weightsIn[13]
              --      --     --      --     --      --     --     --        -- 
weightsIn[14]
              --      --     --      --     --      --     --     --        -- 
weightsIn[15]
              --      --     --      --     --      --     --     --        -- 
weightsIn[16]
              --      --     --      --     --      --     --     --        -- 
weightsIn[17]
              --      --     --      --     --      --     --     --        -- 
weightsIn[18]
              --      --     --      --     --      --     --     --        -- 
weightsIn[19]
              --      --     --      --     --      --     --     --        -- 
weightsIn[20]
              --      --     --      --     --      --     --     --        -- 
weightsIn[21]
              --      --     --      --     --      --     --     --        -- 
weightsIn[22]
              --      --     --      --     --      --     --     --        -- 
weightsIn[23]
              --      --     --      --     --      --     --     --        -- 
weightsIn[24]
              --      --     --      --     --      --     --     --        -- 
weightsIn[25]
              --      --     --      --     --      --     --     --        -- 
weightsIn[26]
              --      --     --      --     --      --     --     --        -- 
weightsIn[27]
              --      --     --      --     --      --     --     --        -- 
weightsIn[28]
              --      --     --      --     --      --     --     --        -- 
weightsIn[29]
              --      --     --      --     --      --     --     --        -- 
weightsIn[30]
              --      --     --      --     --      --     --     --        -- 
weightsIn[31]
              --      --     --      --     --      --     --     --        -- 
weightsIn[32]
              --      --     --      --     --      --     --     --        -- 
weightsIn[33]
              --      --     --      --     --      --     --     --        -- 
weightsIn[34]
              --      --     --      --     --      --     --     --        -- 
weightsIn[35]
              --      --     --      --     --      --     --     --        -- 
weightsIn[36]
              --      --     --      --     --      --     --     --        -- 
weightsIn[37]
              --      --     --      --     --      --     --     --        -- 
weightsIn[38]
              --      --     --      --     --      --     --     --        -- 
weightsIn[39]
              --      --     --      --     --      --     --     --        -- 
weightsIn[40]
              --      --     --      --     --      --     --     --        -- 
weightsIn[41]
              --      --     --      --     --      --     --     --        -- 
weightsIn[42]
              --      --     --      --     --      --     --     --        -- 
weightsIn[43]
              --      --     --      --     --      --     --     --        -- 
weightsIn[44]
              --      --     --      --     --      --     --     --        -- 
weightsIn[45]
              --      --     --      --     --      --     --     --        -- 
weightsIn[46]
              --      --     --      --     --      --     --     --        -- 
weightsIn[47]
              --      --     --      --     --      --     --     --        -- 
weightsIn[48]
              --      --     --      --     --      --     --     --        -- 
weightsIn[49]
              --      --     --      --     --      --     --     --        -- 
weightsIn[50]
              --      --     --      --     --      --     --     --        -- 
weightsIn[51]
              --      --     --      --     --      --     --     --        -- 
weightsIn[52]
              --      --     --      --     --      --     --     --        -- 
weightsIn[53]
              --      --     --      --     --      --     --     --        -- 
weightsIn[54]
              --      --     --      --     --      --     --     --        -- 
weightsIn[55]
              --      --     --      --     --      --     --     --        -- 
weightsIn[56]
              --      --     --      --     --      --     --     --        -- 
weightsIn[57]
              --      --     --      --     --      --     --     --        -- 
weightsIn[58]
              --      --     --      --     --      --     --     --        -- 
weightsIn[59]
              --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
biasWriteEnable
              --      --      --      -- 
biasesIn[0]   --      --      --      -- 
biasesIn[1]   --      --      --      -- 
biasesIn[2]   --      --      --      -- 
biasesIn[3]   --      --      --      -- 
biasesIn[4]   --      --      --      -- 
biasesIn[5]   --      --      --      -- 
biasesIn[6]   --      --      --      -- 
biasesIn[7]   --      --      --      -- 
biasesIn[8]   --      --      --      -- 
biasesIn[9]   --      --      --      -- 
biasesIn[10]
              --      --      --      -- 
biasesIn[11]
              --      --      --      -- 
biasesIn[12]
              --      --      --      -- 
biasesIn[13]
              --      --      --      -- 
biasesIn[14]
              --      --      --      -- 
biasesIn[15]
              --      --      --      -- 
biasesIn[16]
              --      --      --      -- 
biasesIn[17]
              --      --      --      -- 
biasesIn[18]
              --      --      --      -- 
biasesIn[19]
              --      --      --      -- 
biasesIn[20]
              --      --      --      -- 
biasesIn[21]
              --      --      --      -- 
biasesIn[22]
              --      --      --      -- 
biasesIn[23]
              --      --      --      -- 
biasesIn[24]
              --      --      --      -- 
biasesIn[25]
              --      --      --      -- 
biasesIn[26]
              --      --      --      -- 
biasesIn[27]
              --      --      --      -- 
biasesIn[28]
              --      --      --      -- 
biasesIn[29]
              --      --      --      -- 
biasesIn[30]
              --      --      --      -- 
biasesIn[31]
              --      --      --      -- 
biasesIn[32]
              --      --      --      -- 
biasesIn[33]
              --      --      --      -- 
biasesIn[34]
              --      --      --      -- 
biasesIn[35]
              --      --      --      -- 
biasesIn[36]
              --      --      --      -- 
biasesIn[37]
              --      --      --      -- 
biasesIn[38]
              --      --      --      -- 
biasesIn[39]
              --      --      --      -- 
biasesIn[40]
              --      --      --      -- 
biasesIn[41]
              --      --      --      -- 
biasesIn[42]
              --      --      --      -- 
biasesIn[43]
              --      --      --      -- 
biasesIn[44]
              --      --      --      -- 
biasesIn[45]
              --      --      --      -- 
biasesIn[46]
              --      --      --      -- 
biasesIn[47]
              --      --      --      -- 
biasesIn[48]
              --      --      --      -- 
biasesIn[49]
              --      --      --      -- 
biasesIn[50]
              --      --      --      -- 
biasesIn[51]
              --      --      --      -- 
biasesIn[52]
              --      --      --      -- 
biasesIn[53]
              --      --      --      -- 
biasesIn[54]
              --      --      --      -- 
biasesIn[55]
              --      --      --      -- 
biasesIn[56]
              --      --      --      -- 
biasesIn[57]
              --      --      --      -- 
biasesIn[58]
              --      --      --      -- 
biasesIn[59]
              --      --      --      -- 
clk           --      --      --      -- 
clr           --      --      --      -- 
layer2In[0]   --      --      --      -- 
layer2In[1]   --      --      --      -- 
layer2In[2]   --      --      --      -- 
layer2In[3]   --      --      --      -- 
weightsIn[0]
              --      --      --      -- 
weightsIn[1]
              --      --      --      -- 
weightsIn[2]
              --      --      --      -- 
weightsIn[3]
              --      --      --      -- 
weightsIn[4]
              --      --      --      -- 
weightsIn[5]
              --      --      --      -- 
weightsIn[6]
              --      --      --      -- 
weightsIn[7]
              --      --      --      -- 
weightsIn[8]
              --      --      --      -- 
weightsIn[9]
              --      --      --      -- 
weightsIn[10]
              --      --      --      -- 
weightsIn[11]
              --      --      --      -- 
weightsIn[12]
              --      --      --      -- 
weightsIn[13]
              --      --      --      -- 
weightsIn[14]
              --      --      --      -- 
weightsIn[15]
              --      --      --      -- 
weightsIn[16]
              --      --      --      -- 
weightsIn[17]
              --      --      --      -- 
weightsIn[18]
              --      --      --      -- 
weightsIn[19]
              --      --      --      -- 
weightsIn[20]
              --      --      --      -- 
weightsIn[21]
              --      --      --      -- 
weightsIn[22]
              --      --      --      -- 
weightsIn[23]
              --      --      --      -- 
weightsIn[24]
              --      --      --      -- 
weightsIn[25]
              --      --      --      -- 
weightsIn[26]
              --      --      --      -- 
weightsIn[27]
              --      --      --      -- 
weightsIn[28]
              --      --      --      -- 
weightsIn[29]
              --      --      --      -- 
weightsIn[30]
              --      --      --      -- 
weightsIn[31]
              --      --      --      -- 
weightsIn[32]
              --      --      --      -- 
weightsIn[33]
              --      --      --      -- 
weightsIn[34]
              --      --      --      -- 
weightsIn[35]
              --      --      --      -- 
weightsIn[36]
              --      --      --      -- 
weightsIn[37]
              --      --      --      -- 
weightsIn[38]
              --      --      --      -- 
weightsIn[39]
              --      --      --      -- 
weightsIn[40]
              --      --      --      -- 
weightsIn[41]
              --      --      --      -- 
weightsIn[42]
              --      --      --      -- 
weightsIn[43]
              --      --      --      -- 
weightsIn[44]
              --      --      --      -- 
weightsIn[45]
              --      --      --      -- 
weightsIn[46]
              --      --      --      -- 
weightsIn[47]
              --      --      --      -- 
weightsIn[48]
              --      --      --      -- 
weightsIn[49]
              --      --      --      -- 
weightsIn[50]
              --      --      --      -- 
weightsIn[51]
              --      --      --      -- 
weightsIn[52]
              --      --      --      -- 
weightsIn[53]
              --      --      --      -- 
weightsIn[54]
              --      --      --      -- 
weightsIn[55]
              --      --      --      -- 
weightsIn[56]
              --      --      --      -- 
weightsIn[57]
              --      --      --      -- 
weightsIn[58]
              --      --      --      -- 
weightsIn[59]
              --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
sumOut[0]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[1]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[2]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[3]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[4]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[5]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[6]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[7]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[8]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[9]     0.05    0.05    0.05    0.05  clk       0.00  
sumOut[10]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[11]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[12]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[13]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[14]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[15]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[16]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[17]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[18]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[19]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[20]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[21]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[22]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[23]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[24]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[25]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[26]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[27]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[28]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[29]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[30]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[31]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[32]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[33]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[34]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[35]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[36]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[37]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[38]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[39]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[40]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[41]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[42]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[43]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[44]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[45]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[46]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[47]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[48]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[49]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[50]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[51]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[52]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[53]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[54]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[55]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[56]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[57]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[58]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[59]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[60]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[61]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[62]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[63]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[64]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[65]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[66]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[67]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[68]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[69]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[70]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[71]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[72]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[73]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[74]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[75]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[76]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[77]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[78]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[79]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[80]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[81]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[82]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[83]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[84]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[85]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[86]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[87]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[88]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[89]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[90]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[91]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[92]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[93]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[94]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[95]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[96]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[97]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[98]    0.05    0.05    0.05    0.05  clk       0.00  
sumOut[99]    0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:14 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
multStore                                flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:14 2018
****************************************


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U549/Y (OAI21X2TS)                                      0.17       2.26 r
  U1593/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U722/Y (OAI21X2TS)                                      0.17       2.26 r
  U715/Y (XOR2X1TS)                                       0.18       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1768/Y (OAI21X2TS)                                     0.17       2.26 r
  U1769/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1753/Y (OAI21X2TS)                                     0.17       2.26 r
  U1760/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1761/Y (OAI21X2TS)                                     0.17       2.26 r
  U1246/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U1688/Y (OAI21X2TS)                                     0.13       2.26 f
  U1694/Y (XNOR2X1TS)                                     0.15       2.41 r
  genblk1_6__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1527/Y (OAI21X4TS)                                     0.15       1.98 r
  U1528/Y (AOI21X4TS)                                     0.10       2.09 f
  U513/Y (OAI21X2TS)                                      0.17       2.25 r
  U1631/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_2__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1527/Y (OAI21X4TS)                                     0.15       1.98 r
  U1528/Y (AOI21X4TS)                                     0.10       2.09 f
  U1530/Y (OAI21X2TS)                                     0.17       2.25 r
  U1533/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_2__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1527/Y (OAI21X4TS)                                     0.15       1.98 r
  U1528/Y (AOI21X4TS)                                     0.10       2.09 f
  U1027/Y (OAI21X2TS)                                     0.17       2.25 r
  U1064/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_2__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U652/Y (XOR2X4TS)                                       0.22       1.73 f
  U530/Y (NOR2X6TS)                                       0.13       1.86 r
  U736/Y (NOR2X4TS)                                       0.08       1.93 f
  U1674/Y (AOI21X4TS)                                     0.20       2.13 r
  U1970/Y (OAI21X2TS)                                     0.14       2.27 f
  U565/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_1__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U652/Y (XOR2X4TS)                                       0.22       1.73 f
  U530/Y (NOR2X6TS)                                       0.13       1.86 r
  U736/Y (NOR2X4TS)                                       0.08       1.93 f
  U1674/Y (AOI21X4TS)                                     0.20       2.13 r
  U1945/Y (OAI21X2TS)                                     0.14       2.27 f
  U566/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_1__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U479/Y (OAI21X4TS)                                      0.16       1.98 r
  U478/Y (AOI21X4TS)                                      0.10       2.09 f
  U1905/Y (OAI21X2TS)                                     0.17       2.25 r
  U1909/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_3__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U479/Y (OAI21X4TS)                                      0.16       1.98 r
  U478/Y (AOI21X4TS)                                      0.10       2.09 f
  U1900/Y (OAI21X2TS)                                     0.17       2.25 r
  U1904/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_3__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U675/Y (NOR2X6TS)                                       0.11       0.63 r
  U1239/S (ADDFHX2TS)                                     0.54       1.17 f
  U1146/Y (OAI21X4TS)                                     0.16       1.33 r
  U377/Y (OAI2BB1X2TS)                                    0.14       1.47 f
  U1919/Y (XOR2X4TS)                                      0.22       1.69 r
  U1921/Y (NAND2X4TS)                                     0.13       1.82 f
  U556/Y (OAI21X4TS)                                      0.16       1.98 r
  U586/Y (AOI21X4TS)                                      0.10       2.08 f
  U591/Y (OAI21X2TS)                                      0.17       2.25 r
  U590/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_0__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U675/Y (NOR2X6TS)                                       0.11       0.63 r
  U1239/S (ADDFHX2TS)                                     0.54       1.17 f
  U1146/Y (OAI21X4TS)                                     0.16       1.33 r
  U377/Y (OAI2BB1X2TS)                                    0.14       1.47 f
  U1919/Y (XOR2X4TS)                                      0.22       1.69 r
  U1921/Y (NAND2X4TS)                                     0.13       1.82 f
  U556/Y (OAI21X4TS)                                      0.16       1.98 r
  U586/Y (AOI21X4TS)                                      0.10       2.08 f
  U561/Y (OAI21X2TS)                                      0.17       2.25 r
  U1989/Y (XOR2X1TS)                                      0.18       2.42 r
  genblk1_0__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U675/Y (NOR2X6TS)                                       0.11       0.63 r
  U1239/S (ADDFHX2TS)                                     0.54       1.17 f
  U1146/Y (OAI21X4TS)                                     0.16       1.33 r
  U377/Y (OAI2BB1X2TS)                                    0.14       1.47 f
  U1919/Y (XOR2X4TS)                                      0.22       1.69 r
  U1921/Y (NAND2X4TS)                                     0.13       1.82 f
  U556/Y (OAI21X4TS)                                      0.16       1.98 r
  U586/Y (AOI21X4TS)                                      0.10       2.08 f
  U503/Y (OAI21X2TS)                                      0.17       2.25 r
  U544/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_0__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U206/Y (OAI2BB1X2TS)                                    0.17       1.25 f
  U893/Y (NAND2X4TS)                                      0.12       1.37 r
  U774/Y (XNOR2X4TS)                                      0.16       1.53 r
  U773/Y (XOR2X4TS)                                       0.22       1.75 r
  U1007/Y (NAND2X4TS)                                     0.15       1.89 f
  U1951/Y (OAI21X4TS)                                     0.15       2.04 r
  U519/Y (AOI21X2TS)                                      0.12       2.16 f
  U518/Y (OAI21X2TS)                                      0.09       2.25 r
  U1149/Y (XOR2X1TS)                                      0.18       2.42 r
  genblk1_7__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U1247/Y (OAI2BB1X4TS)                                   0.31       1.46 r
  U2020/Y (XOR2X4TS)                                      0.22       1.68 r
  U2021/Y (NAND2X4TS)                                     0.13       1.81 f
  U1108/Y (OAI21X4TS)                                     0.16       1.97 r
  U2024/Y (AOI21X4TS)                                     0.11       2.08 f
  U392/Y (OAI21X2TS)                                      0.17       2.25 r
  U391/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_8__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U762/Y (AND2X4TS)                                       0.19       0.66 r
  U1057/CO (ADDFHX4TS)                                    0.48       1.14 r
  U1058/Y (INVX2TS)                                       0.09       1.23 f
  U769/Y (XNOR2X4TS)                                      0.23       1.46 r
  U768/Y (XOR2X4TS)                                       0.21       1.67 r
  U1434/Y (NAND2X4TS)                                     0.13       1.80 f
  U470/Y (OAI21X4TS)                                      0.16       1.97 r
  U1802/Y (AOI21X4TS)                                     0.10       2.07 f
  U389/Y (OAI21X2TS)                                      0.16       2.23 r
  U388/Y (XNOR2X1TS)                                      0.17       2.41 r
  genblk1_9__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U1248/Y (NOR2X8TS)                                      0.13       0.69 r
  U599/Y (XOR2X4TS)                                       0.22       0.91 r
  U598/Y (XNOR2X4TS)                                      0.24       1.15 r
  U1000/Y (XOR2X4TS)                                      0.29       1.44 r
  U609/Y (XOR2X4TS)                                       0.28       1.72 r
  U608/Y (NAND2X4TS)                                      0.15       1.87 f
  U2034/Y (OAI21X4TS)                                     0.18       2.05 r
  U2122/Y (AOI21X4TS)                                     0.12       2.17 f
  U472/Y (OAI21X2TS)                                      0.08       2.25 r
  U402/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_5__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U345/Y (NAND2X4TS)                                      0.09       0.60 f
  U871/Y (INVX3TS)                                        0.09       0.68 r
  U569/Y (NAND2X4TS)                                      0.07       0.76 f
  U570/Y (CLKINVX6TS)                                     0.06       0.82 r
  U1238/S (ADDFHX2TS)                                     0.35       1.16 r
  U170/Y (XOR2X2TS)                                       0.19       1.36 r
  U1931/Y (XOR2X4TS)                                      0.24       1.59 r
  U1295/Y (NOR2X4TS)                                      0.13       1.72 f
  U1294/Y (OAI21X4TS)                                     0.17       1.89 r
  U1932/Y (INVX2TS)                                       0.12       2.01 f
  U1390/Y (OAI21X2TS)                                     0.13       2.14 r
  U1389/Y (XNOR2X1TS)                                     0.22       2.37 f
  genblk1_0__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U1830/Y (XOR2X4TS)                                      0.27       1.35 r
  U1831/Y (XOR2X4TS)                                      0.29       1.64 r
  U1101/Y (NOR2X6TS)                                      0.14       1.79 f
  U979/Y (OAI21X4TS)                                      0.16       1.94 r
  U978/Y (AOI21X4TS)                                      0.10       2.04 f
  U400/Y (OAI21X1TS)                                      0.19       2.23 r
  U399/Y (XOR2X1TS)                                       0.19       2.42 r
  genblk1_7__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U473/Y (INVX6TS)                                        0.08       0.52 r
  U474/Y (NAND2X6TS)                                      0.08       0.59 f
  U385/Y (NOR2X2TS)                                       0.16       0.75 r
  U1057/S (ADDFHX4TS)                                     0.41       1.16 f
  U210/Y (XOR2X2TS)                                       0.18       1.34 r
  U1141/Y (XOR2X4TS)                                      0.23       1.57 r
  U496/Y (INVX4TS)                                        0.12       1.68 f
  U497/Y (NAND2X4TS)                                      0.08       1.76 r
  U1427/Y (NAND2X4TS)                                     0.08       1.84 f
  U775/Y (NAND2X4TS)                                      0.09       1.93 r
  U129/Y (INVX2TS)                                        0.08       2.01 f
  U1282/Y (OAI21X2TS)                                     0.13       2.14 r
  U703/Y (XNOR2X1TS)                                      0.22       2.37 f
  genblk1_9__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U652/Y (XOR2X4TS)                                       0.22       1.73 f
  U530/Y (NOR2X6TS)                                       0.13       1.86 r
  U736/Y (NOR2X4TS)                                       0.08       1.93 f
  U1674/Y (AOI21X4TS)                                     0.20       2.13 r
  U2079/Y (XOR2X1TS)                                      0.29       2.42 r
  genblk1_1__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U452/Y (INVX6TS)                                        0.08       0.51 r
  U320/Y (AND2X4TS)                                       0.21       0.72 r
  U1605/Y (XOR2X4TS)                                      0.23       0.95 r
  U1090/Y (OAI2BB1X4TS)                                   0.29       1.23 r
  U1089/Y (OAI21X4TS)                                     0.10       1.33 f
  U602/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U601/Y (XOR2X4TS)                                       0.24       1.68 r
  U1624/Y (NAND2X4TS)                                     0.15       1.83 f
  U1626/Y (OAI21X4TS)                                     0.14       1.97 r
  U604/Y (AOI21X4TS)                                      0.10       2.08 f
  U603/Y (OAI21X2TS)                                      0.17       2.24 r
  U2038/Y (XOR2X1TS)                                      0.18       2.42 r
  genblk1_5__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U814/Y (NAND2X4TS)                                      0.08       0.58 f
  U407/Y (CLKINVX6TS)                                     0.07       0.65 r
  U1020/Y (XOR2X4TS)                                      0.19       0.84 r
  U1913/Y (XOR2X4TS)                                      0.20       1.04 r
  U1313/Y (NAND2X2TS)                                     0.15       1.20 f
  U1018/Y (NAND2X4TS)                                     0.10       1.30 r
  U1041/Y (XOR2X4TS)                                      0.14       1.44 r
  U1940/Y (XOR2X4TS)                                      0.22       1.66 f
  U557/Y (NOR2X8TS)                                       0.16       1.82 r
  U556/Y (OAI21X4TS)                                      0.11       1.93 f
  U586/Y (AOI21X4TS)                                      0.17       2.10 r
  U2067/Y (XOR2X1TS)                                      0.26       2.36 r
  genblk1_0__mac_S_reg_6_/D (DFFSRX4TS)                   0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U684/Y (INVX4TS)                                        0.11       0.41 f
  U477/Y (INVX6TS)                                        0.11       0.52 r
  U1777/Y (NAND2X2TS)                                     0.12       0.64 f
  U1210/Y (XOR2X2TS)                                      0.26       0.89 r
  U1778/Y (XOR2X4TS)                                      0.24       1.13 r
  U1779/Y (XOR2X4TS)                                      0.29       1.42 r
  U1780/Y (XOR2X4TS)                                      0.28       1.70 f
  U1783/Y (NOR2X2TS)                                      0.23       1.93 r
  U765/Y (CLKINVX1TS)                                     0.16       2.10 f
  U1378/Y (NAND2X1TS)                                     0.11       2.20 r
  U2163/Y (XOR2X1TS)                                      0.22       2.43 f
  genblk1_9__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.34       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U1317/Y (BUFX8TS)                                       0.15       0.67 f
  U1316/Y (NOR2X4TS)                                      0.12       0.78 r
  U197/Y (XOR2X2TS)                                       0.20       0.98 r
  U1837/Y (NOR2X2TS)                                      0.15       1.13 f
  U1839/Y (OAI21X1TS)                                     0.32       1.45 r
  U1841/Y (AOI21X4TS)                                     0.23       1.68 f
  U1842/Y (OAI21X4TS)                                     0.18       1.87 r
  U1866/Y (INVX2TS)                                       0.10       1.97 f
  U1384/Y (OAI21X1TS)                                     0.15       2.12 r
  U1254/Y (XNOR2X1TS)                                     0.24       2.36 f
  genblk1_7__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.36 f
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U684/Y (INVX4TS)                                        0.11       0.41 f
  U477/Y (INVX6TS)                                        0.11       0.52 r
  U1777/Y (NAND2X2TS)                                     0.12       0.64 f
  U1335/Y (INVX2TS)                                       0.15       0.78 r
  U1788/Y (NAND2X4TS)                                     0.12       0.90 f
  U1789/Y (NAND2X4TS)                                     0.09       0.99 r
  U1790/Y (NAND2BX4TS)                                    0.09       1.08 f
  U1791/Y (XOR2X4TS)                                      0.21       1.29 r
  U1792/Y (XOR2X4TS)                                      0.20       1.49 r
  U1794/Y (XNOR2X4TS)                                     0.24       1.73 r
  U1116/Y (NOR2X8TS)                                      0.15       1.88 f
  U1115/Y (NOR2X4TS)                                      0.13       2.01 r
  U1799/Y (NAND2X2TS)                                     0.10       2.11 f
  U1804/Y (OAI21X2TS)                                     0.13       2.24 r
  U469/Y (XOR2X1TS)                                       0.18       2.41 r
  genblk1_9__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 f
  U650/Y (CLKBUFX2TS)                                     0.21       1.46 f
  U1124/Y (OAI2BB1X4TS)                                   0.22       1.67 f
  U1209/Y (NOR2X6TS)                                      0.16       1.83 r
  U1122/Y (OAI21X4TS)                                     0.12       1.96 f
  U1121/Y (AOI21X4TS)                                     0.17       2.12 r
  U1865/Y (XOR2X1TS)                                      0.26       2.39 r
  genblk1_4__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U649/Y (BUFX12TS)                                       0.18       0.46 f
  U430/Y (INVX12TS)                                       0.10       0.56 r
  U578/Y (INVX8TS)                                        0.07       0.63 f
  U959/Y (NAND2X4TS)                                      0.07       0.70 r
  U424/Y (CLKINVX6TS)                                     0.08       0.77 f
  U749/Y (XOR2X4TS)                                       0.13       0.90 r
  U1664/Y (XOR2X4TS)                                      0.23       1.13 r
  U393/Y (XOR2X4TS)                                       0.22       1.36 r
  U1005/Y (XOR2X4TS)                                      0.21       1.56 r
  U789/Y (NOR2X4TS)                                       0.12       1.68 f
  U134/Y (OAI21X2TS)                                      0.22       1.90 r
  U1946/Y (INVX2TS)                                       0.15       2.05 f
  U1289/Y (OAI21X1TS)                                     0.16       2.21 r
  U1367/Y (XNOR2X1TS)                                     0.19       2.40 r
  genblk1_1__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U206/Y (OAI2BB1X2TS)                                    0.17       1.25 f
  U893/Y (NAND2X4TS)                                      0.12       1.37 r
  U774/Y (XNOR2X4TS)                                      0.16       1.53 r
  U773/Y (XOR2X4TS)                                       0.22       1.75 r
  U1007/Y (NAND2X4TS)                                     0.15       1.89 f
  U422/Y (BUFX3TS)                                        0.18       2.08 f
  U884/Y (NAND2BX2TS)                                     0.08       2.15 r
  U751/Y (XOR2X1TS)                                       0.21       2.36 f
  genblk1_7__mac_S_reg_6_/D (DFFSRX4TS)                   0.00       2.36 f
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U762/Y (AND2X4TS)                                       0.19       0.66 r
  U1057/CO (ADDFHX4TS)                                    0.48       1.14 r
  U1058/Y (INVX2TS)                                       0.09       1.23 f
  U769/Y (XNOR2X4TS)                                      0.23       1.46 r
  U768/Y (XOR2X4TS)                                       0.21       1.67 r
  U1434/Y (NAND2X4TS)                                     0.13       1.80 f
  U470/Y (OAI21X4TS)                                      0.16       1.97 r
  U1802/Y (AOI21X4TS)                                     0.10       2.07 f
  U1140/Y (OAI21X2TS)                                     0.17       2.24 r
  U468/Y (XOR2X1TS)                                       0.18       2.41 r
  genblk1_9__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U548/Y (INVX6TS)                                        0.11       0.32 r
  U693/Y (BUFX8TS)                                        0.18       0.50 r
  U463/Y (INVX6TS)                                        0.11       0.61 f
  U1120/Y (NOR2X8TS)                                      0.10       0.72 r
  U1118/Y (AND2X8TS)                                      0.17       0.89 r
  U663/Y (XNOR2X4TS)                                      0.13       1.02 r
  U1996/Y (XNOR2X4TS)                                     0.22       1.24 f
  U183/Y (BUFX6TS)                                        0.19       1.43 f
  U2003/Y (OAI21X4TS)                                     0.13       1.56 r
  U1076/Y (OAI2BB1X4TS)                                   0.13       1.69 f
  U1074/Y (NOR2X8TS)                                      0.13       1.81 r
  U1108/Y (OAI21X4TS)                                     0.11       1.92 f
  U2024/Y (AOI21X4TS)                                     0.19       2.11 r
  U2031/Y (XOR2X1TS)                                      0.28       2.39 r
  genblk1_8__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U688/Y (AND2X8TS)                                       0.18       0.67 f
  U524/Y (XNOR2X4TS)                                      0.16       0.82 f
  U415/Y (OAI21X2TS)                                      0.19       1.01 r
  U175/Y (OAI2BB1X4TS)                                    0.15       1.16 f
  U523/Y (OAI21X4TS)                                      0.15       1.30 r
  U522/Y (OAI2BB1X4TS)                                    0.11       1.42 f
  U413/Y (OAI21X2TS)                                      0.11       1.53 r
  U1896/Y (OAI2BB1X4TS)                                   0.15       1.68 f
  U456/Y (NOR2X8TS)                                       0.15       1.83 r
  U479/Y (OAI21X4TS)                                      0.12       1.95 f
  U478/Y (AOI21X4TS)                                      0.17       2.12 r
  U2094/Y (XOR2X1TS)                                      0.27       2.38 r
  genblk1_3__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1044/Y (INVX4TS)                                       0.10       0.60 f
  U295/Y (OR2X4TS)                                        0.25       0.85 f
  U378/Y (OAI21X4TS)                                      0.09       0.94 r
  U2027/Y (OAI2BB1X4TS)                                   0.12       1.06 f
  U759/Y (XNOR2X4TS)                                      0.15       1.21 r
  U758/Y (XNOR2X4TS)                                      0.22       1.43 f
  U163/Y (OAI21X2TS)                                      0.19       1.62 r
  U2046/Y (OAI2BB1X4TS)                                   0.14       1.76 f
  U1204/Y (NOR2X6TS)                                      0.16       1.92 r
  U624/Y (OAI21X4TS)                                      0.13       2.04 f
  U623/Y (AOI21X4TS)                                      0.16       2.20 r
  U1125/Y (OAI21X4TS)                                     0.11       2.31 f
  U1126/Y (XOR2X4TS)                                      0.12       2.44 r
  genblk1_8__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.44 r
  data arrival time                                                  2.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[1] (in)                                        0.05       0.10 f
  U465/Y (INVX4TS)                                        0.14       0.24 r
  U396/Y (INVX6TS)                                        0.09       0.33 f
  U368/Y (BUFX6TS)                                        0.16       0.49 f
  U840/Y (AND2X4TS)                                       0.18       0.67 f
  U1491/Y (AND2X8TS)                                      0.16       0.83 f
  U1515/Y (XOR2X4TS)                                      0.14       0.97 r
  U790/Y (XOR2X1TS)                                       0.28       1.25 f
  U554/Y (INVX1TS)                                        0.12       1.37 r
  U1520/Y (OAI2BB1X4TS)                                   0.21       1.58 r
  U1521/Y (OAI2BB1X4TS)                                   0.12       1.70 f
  U1523/Y (NOR2X8TS)                                      0.13       1.83 r
  U1527/Y (OAI21X4TS)                                     0.12       1.95 f
  U1528/Y (AOI21X4TS)                                     0.17       2.12 r
  U1871/Y (XOR2X1TS)                                      0.26       2.38 r
  genblk1_2__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U430/Y (INVX12TS)                                       0.08       0.57 f
  U514/Y (INVX12TS)                                       0.06       0.63 r
  U326/Y (NAND2X6TS)                                      0.07       0.70 f
  U1638/Y (XOR2X4TS)                                      0.19       0.89 r
  U1640/Y (XNOR2X4TS)                                     0.21       1.11 f
  U1288/Y (OAI21X2TS)                                     0.13       1.24 r
  U713/Y (OAI2BB1X2TS)                                    0.15       1.38 f
  U1641/Y (XOR2X4TS)                                      0.15       1.54 r
  U1644/Y (XOR2X4TS)                                      0.21       1.75 r
  U1675/Y (NAND2X4TS)                                     0.16       1.91 f
  U1677/Y (OAI21X4TS)                                     0.17       2.07 r
  U581/Y (AOI21X4TS)                                      0.13       2.20 f
  U629/Y (OAI21X4TS)                                      0.09       2.29 r
  U630/Y (XOR2X4TS)                                       0.15       2.43 r
  genblk1_1__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U1974/Y (XOR2X1TS)                                      0.27       2.41 r
  genblk1_6__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U548/Y (INVX6TS)                                        0.11       0.32 r
  U693/Y (BUFX8TS)                                        0.18       0.50 r
  U463/Y (INVX6TS)                                        0.11       0.61 f
  U1120/Y (NOR2X8TS)                                      0.10       0.72 r
  U1118/Y (AND2X8TS)                                      0.17       0.89 r
  U663/Y (XNOR2X4TS)                                      0.13       1.02 r
  U1996/Y (XNOR2X4TS)                                     0.22       1.24 f
  U183/Y (BUFX6TS)                                        0.19       1.43 f
  U2003/Y (OAI21X4TS)                                     0.13       1.56 r
  U1076/Y (OAI2BB1X4TS)                                   0.13       1.69 f
  U1074/Y (NOR2X8TS)                                      0.13       1.81 r
  U1108/Y (OAI21X4TS)                                     0.11       1.92 f
  U2024/Y (AOI21X4TS)                                     0.19       2.11 r
  U2045/Y (OAI21X2TS)                                     0.14       2.25 f
  U380/Y (XOR2X1TS)                                       0.15       2.41 r
  genblk1_8__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U479/Y (OAI21X4TS)                                      0.16       1.98 r
  U478/Y (AOI21X4TS)                                      0.10       2.09 f
  U2062/Y (OAI21X2TS)                                     0.15       2.23 r
  U398/Y (XOR2X1TS)                                       0.18       2.41 r
  genblk1_3__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1266/Y (AND2X4TS)                                      0.26       0.99 r
  U1052/Y (XOR2X4TS)                                      0.15       1.14 r
  U1612/Y (XOR2X4TS)                                      0.20       1.34 f
  U1613/Y (OR2X4TS)                                       0.26       1.60 f
  U1621/Y (AOI21X4TS)                                     0.17       1.77 r
  U1623/Y (OAI21X4TS)                                     0.15       1.92 f
  U604/Y (AOI21X4TS)                                      0.19       2.11 r
  U1629/Y (XNOR2X1TS)                                     0.28       2.39 r
  genblk1_5__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U1247/Y (OAI2BB1X4TS)                                   0.31       1.46 r
  U2020/Y (XOR2X4TS)                                      0.22       1.68 r
  U2021/Y (NAND2X4TS)                                     0.13       1.81 f
  U2149/Y (CLKBUFX2TS)                                    0.21       2.01 f
  U375/Y (NAND2X1TS)                                      0.11       2.12 r
  U2151/Y (XOR2X1TS)                                      0.22       2.34 r
  genblk1_8__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.34 r
  data arrival time                                                  2.34

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U1830/Y (XOR2X4TS)                                      0.27       1.35 r
  U1831/Y (XOR2X4TS)                                      0.29       1.64 r
  U1101/Y (NOR2X6TS)                                      0.14       1.79 f
  U979/Y (OAI21X4TS)                                      0.16       1.94 r
  U978/Y (AOI21X4TS)                                      0.10       2.04 f
  U681/Y (OAI21X1TS)                                      0.17       2.21 r
  U1102/Y (XOR2X1TS)                                      0.19       2.40 r
  genblk1_7__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1266/Y (AND2X4TS)                                      0.26       0.99 r
  U1052/Y (XOR2X4TS)                                      0.15       1.14 r
  U1612/Y (XOR2X4TS)                                      0.20       1.34 f
  U1613/Y (OR2X4TS)                                       0.26       1.60 f
  U1621/Y (AOI21X4TS)                                     0.17       1.77 r
  U1623/Y (OAI21X4TS)                                     0.15       1.92 f
  U604/Y (AOI21X4TS)                                      0.19       2.11 r
  U990/Y (OAI21X2TS)                                      0.13       2.24 f
  U397/Y (XOR2X1TS)                                       0.15       2.40 r
  genblk1_5__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U517/Y (INVX16TS)                                       0.08       0.57 r
  U770/Y (NOR2X8TS)                                       0.05       0.63 f
  U262/Y (CLKBUFX2TS)                                     0.22       0.85 f
  U1510/Y (XOR2X4TS)                                      0.27       1.12 r
  U1511/Y (XOR2X4TS)                                      0.28       1.40 r
  U1512/Y (XOR2X4TS)                                      0.21       1.61 r
  U1513/Y (NOR2X4TS)                                      0.13       1.74 f
  U1763/Y (OA21X4TS)                                      0.30       2.04 f
  U648/Y (OAI21X4TS)                                      0.13       2.17 r
  U1098/Y (XNOR2X2TS)                                     0.19       2.35 f
  genblk1_2__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.39       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 f
  U650/Y (CLKBUFX2TS)                                     0.21       1.46 f
  U1124/Y (OAI2BB1X4TS)                                   0.22       1.67 f
  U1203/Y (OR2X2TS)                                       0.31       1.98 f
  U1863/Y (NAND2X1TS)                                     0.11       2.09 r
  U1386/Y (XNOR2X1TS)                                     0.23       2.32 r
  genblk1_4__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.74


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U1093/Y (XOR2X4TS)                                      0.21       1.71 r
  U732/Y (NAND2X4TS)                                      0.13       1.84 f
  U128/Y (CLKBUFX2TS)                                     0.22       2.06 f
  U2039/Y (NAND2X2TS)                                     0.11       2.17 r
  U1391/Y (XOR2X2TS)                                      0.18       2.35 f
  genblk1_1__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.39       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.74


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1095/Y (BUFX3TS)                                       0.20       2.03 f
  U401/Y (NAND2X2TS)                                      0.08       2.11 r
  U2086/Y (XOR2X1TS)                                      0.21       2.32 r
  genblk1_2__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.73


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U452/Y (INVX6TS)                                        0.08       0.51 r
  U320/Y (AND2X4TS)                                       0.21       0.72 r
  U1605/Y (XOR2X4TS)                                      0.23       0.95 r
  U1090/Y (OAI2BB1X4TS)                                   0.29       1.23 r
  U1089/Y (OAI21X4TS)                                     0.10       1.33 f
  U602/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U601/Y (XOR2X4TS)                                       0.24       1.67 f
  U1624/Y (NAND2X4TS)                                     0.11       1.78 r
  U1859/Y (CLKINVX1TS)                                    0.11       1.90 f
  U1861/Y (NAND2BX2TS)                                    0.20       2.10 f
  U879/Y (XOR2X1TS)                                       0.15       2.25 r
  genblk1_5__mac_S_reg_4_/D (DFFSRX2TS)                   0.00       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_4_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.72


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U481/Y (INVX6TS)                                        0.10       0.59 f
  U1540/Y (NOR2X4TS)                                      0.14       0.73 r
  U1541/Y (XOR2X4TS)                                      0.19       0.92 r
  U1542/Y (XOR2X4TS)                                      0.21       1.12 r
  U551/Y (XOR2X4TS)                                       0.19       1.31 r
  U1556/Y (XOR2X4TS)                                      0.20       1.51 r
  U140/Y (NAND2X1TS)                                      0.18       1.69 f
  U1566/Y (OAI21X2TS)                                     0.17       1.86 r
  U2130/Y (INVX2TS)                                       0.14       2.00 f
  U2134/Y (OAI21X1TS)                                     0.16       2.16 r
  U2137/Y (XNOR2X1TS)                                     0.19       2.35 r
  genblk1_6__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U1260/Y (CLKINVX1TS)                                    0.10       1.92 r
  U1261/Y (INVX2TS)                                       0.07       2.00 f
  U2097/Y (NAND2X1TS)                                     0.09       2.08 r
  U2098/Y (XOR2X1TS)                                      0.22       2.31 r
  genblk1_3__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U2015/Y (XOR2X4TS)                                      0.22       1.36 r
  U2016/Y (XNOR2X4TS)                                     0.21       1.57 r
  U2017/Y (NOR2X4TS)                                      0.13       1.70 f
  U2019/Y (OAI21X4TS)                                     0.17       1.87 r
  U1353/Y (INVX2TS)                                       0.10       1.98 f
  U2154/Y (OAI21X1TS)                                     0.15       2.13 r
  U2156/Y (XNOR2X1TS)                                     0.24       2.37 f
  genblk1_8__mac_S_reg_5_/D (DFFSRHQX2TS)                 0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.34       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1567/Y (XOR2X4TS)                                      0.22       1.72 f
  U846/Y (NAND2X4TS)                                      0.10       1.82 r
  U700/Y (CLKINVX1TS)                                     0.11       1.93 f
  U701/Y (INVX2TS)                                        0.10       2.03 r
  U386/Y (NAND2X2TS)                                      0.07       2.10 f
  U2131/Y (XOR2X1TS)                                      0.20       2.30 r
  genblk1_6__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U582/Y (INVX8TS)                                        0.10       0.57 f
  U1918/Y (NOR2X2TS)                                      0.14       0.71 r
  U508/Y (NOR2BX4TS)                                      0.23       0.93 r
  U865/Y (OAI21X2TS)                                      0.12       1.05 f
  U224/Y (OAI2BB1X2TS)                                    0.16       1.21 r
  U1146/Y (OAI21X4TS)                                     0.14       1.34 f
  U641/Y (OAI2BB1X4TS)                                    0.12       1.46 r
  U737/Y (XOR2X4TS)                                       0.23       1.69 f
  U636/Y (NOR2X4TS)                                       0.14       1.82 r
  U132/Y (BUFX3TS)                                        0.18       2.00 r
  U1920/Y (INVX2TS)                                       0.07       2.07 f
  U1924/Y (NAND2X2TS)                                     0.07       2.14 r
  U1933/Y (XOR2X2TS)                                      0.18       2.32 f
  genblk1_0__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.32 f
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.39       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.67 f
  U1749/Y (NAND2X4TS)                                     0.11       1.78 r
  U2107/Y (CLKINVX1TS)                                    0.11       1.89 f
  U2109/Y (NAND2BX2TS)                                    0.20       2.09 f
  U2110/Y (XOR2X1TS)                                      0.21       2.30 r
  genblk1_4__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U1887/Y (XOR2X4TS)                                      0.15       1.38 r
  U1298/Y (XOR2X4TS)                                      0.21       1.59 r
  U1240/Y (NOR2X4TS)                                      0.12       1.71 f
  U501/Y (OAI21X4TS)                                      0.17       1.88 r
  U2095/Y (INVX2TS)                                       0.10       1.99 f
  U2101/Y (OAI21X1TS)                                     0.15       2.14 r
  U2103/Y (XNOR2X1TS)                                     0.19       2.33 r
  genblk1_3__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.33 r
  data arrival time                                                  2.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.69


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U485/Y (INVX8TS)                                        0.11       0.38 r
  U486/Y (INVX8TS)                                        0.07       0.45 f
  U1265/Y (NAND2X1TS)                                     0.11       0.57 r
  U492/Y (CLKINVX3TS)                                     0.13       0.70 f
  U1264/Y (XOR2X4TS)                                      0.21       0.91 r
  U1604/Y (XOR2X4TS)                                      0.22       1.13 r
  U607/Y (XOR2X4TS)                                       0.22       1.35 r
  U606/Y (XOR2X4TS)                                       0.27       1.62 r
  U1622/Y (NAND2X2TS)                                     0.17       1.79 f
  U1623/Y (OAI21X4TS)                                     0.12       1.91 r
  U1862/Y (INVX2TS)                                       0.11       2.02 f
  U384/Y (OAI21X2TS)                                      0.13       2.15 r
  U2120/Y (XNOR2X1TS)                                     0.17       2.32 r
  genblk1_5__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.69


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U762/Y (AND2X4TS)                                       0.19       0.66 r
  U1057/CO (ADDFHX4TS)                                    0.48       1.14 r
  U1058/Y (INVX2TS)                                       0.09       1.23 f
  U769/Y (XNOR2X4TS)                                      0.23       1.46 r
  U768/Y (XOR2X4TS)                                       0.21       1.67 r
  U1434/Y (NAND2X4TS)                                     0.13       1.80 f
  U1435/Y (INVX2TS)                                       0.08       1.88 r
  U1436/Y (INVX2TS)                                       0.07       1.95 f
  U382/Y (NAND2X2TS)                                      0.08       2.03 r
  U2160/Y (XOR2X1TS)                                      0.21       2.24 r
  genblk1_9__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.24 r
  data arrival time                                                  2.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.65


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U473/Y (INVX6TS)                                        0.08       0.52 r
  U474/Y (NAND2X6TS)                                      0.08       0.59 f
  U385/Y (NOR2X2TS)                                       0.16       0.75 r
  U1057/S (ADDFHX4TS)                                     0.41       1.16 f
  U210/Y (XOR2X2TS)                                       0.18       1.34 r
  U1141/Y (XOR2X4TS)                                      0.23       1.57 f
  U496/Y (INVX4TS)                                        0.09       1.66 r
  U497/Y (NAND2X4TS)                                      0.07       1.74 f
  U661/Y (CLKBUFX2TS)                                     0.18       1.92 f
  U2161/Y (NAND2X1TS)                                     0.10       2.02 r
  U2162/Y (XOR2X1TS)                                      0.22       2.24 f
  genblk1_9__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U585/Y (NAND2X4TS)                                      0.09       0.55 f
  U1103/Y (XOR2X4TS)                                      0.20       0.75 r
  U1811/Y (XOR2X4TS)                                      0.23       0.98 r
  U1812/Y (XOR2X4TS)                                      0.30       1.28 r
  U719/Y (XOR2X4TS)                                       0.20       1.48 r
  U718/Y (XOR2X4TS)                                       0.20       1.68 f
  U679/Y (NOR2X4TS)                                       0.15       1.83 r
  U1867/Y (INVX2TS)                                       0.09       1.92 f
  U2140/Y (NAND2X1TS)                                     0.09       2.01 r
  U2141/Y (XOR2X1TS)                                      0.22       2.23 r
  genblk1_7__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U517/Y (INVX16TS)                                       0.08       0.57 r
  U770/Y (NOR2X8TS)                                       0.05       0.63 f
  U262/Y (CLKBUFX2TS)                                     0.22       0.85 f
  U1510/Y (XOR2X4TS)                                      0.27       1.12 r
  U1511/Y (XOR2X4TS)                                      0.28       1.40 r
  U1512/Y (XOR2X4TS)                                      0.21       1.61 f
  U1513/Y (NOR2X4TS)                                      0.15       1.76 r
  U2083/Y (CLKINVX1TS)                                    0.12       1.88 f
  U2084/Y (NAND2X1TS)                                     0.10       1.97 r
  U1398/Y (XOR2XLTS)                                      0.17       2.14 r
  genblk1_2__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.60


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U481/Y (INVX6TS)                                        0.10       0.59 f
  U1540/Y (NOR2X4TS)                                      0.14       0.73 r
  U1541/Y (XOR2X4TS)                                      0.19       0.92 r
  U1542/Y (XOR2X4TS)                                      0.21       1.12 r
  U551/Y (XOR2X4TS)                                       0.19       1.31 r
  U1556/Y (XOR2X4TS)                                      0.21       1.52 f
  U1557/Y (NOR2X2TS)                                      0.15       1.67 r
  U2132/Y (CLKINVX1TS)                                    0.12       1.78 f
  U2133/Y (NAND2X1TS)                                     0.11       1.89 r
  U1395/Y (XOR2XLTS)                                      0.18       2.06 r
  genblk1_6__mac_S_reg_3_/D (DFFSRX2TS)                   0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.53       0.47
  data required time                                                 0.47
  --------------------------------------------------------------------------
  data required time                                                 0.47
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.59


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U485/Y (INVX8TS)                                        0.11       0.38 r
  U486/Y (INVX8TS)                                        0.07       0.45 f
  U1265/Y (NAND2X1TS)                                     0.11       0.57 r
  U492/Y (CLKINVX3TS)                                     0.13       0.70 f
  U1264/Y (XOR2X4TS)                                      0.21       0.91 r
  U1604/Y (XOR2X4TS)                                      0.22       1.13 r
  U607/Y (XOR2X4TS)                                       0.22       1.35 r
  U606/Y (XOR2X4TS)                                       0.27       1.62 f
  U1611/Y (NOR2X4TS)                                      0.15       1.76 r
  U855/Y (CLKINVX2TS)                                     0.10       1.87 f
  U2115/Y (NAND2X1TS)                                     0.10       1.96 r
  U2116/Y (XOR2X1TS)                                      0.22       2.18 f
  genblk1_5__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.58


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U431/Y (AND2X8TS)                                       0.17       0.65 r
  U643/Y (XOR2X4TS)                                       0.20       0.85 r
  U644/Y (XOR2X4TS)                                       0.28       1.13 r
  U1256/Y (XOR2X2TS)                                      0.25       1.38 r
  U1741/Y (XOR2X4TS)                                      0.24       1.61 f
  U1742/Y (NOR2X4TS)                                      0.14       1.76 r
  U849/Y (INVX1TS)                                        0.09       1.85 f
  U2111/Y (NAND2X1TS)                                     0.10       1.95 r
  U1396/Y (XOR2XLTS)                                      0.17       2.12 r
  genblk1_4__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U1887/Y (XOR2X4TS)                                      0.15       1.38 r
  U1298/Y (XOR2X4TS)                                      0.21       1.59 f
  U1240/Y (NOR2X4TS)                                      0.14       1.73 r
  U2099/Y (CLKINVX1TS)                                    0.11       1.83 f
  U2100/Y (NAND2X1TS)                                     0.11       1.94 r
  U1397/Y (XOR2XLTS)                                      0.17       2.11 r
  genblk1_3__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U345/Y (NAND2X4TS)                                      0.09       0.60 f
  U871/Y (INVX3TS)                                        0.09       0.68 r
  U569/Y (NAND2X4TS)                                      0.07       0.76 f
  U570/Y (CLKINVX6TS)                                     0.06       0.82 r
  U1238/S (ADDFHX2TS)                                     0.35       1.16 r
  U170/Y (XOR2X2TS)                                       0.19       1.36 r
  U1931/Y (XOR2X4TS)                                      0.24       1.59 f
  U1295/Y (NOR2X4TS)                                      0.14       1.74 r
  U848/Y (CLKINVX2TS)                                     0.10       1.84 f
  U2068/Y (NAND2X1TS)                                     0.09       1.93 r
  U1171/Y (XOR2X1TS)                                      0.16       2.09 r
  genblk1_0__mac_S_reg_3_/D (DFFSRX2TS)                   0.00       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U491/Y (BUFX16TS)                                       0.16       0.46 r
  U1245/Y (INVX4TS)                                       0.09       0.56 f
  U1814/Y (NOR2X4TS)                                      0.16       0.72 r
  U1819/Y (XOR2X4TS)                                      0.18       0.90 r
  U1820/Y (XOR2X4TS)                                      0.23       1.12 r
  U1832/Y (XOR2X4TS)                                      0.22       1.34 r
  U1833/Y (XOR2X4TS)                                      0.21       1.55 f
  U1034/Y (NOR2X4TS)                                      0.14       1.69 r
  U2142/Y (CLKINVX1TS)                                    0.11       1.80 f
  U2143/Y (NAND2X1TS)                                     0.10       1.90 r
  U1394/Y (XOR2XLTS)                                      0.17       2.07 r
  genblk1_7__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.53


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U2015/Y (XOR2X4TS)                                      0.22       1.36 r
  U2016/Y (XNOR2X4TS)                                     0.21       1.58 f
  U2017/Y (NOR2X4TS)                                      0.15       1.73 r
  U2152/Y (INVX2TS)                                       0.08       1.81 f
  U2153/Y (NAND2X1TS)                                     0.08       1.89 r
  U1393/Y (XOR2XLTS)                                      0.17       2.06 r
  genblk1_8__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.52


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U649/Y (BUFX12TS)                                       0.18       0.46 f
  U430/Y (INVX12TS)                                       0.10       0.56 r
  U578/Y (INVX8TS)                                        0.07       0.63 f
  U959/Y (NAND2X4TS)                                      0.07       0.70 r
  U424/Y (CLKINVX6TS)                                     0.08       0.77 f
  U749/Y (XOR2X4TS)                                       0.13       0.90 r
  U1664/Y (XOR2X4TS)                                      0.23       1.13 r
  U393/Y (XOR2X4TS)                                       0.22       1.36 r
  U1005/Y (XOR2X4TS)                                      0.21       1.57 f
  U789/Y (NOR2X4TS)                                       0.12       1.69 r
  U2075/Y (CLKINVX1TS)                                    0.10       1.78 f
  U2076/Y (NAND2X1TS)                                     0.11       1.89 r
  U1399/Y (XOR2XLTS)                                      0.17       2.06 r
  genblk1_1__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.52


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1266/Y (AND2X4TS)                                      0.26       0.99 r
  U1052/Y (XOR2X4TS)                                      0.15       1.14 r
  U1612/Y (XOR2X4TS)                                      0.20       1.34 f
  U1613/Y (OR2X4TS)                                       0.26       1.60 f
  U2112/Y (NAND2X1TS)                                     0.10       1.71 r
  U2113/Y (XNOR2X1TS)                                     0.23       1.93 r
  genblk1_5__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U548/Y (INVX6TS)                                        0.11       0.32 r
  U693/Y (BUFX8TS)                                        0.18       0.50 r
  U654/Y (NAND2X4TS)                                      0.11       0.62 f
  U1821/Y (XOR2X4TS)                                      0.22       0.84 r
  U1834/Y (XOR2X4TS)                                      0.21       1.05 r
  U1835/Y (XOR2X4TS)                                      0.26       1.31 f
  U1836/Y (OR2X4TS)                                       0.26       1.57 f
  U2138/Y (NAND2X1TS)                                     0.10       1.67 r
  U2139/Y (XNOR2X1TS)                                     0.23       1.90 r
  genblk1_7__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.32


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U1501/Y (NOR2X2TS)                                      0.12       0.71 r
  U252/Y (AND2X2TS)                                       0.24       0.94 r
  U1024/S (ADDFHX4TS)                                     0.37       1.32 f
  U1505/Y (OR2X4TS)                                       0.25       1.56 f
  U2080/Y (NAND2X1TS)                                     0.10       1.67 r
  U2081/Y (XNOR2X1TS)                                     0.23       1.89 r
  genblk1_2__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.31


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[1] (in)                                        0.05       0.10 f
  U465/Y (INVX4TS)                                        0.14       0.24 r
  U442/Y (INVX6TS)                                        0.10       0.34 f
  U406/Y (INVX8TS)                                        0.10       0.44 r
  U473/Y (INVX6TS)                                        0.08       0.52 f
  U474/Y (NAND2X6TS)                                      0.08       0.59 r
  U1420/Y (XOR2X4TS)                                      0.23       0.83 r
  U239/Y (XOR2X2TS)                                       0.26       1.08 r
  U1030/Y (XOR2X4TS)                                      0.23       1.32 f
  U550/Y (OR2X8TS)                                        0.22       1.53 f
  U2157/Y (NAND2X1TS)                                     0.10       1.64 r
  U2158/Y (XNOR2X1TS)                                     0.23       1.86 r
  genblk1_9__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U582/Y (INVX8TS)                                        0.10       0.57 f
  U276/Y (NOR2X2TS)                                       0.22       0.79 r
  U1279/Y (XOR2X4TS)                                      0.28       1.07 r
  U1176/Y (XOR2X4TS)                                      0.20       1.27 f
  U1743/Y (OR2X4TS)                                       0.25       1.52 f
  U2104/Y (NAND2X1TS)                                     0.10       1.62 r
  U2105/Y (XNOR2X1TS)                                     0.23       1.84 r
  genblk1_4__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.27


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U552/Y (INVX4TS)                                        0.12       0.33 r
  U741/Y (AND2X2TS)                                       0.26       0.59 r
  U1085/Y (XNOR2X4TS)                                     0.26       0.84 r
  U1017/Y (XNOR2X4TS)                                     0.21       1.05 r
  U1016/Y (XNOR2X4TS)                                     0.21       1.26 f
  U1670/Y (NOR2X2TS)                                      0.15       1.41 r
  U1671/Y (INVX2TS)                                       0.10       1.51 f
  U2072/Y (NAND2X1TS)                                     0.10       1.62 r
  U2073/Y (XNOR2X1TS)                                     0.23       1.84 r
  genblk1_1__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.26


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U525/Y (NAND2X8TS)                                      0.10       0.61 f
  U524/Y (XNOR2X4TS)                                      0.22       0.83 r
  U213/Y (XOR2X2TS)                                       0.25       1.08 r
  U1105/Y (XOR2X4TS)                                      0.23       1.31 r
  U181/Y (INVX4TS)                                        0.12       1.42 f
  U154/Y (NAND2X4TS)                                      0.07       1.50 r
  U2090/Y (NAND2X1TS)                                     0.09       1.59 f
  U2091/Y (XNOR2X1TS)                                     0.22       1.81 r
  genblk1_3__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.23


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U345/Y (NAND2X4TS)                                      0.09       0.60 f
  U1069/Y (XNOR2X4TS)                                     0.23       0.83 r
  U1145/Y (XOR2X4TS)                                      0.21       1.04 r
  U1144/Y (XOR2X4TS)                                      0.20       1.23 f
  U1930/Y (OR2X4TS)                                       0.25       1.48 f
  U2064/Y (NAND2X1TS)                                     0.10       1.58 r
  U2065/Y (XNOR2X1TS)                                     0.23       1.80 r
  genblk1_0__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.22


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U552/Y (INVX4TS)                                        0.12       0.33 r
  U553/Y (INVX8TS)                                        0.09       0.42 f
  U723/Y (NOR2X4TS)                                       0.14       0.56 r
  U1156/Y (XOR2X4TS)                                      0.24       0.81 r
  U2008/Y (XOR2X4TS)                                      0.20       1.01 r
  U1236/Y (XNOR2X4TS)                                     0.20       1.21 f
  U2009/Y (OR2X4TS)                                       0.25       1.46 f
  U2145/Y (NAND2X1TS)                                     0.10       1.56 r
  U2146/Y (XNOR2X1TS)                                     0.23       1.79 r
  genblk1_8__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1614/Y (XOR2X1TS)                                      0.29       1.03 f
  U1615/Y (NOR2X1TS)                                      0.26       1.29 r
  U2117/Y (CLKINVX1TS)                                    0.15       1.43 f
  U907/Y (NAND2XLTS)                                      0.13       1.57 r
  U904/Y (XOR2X1TS)                                       0.24       1.80 f
  genblk1_5__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.20


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U1317/Y (BUFX8TS)                                       0.15       0.67 f
  U801/Y (NOR2X4TS)                                       0.10       0.77 r
  U196/Y (XOR2X1TS)                                       0.25       1.02 f
  U1558/Y (NOR2X1TS)                                      0.26       1.28 r
  U861/Y (INVX1TS)                                        0.14       1.42 f
  U912/Y (NAND2XLTS)                                      0.13       1.54 r
  U905/Y (XOR2X1TS)                                       0.18       1.72 r
  genblk1_6__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.20


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U1561/Y (XNOR2X4TS)                                     0.21       1.08 r
  U1562/Y (XOR2X4TS)                                      0.20       1.28 r
  U1563/Y (INVX2TS)                                       0.13       1.41 f
  U383/Y (NAND2X4TS)                                      0.08       1.49 r
  U2127/Y (NAND2X1TS)                                     0.09       1.58 f
  U2128/Y (XNOR2X1TS)                                     0.16       1.74 r
  genblk1_6__mac_S_reg_2_/D (DFFSRHQX4TS)                 0.00       1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U396/Y (INVX6TS)                                        0.09       0.34 r
  U440/Y (INVX8TS)                                        0.08       0.42 f
  U441/Y (INVX16TS)                                       0.09       0.51 r
  U695/Y (INVX6TS)                                        0.08       0.59 f
  U2000/Y (NOR2X2TS)                                      0.13       0.72 r
  U2010/Y (XOR2X1TS)                                      0.26       0.97 f
  U2011/Y (NOR2X1TS)                                      0.22       1.19 r
  U864/Y (INVX1TS)                                        0.11       1.31 f
  U906/Y (NAND2XLTS)                                      0.12       1.43 r
  U902/Y (XOR2X1TS)                                       0.18       1.61 r
  genblk1_8__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U318/Y (NOR2X2TS)                                       0.14       0.73 r
  U241/Y (XOR2X1TS)                                       0.28       1.01 f
  U1284/Y (NOR2X2TS)                                      0.21       1.22 r
  U851/Y (CLKINVX2TS)                                     0.11       1.33 f
  U891/Y (NAND2X1TS)                                      0.10       1.43 r
  U888/Y (XOR2X1TS)                                       0.16       1.59 r
  genblk1_9__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U1501/Y (NOR2X2TS)                                      0.12       0.71 r
  U1067/Y (XOR2X1TS)                                      0.25       0.96 f
  U1502/Y (NOR2X1TS)                                      0.22       1.17 r
  U920/Y (INVX1TS)                                        0.11       1.29 f
  U914/Y (NAND2XLTS)                                      0.12       1.41 r
  U900/Y (XOR2X1TS)                                       0.18       1.59 r
  genblk1_2__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U582/Y (INVX8TS)                                        0.10       0.57 f
  U1918/Y (NOR2X2TS)                                      0.14       0.71 r
  U509/Y (XOR2X1TS)                                       0.26       0.96 f
  U1925/Y (NOR2X1TS)                                      0.22       1.18 r
  U921/Y (INVX1TS)                                        0.11       1.29 f
  U911/Y (NAND2XLTS)                                      0.11       1.41 r
  U1401/Y (XOR2XLTS)                                      0.18       1.59 r
  genblk1_0__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U1888/Y (NOR2X4TS)                                      0.13       0.72 r
  U467/Y (XOR2X4TS)                                       0.22       0.94 f
  U157/Y (NOR2X1TS)                                       0.23       1.17 r
  U859/Y (INVX1TS)                                        0.14       1.32 f
  U836/Y (NAND2X1TS)                                      0.09       1.41 r
  U1400/Y (XOR2XLTS)                                      0.17       1.58 r
  genblk1_3__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1044/Y (INVX4TS)                                       0.10       0.60 f
  U324/Y (NOR2X2TS)                                       0.15       0.76 r
  U1329/Y (XOR2X1TS)                                      0.27       1.03 f
  U1062/Y (NOR2X2TS)                                      0.18       1.21 r
  U858/Y (CLKINVX1TS)                                     0.10       1.31 f
  U903/Y (NAND2X1TS)                                      0.10       1.41 r
  U897/Y (XOR2X1TS)                                       0.22       1.63 f
  genblk1_4__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U1317/Y (BUFX8TS)                                       0.15       0.67 f
  U1316/Y (NOR2X4TS)                                      0.12       0.78 r
  U197/Y (XOR2X2TS)                                       0.22       1.00 f
  U1837/Y (NOR2X2TS)                                      0.17       1.17 r
  U857/Y (INVX1TS)                                        0.08       1.25 f
  U2144/Y (NAND2XLTS)                                     0.12       1.37 r
  U892/Y (XOR2X1TS)                                       0.24       1.60 f
  genblk1_7__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U538/Y (INVX8TS)                                        0.10       0.53 r
  U1079/Y (AND2X4TS)                                      0.18       0.72 r
  U195/Y (XNOR2X1TS)                                      0.24       0.96 f
  U156/Y (NOR2X2TS)                                       0.22       1.18 r
  U866/Y (INVX2TS)                                        0.10       1.27 f
  U919/Y (NAND2X1TS)                                      0.09       1.36 r
  U915/Y (XOR2X1TS)                                       0.22       1.58 f
  genblk1_1__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.58 f
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U605/Y (CLKINVX3TS)                                     0.14       0.34 f
  U355/Y (INVX6TS)                                        0.12       0.46 r
  U839/Y (BUFX8TS)                                        0.17       0.63 r
  U204/Y (CLKBUFX3TS)                                     0.21       0.84 r
  U1889/Y (NOR2X1TS)                                      0.11       0.95 f
  U2092/Y (OR2X2TS)                                       0.31       1.26 f
  U923/Y (AND2X2TS)                                       0.21       1.47 f
  genblk1_3__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U605/Y (CLKINVX3TS)                                     0.14       0.34 f
  U355/Y (INVX6TS)                                        0.12       0.46 r
  U839/Y (BUFX8TS)                                        0.17       0.63 r
  U204/Y (CLKBUFX3TS)                                     0.21       0.84 r
  U1744/Y (NOR2X1TS)                                      0.11       0.95 f
  U2106/Y (OR2X2TS)                                       0.31       1.26 f
  U927/Y (AND2X2TS)                                       0.21       1.47 f
  genblk1_4__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U605/Y (CLKINVX3TS)                                     0.14       0.34 f
  U355/Y (INVX6TS)                                        0.12       0.46 r
  U839/Y (BUFX8TS)                                        0.17       0.63 r
  U204/Y (CLKBUFX3TS)                                     0.21       0.84 r
  U1926/Y (NOR2X1TS)                                      0.09       0.94 f
  U2066/Y (OR2X2TS)                                       0.30       1.24 f
  U926/Y (AND2X2TS)                                       0.21       1.45 f
  genblk1_0__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.84


  Startpoint: genblk1_5__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2114/Y (OR2X2TS)                                       0.30       1.16 f
  U946/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_5__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_9__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2159/Y (OR2X2TS)                                       0.30       1.16 f
  U955/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_9__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_6__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2129/Y (OR2X2TS)                                       0.30       1.16 f
  U953/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_6__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_2__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2082/Y (OR2X2TS)                                       0.30       1.16 f
  U957/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_2__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_7__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U952/Y (OR2X2TS)                                        0.30       1.16 f
  U940/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_7__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U605/Y (CLKINVX3TS)                                     0.11       0.31 r
  U355/Y (INVX6TS)                                        0.09       0.40 f
  U839/Y (BUFX8TS)                                        0.16       0.57 f
  U204/Y (CLKBUFX3TS)                                     0.23       0.80 f
  U1668/Y (NOR2X1TS)                                      0.18       0.98 r
  U167/Y (NAND2X1TS)                                      0.21       1.20 f
  U121/Y (CLKAND2X2TS)                                    0.24       1.43 f
  genblk1_1__mac_S_reg_0_/D (DFFSRHQX2TS)                 0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U568/Y (INVX6TS)                                        0.10       0.30 f
  U358/Y (BUFX8TS)                                        0.16       0.47 f
  U387/Y (INVX8TS)                                        0.08       0.54 r
  U802/Y (NOR2X2TS)                                       0.06       0.61 f
  U2147/Y (OR2X2TS)                                       0.30       0.90 f
  U2148/Y (AND2X2TS)                                      0.21       1.12 f
  genblk1_8__mac_S_reg_0_/D (DFFSRHQX2TS)                 0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


    Net: n198

    max_fanout             4.00
  - Fanout                12.00
  ------------------------------
    Slack                 -8.00  (VIOLATED)


    Net: n842

    max_fanout             4.00
  - Fanout                 8.00
  ------------------------------
    Slack                 -4.00  (VIOLATED)


    Net: n1434

    max_fanout             4.00
  - Fanout                 8.00
  ------------------------------
    Slack                 -4.00  (VIOLATED)


    Net: n1691

    max_fanout             4.00
  - Fanout                 8.00
  ------------------------------
    Slack                 -4.00  (VIOLATED)


    Net: n1633

    max_fanout             4.00
  - Fanout                 7.00
  ------------------------------
    Slack                 -3.00  (VIOLATED)


    Net: n194

    max_fanout             4.00
  - Fanout                 6.00
  ------------------------------
    Slack                 -2.00  (VIOLATED)


    Net: n200

    max_fanout             4.00
  - Fanout                 6.00
  ------------------------------
    Slack                 -2.00  (VIOLATED)


    Net: n1469

    max_fanout             4.00
  - Fanout                 6.00
  ------------------------------
    Slack                 -2.00  (VIOLATED)


    Net: n192

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n193

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n195

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n204

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n383

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n594

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n877

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n898

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1214

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1329

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1417

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1418

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1468

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1695

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: weightsIn[24]

    max_capacitance        0.00
  - Capacitance            0.01
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: weightsIn[51]

    max_capacitance        0.00
  - Capacitance            0.01
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: weightsIn[8]

    max_capacitance        0.00
  - Capacitance            0.01
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: layer2In[1]

    max_capacitance        0.00
  - Capacitance            0.01
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: weightsIn[58]

    max_capacitance        0.00
  - Capacitance            0.01
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: multStore

    max_area               0.00
  - Current Area       31536.00
  ------------------------------
    Slack              -31536.00  (VIOLATED)


Min pulse width constraints

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  genblk1_0__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_0__mac_S_reg_3_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_2__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_2__mac_S_reg_1_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_3__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_4__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_5__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_5__mac_S_reg_4_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_6__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_6__mac_S_reg_1_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_6__mac_S_reg_3_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_7__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_8__mac_S_reg_1_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_9__mac_S_reg_0_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_9__mac_S_reg_1_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  genblk1_1__mac_S_reg_0_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_2__mac_S_reg_6_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_3__mac_S_reg_6_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_4__mac_S_reg_6_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_8__mac_S_reg_0_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_8__mac_S_reg_5_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_8__mac_S_reg_6_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_9__mac_S_reg_6_/CK(low)
                      0.54          0.50         -0.04 (VIOLATED)
  genblk1_0__mac_S_reg_1_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_0__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_0__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_0__mac_S_reg_5_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_0__mac_S_reg_6_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_1__mac_S_reg_1_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_1__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_1__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_1__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_2__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_2__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_2__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_2__mac_S_reg_5_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_3__mac_S_reg_1_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_3__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_3__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_3__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_4__mac_S_reg_1_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_4__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_4__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_4__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_4__mac_S_reg_5_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_5__mac_S_reg_1_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_5__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_5__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_6__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_7__mac_S_reg_1_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_7__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_7__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_7__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_7__mac_S_reg_5_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_7__mac_S_reg_6_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_8__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_8__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_8__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_9__mac_S_reg_2_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_9__mac_S_reg_3_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_9__mac_S_reg_4_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_9__mac_S_reg_5_/CK(high)
                      0.53          0.50         -0.03 (VIOLATED)
  genblk1_0__mac_S_reg_1_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_0__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_0__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_0__mac_S_reg_5_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_0__mac_S_reg_6_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_1__mac_S_reg_1_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_1__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_1__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_1__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_2__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_2__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_2__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_2__mac_S_reg_5_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_3__mac_S_reg_1_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_3__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_3__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_3__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_4__mac_S_reg_1_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_4__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_4__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_4__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_4__mac_S_reg_5_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_5__mac_S_reg_1_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_5__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_5__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_6__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_7__mac_S_reg_1_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_7__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_7__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_7__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_7__mac_S_reg_5_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_7__mac_S_reg_6_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_8__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_8__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_8__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_9__mac_S_reg_2_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_9__mac_S_reg_3_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_9__mac_S_reg_4_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)
  genblk1_9__mac_S_reg_5_/CK(low)
                      0.50          0.50         -0.00 (VIOLATED)

1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:14 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U549/Y (OAI21X2TS)                                      0.17       2.26 r
  U1593/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U549/Y (OAI21X2TS)                                      0.17       2.26 r
  U1593/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U549/Y (OAI21X2TS)                                      0.17       2.26 r
  U1593/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U722/Y (OAI21X2TS)                                      0.17       2.26 r
  U715/Y (XOR2X1TS)                                       0.18       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U722/Y (OAI21X2TS)                                      0.17       2.26 r
  U715/Y (XOR2X1TS)                                       0.18       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U722/Y (OAI21X2TS)                                      0.17       2.26 r
  U715/Y (XOR2X1TS)                                       0.18       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U549/Y (OAI21X2TS)                                      0.15       2.28 f
  U1593/Y (XOR2X1TS)                                      0.15       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U549/Y (OAI21X2TS)                                      0.15       2.28 f
  U1593/Y (XOR2X1TS)                                      0.15       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U722/Y (OAI21X2TS)                                      0.15       2.28 f
  U715/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U549/Y (OAI21X2TS)                                      0.15       2.28 f
  U1593/Y (XOR2X1TS)                                      0.15       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U722/Y (OAI21X2TS)                                      0.15       2.28 f
  U715/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U722/Y (OAI21X2TS)                                      0.15       2.28 f
  U715/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1768/Y (OAI21X2TS)                                     0.17       2.26 r
  U1769/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1753/Y (OAI21X2TS)                                     0.17       2.26 r
  U1760/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1761/Y (OAI21X2TS)                                     0.17       2.26 r
  U1246/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1768/Y (OAI21X2TS)                                     0.17       2.26 r
  U1769/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1753/Y (OAI21X2TS)                                     0.17       2.26 r
  U1760/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1761/Y (OAI21X2TS)                                     0.17       2.26 r
  U1246/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1768/Y (OAI21X2TS)                                     0.17       2.26 r
  U1769/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1753/Y (OAI21X2TS)                                     0.17       2.26 r
  U1760/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


1
