###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       151266   # Number of WRITE/WRITEP commands
num_reads_done                 =       461409   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       371141   # Number of read row buffer hits
num_read_cmds                  =       461414   # Number of READ/READP commands
num_writes_done                =       151297   # Number of read requests issued
num_write_row_hits             =       107576   # Number of write row buffer hits
num_act_cmds                   =       134410   # Number of ACT commands
num_pre_cmds                   =       134386   # Number of PRE commands
num_ondemand_pres              =       113099   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9390071   # Cyles of rank active rank.0
rank_active_cycles.1           =      9066942   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       609929   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       933058   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       567926   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3439   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1861   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2219   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          924   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          516   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          946   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1574   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1938   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2300   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29122   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          436   # Write cmd latency (cycles)
write_latency[40-59]           =          738   # Write cmd latency (cycles)
write_latency[60-79]           =         1947   # Write cmd latency (cycles)
write_latency[80-99]           =         4158   # Write cmd latency (cycles)
write_latency[100-119]         =         5909   # Write cmd latency (cycles)
write_latency[120-139]         =         9158   # Write cmd latency (cycles)
write_latency[140-159]         =        10310   # Write cmd latency (cycles)
write_latency[160-179]         =        10469   # Write cmd latency (cycles)
write_latency[180-199]         =        10586   # Write cmd latency (cycles)
write_latency[200-]            =        97538   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       219611   # Read request latency (cycles)
read_latency[40-59]            =        67042   # Read request latency (cycles)
read_latency[60-79]            =        62723   # Read request latency (cycles)
read_latency[80-99]            =        20032   # Read request latency (cycles)
read_latency[100-119]          =        13935   # Read request latency (cycles)
read_latency[120-139]          =        11354   # Read request latency (cycles)
read_latency[140-159]          =         7210   # Read request latency (cycles)
read_latency[160-179]          =         5724   # Read request latency (cycles)
read_latency[180-199]          =         4611   # Read request latency (cycles)
read_latency[200-]             =        49167   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   7.5512e+08   # Write energy
read_energy                    =  1.86042e+09   # Read energy
act_energy                     =  3.67746e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.92766e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.47868e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8594e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65777e+09   # Active standby energy rank.1
average_read_latency           =      95.6887   # Average read request latency (cycles)
average_interarrival           =      16.3195   # Average request interarrival latency (cycles)
total_energy                   =  1.59457e+10   # Total energy (pJ)
average_power                  =      1594.57   # Average power (mW)
average_bandwidth              =      5.22842   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       150383   # Number of WRITE/WRITEP commands
num_reads_done                 =       452005   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       372389   # Number of read row buffer hits
num_read_cmds                  =       452004   # Number of READ/READP commands
num_writes_done                =       150458   # Number of read requests issued
num_write_row_hits             =       114246   # Number of write row buffer hits
num_act_cmds                   =       116058   # Number of ACT commands
num_pre_cmds                   =       116033   # Number of PRE commands
num_ondemand_pres              =        94462   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9235175   # Cyles of rank active rank.0
rank_active_cycles.1           =      9249515   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       764825   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       750485   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       556189   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4938   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1931   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2148   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          880   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          506   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          878   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1604   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1862   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2309   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29266   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          646   # Write cmd latency (cycles)
write_latency[40-59]           =         1363   # Write cmd latency (cycles)
write_latency[60-79]           =         3187   # Write cmd latency (cycles)
write_latency[80-99]           =         6603   # Write cmd latency (cycles)
write_latency[100-119]         =         8782   # Write cmd latency (cycles)
write_latency[120-139]         =        11354   # Write cmd latency (cycles)
write_latency[140-159]         =        11372   # Write cmd latency (cycles)
write_latency[160-179]         =        10850   # Write cmd latency (cycles)
write_latency[180-199]         =         9983   # Write cmd latency (cycles)
write_latency[200-]            =        86237   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       222309   # Read request latency (cycles)
read_latency[40-59]            =        70755   # Read request latency (cycles)
read_latency[60-79]            =        62054   # Read request latency (cycles)
read_latency[80-99]            =        18954   # Read request latency (cycles)
read_latency[100-119]          =        13664   # Read request latency (cycles)
read_latency[120-139]          =        10522   # Read request latency (cycles)
read_latency[140-159]          =         6061   # Read request latency (cycles)
read_latency[160-179]          =         4965   # Read request latency (cycles)
read_latency[180-199]          =         3877   # Read request latency (cycles)
read_latency[200-]             =        38843   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.50712e+08   # Write energy
read_energy                    =  1.82248e+09   # Read energy
act_energy                     =  3.17535e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.67116e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.60233e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76275e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7717e+09   # Active standby energy rank.1
average_read_latency           =       82.469   # Average read request latency (cycles)
average_interarrival           =      16.5972   # Average request interarrival latency (cycles)
total_energy                   =  1.58572e+10   # Total energy (pJ)
average_power                  =      1585.72   # Average power (mW)
average_bandwidth              =      5.14102   # Average bandwidth
