
*** Running vivado
    with args -log DDS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DDS.tcl -notrace
Command: synth_design -top DDS -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9112 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 344.316 ; gain = 101.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDS' [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/DDS.vhd:18]
INFO: [Synth 8-3491] module 'ROM_SIN' declared at 'C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/ROM_SIN.vhd:9' bound to instance 'ROM_SIN_i' of component 'ROM_SIN' [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/DDS.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ROM_SIN' [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/ROM_SIN.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ROM_SIN' (1#1) [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/ROM_SIN.vhd:17]
INFO: [Synth 8-3491] module 'PHASE_REGISTER' declared at 'C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:9' bound to instance 'PHASE_REGISTER_i' of component 'PHASE_REGISTER' [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/DDS.vhd:50]
INFO: [Synth 8-638] synthesizing module 'PHASE_REGISTER' [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PHASE_REGISTER' (2#1) [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'DDS' (3#1) [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/DDS.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 398.727 ; gain = 156.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 398.727 ; gain = 156.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 398.727 ; gain = 156.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-6014] Unused sequential element sine_out_reg was removed.  [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/ROM_SIN.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element PERIOD_AJUST_COUNTER_reg was removed.  [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element S_PHASE_OUT_reg was removed.  [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 446.922 ; gain = 204.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ROM_SIN 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PHASE_REGISTER_i/S_PHASE_OUT_reg_rep was removed.  [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element PHASE_REGISTER_i/PERIOD_AJUST_COUNTER_reg was removed.  [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element PHASE_REGISTER_i/S_PHASE_OUT_reg was removed.  [C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.srcs/sources_1/imports/new/PHASE_REGISTER.vhd:35]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 537.641 ; gain = 295.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------------------+---------------+----------------+
|Module Name | RTL Object                           | Depth x Width | Implemented As | 
+------------+--------------------------------------+---------------+----------------+
|ROM_SIN     | sine_out_reg                         | 4096x12       | Block RAM      | 
|DDS         | PHASE_REGISTER_i/S_PHASE_OUT_reg_rep | 4096x12       | Block RAM      | 
+------------+--------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 537.641 ; gain = 295.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance PHASE_REGISTER_i/S_PHASE_OUT_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PHASE_REGISTER_i/S_PHASE_OUT_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     2|
|4     |LUT2     |    31|
|5     |LUT6     |     9|
|6     |RAMB18E1 |     1|
|7     |RAMB36E1 |     1|
|8     |FDCE     |    40|
|9     |FDRE     |    12|
|10    |IBUF     |    31|
|11    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   156|
|2     |  PHASE_REGISTER_i |PHASE_REGISTER |   100|
|3     |  ROM_SIN_i        |ROM_SIN        |    12|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 546.664 ; gain = 304.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 640.098 ; gain = 410.102
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jhon/Desktop/DDC_LUT2/DDC_LUT2.runs/synth_1/DDS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDS_utilization_synth.rpt -pb DDS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 640.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May  2 00:41:35 2019...
