{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D:\\circuit\\ramentimer\\led.vhd 2 1 " "Found 2 design units and 1 entities in source file D:\\circuit\\ramentimer\\led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-rtl " "Found design unit 1: led-rtl" {  } { { "D:\\circuit\\ramentimer\\led.vhd" "led-rtl" "" { Text "D:\\circuit\\ramentimer\\led.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "D:\\circuit\\ramentimer\\led.vhd" "led" "" { Text "D:\\circuit\\ramentimer\\led.vhd" 5 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D:\\circuit\\ramentimer\\timer.vhd 2 1 " "Found 2 design units and 1 entities in source file D:\\circuit\\ramentimer\\timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramentimer-rtl " "Found design unit 1: ramentimer-rtl" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "ramentimer-rtl" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 26 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ramentimer " "Found entity 1: ramentimer" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "ramentimer" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 5 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(28) " "VHDL Signal Declaration warning at timer.vhd(28): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 28 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(29) " "VHDL Signal Declaration warning at timer.vhd(29): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 29 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(30) " "VHDL Signal Declaration warning at timer.vhd(30): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 30 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(31) " "VHDL Signal Declaration warning at timer.vhd(31): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 31 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_USED_VAR_NEVER_ASSIGNED" "dot0 timer.vhd(33) " "VHDL warning at timer.vhd(33): used initial value for variable dot0 because it was never assigned" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 33 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_USED_VAR_NEVER_ASSIGNED" "dot1 timer.vhd(34) " "VHDL warning at timer.vhd(34): used initial value for variable dot1 because it was never assigned" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 34 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_USED_VAR_NEVER_ASSIGNED" "dot2 timer.vhd(35) " "VHDL warning at timer.vhd(35): used initial value for variable dot2 because it was never assigned" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 35 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(42) " "VHDL Signal Declaration warning at timer.vhd(42): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 42 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(42) " "VHDL Signal Declaration warning at timer.vhd(42): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 42 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(42) " "VHDL Signal Declaration warning at timer.vhd(42): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 42 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(42) " "VHDL Signal Declaration warning at timer.vhd(42): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 42 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(42) " "VHDL Signal Declaration warning at timer.vhd(42): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 42 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(48) " "VHDL Signal Declaration warning at timer.vhd(48): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 48 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(48) " "VHDL Signal Declaration warning at timer.vhd(48): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 48 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(48) " "VHDL Signal Declaration warning at timer.vhd(48): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 48 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(48) " "VHDL Signal Declaration warning at timer.vhd(48): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 48 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(48) " "VHDL Signal Declaration warning at timer.vhd(48): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 48 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(52) " "VHDL Signal Declaration warning at timer.vhd(52): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 52 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(52) " "VHDL Signal Declaration warning at timer.vhd(52): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 52 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(52) " "VHDL Signal Declaration warning at timer.vhd(52): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 52 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(57) " "VHDL Signal Declaration warning at timer.vhd(57): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 57 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(57) " "VHDL Signal Declaration warning at timer.vhd(57): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 57 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(57) " "VHDL Signal Declaration warning at timer.vhd(57): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 57 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(57) " "VHDL Signal Declaration warning at timer.vhd(57): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 57 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(62) " "VHDL Signal Declaration warning at timer.vhd(62): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 62 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(62) " "VHDL Signal Declaration warning at timer.vhd(62): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 62 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(62) " "VHDL Signal Declaration warning at timer.vhd(62): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 62 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(62) " "VHDL Signal Declaration warning at timer.vhd(62): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 62 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(67) " "VHDL Signal Declaration warning at timer.vhd(67): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 67 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(67) " "VHDL Signal Declaration warning at timer.vhd(67): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 67 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(67) " "VHDL Signal Declaration warning at timer.vhd(67): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 67 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "timer.vhd(67) " "VHDL Signal Declaration warning at timer.vhd(67): ignored initial value specified for signal in Signal Declaration" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 67 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_counter4 timer.vhd(330) " "VHDL Process Statement warning at timer.vhd(330): signal timer_counter4 is in sequential statement, but is not in sensitivity list" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 330 0 0 } }  } 0 }
{  "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_counter3 timer.vhd(330) " "VHDL Process Statement warning at timer.vhd(330): signal timer_counter3 is in sequential statement, but is not in sensitivity list" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 330 0 0 } }  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "led.vhd(57) " "VHDL Case Statement information at led.vhd(57): OTHERS choice is never selected" {  } { { "D:\\circuit\\ramentimer\\led.vhd" "" "" { Text "D:\\circuit\\ramentimer\\led.vhd" 57 0 0 } }  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\Program Files\\quartus\\libraries\\megafunctions\\lpm_counter.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\Program Files\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Found entity 1: lpm_counter" {  } { { "C:\\Program Files\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" "lpm_counter" "" { Text "C:\\Program Files\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" 212 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\Program Files\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\Program Files\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Found entity 1: alt_counter_f10ke" {  } { { "C:\\Program Files\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" "alt_counter_f10ke" "" { Text "C:\\Program Files\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" 256 1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out0\[0\] VCC " "Pin led_out0\[0\] stuck at VCC" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 18 -1 0 } }  } 0} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out1\[0\] VCC " "Pin led_out1\[0\] stuck at VCC" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 19 -1 0 } }  } 0} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out2\[0\] GND " "Pin led_out2\[0\] stuck at GND" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 20 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "175 " "Implemented 175 device resources" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0}  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "RamenTimer EP1K10TC100-3 " "Selected device EP1K10TC100-3 for design RamenTimer" {  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "Device Migration " "Feature Device Migration is not available with your current license" {  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Feature SignalProbe is not available with your current license" {  } {  } 0 }
{  "Warning" "WCDB_CDB_UNATTACHED_ASGN" "" "Following nodes are assigned to locations or regions, but do not exist in design" { { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[0\] " "Node led_out\[0\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[1\] " "Node led_out\[1\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[2\] " "Node led_out\[2\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[3\] " "Node led_out\[3\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[4\] " "Node led_out\[4\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[5\] " "Node led_out\[5\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[6\] " "Node led_out\[6\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "led_out\[7\] " "Node led_out\[7\] is assigned to location or region, but does not exist in design" {  } {  } 0} { "Warning" "WCDB_CDB_UNATTACHED_ASGN_SUB" "sw_in " "Node sw_in is assigned to location or region, but does not exist in design" {  } {  } 0}  } {  } 0 }
{  "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Inserted 0 logic cells in first fitting attempt" {  } {  } 0 }
{  "Info" "IFIT_FIT_ATTEMPT" "1 Sat May 17 2008 12:26:39 " "Started  fitting attempt 1 on Sat May 17 2008 at 12:26:39" {  } {  } 0 }
{  "Warning" "WTDB_NO_CLOCKS" "" "Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Assuming node clk is an undefined clock" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 13 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer_counter0\[0\] register is_run 70.42 MHz 14.2 ns Internal " "Clock clk has Internal fmax of 70.42 MHz between source register timer_counter0\[0\] and destination register is_run (period= 14.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Longest register register " "+ Longest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer_counter0\[0\] 1 REG LC8_A7 " "1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A7; REG Node = 'timer_counter0\[0\]'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "" { timer_counter0[0] } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 162 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns i~5856 2 COMB LC1_A7 " "2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC1_A7; COMB Node = 'i~5856'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "1.900 ns" { timer_counter0[0] i~5856 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 4.600 ns i~5909 3 COMB LC6_A1 " "3: + IC(1.000 ns) + CELL(1.700 ns) = 4.600 ns; Loc. = LC6_A1; COMB Node = 'i~5909'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.700 ns" { i~5856 i~5909 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.100 ns) 6.000 ns is_run 4 REG LC7_A1 " "4: + IC(0.300 ns) + CELL(1.100 ns) = 6.000 ns; Loc. = LC7_A1; REG Node = 'is_run'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "1.400 ns" { i~5909 is_run } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 127 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns " "Total cell delay = 4.400 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns " "Total interconnect delay = 1.600 ns" {  } {  } 0}  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "6.000 ns" { timer_counter0[0] i~5856 i~5909 is_run } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "- Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns + Shortest register " "+ Shortest clock path from clock clk to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns is_run 2 REG LC7_A1 " "2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_A1; REG Node = 'is_run'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "0.400 ns" { clk is_run } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 127 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out is_run } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.400 ns - Longest register " "- Longest clock path from clock clk to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns timer_counter0\[0\] 2 REG LC8_A7 " "2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_A7; REG Node = 'timer_counter0\[0\]'" {  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "0.400 ns" { clk timer_counter0[0] } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 162 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out timer_counter0[0] } "NODE_NAME" } } }  } 0}  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out is_run } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out timer_counter0[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "+ Micro clock to output delay of source is 0.500 ns" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 162 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "+ Micro setup delay of destination is 0.600 ns" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 127 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 162 -1 0 } } { "D:\\circuit\\ramentimer\\timer.vhd" "" "" { Text "D:\\circuit\\ramentimer\\timer.vhd" 127 -1 0 } }  } 0}  } { { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "6.000 ns" { timer_counter0[0] i~5856 i~5909 is_run } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out is_run } "NODE_NAME" } } } { "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" "" "" { Report "D:\\circuit\\ramentimer\\db\\RamenTimer_Owner_V1_cmp.qrpt" Compiler "RamenTimer" "Owner" "V1" "D:\\circuit\\ramentimer\\db\\ramentimer.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out timer_counter0[0] } "NODE_NAME" } } }  } 0 }
{  "Info" "IDBC_ERROR_COUNT" "0 39 s s Full compilation RamenTimer successful was " "Design RamenTimer: Full compilation was successful. 0 errors, 39 warnings" {  } {  } 2 }
