Design a 2-input OR gate module with two 1-bit input signals a and b, and a 1-bit output signal y. module_name is "or_gate". input pin: a, b. output pin: y.
