"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/lmb_v10_v3_0_9
"C:\Program Files\ModelSim\win64/vmap" lmb_v10_v3_0_9 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/lmb_v10_v3_0_9
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work lmb_v10_v3_0_9 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.nt64.cmf
