vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa8_1/case/demux_1x4_c.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa8_1/case/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa8_1/case/db/demux_1x4_c.cbx.xml
design_name = hard_block
design_name = demux_1x4_c
instance = comp, \o[0]~output\, o[0]~output, demux_1x4_c, 1
instance = comp, \o[1]~output\, o[1]~output, demux_1x4_c, 1
instance = comp, \o[2]~output\, o[2]~output, demux_1x4_c, 1
instance = comp, \o[3]~output\, o[3]~output, demux_1x4_c, 1
instance = comp, \a~input\, a~input, demux_1x4_c, 1
instance = comp, \s[1]~input\, s[1]~input, demux_1x4_c, 1
instance = comp, \s[0]~input\, s[0]~input, demux_1x4_c, 1
instance = comp, \Mux3~0\, Mux3~0, demux_1x4_c, 1
instance = comp, \Mux2~0\, Mux2~0, demux_1x4_c, 1
instance = comp, \Mux1~0\, Mux1~0, demux_1x4_c, 1
instance = comp, \Mux0~0\, Mux0~0, demux_1x4_c, 1
