#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffdb8efdf0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffdb8c7a00 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffdb8c7a40 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffdb8c7a80 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffdb8c7ac0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000100000000000000>;
P_0x7fffdb8c7b00 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffdb8c7b40 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7fffdb8c7b80 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7fffdb8c7bc0 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffdb8c7c00 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffdb91f7d0_0 .var/i "address_file", 31 0;
v0x7fffdb91f8d0_0 .var "address_in", 31 0;
v0x7fffdb91f9c0_0 .var "clk", 0 0;
v0x7fffdb91fa90_0 .var "data_in", 31 0;
v0x7fffdb91fb30_0 .net "data_out", 31 0, v0x7fffdb91ec00_0;  1 drivers
v0x7fffdb91fbd0_0 .var "enable", 0 0;
v0x7fffdb91fcc0_0 .net "hit", 0 0, L_0x7fffdb9215e0;  1 drivers
v0x7fffdb91fd60_0 .var/i "miss_count", 31 0;
v0x7fffdb91fe00_0 .var "rst", 0 0;
v0x7fffdb91ffc0_0 .var/i "scan_file", 31 0;
v0x7fffdb9200a0_0 .var/i "total_count", 31 0;
E_0x7fffdb8c27b0 .event negedge, v0x7fffdb91a760_0;
S_0x7fffdb8f0ac0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffdb8efdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffdb8dc890 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffdb8dc8d0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffdb8dc910 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffdb8dc950 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffdb8dc990 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffdb8dc9d0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7fffdb8dca10 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7fffdb8dca50 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffdb91e710_0 .net *"_ivl_5", 9 0, L_0x7fffdb921720;  1 drivers
v0x7fffdb91e7f0_0 .net "address_in", 31 0, v0x7fffdb91f8d0_0;  1 drivers
v0x7fffdb91e8d0_0 .net "clk", 0 0, v0x7fffdb91f9c0_0;  1 drivers
v0x7fffdb91e9a0 .array "data", 0 1;
v0x7fffdb91e9a0_0 .net v0x7fffdb91e9a0 0, 31 0, L_0x7fffdb8f2d80; 1 drivers
v0x7fffdb91e9a0_1 .net v0x7fffdb91e9a0 1, 31 0, L_0x7fffdb9213e0; 1 drivers
v0x7fffdb91eac0_0 .net "data_in", 31 0, v0x7fffdb91fa90_0;  1 drivers
v0x7fffdb91ec00_0 .var "data_out", 31 0;
v0x7fffdb91ecc0_0 .net "enable", 0 0, v0x7fffdb91fbd0_0;  1 drivers
v0x7fffdb91ed60_0 .var "enables", 1 0;
v0x7fffdb91ee20_0 .net "hit_out", 0 0, L_0x7fffdb9215e0;  alias, 1 drivers
v0x7fffdb91eee0_0 .var "hits", 1 0;
v0x7fffdb91efa0_0 .net "match", 1 0, v0x7fffdb91e5e0_0;  1 drivers
v0x7fffdb91f040_0 .net "rst", 0 0, v0x7fffdb91fe00_0;  1 drivers
v0x7fffdb91f0e0_0 .net "set_idx", 8 0, L_0x7fffdb921810;  1 drivers
v0x7fffdb91f1a0_0 .net "tag", 18 0, L_0x7fffdb921900;  1 drivers
v0x7fffdb91f2b0 .array "tags", 0 1;
v0x7fffdb91f2b0_0 .net v0x7fffdb91f2b0 0, 18 0, L_0x7fffdb8f6fd0; 1 drivers
v0x7fffdb91f2b0_1 .net v0x7fffdb91f2b0 1, 18 0, L_0x7fffdb9210b0; 1 drivers
v0x7fffdb91f390 .array "valids", 0 1;
v0x7fffdb91f390_0 .net v0x7fffdb91f390 0, 0 0, L_0x7fffdb8ff1b0; 1 drivers
v0x7fffdb91f390_1 .net v0x7fffdb91f390 1, 0 0, L_0x7fffdb8b8590; 1 drivers
v0x7fffdb91f490_0 .var/i "w", 31 0;
v0x7fffdb91f640_0 .net "way", 1 0, L_0x7fffdb8fe070;  1 drivers
E_0x7fffdb8c0980 .event edge, v0x7fffdb8f2080_0, v0x7fffdb8ff310_0;
E_0x7fffdb8bbb60 .event edge, v0x7fffdb91a820_0, v0x7fffdb91c200_0;
L_0x7fffdb920a20 .part v0x7fffdb91ed60_0, 0, 1;
L_0x7fffdb9214f0 .part v0x7fffdb91ed60_0, 1, 1;
L_0x7fffdb9215e0 .reduce/or v0x7fffdb91eee0_0;
L_0x7fffdb921720 .part v0x7fffdb91f8d0_0, 4, 10;
L_0x7fffdb921810 .part L_0x7fffdb921720, 0, 9;
L_0x7fffdb921900 .part v0x7fffdb91f8d0_0, 13, 19;
S_0x7fffdb8f1820 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffdb8f0ac0;
 .timescale -9 -12;
S_0x7fffdb8e83d0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffdb8f1820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffdb882620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffdb882660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000001001>;
P_0x7fffdb8826a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffdb8fe070 .functor BUFZ 2, v0x7fffdb8b7890_0, C4<00>, C4<00>, C4<00>;
v0x7fffdb8d5700_0 .net "clk", 0 0, v0x7fffdb91f9c0_0;  alias, 1 drivers
v0x7fffdb8fd5d0 .array "curr", 0 511, 1 0;
v0x7fffdb8ff310_0 .net "enable", 0 0, v0x7fffdb91fbd0_0;  alias, 1 drivers
v0x7fffdb8f7170_0 .var/i "i", 31 0;
v0x7fffdb8f2080_0 .net "next_out", 1 0, L_0x7fffdb8fe070;  alias, 1 drivers
v0x7fffdb8b7890_0 .var "prev", 1 0;
v0x7fffdb91a760_0 .net "rst", 0 0, v0x7fffdb91fe00_0;  alias, 1 drivers
v0x7fffdb91a820_0 .net "set_in", 8 0, L_0x7fffdb921810;  alias, 1 drivers
v0x7fffdb91a900_0 .net "way_in", 1 0, v0x7fffdb91e5e0_0;  alias, 1 drivers
E_0x7fffdb8ff280 .event edge, v0x7fffdb8ff310_0, v0x7fffdb91a820_0;
E_0x7fffdb8eeca0 .event posedge, v0x7fffdb8d5700_0;
S_0x7fffdb91aaa0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffdb8f0ac0;
 .timescale -9 -12;
P_0x7fffdb91ac70 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffdb91ad30 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdb91aaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdb91af10 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdb91af50 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffdb91af90 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffdb8ff1b0 .functor BUFZ 1, L_0x7fffdb9201a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdb8f6fd0 .functor BUFZ 19, L_0x7fffdb9204b0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffdb8f2d80 .functor BUFZ 32, L_0x7fffdb920760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdb91b100_0 .net *"_ivl_0", 0 0, L_0x7fffdb9201a0;  1 drivers
v0x7fffdb91b3a0_0 .net *"_ivl_10", 10 0, L_0x7fffdb920550;  1 drivers
L_0x7f6fcb800060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb91b480_0 .net *"_ivl_13", 1 0, L_0x7f6fcb800060;  1 drivers
v0x7fffdb91b570_0 .net *"_ivl_16", 31 0, L_0x7fffdb920760;  1 drivers
v0x7fffdb91b650_0 .net *"_ivl_18", 10 0, L_0x7fffdb920800;  1 drivers
v0x7fffdb91b780_0 .net *"_ivl_2", 10 0, L_0x7fffdb9202c0;  1 drivers
L_0x7f6fcb8000a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb91b860_0 .net *"_ivl_21", 1 0, L_0x7f6fcb8000a8;  1 drivers
L_0x7f6fcb800018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb91b940_0 .net *"_ivl_5", 1 0, L_0x7f6fcb800018;  1 drivers
v0x7fffdb91ba20_0 .net *"_ivl_8", 18 0, L_0x7fffdb9204b0;  1 drivers
v0x7fffdb91bb00_0 .var/i "block", 31 0;
v0x7fffdb91bbe0_0 .net "clk", 0 0, v0x7fffdb91f9c0_0;  alias, 1 drivers
v0x7fffdb91bc80 .array "data", 0 511, 31 0;
v0x7fffdb91bd20_0 .net "data_in", 31 0, v0x7fffdb91fa90_0;  alias, 1 drivers
v0x7fffdb91be00_0 .net "data_out", 31 0, L_0x7fffdb8f2d80;  alias, 1 drivers
v0x7fffdb91bee0_0 .net "enable", 0 0, L_0x7fffdb920a20;  1 drivers
v0x7fffdb91bfa0_0 .net "index_in", 8 0, L_0x7fffdb921810;  alias, 1 drivers
v0x7fffdb91c090_0 .net "rst", 0 0, v0x7fffdb91fe00_0;  alias, 1 drivers
v0x7fffdb91c160 .array "tag", 0 511, 18 0;
v0x7fffdb91c200_0 .net "tag_in", 18 0, L_0x7fffdb921900;  alias, 1 drivers
v0x7fffdb91c2c0_0 .net "tag_out", 18 0, L_0x7fffdb8f6fd0;  alias, 1 drivers
v0x7fffdb91c3a0 .array "valid", 0 511, 0 0;
v0x7fffdb91c440_0 .net "valid_out", 0 0, L_0x7fffdb8ff1b0;  alias, 1 drivers
E_0x7fffdb8a4b90 .event posedge, v0x7fffdb91bee0_0;
L_0x7fffdb9201a0 .array/port v0x7fffdb91c3a0, L_0x7fffdb9202c0;
L_0x7fffdb9202c0 .concat [ 9 2 0 0], L_0x7fffdb921810, L_0x7f6fcb800018;
L_0x7fffdb9204b0 .array/port v0x7fffdb91c160, L_0x7fffdb920550;
L_0x7fffdb920550 .concat [ 9 2 0 0], L_0x7fffdb921810, L_0x7f6fcb800060;
L_0x7fffdb920760 .array/port v0x7fffdb91bc80, L_0x7fffdb920800;
L_0x7fffdb920800 .concat [ 9 2 0 0], L_0x7fffdb921810, L_0x7f6fcb8000a8;
S_0x7fffdb91c620 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffdb8f0ac0;
 .timescale -9 -12;
P_0x7fffdb91c800 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffdb91c8c0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdb91c620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdb91caa0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdb91cae0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffdb91cb20 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffdb8b8590 .functor BUFZ 1, L_0x7fffdb920ac0, C4<0>, C4<0>, C4<0>;
L_0x7fffdb9210b0 .functor BUFZ 19, L_0x7fffdb920d40, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffdb9213e0 .functor BUFZ 32, L_0x7fffdb9211c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdb91ccc0_0 .net *"_ivl_0", 0 0, L_0x7fffdb920ac0;  1 drivers
v0x7fffdb91cf60_0 .net *"_ivl_10", 10 0, L_0x7fffdb920de0;  1 drivers
L_0x7f6fcb800138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb91d040_0 .net *"_ivl_13", 1 0, L_0x7f6fcb800138;  1 drivers
v0x7fffdb91d130_0 .net *"_ivl_16", 31 0, L_0x7fffdb9211c0;  1 drivers
v0x7fffdb91d210_0 .net *"_ivl_18", 10 0, L_0x7fffdb921260;  1 drivers
v0x7fffdb91d340_0 .net *"_ivl_2", 10 0, L_0x7fffdb920b60;  1 drivers
L_0x7f6fcb800180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb91d420_0 .net *"_ivl_21", 1 0, L_0x7f6fcb800180;  1 drivers
L_0x7f6fcb8000f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb91d500_0 .net *"_ivl_5", 1 0, L_0x7f6fcb8000f0;  1 drivers
v0x7fffdb91d5e0_0 .net *"_ivl_8", 18 0, L_0x7fffdb920d40;  1 drivers
v0x7fffdb91d6c0_0 .var/i "block", 31 0;
v0x7fffdb91d7a0_0 .net "clk", 0 0, v0x7fffdb91f9c0_0;  alias, 1 drivers
v0x7fffdb91d840 .array "data", 0 511, 31 0;
v0x7fffdb91d900_0 .net "data_in", 31 0, v0x7fffdb91fa90_0;  alias, 1 drivers
v0x7fffdb91d9c0_0 .net "data_out", 31 0, L_0x7fffdb9213e0;  alias, 1 drivers
v0x7fffdb91da80_0 .net "enable", 0 0, L_0x7fffdb9214f0;  1 drivers
v0x7fffdb91db40_0 .net "index_in", 8 0, L_0x7fffdb921810;  alias, 1 drivers
v0x7fffdb91dc50_0 .net "rst", 0 0, v0x7fffdb91fe00_0;  alias, 1 drivers
v0x7fffdb91dd40 .array "tag", 0 511, 18 0;
v0x7fffdb91de00_0 .net "tag_in", 18 0, L_0x7fffdb921900;  alias, 1 drivers
v0x7fffdb91dec0_0 .net "tag_out", 18 0, L_0x7fffdb9210b0;  alias, 1 drivers
v0x7fffdb91df80 .array "valid", 0 511, 0 0;
v0x7fffdb91e020_0 .net "valid_out", 0 0, L_0x7fffdb8b8590;  alias, 1 drivers
E_0x7fffdb8cb3b0 .event posedge, v0x7fffdb91da80_0;
L_0x7fffdb920ac0 .array/port v0x7fffdb91df80, L_0x7fffdb920b60;
L_0x7fffdb920b60 .concat [ 9 2 0 0], L_0x7fffdb921810, L_0x7f6fcb8000f0;
L_0x7fffdb920d40 .array/port v0x7fffdb91dd40, L_0x7fffdb920de0;
L_0x7fffdb920de0 .concat [ 9 2 0 0], L_0x7fffdb921810, L_0x7f6fcb800138;
L_0x7fffdb9211c0 .array/port v0x7fffdb91d840, L_0x7fffdb921260;
L_0x7fffdb921260 .concat [ 9 2 0 0], L_0x7fffdb921810, L_0x7f6fcb800180;
S_0x7fffdb91e250 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffdb8f0ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffdb8f2ba0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffdb8f2be0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffdb91e4e0_0 .net "in", 1 0, v0x7fffdb91eee0_0;  1 drivers
v0x7fffdb91e5e0_0 .var "out", 1 0;
E_0x7fffdb8b38f0 .event edge, v0x7fffdb91e4e0_0;
    .scope S_0x7fffdb8e83d0;
T_0 ;
    %wait E_0x7fffdb8eeca0;
    %load/vec4 v0x7fffdb91a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb8f7170_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffdb8f7170_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffdb8f7170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb8fd5d0, 0, 4;
    %load/vec4 v0x7fffdb8f7170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb8f7170_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdb8ff310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffdb91a820_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fffdb8fd5d0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffdb91a820_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fffdb8fd5d0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdb8e83d0;
T_1 ;
    %wait E_0x7fffdb8ff280;
    %load/vec4 v0x7fffdb91a820_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fffdb8fd5d0, 4;
    %store/vec4 v0x7fffdb8b7890_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdb91ad30;
T_2 ;
    %wait E_0x7fffdb8eeca0;
    %load/vec4 v0x7fffdb91c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb91bb00_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffdb91bb00_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdb91bb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91c3a0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffdb91bb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91c160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdb91bb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91bc80, 0, 4;
    %load/vec4 v0x7fffdb91bb00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb91bb00_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdb91ad30;
T_3 ;
    %wait E_0x7fffdb8a4b90;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdb91bfa0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91c3a0, 0, 4;
    %load/vec4 v0x7fffdb91c200_0;
    %load/vec4 v0x7fffdb91bfa0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91c160, 0, 4;
    %load/vec4 v0x7fffdb91bd20_0;
    %load/vec4 v0x7fffdb91bfa0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91bc80, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdb91c8c0;
T_4 ;
    %wait E_0x7fffdb8eeca0;
    %load/vec4 v0x7fffdb91dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb91d6c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffdb91d6c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdb91d6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91df80, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffdb91d6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91dd40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdb91d6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91d840, 0, 4;
    %load/vec4 v0x7fffdb91d6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb91d6c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdb91c8c0;
T_5 ;
    %wait E_0x7fffdb8cb3b0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdb91db40_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91df80, 0, 4;
    %load/vec4 v0x7fffdb91de00_0;
    %load/vec4 v0x7fffdb91db40_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91dd40, 0, 4;
    %load/vec4 v0x7fffdb91d900_0;
    %load/vec4 v0x7fffdb91db40_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb91d840, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdb91e250;
T_6 ;
    %wait E_0x7fffdb8b38f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdb91e5e0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffdb91e5e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffdb91e4e0_0;
    %load/vec4 v0x7fffdb91e5e0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffdb91e5e0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffdb91e5e0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffdb8f0ac0;
T_7 ;
    %wait E_0x7fffdb8eeca0;
    %load/vec4 v0x7fffdb91f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdb91eee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdb91ed60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdb91ec00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffdb91ecc0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdb91f640_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdb91ed60_0, 0;
    %load/vec4 v0x7fffdb91ecc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffdb91f640_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffdb91efa0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffdb91e9a0, 4;
    %assign/vec4 v0x7fffdb91ec00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb91f490_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffdb91f490_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffdb91f1a0_0;
    %ix/getv/s 4, v0x7fffdb91f490_0;
    %load/vec4a v0x7fffdb91f2b0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdb91f490_0;
    %load/vec4a v0x7fffdb91f390, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdb91f490_0;
    %store/vec4 v0x7fffdb91eee0_0, 4, 1;
    %load/vec4 v0x7fffdb91f490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb91f490_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdb8f0ac0;
T_8 ;
    %wait E_0x7fffdb8bbb60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb91f490_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffdb91f490_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffdb91f1a0_0;
    %ix/getv/s 4, v0x7fffdb91f490_0;
    %load/vec4a v0x7fffdb91f2b0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdb91f490_0;
    %load/vec4a v0x7fffdb91f390, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdb91f490_0;
    %store/vec4 v0x7fffdb91eee0_0, 4, 1;
    %load/vec4 v0x7fffdb91f490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb91f490_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdb8f0ac0;
T_9 ;
    %wait E_0x7fffdb8c0980;
    %load/vec4 v0x7fffdb91ecc0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdb91f640_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdb91ed60_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffdb8efdf0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb91fd60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb9200a0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffdb8efdf0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdb8f0ac0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffdb8efdf0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb91f9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb91fe00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb91f9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb91fe00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb91f9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb91fe00_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffdb91f9c0_0;
    %inv;
    %store/vec4 v0x7fffdb91f9c0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffdb8efdf0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffdb8c7bc0, "r" {0 0 0};
    %store/vec4 v0x7fffdb91f7d0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffdb91f7d0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffdb91f7d0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffdb8efdf0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb91fbd0_0, 0;
    %wait E_0x7fffdb8c27b0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffdb91f7d0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffdb91fd60_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffdb9200a0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffdb91fd60_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffdb9200a0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffdb8dca50 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffdb8dc9d0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffdb8dca10 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffdb8c7a40 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000100000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffdb8c7b00 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffdb91f7d0_0, "%x\012", v0x7fffdb91f8d0_0 {0 0 0};
    %store/vec4 v0x7fffdb91ffc0_0, 0, 32;
    %wait E_0x7fffdb8eeca0;
    %load/vec4 v0x7fffdb9200a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdb9200a0_0, 0;
    %load/vec4 v0x7fffdb91fcc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffdb91fd60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdb91fd60_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffdb91fa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb91fbd0_0, 0;
T_14.3 ;
    %wait E_0x7fffdb8eeca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb91fbd0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
