<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_8c1f0185</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_8c1f0185'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_8c1f0185')">rsnoc_z_H_R_G_G2_U_U_8c1f0185</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.91</td>
<td class="s10 cl rt"><a href="mod1363.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1363.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1363.html#Toggle" > 92.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1363.html#Branch" > 99.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1363.html#inst_tag_98977"  onclick="showContent('inst_tag_98977')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 97.91</td>
<td class="s10 cl rt"><a href="mod1363.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1363.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1363.html#Toggle" > 92.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1363.html#Branch" > 99.57</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_8c1f0185'>
<hr>
<a name="inst_tag_98977"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_98977" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.91</td>
<td class="s10 cl rt"><a href="mod1363.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1363.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1363.html#Toggle" > 92.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1363.html#Branch" > 99.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.34</td>
<td class="s9 cl rt"> 98.63</td>
<td class="s8 cl rt"> 82.14</td>
<td class="s9 cl rt"> 92.10</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.47</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod679.html#inst_tag_37984" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2298.html#inst_tag_227883" id="tag_urg_inst_227883">Ia</a></td>
<td class="s9 cl rt"> 95.84</td>
<td class="s9 cl rt"> 98.60</td>
<td class="s9 cl rt"> 95.83</td>
<td class="s9 cl rt"> 91.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.87</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1806.html#inst_tag_172841" id="tag_urg_inst_172841">Id</a></td>
<td class="s9 cl rt"> 95.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod649.html#inst_tag_36880" id="tag_urg_inst_36880">Igc</a></td>
<td class="s8 cl rt"> 89.58</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod930.html#inst_tag_71703" id="tag_urg_inst_71703">Ip1</a></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_32815" id="tag_urg_inst_32815">Ip2</a></td>
<td class="s9 cl rt"> 93.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2582.html#inst_tag_254108" id="tag_urg_inst_254108">Ip3</a></td>
<td class="s9 cl rt"> 91.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2525.html#inst_tag_251762" id="tag_urg_inst_251762">Ir</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s8 cl rt"> 87.18</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s9 cl rt"> 93.38</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1480_0.html#inst_tag_127527" id="tag_urg_inst_127527">Irspfp</a></td>
<td class="s9 cl rt"> 91.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_68645" id="tag_urg_inst_68645">Is</a></td>
<td class="s9 cl rt"> 97.96</td>
<td class="s9 cl rt"> 98.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.53</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1273.html#inst_tag_84208" id="tag_urg_inst_84208">Isa</a></td>
<td class="s9 cl rt"> 99.23</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.93</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod112.html#inst_tag_10591" id="tag_urg_inst_10591">Ist</a></td>
<td class="s8 cl rt"> 81.45</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 56.67</td>
<td class="s7 cl rt"> 78.66</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.04</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2261.html#inst_tag_211476" id="tag_urg_inst_211476">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251976" id="tag_urg_inst_251976">ud1000</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251973" id="tag_urg_inst_251973">ud1029</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251972" id="tag_urg_inst_251972">ud1037</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251999" id="tag_urg_inst_251999">ud1057</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251998" id="tag_urg_inst_251998">ud1084</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251997" id="tag_urg_inst_251997">ud1092</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_252000" id="tag_urg_inst_252000">ud1193</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod660.html#inst_tag_37589" id="tag_urg_inst_37589">ud212</a></td>
<td class="s9 cl rt"> 96.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251974" id="tag_urg_inst_251974">ud651</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251975" id="tag_urg_inst_251975">ud657</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251994" id="tag_urg_inst_251994">ud673</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251993" id="tag_urg_inst_251993">ud698</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251992" id="tag_urg_inst_251992">ud705</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_251991" id="tag_urg_inst_251991">ud724</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251990" id="tag_urg_inst_251990">ud751</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251989" id="tag_urg_inst_251989">ud759</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251988" id="tag_urg_inst_251988">ud779</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251987" id="tag_urg_inst_251987">ud806</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251986" id="tag_urg_inst_251986">ud814</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251985" id="tag_urg_inst_251985">ud834</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251984" id="tag_urg_inst_251984">ud861</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251983" id="tag_urg_inst_251983">ud869</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251982" id="tag_urg_inst_251982">ud889</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251981" id="tag_urg_inst_251981">ud916</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251980" id="tag_urg_inst_251980">ud924</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251979" id="tag_urg_inst_251979">ud944</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251978" id="tag_urg_inst_251978">ud972</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251977" id="tag_urg_inst_251977">ud980</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232458" id="tag_urg_inst_232458">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232452" id="tag_urg_inst_232452">ursrrerg1032</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232459" id="tag_urg_inst_232459">ursrrerg1087</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232457" id="tag_urg_inst_232457">ursrrerg754</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232456" id="tag_urg_inst_232456">ursrrerg809</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232455" id="tag_urg_inst_232455">ursrrerg864</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232454" id="tag_urg_inst_232454">ursrrerg919</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232453" id="tag_urg_inst_232453">ursrrerg975</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12029" id="tag_urg_inst_12029">ursrserdx01g</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12023" id="tag_urg_inst_12023">ursrserdx01g1040</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12030" id="tag_urg_inst_12030">ursrserdx01g1095</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12028" id="tag_urg_inst_12028">ursrserdx01g762</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12027" id="tag_urg_inst_12027">ursrserdx01g817</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12026" id="tag_urg_inst_12026">ursrserdx01g872</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12025" id="tag_urg_inst_12025">ursrserdx01g927</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12024" id="tag_urg_inst_12024">ursrserdx01g983</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod438.html#inst_tag_30330" id="tag_urg_inst_30330">uu78b5daf1ff</a></td>
<td class="s9 cl rt"> 94.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_8c1f0185'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1363.html" >rsnoc_z_H_R_G_G2_U_U_8c1f0185</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>270</td><td>270</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225156</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225168</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225201</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225212</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225256</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225289</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225294</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225300</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225333</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225338</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225377</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225382</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225388</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225421</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225426</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225432</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225437</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225626</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225631</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225699</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225764</td><td>22</td><td>22</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225811</td><td>22</td><td>22</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225858</td><td>22</td><td>22</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225883</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226016</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226022</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226027</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226036</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226041</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226049</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226053</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226057</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226072</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226100</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226110</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226115</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226120</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226145</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>226229</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>226247</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>226261</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>226275</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>226289</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
225155                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225156     1/1          		if ( ! Sys_Clk_RstN )
225157     1/1          			u_9f65 &lt;= #1.0 ( 4'b0 );
225158     1/1          		else if ( CxtEn_Load [6] )
225159     1/1          			u_9f65 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225161     1/1          		if ( ! Sys_Clk_RstN )
225162     1/1          			u_3676 &lt;= #1.0 ( 4'b0 );
225163     1/1          		else if ( CxtEn_Load [6] )
225164     1/1          			u_3676 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225165                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud657( .I( CxtReq_IdR ) , .O( u_8603 ) );
225166                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1000( .I( Rsp_CxtId ) , .O( u_ddab ) );
225167                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225168     1/1          		if ( ! Sys_Clk_RstN )
225169     1/1          			u_5c8 &lt;= #1.0 ( 4'b1111 );
225170     1/1          		else if ( u_47d ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_ddab [6] ) )
225171     1/1          			u_5c8 &lt;= #1.0 ( u_47d ? Cxt_6 [3:0] + 4'b0001 : Cxt_6 [3:0] - 4'b0001 );
                        MISSING_ELSE
225172                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud980( .I( Rsp_CxtId ) , .O( u_3132 ) );
225173                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g983(
225174                  		.Clk( Sys_Clk )
225175                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225176                  	,	.Clk_En( Sys_Clk_En )
225177                  	,	.Clk_EnS( Sys_Clk_EnS )
225178                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225179                  	,	.Clk_RstN( Sys_Clk_RstN )
225180                  	,	.Clk_Tm( Sys_Clk_Tm )
225181                  	,	.En( u_3132 [5] )
225182                  	,	.O( u_4606 )
225183                  	,	.Reset( Rsp_PktNext )
225184                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225185                  	);
225186                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud972( .I( Rsp_CxtId ) , .O( u_3e63 ) );
225187                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg975(
225188                  		.Clk( Sys_Clk )
225189                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225190                  	,	.Clk_En( Sys_Clk_En )
225191                  	,	.Clk_EnS( Sys_Clk_EnS )
225192                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225193                  	,	.Clk_RstN( Sys_Clk_RstN )
225194                  	,	.Clk_Tm( Sys_Clk_Tm )
225195                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_3e63 [5] )
225196                  	,	.O( u_94f1 )
225197                  	,	.Reset( Rsp_GenLast )
225198                  	,	.Set( Rsp_IsErr )
225199                  	);
225200                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225201     1/1          		if ( ! Sys_Clk_RstN )
225202     1/1          			u_bc3e &lt;= #1.0 ( 4'b0 );
225203     1/1          		else if ( CxtEn_Load [5] )
225204     1/1          			u_bc3e &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225205                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225206     1/1          		if ( ! Sys_Clk_RstN )
225207     1/1          			u_f7ed &lt;= #1.0 ( 4'b0 );
225208     1/1          		else if ( CxtEn_Load [5] )
225209     1/1          			u_f7ed &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225210                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud944( .I( Rsp_CxtId ) , .O( u_f97a ) );
225211                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225212     1/1          		if ( ! Sys_Clk_RstN )
225213     1/1          			u_c00c &lt;= #1.0 ( 4'b1111 );
225214     1/1          		else if ( u_bdb6 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_f97a [5] ) )
225215     1/1          			u_c00c &lt;= #1.0 ( u_bdb6 ? Cxt_5 [3:0] + 4'b0001 : Cxt_5 [3:0] - 4'b0001 );
                        MISSING_ELSE
225216                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud924( .I( Rsp_CxtId ) , .O( u_e0d8 ) );
225217                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g927(
225218                  		.Clk( Sys_Clk )
225219                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225220                  	,	.Clk_En( Sys_Clk_En )
225221                  	,	.Clk_EnS( Sys_Clk_EnS )
225222                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225223                  	,	.Clk_RstN( Sys_Clk_RstN )
225224                  	,	.Clk_Tm( Sys_Clk_Tm )
225225                  	,	.En( u_e0d8 [4] )
225226                  	,	.O( u_171c )
225227                  	,	.Reset( Rsp_PktNext )
225228                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225229                  	);
225230                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud916( .I( Rsp_CxtId ) , .O( u_b58d ) );
225231                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg919(
225232                  		.Clk( Sys_Clk )
225233                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225234                  	,	.Clk_En( Sys_Clk_En )
225235                  	,	.Clk_EnS( Sys_Clk_EnS )
225236                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225237                  	,	.Clk_RstN( Sys_Clk_RstN )
225238                  	,	.Clk_Tm( Sys_Clk_Tm )
225239                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_b58d [4] )
225240                  	,	.O( u_7c4f )
225241                  	,	.Reset( Rsp_GenLast )
225242                  	,	.Set( Rsp_IsErr )
225243                  	);
225244                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225245     1/1          		if ( ! Sys_Clk_RstN )
225246     1/1          			u_d84 &lt;= #1.0 ( 4'b0 );
225247     1/1          		else if ( CxtEn_Load [4] )
225248     1/1          			u_d84 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225249                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225250     1/1          		if ( ! Sys_Clk_RstN )
225251     1/1          			u_fb10 &lt;= #1.0 ( 4'b0 );
225252     1/1          		else if ( CxtEn_Load [4] )
225253     1/1          			u_fb10 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225254                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud889( .I( Rsp_CxtId ) , .O( u_1a12 ) );
225255                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225256     1/1          		if ( ! Sys_Clk_RstN )
225257     1/1          			u_b86e &lt;= #1.0 ( 4'b1111 );
225258     1/1          		else if ( u_85e ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_1a12 [4] ) )
225259     1/1          			u_b86e &lt;= #1.0 ( u_85e ? Cxt_4 [3:0] + 4'b0001 : Cxt_4 [3:0] - 4'b0001 );
                        MISSING_ELSE
225260                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud869( .I( Rsp_CxtId ) , .O( u_4a54 ) );
225261                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g872(
225262                  		.Clk( Sys_Clk )
225263                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225264                  	,	.Clk_En( Sys_Clk_En )
225265                  	,	.Clk_EnS( Sys_Clk_EnS )
225266                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225267                  	,	.Clk_RstN( Sys_Clk_RstN )
225268                  	,	.Clk_Tm( Sys_Clk_Tm )
225269                  	,	.En( u_4a54 [3] )
225270                  	,	.O( u_12b9 )
225271                  	,	.Reset( Rsp_PktNext )
225272                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225273                  	);
225274                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud861( .I( Rsp_CxtId ) , .O( u_256c ) );
225275                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg864(
225276                  		.Clk( Sys_Clk )
225277                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225278                  	,	.Clk_En( Sys_Clk_En )
225279                  	,	.Clk_EnS( Sys_Clk_EnS )
225280                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225281                  	,	.Clk_RstN( Sys_Clk_RstN )
225282                  	,	.Clk_Tm( Sys_Clk_Tm )
225283                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_256c [3] )
225284                  	,	.O( u_ebac )
225285                  	,	.Reset( Rsp_GenLast )
225286                  	,	.Set( Rsp_IsErr )
225287                  	);
225288                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225289     1/1          		if ( ! Sys_Clk_RstN )
225290     1/1          			u_4da0 &lt;= #1.0 ( 4'b0 );
225291     1/1          		else if ( CxtEn_Load [3] )
225292     1/1          			u_4da0 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225293                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225294     1/1          		if ( ! Sys_Clk_RstN )
225295     1/1          			u_3b2c &lt;= #1.0 ( 4'b0 );
225296     1/1          		else if ( CxtEn_Load [3] )
225297     1/1          			u_3b2c &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225298                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud834( .I( Rsp_CxtId ) , .O( u_bdc2 ) );
225299                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225300     1/1          		if ( ! Sys_Clk_RstN )
225301     1/1          			u_9dc6 &lt;= #1.0 ( 4'b1111 );
225302     1/1          		else if ( u_c74e ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_bdc2 [3] ) )
225303     1/1          			u_9dc6 &lt;= #1.0 ( u_c74e ? Cxt_3 [3:0] + 4'b0001 : Cxt_3 [3:0] - 4'b0001 );
                        MISSING_ELSE
225304                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud814( .I( Rsp_CxtId ) , .O( u_97c ) );
225305                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g817(
225306                  		.Clk( Sys_Clk )
225307                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225308                  	,	.Clk_En( Sys_Clk_En )
225309                  	,	.Clk_EnS( Sys_Clk_EnS )
225310                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225311                  	,	.Clk_RstN( Sys_Clk_RstN )
225312                  	,	.Clk_Tm( Sys_Clk_Tm )
225313                  	,	.En( u_97c [2] )
225314                  	,	.O( u_d158 )
225315                  	,	.Reset( Rsp_PktNext )
225316                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225317                  	);
225318                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud806( .I( Rsp_CxtId ) , .O( u_9a1f ) );
225319                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg809(
225320                  		.Clk( Sys_Clk )
225321                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225322                  	,	.Clk_En( Sys_Clk_En )
225323                  	,	.Clk_EnS( Sys_Clk_EnS )
225324                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225325                  	,	.Clk_RstN( Sys_Clk_RstN )
225326                  	,	.Clk_Tm( Sys_Clk_Tm )
225327                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_9a1f [2] )
225328                  	,	.O( u_1781 )
225329                  	,	.Reset( Rsp_GenLast )
225330                  	,	.Set( Rsp_IsErr )
225331                  	);
225332                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225333     1/1          		if ( ! Sys_Clk_RstN )
225334     1/1          			u_278a &lt;= #1.0 ( 4'b0 );
225335     1/1          		else if ( CxtEn_Load [2] )
225336     1/1          			u_278a &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225337                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225338     1/1          		if ( ! Sys_Clk_RstN )
225339     1/1          			u_39fe &lt;= #1.0 ( 4'b0 );
225340     1/1          		else if ( CxtEn_Load [2] )
225341     1/1          			u_39fe &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225342                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud779( .I( Rsp_CxtId ) , .O( u_c520 ) );
225343                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225344     1/1          		if ( ! Sys_Clk_RstN )
225345     1/1          			u_1461 &lt;= #1.0 ( 4'b1111 );
225346     1/1          		else if ( u_654c ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_c520 [2] ) )
225347     1/1          			u_1461 &lt;= #1.0 ( u_654c ? Cxt_2 [3:0] + 4'b0001 : Cxt_2 [3:0] - 4'b0001 );
                        MISSING_ELSE
225348                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud759( .I( Rsp_CxtId ) , .O( u_3f2 ) );
225349                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g762(
225350                  		.Clk( Sys_Clk )
225351                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225352                  	,	.Clk_En( Sys_Clk_En )
225353                  	,	.Clk_EnS( Sys_Clk_EnS )
225354                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225355                  	,	.Clk_RstN( Sys_Clk_RstN )
225356                  	,	.Clk_Tm( Sys_Clk_Tm )
225357                  	,	.En( u_3f2 [1] )
225358                  	,	.O( u_a6cd )
225359                  	,	.Reset( Rsp_PktNext )
225360                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225361                  	);
225362                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud751( .I( Rsp_CxtId ) , .O( u_28da ) );
225363                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg754(
225364                  		.Clk( Sys_Clk )
225365                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225366                  	,	.Clk_En( Sys_Clk_En )
225367                  	,	.Clk_EnS( Sys_Clk_EnS )
225368                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225369                  	,	.Clk_RstN( Sys_Clk_RstN )
225370                  	,	.Clk_Tm( Sys_Clk_Tm )
225371                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_28da [1] )
225372                  	,	.O( u_786e )
225373                  	,	.Reset( Rsp_GenLast )
225374                  	,	.Set( Rsp_IsErr )
225375                  	);
225376                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225377     1/1          		if ( ! Sys_Clk_RstN )
225378     1/1          			u_8704 &lt;= #1.0 ( 4'b0 );
225379     1/1          		else if ( CxtEn_Load [1] )
225380     1/1          			u_8704 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225381                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225382     1/1          		if ( ! Sys_Clk_RstN )
225383     1/1          			u_4fa8 &lt;= #1.0 ( 4'b0 );
225384     1/1          		else if ( CxtEn_Load [1] )
225385     1/1          			u_4fa8 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225386                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud724( .I( Rsp_CxtId ) , .O( u_63fe ) );
225387                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225388     1/1          		if ( ! Sys_Clk_RstN )
225389     1/1          			u_7e74 &lt;= #1.0 ( 4'b1111 );
225390     1/1          		else if ( u_641e ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_63fe [1] ) )
225391     1/1          			u_7e74 &lt;= #1.0 ( u_641e ? Cxt_1 [3:0] + 4'b0001 : Cxt_1 [3:0] - 4'b0001 );
                        MISSING_ELSE
225392                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud705( .I( Rsp_CxtId ) , .O( u_48db ) );
225393                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
225394                  		.Clk( Sys_Clk )
225395                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225396                  	,	.Clk_En( Sys_Clk_En )
225397                  	,	.Clk_EnS( Sys_Clk_EnS )
225398                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225399                  	,	.Clk_RstN( Sys_Clk_RstN )
225400                  	,	.Clk_Tm( Sys_Clk_Tm )
225401                  	,	.En( u_48db [0] )
225402                  	,	.O( u_61d3 )
225403                  	,	.Reset( Rsp_PktNext )
225404                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225405                  	);
225406                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud698( .I( Rsp_CxtId ) , .O( u_407a ) );
225407                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
225408                  		.Clk( Sys_Clk )
225409                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225410                  	,	.Clk_En( Sys_Clk_En )
225411                  	,	.Clk_EnS( Sys_Clk_EnS )
225412                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225413                  	,	.Clk_RstN( Sys_Clk_RstN )
225414                  	,	.Clk_Tm( Sys_Clk_Tm )
225415                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_407a [0] )
225416                  	,	.O( u_43f9 )
225417                  	,	.Reset( Rsp_GenLast )
225418                  	,	.Set( Rsp_IsErr )
225419                  	);
225420                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225421     1/1          		if ( ! Sys_Clk_RstN )
225422     1/1          			u_5f7b_708 &lt;= #1.0 ( 4'b0 );
225423     1/1          		else if ( CxtEn_Load [0] )
225424     1/1          			u_5f7b_708 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225425                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225426     1/1          		if ( ! Sys_Clk_RstN )
225427     1/1          			u_71ef &lt;= #1.0 ( 4'b0 );
225428     1/1          		else if ( CxtEn_Load [0] )
225429     1/1          			u_71ef &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225430                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud673( .I( Rsp_CxtId ) , .O( u_b9bd ) );
225431                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225432     1/1          		if ( ! Sys_Clk_RstN )
225433     1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
225434     1/1          		else if ( u_69cd ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_b9bd [0] ) )
225435     1/1          			u_e44a &lt;= #1.0 ( u_69cd ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
225436                  	always @( CxtReq_IdR  or u_1285  or u_1bbf  or u_24f9  or u_9722  or u_a05c  or u_a33a  or u_a5db  or u_a996 ) begin
225437     1/1          		case ( CxtReq_IdR )
225438     1/1          			3'b111 : u_8348 = u_9722 ;
225439     1/1          			3'b110 : u_8348 = u_1285 ;
225440     1/1          			3'b101 : u_8348 = u_a05c ;
225441     1/1          			3'b100 : u_8348 = u_1bbf ;
225442     1/1          			3'b011 : u_8348 = u_a996 ;
225443     1/1          			3'b010 : u_8348 = u_24f9 ;
225444     1/1          			3'b001 : u_8348 = u_a5db ;
225445     1/1          			3'b0   : u_8348 = u_a33a ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
225446                  		endcase
225447                  	end
225448                  	rsnoc_z_H_R_G_G2_A_U_5e125f8f Ia(
225449                  		.CmdRx_CurIsWrite( Cmd2P_CurIsWrite )
225450                  	,	.CmdRx_Err( Cmd2P_Err )
225451                  	,	.CmdRx_GenId( Cmd2P_GenId )
225452                  	,	.CmdRx_MatchId( Cmd2P_MatchId )
225453                  	,	.CmdRx_Split( Cmd2P_Split )
225454                  	,	.CmdRx_StrmValid( Cmd2P_StrmValid )
225455                  	,	.CmdRx_SubWord( Cmd2P_SubWord )
225456                  	,	.CmdRx_Vld( Cmd2P_Vld )
225457                  	,	.CmdTx_ApertureId( Cmd3_ApertureId )
225458                  	,	.CmdTx_CxtId( Cmd3_CxtId )
225459                  	,	.CmdTx_Err( Cmd3_Err )
225460                  	,	.CmdTx_MatchId( Cmd3_MatchId )
225461                  	,	.CmdTx_Split( Cmd3_Split )
225462                  	,	.CmdTx_StrmValid( Cmd3_StrmValid )
225463                  	,	.CmdTx_Vld( Cmd3_Vld )
225464                  	,	.Cxt_GenId( CxtReq_GenId )
225465                  	,	.Cxt_Id( CxtReq_Id )
225466                  	,	.Cxt_IdR( CxtReq_IdR )
225467                  	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
225468                  	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
225469                  	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
225470                  	,	.Cxt_Used( CxtReq_Used )
225471                  	,	.Cxt_Write( CxtReq_Write )
225472                  	,	.CxtEmpty( u_8348 == 4'b1111 )
225473                  	,	.CxtOpen( CxtOpen )
225474                  	,	.DbgStall( Dbg_Stall )
225475                  	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
225476                  	,	.GenRx_Req_Be( Gen3P_Req_Be )
225477                  	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
225478                  	,	.GenRx_Req_Data( Gen3P_Req_Data )
225479                  	,	.GenRx_Req_Last( Gen3P_Req_Last )
225480                  	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
225481                  	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
225482                  	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
225483                  	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
225484                  	,	.GenRx_Req_SeqId( Gen3P_Req_SeqId )
225485                  	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
225486                  	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
225487                  	,	.GenRx_Req_User( Gen3P_Req_User )
225488                  	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
225489                  	,	.GenTx_Req_Addr( Gen4_Req_Addr )
225490                  	,	.GenTx_Req_Be( Gen4_Req_Be )
225491                  	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
225492                  	,	.GenTx_Req_Data( Gen4_Req_Data )
225493                  	,	.GenTx_Req_Last( Gen4_Req_Last )
225494                  	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
225495                  	,	.GenTx_Req_Lock( Gen4_Req_Lock )
225496                  	,	.GenTx_Req_Opc( Gen4_Req_Opc )
225497                  	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
225498                  	,	.GenTx_Req_SeqId( Gen4_Req_SeqId )
225499                  	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
225500                  	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
225501                  	,	.GenTx_Req_User( Gen4_Req_User )
225502                  	,	.GenTx_Req_Vld( Gen4_Req_Vld )
225503                  	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
225504                  	,	.IdInfo_Id( IdInfo_0_Id )
225505                  	,	.NextIsWrite( 1'b0 )
225506                  	,	.Rsp_CxtId( Rsp_CxtId )
225507                  	,	.Rsp_ErrCode( Rsp_ErrCode )
225508                  	,	.Rsp_GenId( Rsp_GenId )
225509                  	,	.Rsp_GenLast( Rsp_GenLast )
225510                  	,	.Rsp_GenNext( Rsp_GenNext )
225511                  	,	.Rsp_HeadVld( Rsp_HeadVld )
225512                  	,	.Rsp_IsErr( Rsp_IsErr )
225513                  	,	.Rsp_IsWr( Rsp_IsWr )
225514                  	,	.Rsp_LastFrag( Rsp_LastFrag )
225515                  	,	.Rsp_Opc( Rsp_Opc )
225516                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
225517                  	,	.Rsp_PktLast( Rsp_PktLast )
225518                  	,	.Rsp_PktNext( Rsp_PktNext )
225519                  	,	.RspDlyCxtId( Gen0Rsp_CxtId )
225520                  	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
225521                  	,	.Shortage( Shortage_Allocate )
225522                  	,	.Stall_Ordering_Id( Stall_Ordering_Id )
225523                  	,	.Stall_Ordering_On( Stall_Ordering_On )
225524                  	,	.Sys_Clk( Sys_Clk )
225525                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
225526                  	,	.Sys_Clk_En( Sys_Clk_En )
225527                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
225528                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
225529                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
225530                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
225531                  	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
225532                  	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
225533                  	);
225534                  	assign u_d13f = CxtEn_Load [7] | CxtEn_Update_PktCnt1 [7];
225535                  	assign Cxt_7 = { u_4272 , u_970b , u_c4e8 , u_74a5 , u_ce55 };
225536                  	assign CxtRsp_First = u_9095 [13];
225537                  	assign CxtRsp_GenId = u_9095 [7:4];
225538                  	assign CxtRsp_OrdPtr = u_9095 [11:8];
225539                  	assign CxtRsp_PktCnt1 = u_9095 [3:0];
225540                  	assign CxtRsp_WrInErr = u_9095 [12];
225541                  	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
225542                  	assign RxEcc_Data = Rx_Data;
225543                  	assign u_95c4 = RxEcc_Data [111:38];
225544                  	assign Rx1Data = RxEcc_Data [37:0];
225545                  	assign Rx1_Data =
225546                  		{			{	u_95c4 [73]
225547                  			,	u_95c4 [72:56]
225548                  			,	u_95c4 [55:52]
225549                  			,	u_95c4 [51:50]
225550                  			,	u_95c4 [49:43]
225551                  			,	u_95c4 [42:11]
225552                  			,	u_95c4 [10:3]
225553                  			,	u_95c4 [2:0]
225554                  			}
225555                  		,
225556                  		Rx1Data
225557                  		};
225558                  	assign RxEcc_Head = Rx_Head;
225559                  	assign Rx1_Head = RxEcc_Head;
225560                  	assign RxEcc_Tail = Rx_Tail;
225561                  	assign Rx1_Tail = RxEcc_Tail;
225562                  	assign RxEcc_Vld = Rx_Vld;
225563                  	assign Rx1_Vld = RxEcc_Vld;
225564                  	rsnoc_z_H_R_T_P_U_U_fb48035b Irspfp(
225565                  		.Rx_Data( Rx1_Data )
225566                  	,	.Rx_Head( Rx1_Head )
225567                  	,	.Rx_Rdy( Rx1_Rdy )
225568                  	,	.Rx_Tail( Rx1_Tail )
225569                  	,	.Rx_Vld( Rx1_Vld )
225570                  	,	.Sys_Clk( Sys_Clk )
225571                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
225572                  	,	.Sys_Clk_En( Sys_Clk_En )
225573                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
225574                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
225575                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
225576                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
225577                  	,	.Sys_Pwr_Idle( )
225578                  	,	.Sys_Pwr_WakeUp( )
225579                  	,	.Tx_Data( RxP_Data )
225580                  	,	.Tx_Head( RxP_Head )
225581                  	,	.Tx_Rdy( RxP_Rdy )
225582                  	,	.Tx_Tail( RxP_Tail )
225583                  	,	.Tx_Vld( RxP_Vld )
225584                  	,	.WakeUp_Rx( )
225585                  	);
225586                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1092( .I( Rsp_CxtId ) , .O( u_498c ) );
225587                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1095(
225588                  		.Clk( Sys_Clk )
225589                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225590                  	,	.Clk_En( Sys_Clk_En )
225591                  	,	.Clk_EnS( Sys_Clk_EnS )
225592                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225593                  	,	.Clk_RstN( Sys_Clk_RstN )
225594                  	,	.Clk_Tm( Sys_Clk_Tm )
225595                  	,	.En( u_498c [7] )
225596                  	,	.O( u_4272 )
225597                  	,	.Reset( Rsp_PktNext )
225598                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
225599                  	);
225600                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1084( .I( Rsp_CxtId ) , .O( u_4197 ) );
225601                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1087(
225602                  		.Clk( Sys_Clk )
225603                  	,	.Clk_ClkS( Sys_Clk_ClkS )
225604                  	,	.Clk_En( Sys_Clk_En )
225605                  	,	.Clk_EnS( Sys_Clk_EnS )
225606                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
225607                  	,	.Clk_RstN( Sys_Clk_RstN )
225608                  	,	.Clk_Tm( Sys_Clk_Tm )
225609                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_4197 [7] )
225610                  	,	.O( u_970b )
225611                  	,	.Reset( Rsp_GenLast )
225612                  	,	.Set( Rsp_IsErr )
225613                  	);
225614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225615     1/1          		if ( ! Sys_Clk_RstN )
225616     1/1          			u_c4e8 &lt;= #1.0 ( 4'b0 );
225617     1/1          		else if ( CxtEn_Load [7] )
225618     1/1          			u_c4e8 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
225619                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225620     1/1          		if ( ! Sys_Clk_RstN )
225621     1/1          			u_74a5 &lt;= #1.0 ( 4'b0 );
225622     1/1          		else if ( CxtEn_Load [7] )
225623     1/1          			u_74a5 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
225624                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1057( .I( Rsp_CxtId ) , .O( u_98f ) );
225625                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225626     1/1          		if ( ! Sys_Clk_RstN )
225627     1/1          			u_ce55 &lt;= #1.0 ( 4'b1111 );
225628     1/1          		else if ( u_d13f ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_98f [7] ) )
225629     1/1          			u_ce55 &lt;= #1.0 ( u_d13f ? Cxt_7 [3:0] + 4'b0001 : Cxt_7 [3:0] - 4'b0001 );
                        MISSING_ELSE
225630                  	always @( Cxt_0  or Cxt_1  or Cxt_2  or Cxt_3  or Cxt_4  or Cxt_5  or Cxt_6  or Cxt_7  or Rsp_CxtId ) begin
225631     1/1          		case ( Rsp_CxtId )
225632     1/1          			3'b111 : u_9095 = Cxt_7 ;
225633     1/1          			3'b110 : u_9095 = Cxt_6 ;
225634     1/1          			3'b101 : u_9095 = Cxt_5 ;
225635     1/1          			3'b100 : u_9095 = Cxt_4 ;
225636     1/1          			3'b011 : u_9095 = Cxt_3 ;
225637     1/1          			3'b010 : u_9095 = Cxt_2 ;
225638     1/1          			3'b001 : u_9095 = Cxt_1 ;
225639     1/1          			3'b0   : u_9095 = Cxt_0 ;
                        MISSING_DEFAULT
225640                  		endcase
225641                  	end
225642                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1193( .I( CxtReq_IdR ) , .O( CurCxtId ) );
225643                  	rsnoc_z_H_R_G_G2_R_U_5e125f8f Ir(
225644                  		.Cxt_First( CxtRsp_First )
225645                  	,	.Cxt_GenId( CxtRsp_GenId )
225646                  	,	.Cxt_OrdPtr( CxtRsp_OrdPtr )
225647                  	,	.Cxt_PktCnt1( CxtRsp_PktCnt1 )
225648                  	,	.Cxt_WrInErr( CxtRsp_WrInErr )
225649                  	,	.CxtOpen( CurCxtId &amp; { 8 { CxtOpen }  } )
225650                  	,	.ErrPld( CurCxtId &amp; { 8 { ErrPld }  } )
225651                  	,	.GenTx_Rsp_Data( Gen0_Rsp_Data )
225652                  	,	.GenTx_Rsp_Last( Gen0_Rsp_Last )
225653                  	,	.GenTx_Rsp_Opc( Gen0_Rsp_Opc )
225654                  	,	.GenTx_Rsp_Rdy( Gen0_Rsp_Rdy )
225655                  	,	.GenTx_Rsp_SeqId( Gen0_Rsp_SeqId )
225656                  	,	.GenTx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
225657                  	,	.GenTx_Rsp_Status( Gen0_Rsp_Status )
225658                  	,	.GenTx_Rsp_Vld( Gen0_Rsp_Vld )
225659                  	,	.ResponsePipe_Rsp_CxtId( RspPipe_Rsp_CxtId )
225660                  	,	.ResponsePipe_Rsp_GenId( RspPipe_Rsp_GenId )
225661                  	,	.ResponsePipe_Rsp_LastFrag( RspPipe_Rsp_LastFrag )
225662                  	,	.Rsp_CxtId( Rsp_CxtId )
225663                  	,	.Rsp_ErrCode( Rsp_ErrCode )
225664                  	,	.Rsp_GenId( Rsp_GenId )
225665                  	,	.Rsp_GenLast( Rsp_GenLast )
225666                  	,	.Rsp_GenNext( Rsp_GenNext )
225667                  	,	.Rsp_HeadVld( Rsp_HeadVld )
225668                  	,	.Rsp_IsErr( Rsp_IsErr )
225669                  	,	.Rsp_IsWr( Rsp_IsWr )
225670                  	,	.Rsp_LastFrag( Rsp_LastFrag )
225671                  	,	.Rsp_Opc( Rsp_Opc )
225672                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
225673                  	,	.Rsp_PktLast( Rsp_PktLast )
225674                  	,	.Rsp_PktNext( Rsp_PktNext )
225675                  	,	.Rx_Data( RxP_Data )
225676                  	,	.Rx_Head( RxP_Head )
225677                  	,	.Rx_Rdy( RxP_Rdy )
225678                  	,	.Rx_Tail( RxP_Tail )
225679                  	,	.Rx_Vld( RxP_Vld )
225680                  	,	.Sys_Clk( Sys_Clk )
225681                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
225682                  	,	.Sys_Clk_En( Sys_Clk_En )
225683                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
225684                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
225685                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
225686                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
225687                  	,	.Sys_Pwr_Idle( Pwr_Response_Idle )
225688                  	,	.Sys_Pwr_WakeUp( Pwr_Response_WakeUp )
225689                  	);
225690                  	assign Gen0Rsp_GenId = RspPipe_Rsp_GenId;
225691                  	assign Stat_Rsp_Cxt = Gen0Rsp_GenId;
225692                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
225693                  	assign GenReqStop =
225694                  			GenReqHead &amp; GenReqXfer
225695                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
225696                  			);
225697                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t9 ud( .I( Stat_Rsp_Cxt ) , .O( u_4c36 ) );
225698                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225699     1/1          		if ( ! Sys_Clk_RstN )
225700     1/1          			GenReqHead &lt;= #1.0 ( 1'b1 );
225701     1/1          		else if ( GenReqXfer )
225702     1/1          			GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
225703                  	rsnoc_z_H_R_U_C_C_Ea_97eb0f32 Isa(
225704                  		.CxtUsed( )
225705                  	,	.FreeCxt( u_4c36 )
225706                  	,	.FreeVld( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
225707                  	,	.NewCxt( GenId )
225708                  	,	.NewRdy( )
225709                  	,	.NewVld( GenReqStop )
225710                  	,	.Sys_Clk( Sys_Clk )
225711                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
225712                  	,	.Sys_Clk_En( Sys_Clk_En )
225713                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
225714                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
225715                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
225716                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
225717                  	,	.Sys_Pwr_Idle( Pwr_Stat_Idle )
225718                  	,	.Sys_Pwr_WakeUp( Pwr_Stat_WakeUp )
225719                  	);
225720                  	assign Strm0Cmd = { Strm0_Valid , GenId };
225721                  	assign Strm4Cmd = Strm0Cmd;
225722                  	assign Cmd0_GenId = Strm4Cmd [3:0];
225723                  	assign Cmd0_Mode = Mode;
225724                  	assign Cmd0_StrmValid = Strm4Cmd [4];
225725                  	assign Gen0_Req_Last = GenLcl_Req_Last;
225726                  	assign Gen0_Req_Vld = GenLcl_Req_Vld;
225727                  	assign Cmd0_Vld = u_bcb0;
225728                  	assign Gen0_Req_Addr = GenLcl_Req_Addr;
225729                  	assign Gen0_Req_Be = GenLcl_Req_Be;
225730                  	assign Gen0_Req_BurstType = GenLcl_Req_BurstType;
225731                  	assign Gen0_Req_Len1 = GenLcl_Req_Len1;
225732                  	assign Gen0_Req_Lock = GenLcl_Req_Lock;
225733                  	assign Gen0_Req_Opc = GenLcl_Req_Opc;
225734                  	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;
225735                  	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
225736                  	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
225737                  	assign Gen0_Req_User = GenLcl_Req_User;
225738                  	rsnoc_z_T_C_S_C_L_R_D_z_F6t20 ud212(
225739                  		.I( { 1'b0 , Translation_0_MatchId } | { 6 { ( ~ Translation_0_Found ) }  } ) , .O( u_211 )
225740                  	);
225741                  	assign uAper_StrmEn_caseSel =
225742                  		{		u_211 [19]
225743                  			,	u_211 [18]
225744                  			,	u_211 [17]
225745                  			,	u_211 [16]
225746                  			,	u_211 [15]
225747                  			,	u_211 [14]
225748                  			,	u_211 [13]
225749                  			,	u_211 [12]
225750                  			,	u_211 [11]
225751                  			,	u_211 [10]
225752                  			,	u_211 [9]
225753                  			,	u_211 [8]
225754                  			,	u_211 [7]
225755                  			,	u_211 [6]
225756                  			,	u_211 [5]
225757                  			,	u_211 [4]
225758                  			,	u_211 [3]
225759                  			,	u_211 [2]
225760                  			,	u_211 [1]
225761                  		}
225762                  		;
225763                  	always @( uAper_StrmEn_caseSel ) begin
225764     1/1          		case ( uAper_StrmEn_caseSel )
225765     1/1          			19'b0000000000000000001 : Aper_StrmEn = 1'b0 ;
225766     1/1          			19'b0000000000000000010 : Aper_StrmEn = 1'b0 ;
225767     1/1          			19'b0000000000000000100 : Aper_StrmEn = 1'b0 ;
225768     1/1          			19'b0000000000000001000 : Aper_StrmEn = 1'b0 ;
225769     1/1          			19'b0000000000000010000 : Aper_StrmEn = 1'b1 ;
225770     1/1          			19'b0000000000000100000 : Aper_StrmEn = 1'b1 ;
225771     1/1          			19'b0000000000001000000 : Aper_StrmEn = 1'b1 ;
225772     1/1          			19'b0000000000010000000 : Aper_StrmEn = 1'b1 ;
225773     1/1          			19'b0000000000100000000 : Aper_StrmEn = 1'b1 ;
225774     1/1          			19'b0000000001000000000 : Aper_StrmEn = 1'b0 ;
225775     1/1          			19'b0000000010000000000 : Aper_StrmEn = 1'b0 ;
225776     1/1          			19'b0000000100000000000 : Aper_StrmEn = 1'b1 ;
225777     1/1          			19'b0000001000000000000 : Aper_StrmEn = 1'b0 ;
225778     1/1          			19'b0000010000000000000 : Aper_StrmEn = 1'b0 ;
225779     1/1          			19'b0000100000000000000 : Aper_StrmEn = 1'b0 ;
225780     1/1          			19'b0001000000000000000 : Aper_StrmEn = 1'b0 ;
225781     1/1          			19'b0010000000000000000 : Aper_StrmEn = 1'b0 ;
225782     1/1          			19'b0100000000000000000 : Aper_StrmEn = 1'b1 ;
225783     1/1          			19'b1000000000000000000 : Aper_StrmEn = 1'b1 ;
225784     1/1          			19'b0                   : Aper_StrmEn = 1'b1 ;
225785     1/1          			default                 : Aper_StrmEn = 1'b0 ;
225786                  		endcase
225787                  	end
225788                  	assign uAper_Width_caseSel =
225789                  		{		u_211 [19]
225790                  			,	u_211 [18]
225791                  			,	u_211 [17]
225792                  			,	u_211 [16]
225793                  			,	u_211 [15]
225794                  			,	u_211 [14]
225795                  			,	u_211 [13]
225796                  			,	u_211 [12]
225797                  			,	u_211 [11]
225798                  			,	u_211 [10]
225799                  			,	u_211 [9]
225800                  			,	u_211 [8]
225801                  			,	u_211 [7]
225802                  			,	u_211 [6]
225803                  			,	u_211 [5]
225804                  			,	u_211 [4]
225805                  			,	u_211 [3]
225806                  			,	u_211 [2]
225807                  			,	u_211 [1]
225808                  		}
225809                  		;
225810                  	always @( uAper_Width_caseSel ) begin
225811     1/1          		case ( uAper_Width_caseSel )
225812     1/1          			19'b0000000000000000001 : Aper_Width = 4'b0010 ;
225813     1/1          			19'b0000000000000000010 : Aper_Width = 4'b0010 ;
225814     1/1          			19'b0000000000000000100 : Aper_Width = 4'b0010 ;
225815     1/1          			19'b0000000000000001000 : Aper_Width = 4'b0010 ;
225816     1/1          			19'b0000000000000010000 : Aper_Width = 4'b0010 ;
225817     1/1          			19'b0000000000000100000 : Aper_Width = 4'b0010 ;
225818     1/1          			19'b0000000000001000000 : Aper_Width = 4'b0010 ;
225819     1/1          			19'b0000000000010000000 : Aper_Width = 4'b0010 ;
225820     1/1          			19'b0000000000100000000 : Aper_Width = 4'b0010 ;
225821     1/1          			19'b0000000001000000000 : Aper_Width = 4'b0010 ;
225822     1/1          			19'b0000000010000000000 : Aper_Width = 4'b0010 ;
225823     1/1          			19'b0000000100000000000 : Aper_Width = 4'b0010 ;
225824     1/1          			19'b0000001000000000000 : Aper_Width = 4'b0010 ;
225825     1/1          			19'b0000010000000000000 : Aper_Width = 4'b0010 ;
225826     1/1          			19'b0000100000000000000 : Aper_Width = 4'b0010 ;
225827     1/1          			19'b0001000000000000000 : Aper_Width = 4'b0100 ;
225828     1/1          			19'b0010000000000000000 : Aper_Width = 4'b0011 ;
225829     1/1          			19'b0100000000000000000 : Aper_Width = 4'b0010 ;
225830     1/1          			19'b1000000000000000000 : Aper_Width = 4'b0010 ;
225831     1/1          			19'b0                   : Aper_Width = 4'b0010 ;
225832     1/1          			default                 : Aper_Width = 4'b0 ;
225833                  		endcase
225834                  	end
225835                  	assign uAper_MaxLen1W_caseSel =
225836                  		{		u_211 [19]
225837                  			,	u_211 [18]
225838                  			,	u_211 [17]
225839                  			,	u_211 [16]
225840                  			,	u_211 [15]
225841                  			,	u_211 [14]
225842                  			,	u_211 [13]
225843                  			,	u_211 [12]
225844                  			,	u_211 [11]
225845                  			,	u_211 [10]
225846                  			,	u_211 [9]
225847                  			,	u_211 [8]
225848                  			,	u_211 [7]
225849                  			,	u_211 [6]
225850                  			,	u_211 [5]
225851                  			,	u_211 [4]
225852                  			,	u_211 [3]
225853                  			,	u_211 [2]
225854                  			,	u_211 [1]
225855                  		}
225856                  		;
225857                  	always @( uAper_MaxLen1W_caseSel ) begin
225858     1/1          		case ( uAper_MaxLen1W_caseSel )
225859     1/1          			19'b0000000000000000001 : Aper_MaxLen1W = 8'b00001111 ;
225860     1/1          			19'b0000000000000000010 : Aper_MaxLen1W = 8'b00001111 ;
225861     1/1          			19'b0000000000000000100 : Aper_MaxLen1W = 8'b00001111 ;
225862     1/1          			19'b0000000000000001000 : Aper_MaxLen1W = 8'b00001111 ;
225863     1/1          			19'b0000000000000010000 : Aper_MaxLen1W = 8'b00011111 ;
225864     1/1          			19'b0000000000000100000 : Aper_MaxLen1W = 8'b00011111 ;
225865     1/1          			19'b0000000000001000000 : Aper_MaxLen1W = 8'b00011111 ;
225866     1/1          			19'b0000000000010000000 : Aper_MaxLen1W = 8'b00011111 ;
225867     1/1          			19'b0000000000100000000 : Aper_MaxLen1W = 8'b00011111 ;
225868     1/1          			19'b0000000001000000000 : Aper_MaxLen1W = 8'b00011111 ;
225869     1/1          			19'b0000000010000000000 : Aper_MaxLen1W = 8'b00011111 ;
225870     1/1          			19'b0000000100000000000 : Aper_MaxLen1W = 8'b00011111 ;
225871     1/1          			19'b0000001000000000000 : Aper_MaxLen1W = 8'b00011111 ;
225872     1/1          			19'b0000010000000000000 : Aper_MaxLen1W = 8'b00011111 ;
225873     1/1          			19'b0000100000000000000 : Aper_MaxLen1W = 8'b00001111 ;
225874     1/1          			19'b0001000000000000000 : Aper_MaxLen1W = 8'b00000011 ;
225875     1/1          			19'b0010000000000000000 : Aper_MaxLen1W = 8'b00000111 ;
225876     1/1          			19'b0100000000000000000 : Aper_MaxLen1W = 8'b00001111 ;
225877     1/1          			19'b1000000000000000000 : Aper_MaxLen1W = 8'b00001111 ;
225878     1/1          			19'b0                   : Aper_MaxLen1W = 8'b00001111 ;
225879     1/1          			default                 : Aper_MaxLen1W = 8'b0 ;
225880                  		endcase
225881                  	end
225882                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
225883     1/1          		if ( ! Sys_Clk_RstN )
225884     1/1          			u_bcb0 &lt;= #1.0 ( 1'b1 );
225885     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
225886     1/1          			u_bcb0 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
225887                  	rsnoc_z_H_R_G_G2_D_U_5e125f8f Id(
225888                  		.CmdRx_GenId( Cmd0_GenId )
225889                  	,	.CmdRx_Mode( Cmd0_Mode )
225890                  	,	.CmdRx_StrmValid( Cmd0_StrmValid )
225891                  	,	.CmdRx_Vld( Cmd0_Vld )
225892                  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
225893                  	,	.CmdTx_GenId( Cmd1_GenId )
225894                  	,	.CmdTx_MatchId( Cmd1_MatchId )
225895                  	,	.CmdTx_Mode( Cmd1_Mode )
225896                  	,	.CmdTx_StrmValid( Cmd1_StrmValid )
225897                  	,	.CmdTx_Vld( Cmd1_Vld )
225898                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
225899                  	,	.GenRx_Req_Be( Gen0_Req_Be )
225900                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
225901                  	,	.GenRx_Req_Data( Gen0_Req_Data )
225902                  	,	.GenRx_Req_Last( Gen0_Req_Last )
225903                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
225904                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
225905                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
225906                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
225907                  	,	.GenRx_Req_SeqId( Gen0_Req_SeqId )
225908                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
225909                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
225910                  	,	.GenRx_Req_User( Gen0_Req_User )
225911                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
225912                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
225913                  	,	.GenTx_Req_Be( Gen2_Req_Be )
225914                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
225915                  	,	.GenTx_Req_Data( Gen2_Req_Data )
225916                  	,	.GenTx_Req_Last( Gen2_Req_Last )
225917                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
225918                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
225919                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
225920                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
225921                  	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
225922                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
225923                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
225924                  	,	.GenTx_Req_User( Gen2_Req_User )
225925                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
225926                  	,	.Sys_Clk( Sys_Clk )
225927                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
225928                  	,	.Sys_Clk_En( Sys_Clk_En )
225929                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
225930                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
225931                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
225932                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
225933                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
225934                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
225935                  	,	.Translation_Found( Translation_0_Found )
225936                  	,	.Translation_Key( Translation_0_Key )
225937                  	,	.Translation_MatchId( Translation_0_MatchId )
225938                  	);
225939                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
225940                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
225941                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
225942                  	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
225943                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
225944                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
225945                  	rsnoc_z_H_R_G_U_Q_U_78b5daf1ff uu78b5daf1ff(
225946                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
225947                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
225948                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
225949                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
225950                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
225951                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
225952                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
225953                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
225954                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
225955                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
225956                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
225957                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
225958                  	,	.GenLcl_Req_User( GenLcl_Req_User )
225959                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
225960                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
225961                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
225962                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
225963                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
225964                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
225965                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
225966                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
225967                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
225968                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
225969                  	,	.GenPrt_Req_Be( Gen_Req_Be )
225970                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
225971                  	,	.GenPrt_Req_Data( Gen_Req_Data )
225972                  	,	.GenPrt_Req_Last( Gen_Req_Last )
225973                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
225974                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
225975                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
225976                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
225977                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
225978                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
225979                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
225980                  	,	.GenPrt_Req_User( Gen_Req_User )
225981                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
225982                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
225983                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
225984                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
225985                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
225986                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
225987                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
225988                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
225989                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
225990                  	,	.Sys_Clk( Sys_Clk )
225991                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
225992                  	,	.Sys_Clk_En( Sys_Clk_En )
225993                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
225994                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
225995                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
225996                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
225997                  	,	.Sys_Pwr_Idle( u_Idle )
225998                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
225999                  	);
226000                  	assign ReqPending = u_1b12 &amp; Gen0_Req_Vld;
226001                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
226002                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
226003                  	assign RdPendCntDec =
226004                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
226005                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
226006                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
226007                  	assign u_76e9 = RdPendCnt + 4'b0001;
226008                  	assign u_2ee2 = RdPendCnt - 4'b0001;
226009                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
226010                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
226011                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
226012                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
226013                  	assign u_808b = WrPendCnt + 4'b0001;
226014                  	assign u_2400 = WrPendCnt - 4'b0001;
226015                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226016     1/1          		if ( ! Sys_Clk_RstN )
226017     1/1          			u_1b12 &lt;= #1.0 ( 1'b1 );
226018     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
226019     1/1          			u_1b12 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
226020                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
226021                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226022     1/1          		if ( ! Sys_Clk_RstN )
226023     1/1          			RdPendCnt &lt;= #1.0 ( 4'b0 );
226024     1/1          		else if ( RdPendCntEn )
226025     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
226026                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
226027     1/1          		case ( uRdPendCntNext_caseSel )
226028     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
226029     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
226030     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
226031     1/1          			default : RdPendCntNext = 4'b0 ;
226032                  		endcase
226033                  	end
226034                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
226035                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226036     1/1          		if ( ! Sys_Clk_RstN )
226037     1/1          			WrPendCnt &lt;= #1.0 ( 4'b0 );
226038     1/1          		else if ( WrPendCntEn )
226039     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
226040                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_2400 or u_808b ) begin
226041     1/1          		case ( uWrPendCntNext_caseSel )
226042     1/1          			2'b01   : WrPendCntNext = u_808b ;
226043     1/1          			2'b10   : WrPendCntNext = u_2400 ;
226044     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
226045     1/1          			default : WrPendCntNext = 4'b0 ;
226046                  		endcase
226047                  	end
226048                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226049     1/1          		if ( ! Sys_Clk_RstN )
226050     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
226051     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; WrPendCntNext == 4'b0 &amp; ~ ReqPending );
226052                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226053     1/1          		if ( ! Sys_Clk_RstN )
226054     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
226055     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; ~ ReqRdPending );
226056                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226057     1/1          		if ( ! Sys_Clk_RstN )
226058     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
226059     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 4'b0 &amp; ~ ReqWrPending );
226060                  	assign RxEcc_Rdy = Rx1_Rdy;
226061                  	assign Rx_Rdy = RxEcc_Rdy;
226062                  	assign Stat_Req_Cxt = GenId;
226063                  	assign Stat_Req_Info_Addr = GenLcl_Req_Addr;
226064                  	assign Stat_Req_Info_User = GenLcl_Req_User;
226065                  	assign Stat_Req_Info_Wr = GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101;
226066                  	assign GenReqStart =
226067                  			GenLcl_Req_Vld &amp; u_69ba
226068                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
226069                  			);
226070                  	assign Stat_Req_Start = GenReqStart;
226071                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226072     1/1          		if ( ! Sys_Clk_RstN )
226073     1/1          			u_69ba &lt;= #1.0 ( 1'b1 );
226074     1/1          		else if ( GenLcl_Req_Vld )
226075     1/1          			u_69ba &lt;= #1.0 ( GenLcl_Req_Last &amp; GenLcl_Req_Rdy );
                        MISSING_ELSE
226076                  	assign Stat_Req_Stop = GenReqStop;
226077                  	assign GenRspStart = GenLcl_Rsp_Vld &amp; u_feab;
226078                  	assign Stat_Rsp_Start = GenRspStart;
226079                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226080     1/1          		if ( ! Sys_Clk_RstN )
226081     1/1          			GenRspHead_8 &lt;= #1.0 ( 1'b1 );
226082     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b1000 )
226083     1/1          			GenRspHead_8 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226084                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226085     1/1          		if ( ! Sys_Clk_RstN )
226086     1/1          			GenRspHead_7 &lt;= #1.0 ( 1'b1 );
226087     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0111 )
226088     1/1          			GenRspHead_7 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226089                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226090     1/1          		if ( ! Sys_Clk_RstN )
226091     1/1          			GenRspHead_6 &lt;= #1.0 ( 1'b1 );
226092     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0110 )
226093     1/1          			GenRspHead_6 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226094                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226095     1/1          		if ( ! Sys_Clk_RstN )
226096     1/1          			GenRspHead_5 &lt;= #1.0 ( 1'b1 );
226097     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0101 )
226098     1/1          			GenRspHead_5 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226099                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226100     1/1          		if ( ! Sys_Clk_RstN )
226101     1/1          			GenRspHead_4 &lt;= #1.0 ( 1'b1 );
226102     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0100 )
226103     1/1          			GenRspHead_4 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226104                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226105     1/1          		if ( ! Sys_Clk_RstN )
226106     1/1          			GenRspHead_3 &lt;= #1.0 ( 1'b1 );
226107     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0011 )
226108     1/1          			GenRspHead_3 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226109                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226110     1/1          		if ( ! Sys_Clk_RstN )
226111     1/1          			GenRspHead_2 &lt;= #1.0 ( 1'b1 );
226112     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0010 )
226113     1/1          			GenRspHead_2 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226114                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226115     1/1          		if ( ! Sys_Clk_RstN )
226116     1/1          			GenRspHead_1 &lt;= #1.0 ( 1'b1 );
226117     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0001 )
226118     1/1          			GenRspHead_1 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226119                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
226120     1/1          		if ( ! Sys_Clk_RstN )
226121     1/1          			GenRspHead_0 &lt;= #1.0 ( 1'b1 );
226122     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0 )
226123     1/1          			GenRspHead_0 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
226124                  	always @(
226125                  	GenRspHead_0
226126                  	 or
226127                  	GenRspHead_1
226128                  	 or
226129                  	GenRspHead_2
226130                  	 or
226131                  	GenRspHead_3
226132                  	 or
226133                  	GenRspHead_4
226134                  	 or
226135                  	GenRspHead_5
226136                  	 or
226137                  	GenRspHead_6
226138                  	 or
226139                  	GenRspHead_7
226140                  	 or
226141                  	GenRspHead_8
226142                  	 or
226143                  	Stat_Rsp_Cxt
226144                  	) begin
226145     1/1          		case ( Stat_Rsp_Cxt )
226146     1/1          			4'b1000 : u_feab = GenRspHead_8 ;
226147     1/1          			4'b0111 : u_feab = GenRspHead_7 ;
226148     1/1          			4'b0110 : u_feab = GenRspHead_6 ;
226149     1/1          			4'b0101 : u_feab = GenRspHead_5 ;
226150     1/1          			4'b0100 : u_feab = GenRspHead_4 ;
226151     1/1          			4'b0011 : u_feab = GenRspHead_3 ;
226152     1/1          			4'b0010 : u_feab = GenRspHead_2 ;
226153     1/1          			4'b0001 : u_feab = GenRspHead_1 ;
226154     1/1          			4'b0    : u_feab = GenRspHead_0 ;
226155     1/1          			default : u_feab = 1'b0 ;
226156                  		endcase
226157                  	end
226158                  	assign WakeUp_Gen = Gen_Req_Vld;
226159                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
226160                  	assign Tx2Data = Tx1_Data [37:0];
226161                  	assign TxEcc_Data =
226162                  		{			{	Tx1_Data [111]
226163                  			,	Tx1_Data [110:94]
226164                  			,	Tx1_Data [93:90]
226165                  			,	Tx1_Data [89:88]
226166                  			,	Tx1_Data [87:81]
226167                  			,	Tx1_Data [80:49]
226168                  			,	Tx1_Data [48:41]
226169                  			,	Tx1_Data [40:38]
226170                  			}
226171                  		,
226172                  		Tx2Data
226173                  		};
226174                  	assign Tx_Data = { TxEcc_Data [111:38] , TxEcc_Data [37:0] };
226175                  	assign TxEcc_Head = Tx1_Head;
226176                  	assign Tx_Head = TxEcc_Head;
226177                  	assign TxEcc_Tail = Tx1_Tail;
226178                  	assign Tx_Tail = TxEcc_Tail;
226179                  	assign TxEcc_Vld = Tx1_Vld;
226180                  	assign Tx_Vld = TxEcc_Vld;
226181                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
226182                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
226183                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
226184                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
226185                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
226186                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
226187                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
226188                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
226189                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
226190                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
226191                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [89:88];
226192                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [80:49];
226193                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [111];
226194                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
226195                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [87:81];
226196                  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
226197                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [93:90];
226198                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [110:94];
226199                  	assign Dbg_Tx_Data_Last = Tx_Data [37];
226200                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
226201                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
226202                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
226203                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
226204                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
226205                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
226206                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
226207                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
226208                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
226209                  	assign Dbg_Tx_Hdr_Status = Tx_Data [89:88];
226210                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [80:49];
226211                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [111];
226212                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
226213                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [87:81];
226214                  	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
226215                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [93:90];
226216                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [110:94];
226217                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
226218                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
226219                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
226220                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
226221                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
226222                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
226223                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
226224                  	assign GenReqIsPre = GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b110;
226225                  	assign GenReqIsAbort = GenReqIsPre &amp; ~ GenLcl_Req_Lock;
226226                  	// synopsys translate_off
226227                  	// synthesis translate_off
226228                  	always @( posedge Sys_Clk )
226229     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
226230     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
226231                  			&amp;
226232                  			1'b1
226233                  			&amp;	( GenLcl_Req_Vld &amp; GenReqHead &amp; ~ GenReqIsAbort &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0
226234                  			) begin
226235     <font color = "grey">unreachable  </font>				dontStop = 0;
226236     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
226237     <font color = "grey">unreachable  </font>				if (!dontStop) begin
226238     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
226239     <font color = "grey">unreachable  </font>					$stop;
226240                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
226241                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
226242                  	// synthesis translate_on
226243                  	// synopsys translate_on
226244                  	// synopsys translate_off
226245                  	// synthesis translate_off
226246                  	always @( posedge Sys_Clk )
226247     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
226248     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b1111 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
226249     <font color = "grey">unreachable  </font>				dontStop = 0;
226250     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
226251     <font color = "grey">unreachable  </font>				if (!dontStop) begin
226252     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
226253     <font color = "grey">unreachable  </font>					$stop;
226254                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
226255                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
226256                  	// synthesis translate_on
226257                  	// synopsys translate_on
226258                  	// synopsys translate_off
226259                  	// synthesis translate_off
226260                  	always @( posedge Sys_Clk )
226261     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
226262     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
226263     <font color = "grey">unreachable  </font>				dontStop = 0;
226264     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
226265     <font color = "grey">unreachable  </font>				if (!dontStop) begin
226266     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
226267     <font color = "grey">unreachable  </font>					$stop;
226268                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
226269                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
226270                  	// synthesis translate_on
226271                  	// synopsys translate_on
226272                  	// synopsys translate_off
226273                  	// synthesis translate_off
226274                  	always @( posedge Sys_Clk )
226275     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
226276     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b1111 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
226277     <font color = "grey">unreachable  </font>				dontStop = 0;
226278     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
226279     <font color = "grey">unreachable  </font>				if (!dontStop) begin
226280     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
226281     <font color = "grey">unreachable  </font>					$stop;
226282                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
226283                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
226284                  	// synthesis translate_on
226285                  	// synopsys translate_on
226286                  	// synopsys translate_off
226287                  	// synthesis translate_off
226288                  	always @( posedge Sys_Clk )
226289     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
226290     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
226291     <font color = "grey">unreachable  </font>				dontStop = 0;
226292     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
226293     <font color = "grey">unreachable  </font>				if (!dontStop) begin
226294     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
226295     <font color = "grey">unreachable  </font>					$stop;
226296                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
226297                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1363.html" >rsnoc_z_H_R_G_G2_U_U_8c1f0185</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225171
 EXPRESSION (u_47d ? ((Cxt_6[3:0] + 4'b1)) : ((Cxt_6[3:0] - 4'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225215
 EXPRESSION (u_bdb6 ? ((Cxt_5[3:0] + 4'b1)) : ((Cxt_5[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225259
 EXPRESSION (u_85e ? ((Cxt_4[3:0] + 4'b1)) : ((Cxt_4[3:0] - 4'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225303
 EXPRESSION (u_c74e ? ((Cxt_3[3:0] + 4'b1)) : ((Cxt_3[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225347
 EXPRESSION (u_654c ? ((Cxt_2[3:0] + 4'b1)) : ((Cxt_2[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225391
 EXPRESSION (u_641e ? ((Cxt_1[3:0] + 4'b1)) : ((Cxt_1[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225435
 EXPRESSION (u_69cd ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225629
 EXPRESSION (u_d13f ? ((Cxt_7[3:0] + 4'b1)) : ((Cxt_7[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1363.html" >rsnoc_z_H_R_G_G2_U_U_8c1f0185</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">48</td>
<td class="rt">77.42 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">1100</td>
<td class="rt">1013</td>
<td class="rt">92.09 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">550</td>
<td class="rt">508</td>
<td class="rt">92.36 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">550</td>
<td class="rt">505</td>
<td class="rt">91.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">62</td>
<td class="rt">48</td>
<td class="rt">77.42 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">1100</td>
<td class="rt">1013</td>
<td class="rt">92.09 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">550</td>
<td class="rt">508</td>
<td class="rt">92.36 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">550</td>
<td class="rt">505</td>
<td class="rt">91.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Stat_Req_Cxt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Stop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1363.html" >rsnoc_z_H_R_G_G2_U_U_8c1f0185</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">230</td>
<td class="rt">229</td>
<td class="rt">99.57 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225161</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225168</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225201</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225212</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225256</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225289</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225294</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225300</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225333</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225338</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225344</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225377</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225382</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225388</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225421</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225426</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225432</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">225437</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225626</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">225631</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225699</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">225764</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">225811</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">225858</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225883</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226016</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226022</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">226027</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226036</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">226041</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226049</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226053</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226057</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226072</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226100</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226105</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226110</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226115</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">226120</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">226145</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225156     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225157     			u_9f65 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225158     		else if ( CxtEn_Load [6] )
           		     <font color = "green">-2-</font>  
225159     			u_9f65 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225162     			u_3676 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225163     		else if ( CxtEn_Load [6] )
           		     <font color = "green">-2-</font>  
225164     			u_3676 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225168     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225169     			u_5c8 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225170     		else if ( u_47d ^ ( Rsp_PktLast & Rsp_PktNext & u_ddab [6] ) )
           		     <font color = "green">-2-</font>  
225171     			u_5c8 <= #1.0 ( u_47d ? Cxt_6 [3:0] + 4'b0001 : Cxt_6 [3:0] - 4'b0001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225201     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225202     			u_bc3e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225203     		else if ( CxtEn_Load [5] )
           		     <font color = "green">-2-</font>  
225204     			u_bc3e <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225206     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225207     			u_f7ed <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225208     		else if ( CxtEn_Load [5] )
           		     <font color = "green">-2-</font>  
225209     			u_f7ed <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225212     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225213     			u_c00c <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225214     		else if ( u_bdb6 ^ ( Rsp_PktLast & Rsp_PktNext & u_f97a [5] ) )
           		     <font color = "green">-2-</font>  
225215     			u_c00c <= #1.0 ( u_bdb6 ? Cxt_5 [3:0] + 4'b0001 : Cxt_5 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225245     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225246     			u_d84 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225247     		else if ( CxtEn_Load [4] )
           		     <font color = "green">-2-</font>  
225248     			u_d84 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225250     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225251     			u_fb10 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225252     		else if ( CxtEn_Load [4] )
           		     <font color = "green">-2-</font>  
225253     			u_fb10 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225256     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225257     			u_b86e <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225258     		else if ( u_85e ^ ( Rsp_PktLast & Rsp_PktNext & u_1a12 [4] ) )
           		     <font color = "green">-2-</font>  
225259     			u_b86e <= #1.0 ( u_85e ? Cxt_4 [3:0] + 4'b0001 : Cxt_4 [3:0] - 4'b0001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225289     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225290     			u_4da0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225291     		else if ( CxtEn_Load [3] )
           		     <font color = "green">-2-</font>  
225292     			u_4da0 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225294     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225295     			u_3b2c <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225296     		else if ( CxtEn_Load [3] )
           		     <font color = "green">-2-</font>  
225297     			u_3b2c <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225300     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225301     			u_9dc6 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225302     		else if ( u_c74e ^ ( Rsp_PktLast & Rsp_PktNext & u_bdc2 [3] ) )
           		     <font color = "green">-2-</font>  
225303     			u_9dc6 <= #1.0 ( u_c74e ? Cxt_3 [3:0] + 4'b0001 : Cxt_3 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225333     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225334     			u_278a <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225335     		else if ( CxtEn_Load [2] )
           		     <font color = "green">-2-</font>  
225336     			u_278a <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225338     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225339     			u_39fe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225340     		else if ( CxtEn_Load [2] )
           		     <font color = "green">-2-</font>  
225341     			u_39fe <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225344     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225345     			u_1461 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225346     		else if ( u_654c ^ ( Rsp_PktLast & Rsp_PktNext & u_c520 [2] ) )
           		     <font color = "green">-2-</font>  
225347     			u_1461 <= #1.0 ( u_654c ? Cxt_2 [3:0] + 4'b0001 : Cxt_2 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225377     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225378     			u_8704 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225379     		else if ( CxtEn_Load [1] )
           		     <font color = "green">-2-</font>  
225380     			u_8704 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225382     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225383     			u_4fa8 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225384     		else if ( CxtEn_Load [1] )
           		     <font color = "green">-2-</font>  
225385     			u_4fa8 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225388     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225389     			u_7e74 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225390     		else if ( u_641e ^ ( Rsp_PktLast & Rsp_PktNext & u_63fe [1] ) )
           		     <font color = "green">-2-</font>  
225391     			u_7e74 <= #1.0 ( u_641e ? Cxt_1 [3:0] + 4'b0001 : Cxt_1 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225421     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225422     			u_5f7b_708 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225423     		else if ( CxtEn_Load [0] )
           		     <font color = "green">-2-</font>  
225424     			u_5f7b_708 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225426     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225427     			u_71ef <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225428     		else if ( CxtEn_Load [0] )
           		     <font color = "green">-2-</font>  
225429     			u_71ef <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225432     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225433     			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225434     		else if ( u_69cd ^ ( Rsp_PktLast & Rsp_PktNext & u_b9bd [0] ) )
           		     <font color = "green">-2-</font>  
225435     			u_e44a <= #1.0 ( u_69cd ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225437     		case ( CxtReq_IdR )
           		<font color = "red">-1-</font>  
225438     			3'b111 : u_8348 = u_9722 ;
           <font color = "green">			==></font>
225439     			3'b110 : u_8348 = u_1285 ;
           <font color = "green">			==></font>
225440     			3'b101 : u_8348 = u_a05c ;
           <font color = "green">			==></font>
225441     			3'b100 : u_8348 = u_1bbf ;
           <font color = "green">			==></font>
225442     			3'b011 : u_8348 = u_a996 ;
           <font color = "green">			==></font>
225443     			3'b010 : u_8348 = u_24f9 ;
           <font color = "green">			==></font>
225444     			3'b001 : u_8348 = u_a5db ;
           <font color = "green">			==></font>
225445     			3'b0   : u_8348 = u_a33a ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225616     			u_c4e8 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225617     		else if ( CxtEn_Load [7] )
           		     <font color = "green">-2-</font>  
225618     			u_c4e8 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225620     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225621     			u_74a5 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
225622     		else if ( CxtEn_Load [7] )
           		     <font color = "green">-2-</font>  
225623     			u_74a5 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225626     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225627     			u_ce55 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
225628     		else if ( u_d13f ^ ( Rsp_PktLast & Rsp_PktNext & u_98f [7] ) )
           		     <font color = "green">-2-</font>  
225629     			u_ce55 <= #1.0 ( u_d13f ? Cxt_7 [3:0] + 4'b0001 : Cxt_7 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225631     		case ( Rsp_CxtId )
           		<font color = "green">-1-</font>  
225632     			3'b111 : u_9095 = Cxt_7 ;
           <font color = "green">			==></font>
225633     			3'b110 : u_9095 = Cxt_6 ;
           <font color = "green">			==></font>
225634     			3'b101 : u_9095 = Cxt_5 ;
           <font color = "green">			==></font>
225635     			3'b100 : u_9095 = Cxt_4 ;
           <font color = "green">			==></font>
225636     			3'b011 : u_9095 = Cxt_3 ;
           <font color = "green">			==></font>
225637     			3'b010 : u_9095 = Cxt_2 ;
           <font color = "green">			==></font>
225638     			3'b001 : u_9095 = Cxt_1 ;
           <font color = "green">			==></font>
225639     			3'b0   : u_9095 = Cxt_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225699     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225700     			GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
225701     		else if ( GenReqXfer )
           		     <font color = "green">-2-</font>  
225702     			GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225764     		case ( uAper_StrmEn_caseSel )
           		<font color = "green">-1-</font>                    
225765     			19'b0000000000000000001 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225766     			19'b0000000000000000010 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225767     			19'b0000000000000000100 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225768     			19'b0000000000000001000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225769     			19'b0000000000000010000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225770     			19'b0000000000000100000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225771     			19'b0000000000001000000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225772     			19'b0000000000010000000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225773     			19'b0000000000100000000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225774     			19'b0000000001000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225775     			19'b0000000010000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225776     			19'b0000000100000000000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225777     			19'b0000001000000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225778     			19'b0000010000000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225779     			19'b0000100000000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225780     			19'b0001000000000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225781     			19'b0010000000000000000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
225782     			19'b0100000000000000000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225783     			19'b1000000000000000000 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225784     			19'b0                   : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
225785     			default                 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>19'b0000000000000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000001000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000010000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000100000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000001000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000010000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000100000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000001000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000010000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000100000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0001000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0010000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225811     		case ( uAper_Width_caseSel )
           		<font color = "green">-1-</font>                   
225812     			19'b0000000000000000001 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225813     			19'b0000000000000000010 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225814     			19'b0000000000000000100 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225815     			19'b0000000000000001000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225816     			19'b0000000000000010000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225817     			19'b0000000000000100000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225818     			19'b0000000000001000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225819     			19'b0000000000010000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225820     			19'b0000000000100000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225821     			19'b0000000001000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225822     			19'b0000000010000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225823     			19'b0000000100000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225824     			19'b0000001000000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225825     			19'b0000010000000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225826     			19'b0000100000000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225827     			19'b0001000000000000000 : Aper_Width = 4'b0100 ;
           <font color = "green">			==></font>
225828     			19'b0010000000000000000 : Aper_Width = 4'b0011 ;
           <font color = "green">			==></font>
225829     			19'b0100000000000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225830     			19'b1000000000000000000 : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225831     			19'b0                   : Aper_Width = 4'b0010 ;
           <font color = "green">			==></font>
225832     			default                 : Aper_Width = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>19'b0000000000000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000001000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000010000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000100000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000001000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000010000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000100000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000001000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000010000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000100000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0001000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0010000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225858     		case ( uAper_MaxLen1W_caseSel )
           		<font color = "green">-1-</font>                      
225859     			19'b0000000000000000001 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225860     			19'b0000000000000000010 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225861     			19'b0000000000000000100 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225862     			19'b0000000000000001000 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225863     			19'b0000000000000010000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225864     			19'b0000000000000100000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225865     			19'b0000000000001000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225866     			19'b0000000000010000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225867     			19'b0000000000100000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225868     			19'b0000000001000000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225869     			19'b0000000010000000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225870     			19'b0000000100000000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225871     			19'b0000001000000000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225872     			19'b0000010000000000000 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
225873     			19'b0000100000000000000 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225874     			19'b0001000000000000000 : Aper_MaxLen1W = 8'b00000011 ;
           <font color = "green">			==></font>
225875     			19'b0010000000000000000 : Aper_MaxLen1W = 8'b00000111 ;
           <font color = "green">			==></font>
225876     			19'b0100000000000000000 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225877     			19'b1000000000000000000 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225878     			19'b0                   : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
225879     			default                 : Aper_MaxLen1W = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>19'b0000000000000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000001000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000010000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000100000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000001000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000010000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000100000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000001000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000010000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000100000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0001000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0010000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225883     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
225884     			u_bcb0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
225885     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
225886     			u_bcb0 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226016     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226017     			u_1b12 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226018     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
226019     			u_1b12 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226022     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226023     			RdPendCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
226024     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
226025     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226027     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
226028     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
226029     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
226030     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
226031     			default : RdPendCntNext = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226036     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226037     			WrPendCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
226038     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
226039     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226041     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
226042     			2'b01   : WrPendCntNext = u_808b ;
           <font color = "green">			==></font>
226043     			2'b10   : WrPendCntNext = u_2400 ;
           <font color = "green">			==></font>
226044     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
226045     			default : WrPendCntNext = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226049     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226050     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226051     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226053     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226054     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226055     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226057     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226058     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226059     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226072     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226073     			u_69ba <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226074     		else if ( GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
226075     			u_69ba <= #1.0 ( GenLcl_Req_Last & GenLcl_Req_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226080     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226081     			GenRspHead_8 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226082     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b1000 )
           		     <font color = "green">-2-</font>  
226083     			GenRspHead_8 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226085     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226086     			GenRspHead_7 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226087     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0111 )
           		     <font color = "green">-2-</font>  
226088     			GenRspHead_7 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226090     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226091     			GenRspHead_6 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226092     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0110 )
           		     <font color = "green">-2-</font>  
226093     			GenRspHead_6 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226095     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226096     			GenRspHead_5 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226097     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0101 )
           		     <font color = "green">-2-</font>  
226098     			GenRspHead_5 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226100     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226101     			GenRspHead_4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226102     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0100 )
           		     <font color = "green">-2-</font>  
226103     			GenRspHead_4 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226105     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226106     			GenRspHead_3 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226107     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0011 )
           		     <font color = "green">-2-</font>  
226108     			GenRspHead_3 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226110     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226111     			GenRspHead_2 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226112     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0010 )
           		     <font color = "green">-2-</font>  
226113     			GenRspHead_2 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226115     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226116     			GenRspHead_1 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226117     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0001 )
           		     <font color = "green">-2-</font>  
226118     			GenRspHead_1 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226120     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
226121     			GenRspHead_0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
226122     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0 )
           		     <font color = "green">-2-</font>  
226123     			GenRspHead_0 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226145     		case ( Stat_Rsp_Cxt )
           		<font color = "green">-1-</font>  
226146     			4'b1000 : u_feab = GenRspHead_8 ;
           <font color = "green">			==></font>
226147     			4'b0111 : u_feab = GenRspHead_7 ;
           <font color = "green">			==></font>
226148     			4'b0110 : u_feab = GenRspHead_6 ;
           <font color = "green">			==></font>
226149     			4'b0101 : u_feab = GenRspHead_5 ;
           <font color = "green">			==></font>
226150     			4'b0100 : u_feab = GenRspHead_4 ;
           <font color = "green">			==></font>
226151     			4'b0011 : u_feab = GenRspHead_3 ;
           <font color = "green">			==></font>
226152     			4'b0010 : u_feab = GenRspHead_2 ;
           <font color = "green">			==></font>
226153     			4'b0001 : u_feab = GenRspHead_1 ;
           <font color = "green">			==></font>
226154     			4'b0    : u_feab = GenRspHead_0 ;
           <font color = "green">			==></font>
226155     			default : u_feab = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_98977">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_8c1f0185">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
