Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 21:09:41 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_top_control_sets_placed.rpt
| Design       : CPU_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   331 |
| Unused register locations in slices containing registers |  1420 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           32 |
| No           | No                    | Yes                    |              45 |           27 |
| No           | Yes                   | No                     |              73 |           22 |
| Yes          | No                    | No                     |              45 |           13 |
| Yes          | No                    | Yes                    |            1327 |          819 |
| Yes          | Yes                   | No                     |              26 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                       Enable Signal                                                       |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | tube/rst                                                                                                                           |                1 |              1 |
| ~clock1/clk/inst/clk_out1                      | executs32_1/E[0]                                                                                                          | decode32_1/AR[2]                                                                                                                   |                1 |              1 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | tube/rst                                                                                                                           |                1 |              1 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                            |                1 |              1 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                            |                1 |              1 |
|  clock1/clka_BUFG                              |                                                                                                                           |                                                                                                                                    |                1 |              2 |
|  clock1/r_reg[0][31]_BUFG                      |                                                                                                                           |                                                                                                                                    |                1 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  tube_clk_BUFG                                 |                                                                                                                           |                                                                                                                                    |                1 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         |                                                                                                                           | upg_rst                                                                                                                            |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                1 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/AR[2]                                                                                                                   |                2 |              2 |
|  Ifetc32_1/r_reg[0][7]_1[0]                    |                                                                                                                           |                                                                                                                                    |                1 |              3 |
|  fpga_clk_IBUF_BUFG                            |                                                                                                                           |                                                                                                                                    |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                                    |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
| ~clock1/clk/inst/clk_out1                      | executs32_1/E[0]                                                                                                          | decode32_1/AR[1]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                1 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                1 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                1 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/AR[2]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                1 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/AR[2]                                                                                                                   |                3 |              3 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                                    |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[29][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/s_axi_wdata                                                                                     | uart_bmpg_1/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                1 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[11][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[12][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                1 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[13][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
| ~clock1/clk/inst/clk_out1                      | executs32_1/E[0]                                                                                                          | decode32_1/AR[0]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[0][31]_5[0]                                                                                               | decode32_1/AR[0]                                                                                                                   |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[14][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[15][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[25][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[4][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[27][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[5][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[20][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[9][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[30][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[28][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[3][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[6][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[8][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[26][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[7][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[23][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[24][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[2][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[16][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[31][31][0]                                                                                                | decode32_1/AR[0]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[10][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/r[0][29]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/r[0][18]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[1][31][0]                                                                                                 | decode32_1/AR[0]                                                                                                                   |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[17][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/r[0][21]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[19][31][0]                                                                                                | decode32_1/AR[1]                                                                                                                   |                4 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[21][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[18][31][0]                                                                                                | decode32_1/r[0][25]_i_2_n_1                                                                                                        |                3 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/r[0][10]_i_2_n_1                                                                                                        |                2 |              4 |
|  clock1/clk/inst/clk_out1                      | Ifetc32_1/r_reg[22][31][0]                                                                                                | decode32_1/r[0][14]_i_2_n_1                                                                                                        |                3 |              4 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                           | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                           | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                                    |                1 |              7 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                            |                3 |              8 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                           | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                                    |                1 |              8 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                            |                3 |              8 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                                    |                1 |              8 |
| ~clock1/clk/inst/clk_out1                      | executs32_1/ledout_reg[8]_0[0]                                                                                            | tube/rst                                                                                                                           |                2 |              8 |
| ~clock1/clk/inst/clk_out1                      | executs32_1/ledout_reg[8]_0[1]                                                                                            | tube/rst                                                                                                                           |                3 |              8 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                            |                2 |              9 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                            |                2 |             10 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                            |                4 |             16 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_bmpg_1/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                            |                3 |             16 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                           |                                                                                                                                    |                6 |             20 |
|  fpga_clk_IBUF_BUFG                            |                                                                                                                           | clock1/tube_clk_0                                                                                                                  |                8 |             31 |
|  n_0_1805_BUFG                                 |                                                                                                                           |                                                                                                                                    |               19 |             32 |
|  tube_clk_BUFG                                 | Ifetc32_1/E[0]                                                                                                            | tube/rst                                                                                                                           |                9 |             32 |
| ~clock1/clk/inst/clk_out1                      |                                                                                                                           | decode32_1/AR[2]                                                                                                                   |               20 |             32 |
| ~clock1/clk/inst/clk_out1                      | Ifetc32_1/Jal                                                                                                             |                                                                                                                                    |                9 |             32 |
|  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                           | upg_rst                                                                                                                            |               12 |             33 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                            |               11 |             36 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                            |               15 |             47 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                            |               12 |             49 |
|  uart_bmpg_1/inst/upg_inst/rdStat_BUFG         | uart_bmpg_1/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                            |               14 |             56 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                    15 |
| 3      |                   112 |
| 4      |                   173 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     8 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    13 |
+--------+-----------------------+


