/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [21:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_48z;
  reg [2:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_66z;
  reg [3:0] celloutsig_0_6z;
  reg [11:0] celloutsig_0_74z;
  wire [8:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  reg [21:0] celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_10z ? celloutsig_0_19z[3] : celloutsig_0_14z;
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_0z : in_data[168];
  assign celloutsig_1_11z = !(celloutsig_1_9z ? in_data[127] : celloutsig_1_6z);
  assign celloutsig_0_47z = ~(celloutsig_0_36z | celloutsig_0_38z);
  assign celloutsig_0_66z = ~(celloutsig_0_51z[8] | celloutsig_0_14z);
  assign celloutsig_0_88z = ~(celloutsig_0_66z | celloutsig_0_2z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_4z[0] | celloutsig_0_15z);
  assign celloutsig_0_38z = ~celloutsig_0_4z[0];
  assign celloutsig_0_41z = ~celloutsig_0_29z;
  assign celloutsig_0_44z = ~((celloutsig_0_29z | celloutsig_0_39z) & (celloutsig_0_32z | celloutsig_0_19z[9]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[0] | celloutsig_0_4z[0]) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_77z = ~((celloutsig_0_43z[7] | celloutsig_0_17z) & (celloutsig_0_6z[3] | celloutsig_0_76z[8]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | in_data[125]) & (celloutsig_1_2z[2] | celloutsig_1_2z[0]));
  assign celloutsig_1_12z = ~((celloutsig_1_1z | celloutsig_1_11z) & (celloutsig_1_3z | celloutsig_1_9z));
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_6z) & (celloutsig_1_6z | celloutsig_1_3z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[5] | in_data[61]) & (in_data[91] | celloutsig_0_0z[4]));
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_0_27z = celloutsig_0_8z + { celloutsig_0_19z[5:2], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[48:42] / { 1'h1, in_data[45:40] };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_2z };
  assign celloutsig_0_19z = in_data[51:39] / { 1'h1, celloutsig_0_9z[11:8], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_8z[11:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_26z } / { 1'h1, celloutsig_0_27z[16:10], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_52z = { celloutsig_0_23z[9], celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_16z } / { 1'h1, celloutsig_0_9z[9], celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[159:158], celloutsig_1_1z } / { 1'h1, in_data[151], in_data[96] };
  assign celloutsig_0_12z = in_data[32:22] == celloutsig_0_9z[22:12];
  assign celloutsig_1_3z = in_data[117:115] === celloutsig_1_2z;
  assign celloutsig_0_11z = { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z } === { in_data[53:44], celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } || { in_data[137:135], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[144:143], celloutsig_1_5z } || { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[121:111], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z } || { in_data[119:106], celloutsig_1_8z };
  assign celloutsig_0_10z = celloutsig_0_0z[5:1] || celloutsig_0_7z[6:2];
  assign celloutsig_0_13z = { celloutsig_0_2z[2:0], celloutsig_0_6z, celloutsig_0_0z } || in_data[21:8];
  assign celloutsig_0_17z = { celloutsig_0_8z[19:18], celloutsig_0_1z, celloutsig_0_14z } || celloutsig_0_7z[5:2];
  assign celloutsig_0_26z = { in_data[78:60], celloutsig_0_14z } || in_data[41:22];
  assign celloutsig_0_3z = in_data[83:81] % { 1'h1, celloutsig_0_0z[2], celloutsig_0_1z };
  assign celloutsig_0_48z = celloutsig_0_30z[19:3] % { 1'h1, celloutsig_0_9z[18:4], celloutsig_0_38z };
  assign celloutsig_0_51z = { celloutsig_0_2z[3:1], celloutsig_0_13z, celloutsig_0_7z } % { 1'h1, celloutsig_0_48z[8:2], celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_18z };
  assign celloutsig_0_63z = { celloutsig_0_52z[3:2], celloutsig_0_20z } % { 1'h1, celloutsig_0_39z, celloutsig_0_29z };
  assign celloutsig_0_76z = celloutsig_0_74z[8:0] % { 1'h1, celloutsig_0_35z[2:0], celloutsig_0_63z, celloutsig_0_44z, celloutsig_0_28z };
  assign celloutsig_0_87z = { celloutsig_0_23z[3:2], celloutsig_0_39z, celloutsig_0_77z } % { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_25z = celloutsig_0_19z[11:4] % { 1'h1, celloutsig_0_19z[4:0], celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[95:93], celloutsig_0_1z } % { 1'h1, in_data[15:14], in_data[0] };
  assign celloutsig_0_36z = { celloutsig_0_9z[18:3], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_5z } != { in_data[65:34], celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_6z[1:0], celloutsig_0_2z, celloutsig_0_10z } != { celloutsig_0_0z[3:1], celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_13z } != celloutsig_0_19z[10:4];
  assign celloutsig_1_10z = - { in_data[183:167], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[125:118] !== in_data[109:102];
  assign celloutsig_0_20z = { celloutsig_0_19z[9:6], celloutsig_0_3z } !== in_data[91:85];
  assign celloutsig_0_31z = { celloutsig_0_4z[2:1], celloutsig_0_21z, celloutsig_0_18z } | { celloutsig_0_23z[5:3], celloutsig_0_28z };
  assign celloutsig_1_19z = { celloutsig_1_10z[13:0], celloutsig_1_1z } | { celloutsig_1_10z[13:1], celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_8z[9:5], celloutsig_0_7z } | { in_data[18:8], celloutsig_0_16z };
  assign celloutsig_1_16z = & { celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_0_14z = & { celloutsig_0_8z[19:2], celloutsig_0_1z };
  assign celloutsig_0_22z = & { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_7z[3:2] };
  assign celloutsig_0_28z = & celloutsig_0_19z[11:8];
  assign celloutsig_0_35z = { celloutsig_0_30z[16:15], celloutsig_0_5z, celloutsig_0_21z } >> { celloutsig_0_0z[4:2], celloutsig_0_22z };
  assign celloutsig_0_9z = { in_data[44:35], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } >> { celloutsig_0_0z[5:3], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_15z } <<< { celloutsig_0_23z[5:3], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_54z = { celloutsig_0_31z[1:0], celloutsig_0_41z } <<< celloutsig_0_3z;
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_4z = celloutsig_0_3z;
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_6z = celloutsig_0_0z[4:1];
  always_latch
    if (!clkin_data[0]) celloutsig_0_74z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_74z = { celloutsig_0_54z[2], celloutsig_0_39z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_52z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 22'h000000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { in_data[75:57], celloutsig_0_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_24z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_24z = { celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_39z = ~((celloutsig_0_14z & celloutsig_0_20z) | (celloutsig_0_19z[7] & celloutsig_0_25z[7]));
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_6z) | (celloutsig_1_8z & celloutsig_1_2z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_14z & celloutsig_0_6z[2]) | (celloutsig_0_4z[0] & in_data[74]));
  assign celloutsig_0_18z = ~((celloutsig_0_2z[0] & celloutsig_0_8z[10]) | (celloutsig_0_16z & celloutsig_0_15z));
  assign { out_data[128], out_data[110:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
