Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 22:37:36 2025
| Host         : DESKTOP-5KDKKP9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_DHT11_timing_summary_routed.rpt -pb Top_DHT11_timing_summary_routed.pb -rpx Top_DHT11_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_DHT11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.653        0.000                      0                   88        0.143        0.000                      0                   88        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.653        0.000                      0                   88        0.143        0.000                      0                   88        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.064ns (20.968%)  route 4.010ns (79.032%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           1.553    10.147    U_DNT_CTRL/next
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_DNT_CTRL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.064ns (20.968%)  route 4.010ns (79.032%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           1.553    10.147    U_DNT_CTRL/next
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_DNT_CTRL/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.064ns (20.968%)  route 4.010ns (79.032%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           1.553    10.147    U_DNT_CTRL/next
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_DNT_CTRL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.064ns (20.968%)  route 4.010ns (79.032%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           1.553    10.147    U_DNT_CTRL/next
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_DNT_CTRL/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.058ns (23.945%)  route 3.360ns (76.055%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.553     5.074    U_DNT_CTRL/CLK
    SLICE_X15Y62         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  U_DNT_CTRL/tick_count_reg_reg[3]/Q
                         net (fo=5, routed)           1.032     6.562    U_DNT_CTRL/tick_count_reg[3]
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.152     6.714 f  U_DNT_CTRL/FSM_sequential_state[2]_i_17/O
                         net (fo=1, routed)           0.433     7.147    U_DNT_CTRL/FSM_sequential_state[2]_i_17_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.326     7.473 r  U_DNT_CTRL/FSM_sequential_state[2]_i_8/O
                         net (fo=16, routed)          1.895     9.368    U_DNT_CTRL/FSM_sequential_state[2]_i_8_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I3_O)        0.124     9.492 r  U_DNT_CTRL/state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.492    U_DNT_CTRL/state[2]_i_1_n_0
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.031    15.036    U_DNT_CTRL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.084ns (24.390%)  route 3.360ns (75.610%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.553     5.074    U_DNT_CTRL/CLK
    SLICE_X15Y62         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  U_DNT_CTRL/tick_count_reg_reg[3]/Q
                         net (fo=5, routed)           1.032     6.562    U_DNT_CTRL/tick_count_reg[3]
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.152     6.714 f  U_DNT_CTRL/FSM_sequential_state[2]_i_17/O
                         net (fo=1, routed)           0.433     7.147    U_DNT_CTRL/FSM_sequential_state[2]_i_17_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.326     7.473 r  U_DNT_CTRL/FSM_sequential_state[2]_i_8/O
                         net (fo=16, routed)          1.895     9.368    U_DNT_CTRL/FSM_sequential_state[2]_i_8_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.150     9.518 r  U_DNT_CTRL/state[3]_i_1/O
                         net (fo=1, routed)           0.000     9.518    U_DNT_CTRL/state[3]_i_1_n_0
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y44          FDCE                                         r  U_DNT_CTRL/state_reg[3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.075    15.080    U_DNT_CTRL/state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.064ns (27.093%)  route 2.863ns (72.907%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           0.405     9.000    U_DNT_CTRL/next
    SLICE_X12Y63         FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.776    U_DNT_CTRL/CLK
    SLICE_X12Y63         FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y63         FDCE (Setup_fdce_C_CE)      -0.169    14.844    U_DNT_CTRL/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.064ns (27.093%)  route 2.863ns (72.907%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           0.405     9.000    U_DNT_CTRL/next
    SLICE_X12Y63         FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.776    U_DNT_CTRL/CLK
    SLICE_X12Y63         FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y63         FDCE (Setup_fdce_C_CE)      -0.169    14.844    U_DNT_CTRL/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.064ns (27.438%)  route 2.814ns (72.562%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.006     6.535    U_DNT_CTRL/tick_count_reg[5]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.687 f  U_DNT_CTRL/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           1.015     7.702    U_DNT_CTRL/FSM_sequential_state[2]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.332     8.034 r  U_DNT_CTRL/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.436     8.471    U_DNT_CTRL/FSM_sequential_state[2]_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  U_DNT_CTRL/FSM_sequential_state[2]_i_1/O
                         net (fo=7, routed)           0.356     8.951    U_DNT_CTRL/next
    SLICE_X12Y64         FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.776    U_DNT_CTRL/CLK
    SLICE_X12Y64         FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y64         FDCE (Setup_fdce_C_CE)      -0.169    14.844    U_DNT_CTRL/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/tick_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/tick_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.828ns (20.980%)  route 3.119ns (79.020%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.073    U_DNT_CTRL/CLK
    SLICE_X13Y63         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_DNT_CTRL/tick_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.856     6.385    U_DNT_CTRL/tick_count_reg[8]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.509 r  U_DNT_CTRL/tick_count_reg[11]_i_6/O
                         net (fo=2, routed)           0.529     7.038    U_DNT_CTRL/tick_count_reg[11]_i_6_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.162 r  U_DNT_CTRL/tick_count_reg[11]_i_4/O
                         net (fo=11, routed)          1.733     8.895    U_DNT_CTRL/tick_count_reg[11]_i_4_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  U_DNT_CTRL/tick_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.019    U_DNT_CTRL/tick_count_next[9]
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.776    U_DNT_CTRL/CLK
    SLICE_X15Y64         FDCE                                         r  U_DNT_CTRL/tick_count_reg_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y64         FDCE (Setup_fdce_C_D)        0.032    15.045    U_DNT_CTRL/tick_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    U_TICk_GEN/CLK
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_TICk_GEN/count_reg_reg[3]/Q
                         net (fo=9, routed)           0.090     1.673    U_TICk_GEN/count_reg[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  U_TICk_GEN/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_TICk_GEN/count_next[7]
    SLICE_X12Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.954    U_TICk_GEN/CLK
    SLICE_X12Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y66         FDCE (Hold_fdce_C_D)         0.120     1.575    U_TICk_GEN/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_FND/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_Clk_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.231ns (43.803%)  route 0.296ns (56.197%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.477    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_FND/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.115     1.734    U_FND/U_Clk_Divider/r_counter[13]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_FND/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=18, routed)          0.181     1.960    U_FND/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.005 r  U_FND/U_Clk_Divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.005    U_FND/U_Clk_Divider/r_counter_0[5]
    SLICE_X65Y49         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     1.994    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y49         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[5]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.092     1.842    U_FND/U_Clk_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_FND/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.231ns (43.720%)  route 0.297ns (56.280%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.477    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_FND/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.115     1.734    U_FND/U_Clk_Divider/r_counter[13]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_FND/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=18, routed)          0.182     1.961    U_FND/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.006 r  U_FND/U_Clk_Divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.006    U_FND/U_Clk_Divider/r_counter_0[1]
    SLICE_X65Y49         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     1.994    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y49         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.091     1.841    U_FND/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.031%)  route 0.168ns (46.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    U_TICk_GEN/CLK
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_TICk_GEN/count_reg_reg[3]/Q
                         net (fo=9, routed)           0.168     1.752    U_TICk_GEN/count_reg[3]
    SLICE_X14Y66         LUT5 (Prop_lut5_I0_O)        0.049     1.801 r  U_TICk_GEN/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_TICk_GEN/count_next[4]
    SLICE_X14Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.954    U_TICk_GEN/CLK
    SLICE_X14Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.132     1.588    U_TICk_GEN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    U_TICk_GEN/CLK
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_TICk_GEN/count_reg_reg[5]/Q
                         net (fo=4, routed)           0.124     1.707    U_TICk_GEN/count_reg[5]
    SLICE_X13Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  U_TICk_GEN/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.752    U_TICk_GEN/count_next[5]
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.954    U_TICk_GEN/CLK
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y66         FDCE (Hold_fdce_C_D)         0.091     1.533    U_TICk_GEN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_FND/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.795%)  route 0.349ns (60.205%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.596     1.479    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y49         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 f  U_FND/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.210     1.830    U_FND/U_Clk_Divider/r_counter[1]
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.875 r  U_FND/U_Clk_Divider/r_counter[17]_i_3/O
                         net (fo=18, routed)          0.140     2.015    U_FND/U_Clk_Divider/r_counter[17]_i_3_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I1_O)        0.045     2.060 r  U_FND/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.060    U_FND/U_Clk_Divider/r_counter_0[16]
    SLICE_X65Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.992    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.092     1.840    U_FND/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_FND/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.052%)  route 0.361ns (60.948%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.596     1.479    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y49         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 f  U_FND/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.210     1.830    U_FND/U_Clk_Divider/r_counter[1]
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.875 r  U_FND/U_Clk_Divider/r_counter[17]_i_3/O
                         net (fo=18, routed)          0.151     2.026    U_FND/U_Clk_Divider/r_counter[17]_i_3_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I1_O)        0.045     2.071 r  U_FND/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.071    U_FND/U_Clk_Divider/r_counter_0[13]
    SLICE_X63Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.992    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.092     1.840    U_FND/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    U_TICk_GEN/CLK
    SLICE_X12Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  U_TICk_GEN/count_reg_reg[7]/Q
                         net (fo=5, routed)           0.129     1.735    U_TICk_GEN/count_reg[7]
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  U_TICk_GEN/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_TICk_GEN/count_next[6]
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.954    U_TICk_GEN/CLK
    SLICE_X13Y66         FDCE                                         r  U_TICk_GEN/count_reg_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X13Y66         FDCE (Hold_fdce_C_D)         0.092     1.547    U_TICk_GEN/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_FND/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.598%)  route 0.367ns (61.402%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.477    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_FND/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.115     1.734    U_FND/U_Clk_Divider/r_counter[13]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_FND/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=18, routed)          0.252     2.031    U_FND/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y48         LUT5 (Prop_lut5_I2_O)        0.045     2.076 r  U_FND/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.076    U_FND/U_Clk_Divider/r_counter_0[3]
    SLICE_X65Y48         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     1.994    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y48         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.092     1.842    U_FND/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_FND/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.534%)  route 0.368ns (61.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.477    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y51         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_FND/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.115     1.734    U_FND/U_Clk_Divider/r_counter[13]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_FND/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=18, routed)          0.253     2.032    U_FND/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y48         LUT5 (Prop_lut5_I2_O)        0.045     2.077 r  U_FND/U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.077    U_FND/U_Clk_Divider/r_counter_0[2]
    SLICE_X65Y48         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     1.994    U_FND/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y48         FDCE                                         r  U_FND/U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.091     1.841    U_FND/U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y63   U_DNT_CTRL/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y64   U_DNT_CTRL/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   U_DNT_CTRL/io_oe_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44    U_DNT_CTRL/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44    U_DNT_CTRL/state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44    U_DNT_CTRL/state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44    U_DNT_CTRL/state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y62   U_DNT_CTRL/tick_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y64   U_DNT_CTRL/tick_count_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y66   U_TICk_GEN/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y66   U_TICk_GEN/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y66   U_TICk_GEN/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y66   U_TICk_GEN/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y66   U_TICk_GEN/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y66   U_TICk_GEN/count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y66   U_TICk_GEN/count_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y66   U_TICk_GEN/count_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y66   U_TICk_GEN/count_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y66   U_TICk_GEN/count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_DNT_CTRL/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_DNT_CTRL/state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_DNT_CTRL/state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_DNT_CTRL/state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   U_FND/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   U_FND/U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   U_FND/U_Clk_Divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   U_FND/U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   U_FND/U_Clk_Divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   U_FND/U_Clk_Divider/r_counter_reg[5]/C



