/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [33:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [38:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _01_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_18z[7:2], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z };
  assign { _00_[10:3], _00_[1:0] } = _01_;
  assign celloutsig_0_37z = celloutsig_0_14z | ~(celloutsig_0_11z[0]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_0_9z = 1'h0 | ~(celloutsig_0_1z);
  assign celloutsig_0_17z = celloutsig_0_16z[29] | ~(celloutsig_0_5z);
  assign celloutsig_1_9z = in_data[166] ^ celloutsig_1_4z[4];
  assign celloutsig_1_10z = celloutsig_1_4z[9] ^ in_data[181];
  assign celloutsig_0_5z = celloutsig_0_1z ^ in_data[27];
  assign celloutsig_0_6z = in_data[90] ^ in_data[52];
  assign celloutsig_0_7z = celloutsig_0_5z ^ celloutsig_0_2z;
  assign celloutsig_1_12z = ~(celloutsig_1_1z ^ celloutsig_1_5z);
  assign celloutsig_1_5z = in_data[185:170] == { in_data[163:151], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_0z[4:0], 1'h0 } == celloutsig_0_0z[5:0];
  assign celloutsig_0_14z = { celloutsig_0_12z[8:4], celloutsig_0_6z } == celloutsig_0_12z[24:19];
  assign celloutsig_0_3z = { celloutsig_0_0z[10:2], celloutsig_0_1z, celloutsig_0_2z } >= { celloutsig_0_0z[9:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[143:137] >= { in_data[169:164], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_0z[3:1], celloutsig_0_3z, celloutsig_0_5z } <= { celloutsig_0_0z[3:1], celloutsig_0_7z, 1'h0 };
  assign celloutsig_0_2z = celloutsig_0_0z[10:4] <= in_data[16:10];
  assign celloutsig_1_19z = { celloutsig_1_11z[9:0], celloutsig_1_3z, celloutsig_1_9z } || { celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[26:9] || in_data[44:27];
  assign celloutsig_1_16z = { in_data[107:98], celloutsig_1_0z, celloutsig_1_15z } % { 1'h1, celloutsig_1_11z[9:1], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_11z = celloutsig_0_0z[5:3] % { 1'h1, celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_12z = { in_data[80:51], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, in_data[38:26], 1'h0, celloutsig_0_1z, 1'h1, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, 1'h1, celloutsig_0_2z, celloutsig_0_2z, 1'h0, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_12z[26:5], 1'h0, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_3z } % { 1'h1, celloutsig_0_12z[31:6], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_3z, 1'h1, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_16z[31:20], celloutsig_0_17z, celloutsig_0_10z } % { 1'h1, celloutsig_0_16z[29:21], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[78:68] ^ in_data[28:18];
  assign celloutsig_1_4z = { in_data[180:158], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } ^ { in_data[124:100], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[138:133], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } ^ { in_data[160:152], celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_36z = ~((_00_[7] & celloutsig_0_12z[20]) | celloutsig_0_10z);
  assign celloutsig_1_0z = ~((in_data[187] & in_data[148]) | in_data[164]);
  assign celloutsig_1_2z = ~((in_data[112] & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z[10] & celloutsig_1_4z[12]) | celloutsig_1_1z);
  assign celloutsig_0_13z = ~((celloutsig_0_10z & 1'h1) | celloutsig_0_12z[11]);
  assign _00_[2] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
