
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `dsp_AB_36x36_Pipeline.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v
Parsing Verilog input from `/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v' to AST representation.
Generating RTLIL representation for module `\dsp_AB_36x36_Pipeline'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dsp_AB_36x36_Pipeline

3.2. Analyzing design hierarchy..
Top module:  \dsp_AB_36x36_Pipeline
Removed 0 unused modules.
Warning: Resizing cell port dsp_AB_36x36_Pipeline.DSP38_2.B from 1 bits to 18 bits.
Warning: Resizing cell port dsp_AB_36x36_Pipeline.DSP38_2.A from 1 bits to 20 bits.
Warning: Resizing cell port dsp_AB_36x36_Pipeline.DSP38_1.B from 19 bits to 18 bits.
Warning: Resizing cell port dsp_AB_36x36_Pipeline.DSP38_1.A from 19 bits to 20 bits.
Warning: Resizing cell port dsp_AB_36x36_Pipeline.DSP38.B from 1 bits to 18 bits.
Warning: Resizing cell port dsp_AB_36x36_Pipeline.DSP38.A from 1 bits to 20 bits.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \dsp_AB_36x36_Pipeline

4.17.2. Analyzing design hierarchy..
Top module:  \dsp_AB_36x36_Pipeline
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 5 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:60$24'.
  Set init value: \sum_reg = 3'001

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:60$24'.
Creating decoders for process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:50$23'.
Creating decoders for process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:49$22'.
Creating decoders for process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:48$21'.
Creating decoders for process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:47$20'.
Creating decoders for process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:85$17'.
     1/1: $0\sum_reg[2:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dsp_AB_36x36_Pipeline.\b1' from process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:50$23'.
No latch inferred for signal `\dsp_AB_36x36_Pipeline.\b0' from process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:49$22'.
No latch inferred for signal `\dsp_AB_36x36_Pipeline.\a1' from process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:48$21'.
No latch inferred for signal `\dsp_AB_36x36_Pipeline.\a0' from process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:47$20'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dsp_AB_36x36_Pipeline.\sum_reg' using process `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:85$17'.
  created $dff cell `$procdff$29' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:60$24'.
Removing empty process `dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:50$23'.
Removing empty process `dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:49$22'.
Removing empty process `dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:48$21'.
Removing empty process `dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:47$20'.
Found and cleaned up 2 empty switches in `\dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:85$17'.
Removing empty process `dsp_AB_36x36_Pipeline.$proc$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:85$17'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.
<suppressed ~6 debug messages>

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 4 unused cells and 19 unused wires.
<suppressed ~5 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module dsp_AB_36x36_Pipeline...
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [0]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [10]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [11]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [12]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [13]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [14]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [15]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [16]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [17]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [18]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [19]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [1]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [20]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [21]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [22]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [23]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [24]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [25]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [26]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [27]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [28]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [29]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [2]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [30]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [31]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [32]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [33]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [34]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [35]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [36]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [37]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [38]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [39]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [3]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [40]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [41]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [42]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [43]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [44]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [45]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [46]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [47]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [48]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [49]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [4]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [50]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [51]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [52]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [53]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [54]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [55]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [56]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [57]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [58]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [59]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [5]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [60]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [61]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [62]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [63]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [64]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [65]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [66]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [67]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [68]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [69]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [6]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [70]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [71]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [7]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [8]
Warning: found logic loop in module dsp_AB_36x36_Pipeline:
    cell $ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux)
    wire \z_2 [9]
Found and reported 72 problems.

4.28. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 34
   Number of wire bits:            762
   Number of public wires:          25
   Number of public wire bits:     531
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            3
     $dff                            1
     $eq                             2
     $mux                            4
     $ne                             1
     DSP38                           3

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 17 bits (of 73) from port A of cell dsp_AB_36x36_Pipeline.$add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$13 ($add).
Removed top 16 bits (of 73) from port Y of cell dsp_AB_36x36_Pipeline.$add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$13 ($add).
Removed top 16 bits (of 73) from port A of cell dsp_AB_36x36_Pipeline.$add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15 ($add).
Removed top 1 bits (of 73) from mux cell dsp_AB_36x36_Pipeline.$ternary$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$16 ($mux).
Removed top 1 bits (of 73) from port Y of cell dsp_AB_36x36_Pipeline.$add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15 ($add).
Removed top 1 bits (of 73) from port B of cell dsp_AB_36x36_Pipeline.$add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15 ($add).
Removed top 1 bits (of 73) from wire dsp_AB_36x36_Pipeline.$add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15_Y.
Removed top 2 bits (of 3) from wire dsp_AB_36x36_Pipeline.fb.

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$29 ($dff) from module dsp_AB_36x36_Pipeline (D = $procmux$25_Y [1:0], Q = \sum_reg [1:0], rval = 2'01).
Adding SRST signal on $procdff$29 ($dff) from module dsp_AB_36x36_Pipeline (D = $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:86$18_Y [2], Q = \sum_reg [2], rval = 1'0).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=3, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from mux cell dsp_AB_36x36_Pipeline.$procmux$25 ($mux).
Removed top 1 bits (of 3) from wire dsp_AB_36x36_Pipeline.$procmux$25_Y.

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 32
   Number of wire bits:            683
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            3
     $eq                             1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 32
   Number of wire bits:            683
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            3
     $eq                             1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 32
   Number of wire bits:            683
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            3
     $eq                             1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 32
   Number of wire bits:            683
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            3
     $eq                             1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.101. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 32
   Number of wire bits:            683
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            3
     $eq                             1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dsp_AB_36x36_Pipeline:
  creating $macc model for $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$13 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:86$18 ($add).
  merging $macc model for $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$13 into $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15.
  creating $alu model for $macc $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:86$18.
  creating $macc cell for $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:76$15: $auto$alumacc.cc:365:replace_macc$37
  creating $alu cell for $add$/nfs_scratch/scratch/litex/sarmad_salman/practice/ep4/Validation/RTL_testcases/IP_Catalog_Designs/dsp_generator_AB_36x36_pipeline/results_dir/./dsp_AB_36x36_Pipeline/run_1/IPs/rapidsilicon/ip/dsp_generator/v1_0/dsp_AB_36x36_Pipeline/src/dsp_AB_36x36_Pipeline_v1_0.v:86$18: $auto$alumacc.cc:485:replace_alu$38
  created 1 $alu and 1 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.115. Executing OPT_SHARE pass.

4.116. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 2

4.119. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 33
   Number of wire bits:            616
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $alu                            1
     $eq                             1
     $macc                           1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.120. Executing MEMORY pass.

4.120.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.120.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.120.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.120.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.120.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.120.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.120.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.120.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.120.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.120.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.121. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                 33
   Number of wire bits:            616
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $alu                            1
     $eq                             1
     $macc                           1
     $mux                            3
     $ne                             1
     $reduce_or                      1
     $sdff                           2
     DSP38                           3

4.122. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.125. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.126. Executing Rs_BRAM_Split pass.

4.127. Executing TECHMAP pass (map to technology primitives).

4.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.128. Executing TECHMAP pass (map to technology primitives).

4.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.129. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add { \z3 18'000000000000000000 } (56 bits, signed)
  add { \z2 [35:0] 36'000000000000000000000000000000000000 } (72 bits, signed)
  add \z1 (38 bits, signed)
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~910 debug messages>

4.143. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                378
   Number of wire bits:           5801
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1175
     $_AND_                        422
     $_DFF_P_                        3
     $_MUX_                        153
     $_NOT_                         76
     $_OR_                         216
     $_XOR_                        302
     DSP38                           3

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.
<suppressed ~462 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 86 unused cells and 150 unused wires.
<suppressed ~87 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.156. Executing OPT_SHARE pass.

4.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 2

4.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.
<suppressed ~2 debug messages>

4.161. Executing TECHMAP pass (map to technology primitives).

4.161.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.161.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.162. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                232
   Number of wire bits:           1384
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                701
     $_AND_                        283
     $_DFF_P_                        3
     $_MUX_                         75
     $_NOT_                          3
     $_OR_                         137
     $_XOR_                        197
     DSP38                           3

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.182. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.185. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=3, #remove=0, time=0.00 sec.]

4.186. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.188. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                232
   Number of wire bits:           1384
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                701
     $_AND_                        283
     $_DFF_P_                        3
     $_MUX_                         75
     $_NOT_                          3
     $_OR_                         137
     $_XOR_                        197
     DSP38                           3

   Number of Generic REGs:          3

ABC-DFF iteration : 1

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  701 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\dsp_AB_36x36_Pipeline' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1869: \z_2 [36] -> \z_2 [36]
Breaking loop using new signal $abcloop$1870: \z_2 [28] -> \z_2 [28]
Breaking loop using new signal $abcloop$1871: \z_2 [59] -> \z_2 [59]
Breaking loop using new signal $abcloop$1872: \z_2 [37] -> \z_2 [37]
Breaking loop using new signal $abcloop$1873: \z_2 [12] -> \z_2 [12]
Breaking loop using new signal $abcloop$1874: \z_2 [22] -> \z_2 [22]
Breaking loop using new signal $abcloop$1875: \z_2 [60] -> \z_2 [60]
Breaking loop using new signal $abcloop$1876: \z_2 [5] -> \z_2 [5]
Breaking loop using new signal $abcloop$1877: \z_2 [33] -> \z_2 [33]
Breaking loop using new signal $abcloop$1878: \z_2 [13] -> \z_2 [13]
Breaking loop using new signal $abcloop$1879: \z_2 [61] -> \z_2 [61]
Breaking loop using new signal $abcloop$1880: \z_2 [31] -> \z_2 [31]
Breaking loop using new signal $abcloop$1881: \z_2 [42] -> \z_2 [42]
Breaking loop using new signal $abcloop$1882: \z_2 [1] -> \z_2 [1]
Breaking loop using new signal $abcloop$1883: \z_2 [62] -> \z_2 [62]
Breaking loop using new signal $abcloop$1884: \z_2 [34] -> \z_2 [34]
Breaking loop using new signal $abcloop$1885: \z_2 [30] -> \z_2 [30]
Breaking loop using new signal $abcloop$1886: \z_2 [0] -> \z_2 [0]
Breaking loop using new signal $abcloop$1887: \z_2 [63] -> \z_2 [63]
Breaking loop using new signal $abcloop$1888: \z_2 [52] -> \z_2 [52]
Breaking loop using new signal $abcloop$1889: \z_2 [15] -> \z_2 [15]
Breaking loop using new signal $abcloop$1890: \z_2 [21] -> \z_2 [21]
Breaking loop using new signal $abcloop$1891: \z_2 [64] -> \z_2 [64]
Breaking loop using new signal $abcloop$1892: \z_2 [44] -> \z_2 [44]
Breaking loop using new signal $abcloop$1893: \z_2 [51] -> \z_2 [51]
Breaking loop using new signal $abcloop$1894: \z_2 [38] -> \z_2 [38]
Breaking loop using new signal $abcloop$1895: \z_2 [65] -> \z_2 [65]
Breaking loop using new signal $abcloop$1896: \z_2 [43] -> \z_2 [43]
Breaking loop using new signal $abcloop$1897: \z_2 [49] -> \z_2 [49]
Breaking loop using new signal $abcloop$1898: \z_2 [20] -> \z_2 [20]
Breaking loop using new signal $abcloop$1899: \z_2 [66] -> \z_2 [66]
Breaking loop using new signal $abcloop$1900: \z_2 [18] -> \z_2 [18]
Breaking loop using new signal $abcloop$1901: \z_2 [41] -> \z_2 [41]
Breaking loop using new signal $abcloop$1902: \z_2 [29] -> \z_2 [29]
Breaking loop using new signal $abcloop$1903: \z_2 [67] -> \z_2 [67]
Breaking loop using new signal $abcloop$1904: \z_2 [53] -> \z_2 [53]
Breaking loop using new signal $abcloop$1905: \z_2 [4] -> \z_2 [4]
Breaking loop using new signal $abcloop$1906: \z_2 [14] -> \z_2 [14]
Breaking loop using new signal $abcloop$1907: \z_2 [68] -> \z_2 [68]
Breaking loop using new signal $abcloop$1908: \z_2 [8] -> \z_2 [8]
Breaking loop using new signal $abcloop$1909: \z_2 [26] -> \z_2 [26]
Breaking loop using new signal $abcloop$1910: \z_2 [45] -> \z_2 [45]
Breaking loop using new signal $abcloop$1911: \z_2 [69] -> \z_2 [69]
Breaking loop using new signal $abcloop$1912: \z_2 [47] -> \z_2 [47]
Breaking loop using new signal $abcloop$1913: \z_2 [2] -> \z_2 [2]
Breaking loop using new signal $abcloop$1914: \z_2 [35] -> \z_2 [35]
Breaking loop using new signal $abcloop$1915: \z_2 [70] -> \z_2 [70]
Breaking loop using new signal $abcloop$1916: \z_2 [25] -> \z_2 [25]
Breaking loop using new signal $abcloop$1917: \z_2 [50] -> \z_2 [50]
Breaking loop using new signal $abcloop$1918: \z_2 [17] -> \z_2 [17]
Breaking loop using new signal $abcloop$1919: \z_2 [71] -> \z_2 [71]
Breaking loop using new signal $abcloop$1920: \z_2 [27] -> \z_2 [27]
Breaking loop using new signal $abcloop$1921: \z_2 [46] -> \z_2 [46]
Breaking loop using new signal $abcloop$1922: \z_2 [10] -> \z_2 [10]
Breaking loop using new signal $abcloop$1923: \z_2 [48] -> \z_2 [48]
Breaking loop using new signal $abcloop$1924: \z_2 [16] -> \z_2 [16]
Breaking loop using new signal $abcloop$1925: \z_2 [54] -> \z_2 [54]
Breaking loop using new signal $abcloop$1926: \z_2 [19] -> \z_2 [19]
Breaking loop using new signal $abcloop$1927: \z_2 [57] -> \z_2 [57]
Breaking loop using new signal $abcloop$1928: \z_2 [40] -> \z_2 [40]
Breaking loop using new signal $abcloop$1929: \z_2 [6] -> \z_2 [6]
Breaking loop using new signal $abcloop$1930: \z_2 [7] -> \z_2 [7]
Breaking loop using new signal $abcloop$1931: \z_2 [55] -> \z_2 [55]
Breaking loop using new signal $abcloop$1932: \z_2 [58] -> \z_2 [58]
Breaking loop using new signal $abcloop$1933: \z_2 [3] -> \z_2 [3]
Breaking loop using new signal $abcloop$1934: \z_2 [32] -> \z_2 [32]
Breaking loop using new signal $abcloop$1935: \z_2 [9] -> \z_2 [9]
Breaking loop using new signal $abcloop$1936: \z_2 [56] -> \z_2 [56]
Breaking loop using new signal $abcloop$1937: \z_2 [39] -> \z_2 [39]
Breaking loop using new signal $abcloop$1938: \z_2 [23] -> \z_2 [23]
Breaking loop using new signal $abcloop$1939: \z_2 [24] -> \z_2 [24]
Breaking loop using new signal $abcloop$1940: \z_2 [11] -> \z_2 [11]
Extracted 698 gates and 885 wires to a netlist network with 185 inputs and 76 outputs (dfl=1).

4.189.2.1. Executing ABC.
[Time = 0.11 sec.]

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 541 unused wires.
<suppressed ~1 debug messages>

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  688 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\dsp_AB_36x36_Pipeline' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$2630: \z [53] -> \z [53]
Breaking loop using new signal $abcloop$2631: \z [61] -> \z [61]
Breaking loop using new signal $abcloop$2632: \z [66] -> \z [66]
Breaking loop using new signal $abcloop$2633: \z [25] -> \z [25]
Breaking loop using new signal $abcloop$2634: \z [67] -> \z [67]
Breaking loop using new signal $abcloop$2635: \z [65] -> \z [65]
Breaking loop using new signal $abcloop$2636: \z [57] -> \z [57]
Breaking loop using new signal $abcloop$2637: \z [24] -> \z [24]
Breaking loop using new signal $abcloop$2638: \z [45] -> \z [45]
Breaking loop using new signal $abcloop$2639: \z [34] -> \z [34]
Breaking loop using new signal $abcloop$2640: \z [38] -> \z [38]
Breaking loop using new signal $abcloop$2641: \z [23] -> \z [23]
Breaking loop using new signal $abcloop$2642: \z [51] -> \z [51]
Breaking loop using new signal $abcloop$2643: \z [52] -> \z [52]
Breaking loop using new signal $abcloop$2644: \z [46] -> \z [46]
Breaking loop using new signal $abcloop$2645: \z [22] -> \z [22]
Breaking loop using new signal $abcloop$2646: \z [33] -> \z [33]
Breaking loop using new signal $abcloop$2647: \z [55] -> \z [55]
Breaking loop using new signal $abcloop$2648: \z [69] -> \z [69]
Breaking loop using new signal $abcloop$2649: \z [21] -> \z [21]
Breaking loop using new signal $abcloop$2650: \z [70] -> \z [70]
Breaking loop using new signal $abcloop$2651: \z [54] -> \z [54]
Breaking loop using new signal $abcloop$2652: \z [60] -> \z [60]
Breaking loop using new signal $abcloop$2653: \z [20] -> \z [20]
Breaking loop using new signal $abcloop$2654: \z [47] -> \z [47]
Breaking loop using new signal $abcloop$2655: \z [44] -> \z [44]
Breaking loop using new signal $abcloop$2656: \z [40] -> \z [40]
Breaking loop using new signal $abcloop$2657: \z [19] -> \z [19]
Breaking loop using new signal $abcloop$2658: \z [39] -> \z [39]
Breaking loop using new signal $abcloop$2659: \z [71] -> \z [71]
Breaking loop using new signal $abcloop$2660: \z [68] -> \z [68]
Breaking loop using new signal $abcloop$2661: \z [18] -> \z [18]
Breaking loop using new signal $abcloop$2662: \z [50] -> \z [50]
Breaking loop using new signal $abcloop$2663: \z [17] -> \z [17]
Breaking loop using new signal $abcloop$2664: \z [31] -> \z [31]
Breaking loop using new signal $abcloop$2665: \z [16] -> \z [16]
Breaking loop using new signal $abcloop$2666: \z [62] -> \z [62]
Breaking loop using new signal $abcloop$2667: \z [15] -> \z [15]
Breaking loop using new signal $abcloop$2668: \z [49] -> \z [49]
Breaking loop using new signal $abcloop$2669: \z [14] -> \z [14]
Breaking loop using new signal $abcloop$2670: \z [58] -> \z [58]
Breaking loop using new signal $abcloop$2671: \z [13] -> \z [13]
Breaking loop using new signal $abcloop$2672: \z [30] -> \z [30]
Breaking loop using new signal $abcloop$2673: \z [12] -> \z [12]
Breaking loop using new signal $abcloop$2674: \z [59] -> \z [59]
Breaking loop using new signal $abcloop$2675: \z [11] -> \z [11]
Breaking loop using new signal $abcloop$2676: \z [43] -> \z [43]
Breaking loop using new signal $abcloop$2677: \z [10] -> \z [10]
Breaking loop using new signal $abcloop$2678: \z [63] -> \z [63]
Breaking loop using new signal $abcloop$2679: \z [9] -> \z [9]
Breaking loop using new signal $abcloop$2680: \z [29] -> \z [29]
Breaking loop using new signal $abcloop$2681: \z [8] -> \z [8]
Breaking loop using new signal $abcloop$2682: \z [64] -> \z [64]
Breaking loop using new signal $abcloop$2683: \z [7] -> \z [7]
Breaking loop using new signal $abcloop$2684: \z [35] -> \z [35]
Breaking loop using new signal $abcloop$2685: \z [6] -> \z [6]
Breaking loop using new signal $abcloop$2686: \z [42] -> \z [42]
Breaking loop using new signal $abcloop$2687: \z [5] -> \z [5]
Breaking loop using new signal $abcloop$2688: \z [28] -> \z [28]
Breaking loop using new signal $abcloop$2689: \z [4] -> \z [4]
Breaking loop using new signal $abcloop$2690: \z [37] -> \z [37]
Breaking loop using new signal $abcloop$2691: \z [3] -> \z [3]
Breaking loop using new signal $abcloop$2692: \z [32] -> \z [32]
Breaking loop using new signal $abcloop$2693: \z [2] -> \z [2]
Breaking loop using new signal $abcloop$2694: \z [56] -> \z [56]
Breaking loop using new signal $abcloop$2695: \z [1] -> \z [1]
Breaking loop using new signal $abcloop$2696: \z [26] -> \z [26]
Breaking loop using new signal $abcloop$2697: \z [27] -> \z [27]
Breaking loop using new signal $abcloop$2698: \z [0] -> \z [0]
Breaking loop using new signal $abcloop$2699: \z [41] -> \z [41]
Breaking loop using new signal $abcloop$2700: \z [36] -> \z [36]
Breaking loop using new signal $abcloop$2701: \z [48] -> \z [48]
Extracted 685 gates and 870 wires to a netlist network with 185 inputs and 75 outputs (dfl=1).

4.199.2.1. Executing ABC.
[Time = 0.10 sec.]

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 944 unused wires.
<suppressed ~1 debug messages>

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.209. Executing ABC pass (technology mapping using ABC).

4.209.1. Summary of detected clock domains:
  688 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.209.2. Extracting gate netlist of module `\dsp_AB_36x36_Pipeline' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$3390: \z [33] -> \z [33]
Breaking loop using new signal $abcloop$3391: \z [49] -> \z [49]
Breaking loop using new signal $abcloop$3392: \z [40] -> \z [40]
Breaking loop using new signal $abcloop$3393: \z [55] -> \z [55]
Breaking loop using new signal $abcloop$3394: \z [19] -> \z [19]
Breaking loop using new signal $abcloop$3395: \z [13] -> \z [13]
Breaking loop using new signal $abcloop$3396: \z [3] -> \z [3]
Breaking loop using new signal $abcloop$3397: \z [56] -> \z [56]
Breaking loop using new signal $abcloop$3398: \z [46] -> \z [46]
Breaking loop using new signal $abcloop$3399: \z [2] -> \z [2]
Breaking loop using new signal $abcloop$3400: \z [48] -> \z [48]
Breaking loop using new signal $abcloop$3401: \z [57] -> \z [57]
Breaking loop using new signal $abcloop$3402: \z [21] -> \z [21]
Breaking loop using new signal $abcloop$3403: \z [44] -> \z [44]
Breaking loop using new signal $abcloop$3404: \z [23] -> \z [23]
Breaking loop using new signal $abcloop$3405: \z [58] -> \z [58]
Breaking loop using new signal $abcloop$3406: \z [45] -> \z [45]
Breaking loop using new signal $abcloop$3407: \z [30] -> \z [30]
Breaking loop using new signal $abcloop$3408: \z [5] -> \z [5]
Breaking loop using new signal $abcloop$3409: \z [59] -> \z [59]
Breaking loop using new signal $abcloop$3410: \z [6] -> \z [6]
Breaking loop using new signal $abcloop$3411: \z [16] -> \z [16]
Breaking loop using new signal $abcloop$3412: \z [20] -> \z [20]
Breaking loop using new signal $abcloop$3413: \z [60] -> \z [60]
Breaking loop using new signal $abcloop$3414: \z [22] -> \z [22]
Breaking loop using new signal $abcloop$3415: \z [10] -> \z [10]
Breaking loop using new signal $abcloop$3416: \z [18] -> \z [18]
Breaking loop using new signal $abcloop$3417: \z [61] -> \z [61]
Breaking loop using new signal $abcloop$3418: \z [35] -> \z [35]
Breaking loop using new signal $abcloop$3419: \z [4] -> \z [4]
Breaking loop using new signal $abcloop$3420: \z [51] -> \z [51]
Breaking loop using new signal $abcloop$3421: \z [62] -> \z [62]
Breaking loop using new signal $abcloop$3422: \z [41] -> \z [41]
Breaking loop using new signal $abcloop$3423: \z [0] -> \z [0]
Breaking loop using new signal $abcloop$3424: \z [7] -> \z [7]
Breaking loop using new signal $abcloop$3425: \z [63] -> \z [63]
Breaking loop using new signal $abcloop$3426: \z [29] -> \z [29]
Breaking loop using new signal $abcloop$3427: \z [34] -> \z [34]
Breaking loop using new signal $abcloop$3428: \z [8] -> \z [8]
Breaking loop using new signal $abcloop$3429: \z [64] -> \z [64]
Breaking loop using new signal $abcloop$3430: \z [1] -> \z [1]
Breaking loop using new signal $abcloop$3431: \z [37] -> \z [37]
Breaking loop using new signal $abcloop$3432: \z [28] -> \z [28]
Breaking loop using new signal $abcloop$3433: \z [65] -> \z [65]
Breaking loop using new signal $abcloop$3434: \z [15] -> \z [15]
Breaking loop using new signal $abcloop$3435: \z [47] -> \z [47]
Breaking loop using new signal $abcloop$3436: \z [27] -> \z [27]
Breaking loop using new signal $abcloop$3437: \z [66] -> \z [66]
Breaking loop using new signal $abcloop$3438: \z [53] -> \z [53]
Breaking loop using new signal $abcloop$3439: \z [43] -> \z [43]
Breaking loop using new signal $abcloop$3440: \z [17] -> \z [17]
Breaking loop using new signal $abcloop$3441: \z [67] -> \z [67]
Breaking loop using new signal $abcloop$3442: \z [9] -> \z [9]
Breaking loop using new signal $abcloop$3443: \z [42] -> \z [42]
Breaking loop using new signal $abcloop$3444: \z [25] -> \z [25]
Breaking loop using new signal $abcloop$3445: \z [68] -> \z [68]
Breaking loop using new signal $abcloop$3446: \z [39] -> \z [39]
Breaking loop using new signal $abcloop$3447: \z [31] -> \z [31]
Breaking loop using new signal $abcloop$3448: \z [14] -> \z [14]
Breaking loop using new signal $abcloop$3449: \z [69] -> \z [69]
Breaking loop using new signal $abcloop$3450: \z [50] -> \z [50]
Breaking loop using new signal $abcloop$3451: \z [36] -> \z [36]
Breaking loop using new signal $abcloop$3452: \z [11] -> \z [11]
Breaking loop using new signal $abcloop$3453: \z [70] -> \z [70]
Breaking loop using new signal $abcloop$3454: \z [12] -> \z [12]
Breaking loop using new signal $abcloop$3455: \z [24] -> \z [24]
Breaking loop using new signal $abcloop$3456: \z [54] -> \z [54]
Breaking loop using new signal $abcloop$3457: \z [52] -> \z [52]
Breaking loop using new signal $abcloop$3458: \z [71] -> \z [71]
Breaking loop using new signal $abcloop$3459: \z [32] -> \z [32]
Breaking loop using new signal $abcloop$3460: \z [26] -> \z [26]
Breaking loop using new signal $abcloop$3461: \z [38] -> \z [38]
Extracted 685 gates and 870 wires to a netlist network with 185 inputs and 75 outputs (dfl=2).

4.209.2.1. Executing ABC.
[Time = 0.21 sec.]

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 944 unused wires.
<suppressed ~1 debug messages>

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.219. Executing ABC pass (technology mapping using ABC).

4.219.1. Summary of detected clock domains:
  584 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.219.2. Extracting gate netlist of module `\dsp_AB_36x36_Pipeline' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$4046: \z [42] -> \z [42]
Breaking loop using new signal $abcloop$4047: \z [60] -> \z [60]
Breaking loop using new signal $abcloop$4048: \z [58] -> \z [58]
Breaking loop using new signal $abcloop$4049: \z [34] -> \z [34]
Breaking loop using new signal $abcloop$4050: \z [44] -> \z [44]
Breaking loop using new signal $abcloop$4051: \z [2] -> \z [2]
Breaking loop using new signal $abcloop$4052: \z [49] -> \z [49]
Breaking loop using new signal $abcloop$4053: \z [33] -> \z [33]
Breaking loop using new signal $abcloop$4054: \z [57] -> \z [57]
Breaking loop using new signal $abcloop$4055: \z [12] -> \z [12]
Breaking loop using new signal $abcloop$4056: \z [70] -> \z [70]
Breaking loop using new signal $abcloop$4057: \z [32] -> \z [32]
Breaking loop using new signal $abcloop$4058: \z [71] -> \z [71]
Breaking loop using new signal $abcloop$4059: \z [63] -> \z [63]
Breaking loop using new signal $abcloop$4060: \z [17] -> \z [17]
Breaking loop using new signal $abcloop$4061: \z [31] -> \z [31]
Breaking loop using new signal $abcloop$4062: \z [5] -> \z [5]
Breaking loop using new signal $abcloop$4063: \z [55] -> \z [55]
Breaking loop using new signal $abcloop$4064: \z [41] -> \z [41]
Breaking loop using new signal $abcloop$4065: \z [30] -> \z [30]
Breaking loop using new signal $abcloop$4066: \z [61] -> \z [61]
Breaking loop using new signal $abcloop$4067: \z [47] -> \z [47]
Breaking loop using new signal $abcloop$4068: \z [0] -> \z [0]
Breaking loop using new signal $abcloop$4069: \z [29] -> \z [29]
Breaking loop using new signal $abcloop$4070: \z [52] -> \z [52]
Breaking loop using new signal $abcloop$4071: \z [51] -> \z [51]
Breaking loop using new signal $abcloop$4072: \z [1] -> \z [1]
Breaking loop using new signal $abcloop$4073: \z [28] -> \z [28]
Breaking loop using new signal $abcloop$4074: \z [3] -> \z [3]
Breaking loop using new signal $abcloop$4075: \z [62] -> \z [62]
Breaking loop using new signal $abcloop$4076: \z [37] -> \z [37]
Breaking loop using new signal $abcloop$4077: \z [27] -> \z [27]
Breaking loop using new signal $abcloop$4078: \z [54] -> \z [54]
Breaking loop using new signal $abcloop$4079: \z [43] -> \z [43]
Breaking loop using new signal $abcloop$4080: \z [4] -> \z [4]
Breaking loop using new signal $abcloop$4081: \z [26] -> \z [26]
Breaking loop using new signal $abcloop$4082: \z [6] -> \z [6]
Breaking loop using new signal $abcloop$4083: \z [45] -> \z [45]
Breaking loop using new signal $abcloop$4084: \z [8] -> \z [8]
Breaking loop using new signal $abcloop$4085: \z [25] -> \z [25]
Breaking loop using new signal $abcloop$4086: \z [53] -> \z [53]
Breaking loop using new signal $abcloop$4087: \z [66] -> \z [66]
Breaking loop using new signal $abcloop$4088: \z [7] -> \z [7]
Breaking loop using new signal $abcloop$4089: \z [24] -> \z [24]
Breaking loop using new signal $abcloop$4090: \z [9] -> \z [9]
Breaking loop using new signal $abcloop$4091: \z [69] -> \z [69]
Breaking loop using new signal $abcloop$4092: \z [50] -> \z [50]
Breaking loop using new signal $abcloop$4093: \z [23] -> \z [23]
Breaking loop using new signal $abcloop$4094: \z [39] -> \z [39]
Breaking loop using new signal $abcloop$4095: \z [56] -> \z [56]
Breaking loop using new signal $abcloop$4096: \z [10] -> \z [10]
Breaking loop using new signal $abcloop$4097: \z [22] -> \z [22]
Breaking loop using new signal $abcloop$4098: \z [48] -> \z [48]
Breaking loop using new signal $abcloop$4099: \z [59] -> \z [59]
Breaking loop using new signal $abcloop$4100: \z [11] -> \z [11]
Breaking loop using new signal $abcloop$4101: \z [21] -> \z [21]
Breaking loop using new signal $abcloop$4102: \z [13] -> \z [13]
Breaking loop using new signal $abcloop$4103: \z [67] -> \z [67]
Breaking loop using new signal $abcloop$4104: \z [65] -> \z [65]
Breaking loop using new signal $abcloop$4105: \z [20] -> \z [20]
Breaking loop using new signal $abcloop$4106: \z [38] -> \z [38]
Breaking loop using new signal $abcloop$4107: \z [40] -> \z [40]
Breaking loop using new signal $abcloop$4108: \z [14] -> \z [14]
Breaking loop using new signal $abcloop$4109: \z [19] -> \z [19]
Breaking loop using new signal $abcloop$4110: \z [16] -> \z [16]
Breaking loop using new signal $abcloop$4111: \z [64] -> \z [64]
Breaking loop using new signal $abcloop$4112: \z [35] -> \z [35]
Breaking loop using new signal $abcloop$4113: \z [15] -> \z [15]
Breaking loop using new signal $abcloop$4114: \z [18] -> \z [18]
Breaking loop using new signal $abcloop$4115: \z [68] -> \z [68]
Breaking loop using new signal $abcloop$4116: \z [46] -> \z [46]
Breaking loop using new signal $abcloop$4117: \z [36] -> \z [36]
Extracted 581 gates and 766 wires to a netlist network with 185 inputs and 75 outputs (dfl=2).

4.219.2.1. Executing ABC.
[Time = 0.20 sec.]

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.225. Executing OPT_SHARE pass.

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 840 unused wires.
<suppressed ~1 debug messages>

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.229. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.233. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.235. Executing OPT_SHARE pass.

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.242. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.244. Executing OPT_SHARE pass.

4.245. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.246. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.253. Executing OPT_SHARE pass.

4.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.255. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=2, #remove=0, time=0.00 sec.]

4.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.258. Executing BMUXMAP pass.

4.259. Executing DEMUXMAP pass.

4.260. Executing ABC pass (technology mapping using ABC).

4.260.1. Extracting gate netlist of module `\dsp_AB_36x36_Pipeline' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$4685: \z [59] -> \z [59]
Breaking loop using new signal $abcloop$4686: \z [36] -> \z [36]
Breaking loop using new signal $abcloop$4687: \z [70] -> \z [70]
Breaking loop using new signal $abcloop$4688: \z [44] -> \z [44]
Breaking loop using new signal $abcloop$4689: \z [43] -> \z [43]
Breaking loop using new signal $abcloop$4690: \z [25] -> \z [25]
Breaking loop using new signal $abcloop$4691: \z [28] -> \z [28]
Breaking loop using new signal $abcloop$4692: \z [12] -> \z [12]
Breaking loop using new signal $abcloop$4693: \z [61] -> \z [61]
Breaking loop using new signal $abcloop$4694: \z [46] -> \z [46]
Breaking loop using new signal $abcloop$4695: \z [53] -> \z [53]
Breaking loop using new signal $abcloop$4696: \z [31] -> \z [31]
Breaking loop using new signal $abcloop$4697: \z [30] -> \z [30]
Breaking loop using new signal $abcloop$4698: \z [6] -> \z [6]
Breaking loop using new signal $abcloop$4699: \z [56] -> \z [56]
Breaking loop using new signal $abcloop$4700: \z [24] -> \z [24]
Breaking loop using new signal $abcloop$4701: \z [11] -> \z [11]
Breaking loop using new signal $abcloop$4702: \z [45] -> \z [45]
Breaking loop using new signal $abcloop$4703: \z [42] -> \z [42]
Breaking loop using new signal $abcloop$4704: \z [4] -> \z [4]
Breaking loop using new signal $abcloop$4705: \z [65] -> \z [65]
Breaking loop using new signal $abcloop$4706: \z [64] -> \z [64]
Breaking loop using new signal $abcloop$4707: \z [39] -> \z [39]
Breaking loop using new signal $abcloop$4708: \z [54] -> \z [54]
Breaking loop using new signal $abcloop$4709: \z [1] -> \z [1]
Breaking loop using new signal $abcloop$4710: \z [23] -> \z [23]
Breaking loop using new signal $abcloop$4711: \z [57] -> \z [57]
Breaking loop using new signal $abcloop$4712: \z [63] -> \z [63]
Breaking loop using new signal $abcloop$4713: \z [69] -> \z [69]
Breaking loop using new signal $abcloop$4714: \z [3] -> \z [3]
Breaking loop using new signal $abcloop$4715: \z [34] -> \z [34]
Breaking loop using new signal $abcloop$4716: \z [37] -> \z [37]
Breaking loop using new signal $abcloop$4717: \z [9] -> \z [9]
Breaking loop using new signal $abcloop$4718: \z [0] -> \z [0]
Breaking loop using new signal $abcloop$4719: \z [2] -> \z [2]
Breaking loop using new signal $abcloop$4720: \z [22] -> \z [22]
Breaking loop using new signal $abcloop$4721: \z [55] -> \z [55]
Breaking loop using new signal $abcloop$4722: \z [33] -> \z [33]
Breaking loop using new signal $abcloop$4723: \z [32] -> \z [32]
Breaking loop using new signal $abcloop$4724: \z [35] -> \z [35]
Breaking loop using new signal $abcloop$4725: \z [29] -> \z [29]
Breaking loop using new signal $abcloop$4726: \z [15] -> \z [15]
Breaking loop using new signal $abcloop$4727: \z [16] -> \z [16]
Breaking loop using new signal $abcloop$4728: \z [21] -> \z [21]
Breaking loop using new signal $abcloop$4729: \z [13] -> \z [13]
Breaking loop using new signal $abcloop$4730: \z [10] -> \z [10]
Breaking loop using new signal $abcloop$4731: \z [41] -> \z [41]
Breaking loop using new signal $abcloop$4732: \z [38] -> \z [38]
Breaking loop using new signal $abcloop$4733: \z [50] -> \z [50]
Breaking loop using new signal $abcloop$4734: \z [58] -> \z [58]
Breaking loop using new signal $abcloop$4735: \z [52] -> \z [52]
Breaking loop using new signal $abcloop$4736: \z [20] -> \z [20]
Breaking loop using new signal $abcloop$4737: \z [51] -> \z [51]
Breaking loop using new signal $abcloop$4738: \z [17] -> \z [17]
Breaking loop using new signal $abcloop$4739: \z [8] -> \z [8]
Breaking loop using new signal $abcloop$4740: \z [47] -> \z [47]
Breaking loop using new signal $abcloop$4741: \z [14] -> \z [14]
Breaking loop using new signal $abcloop$4742: \z [7] -> \z [7]
Breaking loop using new signal $abcloop$4743: \z [26] -> \z [26]
Breaking loop using new signal $abcloop$4744: \z [19] -> \z [19]
Breaking loop using new signal $abcloop$4745: \z [40] -> \z [40]
Breaking loop using new signal $abcloop$4746: \z [66] -> \z [66]
Breaking loop using new signal $abcloop$4747: \z [68] -> \z [68]
Breaking loop using new signal $abcloop$4748: \z [5] -> \z [5]
Breaking loop using new signal $abcloop$4749: \z [27] -> \z [27]
Breaking loop using new signal $abcloop$4750: \z [49] -> \z [49]
Breaking loop using new signal $abcloop$4751: \z [18] -> \z [18]
Breaking loop using new signal $abcloop$4752: \z [48] -> \z [48]
Breaking loop using new signal $abcloop$4753: \z [62] -> \z [62]
Breaking loop using new signal $abcloop$4754: \z [71] -> \z [71]
Breaking loop using new signal $abcloop$4755: \z [60] -> \z [60]
Breaking loop using new signal $abcloop$4756: \z [67] -> \z [67]
Extracted 562 gates and 749 wires to a netlist network with 187 inputs and 75 outputs (dfl=1).

4.260.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 187  #Luts =   221  Max Lvl =  21  Avg Lvl =   8.27  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 187  #Luts =   271  Max Lvl =   6  Avg Lvl =   3.84  [   0.59 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 187  #Luts =   228  Max Lvl =   6  Avg Lvl =   3.89  [   0.87 sec. at Pass 2]{map}[6]
DE:   #PIs = 187  #Luts =   222  Max Lvl =   6  Avg Lvl =   3.88  [   0.93 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 187  #Luts =   216  Max Lvl =   6  Avg Lvl =   4.19  [   0.95 sec. at Pass 4]{map}[16]
DE:   #PIs = 187  #Luts =   211  Max Lvl =   6  Avg Lvl =   4.21  [   0.88 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 187  #Luts =   210  Max Lvl =   6  Avg Lvl =   3.76  [   0.87 sec. at Pass 6]{map}[16]
DE:   #PIs = 187  #Luts =   206  Max Lvl =   6  Avg Lvl =   3.75  [   0.90 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 187  #Luts =   206  Max Lvl =   6  Avg Lvl =   3.75  [   0.85 sec. at Pass 8]{map}[16]
DE:   #PIs = 187  #Luts =   204  Max Lvl =   6  Avg Lvl =   3.76  [   0.91 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 187  #Luts =   203  Max Lvl =   6  Avg Lvl =   3.77  [   0.85 sec. at Pass 10]{map}[16]
DE:   #PIs = 187  #Luts =   203  Max Lvl =   6  Avg Lvl =   3.77  [   0.90 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 187  #Luts =   203  Max Lvl =   6  Avg Lvl =   3.77  [   0.94 sec. at Pass 12]{map}[16]
DE:   #PIs = 187  #Luts =   202  Max Lvl =   6  Avg Lvl =   3.77  [   0.96 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 187  #Luts =   202  Max Lvl =   6  Avg Lvl =   3.77  [   0.98 sec. at Pass 14]{map}[16]
DE:   #PIs = 187  #Luts =   201  Max Lvl =   6  Avg Lvl =   4.16  [   0.98 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 187  #Luts =   201  Max Lvl =   6  Avg Lvl =   4.16  [   0.96 sec. at Pass 16]{map}[16]
DE:   #PIs = 187  #Luts =   200  Max Lvl =   6  Avg Lvl =   3.79  [   0.97 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 187  #Luts =   200  Max Lvl =   6  Avg Lvl =   3.79  [   1.06 sec. at Pass 18]{map}[16]
DE:   #PIs = 187  #Luts =   200  Max Lvl =   6  Avg Lvl =   3.79  [   0.93 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 187  #Luts =   200  Max Lvl =   6  Avg Lvl =   3.79  [   0.96 sec. at Pass 20]{map}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.93 sec. at Pass 21]{pushMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.86 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.84 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.91 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.91 sec. at Pass 24]{map}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.77 sec. at Pass 25]{pushMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.77 sec. at Pass 26]{pushMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.74 sec. at Pass 26]{pushMap}[16]
DE:   #PIs = 187  #Luts =   198  Max Lvl =   6  Avg Lvl =   3.77  [   0.65 sec. at Pass 27]{finalMap}[16]
DE:   
DE:   total time =   25.82 sec.
[Time = 27.89 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 821 unused wires.
<suppressed ~1 debug messages>

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.270. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.274. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.275. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.276. Executing OPT_SHARE pass.

4.277. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.281. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.283. Executing OPT_SHARE pass.

4.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.285. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 2

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.290. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.292. Executing OPT_SHARE pass.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=1, #remove=0, time=0.00 sec.]

4.295. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.302. Executing OPT_SHARE pass.

4.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.309. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.311. Executing OPT_SHARE pass.

4.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.313. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=1, #remove=0, time=0.00 sec.]

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..

4.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.316. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                150
   Number of wire bits:            654
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_DFF_P_                        2
     $lut                          197
     DSP38                           3

4.317. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.318. Executing RS_DFFSR_CONV pass.

4.319. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                152
   Number of wire bits:            656
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $_DFF_P_                        2
     $_NOT_                          2
     $lut                          197
     DSP38                           3

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.320.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.320.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~319 debug messages>

4.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.
<suppressed ~5041 debug messages>

4.322. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.324. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
<suppressed ~2295 debug messages>
Removed a total of 765 cells.

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 411 unused wires.
<suppressed ~1 debug messages>

4.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.
<suppressed ~42 debug messages>

4.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.330. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.331. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.332. Executing OPT_SHARE pass.

4.333. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.334. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

4.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.336. Executing TECHMAP pass (map to technology primitives).

4.336.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.336.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.337. Executing ABC pass (technology mapping using ABC).

4.337.1. Extracting gate netlist of module `\dsp_AB_36x36_Pipeline' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$13127: \z [16] -> $auto$simplemap.cc:333:simplemap_lut$13016 [0]
                                               \z [16] -> \z [16]
Breaking loop using new signal $abcloop$13128: \z [9] -> $auto$simplemap.cc:333:simplemap_lut$12883 [0]
                                               \z [9] -> \z [9]
Breaking loop using new signal $abcloop$13129: \z [11] -> $auto$simplemap.cc:333:simplemap_lut$12921 [0]
                                               \z [11] -> \z [11]
Breaking loop using new signal $abcloop$13130: \z [7] -> $auto$simplemap.cc:333:simplemap_lut$12845 [0]
                                               \z [7] -> \z [7]
Breaking loop using new signal $abcloop$13131: \z [15] -> $auto$simplemap.cc:333:simplemap_lut$12997 [0]
                                               \z [15] -> \z [15]
Breaking loop using new signal $abcloop$13132: \z [45] -> $auto$simplemap.cc:333:simplemap_lut$8531 [0]
                                               \z [45] -> \z [45]
Breaking loop using new signal $abcloop$13133: \z [1] -> $auto$simplemap.cc:333:simplemap_lut$12731 [0]
                                               \z [1] -> \z [1]
Breaking loop using new signal $abcloop$13134: \z [10] -> $auto$simplemap.cc:333:simplemap_lut$12902 [0]
                                               \z [10] -> \z [10]
Breaking loop using new signal $abcloop$13135: \z [14] -> $auto$simplemap.cc:333:simplemap_lut$12978 [0]
                                               \z [14] -> \z [14]
Breaking loop using new signal $abcloop$13136: \z [8] -> $auto$simplemap.cc:333:simplemap_lut$12864 [0]
                                               \z [8] -> \z [8]
Breaking loop using new signal $abcloop$13137: \z [6] -> $auto$simplemap.cc:333:simplemap_lut$12826 [0]
                                               \z [6] -> \z [6]
Breaking loop using new signal $abcloop$13138: \z [17] -> $auto$simplemap.cc:333:simplemap_lut$13035 [0]
                                               \z [17] -> \z [17]
Breaking loop using new signal $abcloop$13139: \z [13] -> $auto$simplemap.cc:333:simplemap_lut$12959 [0]
                                               \z [13] -> \z [13]
Breaking loop using new signal $abcloop$13140: \z [12] -> $auto$simplemap.cc:333:simplemap_lut$12940 [0]
                                               \z [12] -> \z [12]
Breaking loop using new signal $abcloop$13141: \z [0] -> $auto$simplemap.cc:333:simplemap_lut$12712 [0]
                                               \z [0] -> \z [0]
Breaking loop using new signal $abcloop$13142: \z [5] -> $auto$simplemap.cc:333:simplemap_lut$12807 [0]
                                               \z [5] -> \z [5]
Breaking loop using new signal $abcloop$13143: \z [4] -> $auto$simplemap.cc:333:simplemap_lut$12788 [0]
                                               \z [4] -> \z [4]
Breaking loop using new signal $abcloop$13144: \z [3] -> $auto$simplemap.cc:333:simplemap_lut$12769 [0]
                                               \z [3] -> \z [3]
Breaking loop using new signal $abcloop$13145: \z [2] -> $auto$simplemap.cc:333:simplemap_lut$12750 [0]
                                               \z [2] -> \z [2]
Breaking loop using new signal $abcloop$13146: \z [18] -> $auto$simplemap.cc:333:simplemap_lut$5268 [0]
                                               \z [18] -> \z [18]
Breaking loop using new signal $abcloop$13147: \z [61] -> \z [61]
Breaking loop using new signal $abcloop$13148: \z [40] -> \z [40]
Breaking loop using new signal $abcloop$13149: \z [39] -> \z [39]
Breaking loop using new signal $abcloop$13150: \z [67] -> \z [67]
Breaking loop using new signal $abcloop$13151: \z [55] -> \z [55]
Breaking loop using new signal $abcloop$13152: \z [25] -> \z [25]
Breaking loop using new signal $abcloop$13153: \z [43] -> \z [43]
Breaking loop using new signal $abcloop$13154: \z [44] -> \z [44]
Breaking loop using new signal $abcloop$13155: \z [22] -> \z [22]
Breaking loop using new signal $abcloop$13156: \z [48] -> \z [48]
Breaking loop using new signal $abcloop$13157: \z [36] -> \z [36]
Breaking loop using new signal $abcloop$13158: \z [49] -> \z [49]
Breaking loop using new signal $abcloop$13159: \z [24] -> \z [24]
Breaking loop using new signal $abcloop$13160: \z [53] -> \z [53]
Breaking loop using new signal $abcloop$13161: \z [68] -> \z [68]
Breaking loop using new signal $abcloop$13162: \z [26] -> \z [26]
Breaking loop using new signal $abcloop$13163: \z [30] -> \z [30]
Breaking loop using new signal $abcloop$13164: \z [58] -> \z [58]
Breaking loop using new signal $abcloop$13165: \z [28] -> \z [28]
Breaking loop using new signal $abcloop$13166: \z [32] -> \z [32]
Breaking loop using new signal $abcloop$13167: \z [65] -> \z [65]
Breaking loop using new signal $abcloop$13168: \z [34] -> \z [34]
Breaking loop using new signal $abcloop$13169: \z [69] -> \z [69]
Breaking loop using new signal $abcloop$13170: \z [52] -> \z [52]
Breaking loop using new signal $abcloop$13171: \z [70] -> \z [70]
Breaking loop using new signal $abcloop$13172: \z [29] -> \z [29]
Breaking loop using new signal $abcloop$13173: \z [60] -> \z [60]
Breaking loop using new signal $abcloop$13174: \z [37] -> \z [37]
Breaking loop using new signal $abcloop$13175: \z [35] -> \z [35]
Breaking loop using new signal $abcloop$13176: \z [64] -> \z [64]
Breaking loop using new signal $abcloop$13177: \z [57] -> \z [57]
Breaking loop using new signal $abcloop$13178: \z [33] -> \z [33]
Breaking loop using new signal $abcloop$13179: \z [38] -> \z [38]
Breaking loop using new signal $abcloop$13180: \z [62] -> \z [62]
Breaking loop using new signal $abcloop$13181: \z [50] -> \z [50]
Breaking loop using new signal $abcloop$13182: \z [42] -> \z [42]
Breaking loop using new signal $abcloop$13183: \z [54] -> \z [54]
Breaking loop using new signal $abcloop$13184: \z [27] -> \z [27]
Breaking loop using new signal $abcloop$13185: \z [19] -> \z [19]
Breaking loop using new signal $abcloop$13186: \z [23] -> \z [23]
Breaking loop using new signal $abcloop$13187: \z [47] -> \z [47]
Breaking loop using new signal $abcloop$13188: \z [51] -> \z [51]
Breaking loop using new signal $abcloop$13189: \z [46] -> \z [46]
Breaking loop using new signal $abcloop$13190: \z [59] -> \z [59]
Breaking loop using new signal $abcloop$13191: \z [20] -> \z [20]
Breaking loop using new signal $abcloop$13192: \z [71] -> \z [71]
Breaking loop using new signal $abcloop$13193: \z [41] -> \z [41]
Breaking loop using new signal $abcloop$13194: \z [56] -> \z [56]
Breaking loop using new signal $abcloop$13195: \z [21] -> \z [21]
Breaking loop using new signal $abcloop$13196: \z [31] -> \z [31]
Breaking loop using new signal $abcloop$13197: \z [63] -> \z [63]
Breaking loop using new signal $abcloop$13198: \z [66] -> \z [66]
Extracted 1182 gates and 1371 wires to a netlist network with 187 inputs and 76 outputs (dfl=1).

4.337.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 187  #Luts =   199  Max Lvl =   6  Avg Lvl =   3.70  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 187  #Luts =   199  Max Lvl =   6  Avg Lvl =   3.70  [   0.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 187  #Luts =   199  Max Lvl =   6  Avg Lvl =   3.70  [   0.75 sec. at Pass 2]{map}[6]
DE:   #PIs = 187  #Luts =   197  Max Lvl =   6  Avg Lvl =   3.71  [   0.75 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 187  #Luts =   197  Max Lvl =   6  Avg Lvl =   3.71  [   0.75 sec. at Pass 4]{map}[16]
DE:   #PIs = 187  #Luts =   196  Max Lvl =   6  Avg Lvl =   3.59  [   0.72 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 187  #Luts =   196  Max Lvl =   6  Avg Lvl =   3.59  [   0.75 sec. at Pass 6]{map}[16]
DE:   #PIs = 187  #Luts =   195  Max Lvl =   6  Avg Lvl =   3.74  [   0.76 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 187  #Luts =   195  Max Lvl =   6  Avg Lvl =   3.74  [   0.78 sec. at Pass 8]{map}[16]
DE:   #PIs = 187  #Luts =   194  Max Lvl =   6  Avg Lvl =   4.09  [   0.82 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 187  #Luts =   194  Max Lvl =   6  Avg Lvl =   4.09  [   0.75 sec. at Pass 10]{map}[16]
DE:   #PIs = 187  #Luts =   194  Max Lvl =   6  Avg Lvl =   4.09  [   0.75 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 187  #Luts =   194  Max Lvl =   6  Avg Lvl =   4.09  [   0.82 sec. at Pass 12]{map}[16]
DE:   #PIs = 187  #Luts =   193  Max Lvl =   6  Avg Lvl =   3.58  [   0.85 sec. at Pass 13]{pushMap}[16]
DE:   #PIs = 187  #Luts =   193  Max Lvl =   6  Avg Lvl =   3.58  [   0.88 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 187  #Luts =   193  Max Lvl =   6  Avg Lvl =   3.58  [   0.72 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 187  #Luts =   192  Max Lvl =   6  Avg Lvl =   3.59  [   0.80 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 187  #Luts =   191  Max Lvl =   6  Avg Lvl =   4.04  [   0.89 sec. at Pass 16]{map}[16]
DE:   #PIs = 187  #Luts =   191  Max Lvl =   6  Avg Lvl =   4.04  [   0.85 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 187  #Luts =   191  Max Lvl =   6  Avg Lvl =   4.04  [   0.89 sec. at Pass 18]{map}[16]
DE:   #PIs = 187  #Luts =   190  Max Lvl =   6  Avg Lvl =   3.59  [   0.90 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.91 sec. at Pass 20]{map}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.94 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.90 sec. at Pass 22]{map}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.91 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.83 sec. at Pass 24]{pushMap}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.84 sec. at Pass 25]{pushMap}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.83 sec. at Pass 25]{pushMap}[16]
DE:   #PIs = 187  #Luts =   189  Max Lvl =   6  Avg Lvl =   3.58  [   0.63 sec. at Pass 26]{finalMap}[16]
DE:   
DE:   total time =   22.68 sec.
[Time = 24.89 sec.]

4.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

4.339. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_AB_36x36_Pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.341. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_AB_36x36_Pipeline.
Performed a total of 0 changes.

4.342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_AB_36x36_Pipeline'.
Removed a total of 0 cells.

4.343. Executing OPT_SHARE pass.

4.344. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.345. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 990 unused wires.
<suppressed ~1 debug messages>

4.346. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_AB_36x36_Pipeline.

RUN-OPT ITERATIONS DONE : 1

4.347. Executing HIERARCHY pass (managing design hierarchy).

4.347.1. Analyzing design hierarchy..
Top module:  \dsp_AB_36x36_Pipeline

4.347.2. Analyzing design hierarchy..
Top module:  \dsp_AB_36x36_Pipeline
Removed 0 unused modules.

4.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_AB_36x36_Pipeline..
Removed 0 unused cells and 15 unused wires.
<suppressed ~15 debug messages>

4.349. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                127
   Number of wire bits:            381
   Number of public wires:          10
   Number of public wire bits:     264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                194
     $lut                          189
     DFFRE                           2
     DSP38                           3

4.350. Executing TECHMAP pass (map to technology primitives).

4.350.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.350.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~1687 debug messages>

4.351. Printing statistics.

=== dsp_AB_36x36_Pipeline ===

   Number of wires:                505
   Number of wire bits:           1480
   Number of public wires:          10
   Number of public wire bits:     264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                194
     DFFRE                           2
     DSP38                           3
     LUT1                            3
     LUT2                           11
     LUT3                           17
     LUT4                           33
     LUT5                           48
     LUT6                           77

   Number of LUTs:                 189
   Number of REGs:                   2
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\dsp_AB_36x36_Pipeline'.

6. Executing BLIF backend.

Warnings: 79 unique messages, 79 total
End of script. Logfile hash: 6c3e7c7f4d, CPU: user 2.71s system 0.09s, MEM: 41.18 MB peak
Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (589 sec), 0% 61x opt_expr (1 sec), ...
