/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [12:0] _04_;
  wire [4:0] _05_;
  wire [14:0] _06_;
  wire [10:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_14z;
  wire [21:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_27z;
  reg [7:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_83z;
  wire [2:0] celloutsig_0_84z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  reg [13:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~(celloutsig_0_10z[16] | celloutsig_0_9z);
  assign celloutsig_1_1z = in_data[116] | celloutsig_1_0z[11];
  assign celloutsig_0_24z = celloutsig_0_7z | _02_;
  assign celloutsig_0_84z = celloutsig_0_83z[4:2] + celloutsig_0_27z[6:4];
  assign celloutsig_1_2z = celloutsig_1_0z[6:0] + celloutsig_1_0z[13:7];
  always_ff @(negedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_0z[9:5], celloutsig_0_2z };
  reg [4:0] _13_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 5'h00;
    else _13_ <= _04_[4:0];
  assign { _00_, _05_[3], _01_, _02_, _05_[0] } = _13_;
  reg [14:0] _14_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 15'h0000;
    else _14_ <= { celloutsig_0_0z[5:4], celloutsig_0_8z };
  assign { _06_[14:12], _03_, _06_[8:0] } = _14_;
  assign celloutsig_1_0z = in_data[184:167] / { 1'h1, in_data[187:171] };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_8z[8], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[90:71], celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, in_data[86:66] };
  assign celloutsig_0_25z = { celloutsig_0_10z[16:9], celloutsig_0_1z } / { 1'h1, _06_[3:2], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_27z = celloutsig_0_10z[16:10] / { 1'h1, celloutsig_0_14z[0], _00_, _05_[3], _01_, _02_, _05_[0] };
  assign celloutsig_1_13z = celloutsig_1_10z[2:0] >= celloutsig_1_5z[5:3];
  assign celloutsig_0_1z = ! in_data[43:27];
  assign celloutsig_0_20z = { celloutsig_0_16z[15:13], celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_2z, _04_, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[45:38], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } * { in_data[11:6], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:6], celloutsig_1_3z } * { celloutsig_1_3z[13:4], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z[17:13], celloutsig_1_1z } * celloutsig_1_3z[8:3];
  assign celloutsig_1_15z = { celloutsig_1_3z[13:8], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_14z } * { celloutsig_1_4z[16:3], celloutsig_1_12z };
  assign celloutsig_1_5z = - celloutsig_1_4z[15:0];
  assign celloutsig_1_9z = - celloutsig_1_0z;
  assign celloutsig_0_14z = - { celloutsig_0_3z[3:2], celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_5z[1] & celloutsig_0_5z[0];
  assign celloutsig_0_7z = | { celloutsig_0_2z[5:0], celloutsig_0_1z };
  assign celloutsig_1_11z = | celloutsig_1_5z[10:0];
  assign celloutsig_1_19z = | celloutsig_1_15z[14:9];
  assign celloutsig_0_0z = in_data[54:44] >> in_data[91:81];
  assign celloutsig_0_5z = celloutsig_0_0z[8:6] >> celloutsig_0_4z[8:6];
  assign celloutsig_0_6z = celloutsig_0_3z[11:7] << celloutsig_0_0z[5:1];
  assign celloutsig_0_83z = { _04_[6:1], celloutsig_0_20z } << celloutsig_0_25z[8:2];
  assign celloutsig_0_4z = celloutsig_0_3z[10:0] - { in_data[60:51], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_7z } - { celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_14z = ~((celloutsig_1_4z[6] & celloutsig_1_9z[8]) | celloutsig_1_0z[8]);
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_0z[14]) | celloutsig_1_15z[12]);
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_3z = { in_data[168:162], celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[49:42];
  assign celloutsig_1_12z = ~((celloutsig_1_5z[13] & celloutsig_1_10z[2]) | (celloutsig_1_0z[10] & celloutsig_1_0z[14]));
  assign { _05_[4], _05_[2:1] } = { _00_, _01_, _02_ };
  assign _06_[11:9] = _03_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
