<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › bif_dma_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>bif_dma_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __bif_dma_defs_h</span>
<span class="cp">#define __bif_dma_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/bif/rtl/bif_dma_regs.r</span>
<span class="cm"> *     id:           bif_dma_regs.r,v 1.6 2005/02/04 13:28:31 perz Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:06:33 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile bif_dma_defs.h ../../inst/bif/rtl/bif_dma_regs.r</span>
<span class="cm"> *      id: $Id: bif_dma_defs.h,v 1.2 2005/04/24 18:30:58 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope bif_dma */</span>

<span class="cm">/* Register rw_ch0_ctrl, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bw</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">burst_len</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cont</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end_pad</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_pin</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_mode</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_pin</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_mode</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_mode</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate_en</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr_all</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch0_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch0_ctrl 0</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch0_ctrl 0</span>

<span class="cm">/* Register rw_ch0_addr, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch0_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch0_addr 4</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch0_addr 4</span>

<span class="cm">/* Register rw_ch0_start, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch0_start</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch0_start 8</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch0_start 8</span>

<span class="cm">/* Register rw_ch0_cnt, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch0_cnt</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch0_cnt 12</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch0_cnt 12</span>

<span class="cm">/* Register r_ch0_stat, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_ch0_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_ch0_stat 16</span>

<span class="cm">/* Register rw_ch1_ctrl, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bw</span>          <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">burst_len</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cont</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end_discard</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_pin</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_mode</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_pin</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_mode</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_mode</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate_en</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch1_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch1_ctrl 32</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch1_ctrl 32</span>

<span class="cm">/* Register rw_ch1_addr, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch1_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch1_addr 36</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch1_addr 36</span>

<span class="cm">/* Register rw_ch1_start, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch1_start</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch1_start 40</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch1_start 40</span>

<span class="cm">/* Register rw_ch1_cnt, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch1_cnt</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch1_cnt 44</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch1_cnt 44</span>

<span class="cm">/* Register r_ch1_stat, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_ch1_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_ch1_stat 48</span>

<span class="cm">/* Register rw_ch2_ctrl, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bw</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">burst_len</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cont</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end_pad</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_pin</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_mode</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_pin</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_mode</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_mode</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate_en</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr_all</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch2_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch2_ctrl 64</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch2_ctrl 64</span>

<span class="cm">/* Register rw_ch2_addr, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch2_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch2_addr 68</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch2_addr 68</span>

<span class="cm">/* Register rw_ch2_start, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch2_start</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch2_start 72</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch2_start 72</span>

<span class="cm">/* Register rw_ch2_cnt, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch2_cnt</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch2_cnt 76</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch2_cnt 76</span>

<span class="cm">/* Register r_ch2_stat, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_ch2_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_ch2_stat 80</span>

<span class="cm">/* Register rw_ch3_ctrl, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bw</span>          <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">burst_len</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cont</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end_discard</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_pin</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dreq_mode</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_pin</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc_in_mode</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_mode</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate_en</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch3_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch3_ctrl 96</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch3_ctrl 96</span>

<span class="cm">/* Register rw_ch3_addr, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch3_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch3_addr 100</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch3_addr 100</span>

<span class="cm">/* Register rw_ch3_start, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch3_start</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch3_start 104</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch3_start 104</span>

<span class="cm">/* Register rw_ch3_cnt, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ch3_cnt</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ch3_cnt 108</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ch3_cnt 108</span>

<span class="cm">/* Register r_ch3_stat, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">run</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_ch3_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_ch3_stat 112</span>

<span class="cm">/* Register rw_intr_mask, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_intr_mask 128</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_intr_mask 128</span>

<span class="cm">/* Register rw_ack_intr, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_ack_intr 132</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_ack_intr 132</span>

<span class="cm">/* Register r_intr, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_intr 136</span>

<span class="cm">/* Register r_masked_intr, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_dma3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_masked_intr 140</span>

<span class="cm">/* Register rw_pin0_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin0_cfg 160</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin0_cfg 160</span>

<span class="cm">/* Register rw_pin1_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin1_cfg 164</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin1_cfg 164</span>

<span class="cm">/* Register rw_pin2_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin2_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin2_cfg 168</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin2_cfg 168</span>

<span class="cm">/* Register rw_pin3_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin3_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin3_cfg 172</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin3_cfg 172</span>

<span class="cm">/* Register rw_pin4_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin4_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin4_cfg 176</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin4_cfg 176</span>

<span class="cm">/* Register rw_pin5_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin5_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin5_cfg 180</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin5_cfg 180</span>

<span class="cm">/* Register rw_pin6_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin6_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin6_cfg 184</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin6_cfg 184</span>

<span class="cm">/* Register rw_pin7_cfg, scope bif_dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_ch</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_mode</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_ch</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_rw_pin7_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_rw_pin7_cfg 188</span>
<span class="cp">#define REG_WR_ADDR_bif_dma_rw_pin7_cfg 188</span>

<span class="cm">/* Register r_pin_stat, scope bif_dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin4</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin5</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin6</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin7</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_dma_r_pin_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_dma_r_pin_stat 192</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_bif_dma_as_master</span>                   <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_dma_as_slave</span>                    <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_dma_burst1</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_burst8</span>                      <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_dma_bw16</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_dma_bw32</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_dma_bw8</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_dack</span>                        <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_bif_dma_dack_inv</span>                    <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_bif_dma_force</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_dma_hi</span>                          <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_dma_inv</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_dma_lo</span>                          <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_dma_master</span>                      <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_dma_no</span>                          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_norm</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_dma_off</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch0_ctrl_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch0_start_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch1_ctrl_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch1_start_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch2_ctrl_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch2_start_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch3_ctrl_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_ch3_start_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_intr_mask_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin0_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin1_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin2_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin3_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin4_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin5_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin6_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_rw_pin7_cfg_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_dma_slave</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_dma_sreq</span>                        <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_bif_dma_sreq_inv</span>                    <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_bif_dma_tc</span>                          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_bif_dma_tc_inv</span>                      <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_bif_dma_yes</span>                         <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __bif_dma_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
