\hypertarget{struct_n_v_i_c___type}{}\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga040b60157eb7348b9325cb804333c48f}{ISER}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7aedd01fc75b7b98c6ef887cc21245b}{ICER}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RSERVED1} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga19081cde0360514d37cefa9b5fdfc0fe}{ISPR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf27404125e8333bfac9a13da10f924ca}{ICPR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12dfc70e0aa06804ff91817c6a3c7d6e}{IABR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaddfcdde1da9ca4b87b4b8068b5df0dda}{ITNS}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga05eb0e8297dff88c314d42ab3d91320f}{IPR}} \mbox{[}496U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED6} \mbox{[}580U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5a3763fa8e079c90b6a8e09c0587eef4}{IPR}} \mbox{[}124U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED1} \mbox{[}31U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga1787506107747d2dedae05295d3532da}{IP}} \mbox{[}8U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4fda947a8fd3237a89d43b7d5a1057cb}{IP}} \mbox{[}240U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
