<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2960925-A1" country="EP" doc-number="2960925" kind="A1" date="20151230" family-id="51391223" file-reference-id="312929" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451406" ucid="EP-2960925-A1"><document-id><country>EP</country><doc-number>2960925</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14754763-A" is-representative="NO"><document-id mxw-id="PAPP193865780" load-source="patent-office" format="original"><country>EP</country><doc-number>14754763.2</doc-number><date>20140218</date><lang>JA</lang></document-id><document-id mxw-id="PAPP193865781" load-source="docdb" format="epo"><country>EP</country><doc-number>14754763</doc-number><kind>A</kind><date>20140218</date><lang>JA</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162030225" ucid="JP-2013030161-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2013030161</doc-number><kind>A</kind><date>20130219</date></document-id></priority-claim><priority-claim mxw-id="PPC162028585" ucid="JP-2014053689-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2014053689</doc-number><kind>W</kind><date>20140218</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1935921913" load-source="docdb">H03H   9/25        20060101ALI20160517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1935921914" load-source="docdb">H03H   9/145       20060101ALI20160517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1935921915" load-source="docdb">H03H   3/08        20060101ALI20160517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1935921916" load-source="docdb">H01L  21/683       20060101ALI20160517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1935921917" load-source="docdb">H01L  21/02        20060101AFI20160517BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1734639118" load-source="docdb" scheme="CPC">Y10T 428/12597     20130101 LA20171108BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301949" load-source="docdb" scheme="CPC">H03H   9/02574     20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301950" load-source="docdb" scheme="CPC">H03H   3/10        20130101 LI20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301951" load-source="docdb" scheme="CPC">H03H   3/08        20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301952" load-source="docdb" scheme="CPC">B32B2309/105       20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301953" load-source="docdb" scheme="CPC">B32B2309/02        20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301954" load-source="docdb" scheme="CPC">B32B2307/538       20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301955" load-source="docdb" scheme="CPC">B32B  37/10        20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301956" load-source="docdb" scheme="CPC">B32B  27/20        20130101 LI20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301957" load-source="docdb" scheme="CPC">B32B  27/283       20130101 LI20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301958" load-source="docdb" scheme="CPC">B32B   7/12        20130101 LI20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301959" load-source="docdb" scheme="CPC">B32B2307/20        20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301960" load-source="docdb" scheme="CPC">B32B2264/105       20130101 LA20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1801301961" load-source="docdb" scheme="CPC">B32B  27/08        20130101 LI20170614BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984697598" load-source="docdb" scheme="CPC">B32B2457/14        20130101 LA20151231BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984699571" load-source="docdb" scheme="CPC">H01L  21/78        20130101 LI20151231BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984700388" load-source="docdb" scheme="CPC">H01L  21/6835      20130101 FI20160107BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984700534" load-source="docdb" scheme="CPC">B32B  18/00        20130101 LI20151231BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984701198" load-source="docdb" scheme="CPC">B32B   7/06        20130101 LI20151231BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984702136" load-source="docdb" scheme="CPC">B32B2307/206       20130101 LA20151231BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1984704425" load-source="docdb" scheme="CPC">B32B  38/10        20130101 LI20160107BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987783922" load-source="docdb" scheme="CPC">B32B   9/005       20130101 LI20151122BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987785637" load-source="docdb" scheme="CPC">H03H   9/25        20130101 LI20151122BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987785805" load-source="docdb" scheme="CPC">B32B   9/04        20130101 LI20151122BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987791595" load-source="docdb" scheme="CPC">B32B   7/02        20130101 LI20151122BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987796250" load-source="docdb" scheme="CPC">H01L  41/1873      20130101 LA20151122BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987799216" load-source="docdb" scheme="CPC">B32B2457/00        20130101 LA20151122BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545684" lang="DE" load-source="patent-office">VERBUNDSUBSTRAT, HALBLEITERBAUELEMENT UND VERFAHREN ZUR HERSTELLUNG EINES HALBLEITERBAUELEMENTS</invention-title><invention-title mxw-id="PT165545685" lang="EN" load-source="patent-office">COMPOSITE SUBSTRATE, SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE</invention-title><invention-title mxw-id="PT165545686" lang="FR" load-source="patent-office">SUBSTRAT COMPOSITE, DISPOSITIF SEMI-CONDUCTEUR ET PROCÉDÉ DE FABRICATION DE DISPOSITIF SEMI-CONDUCTEUR</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103317058" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>NGK INSULATORS LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR1103326863" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>NGK INSULATORS, LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101643688" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>NGK Insulators, Ltd.</last-name><iid>101254086</iid><address><street>2-56, Suda-cho Mizuho-ku</street><city>Nagoya-City, Aichi-ken 467-8530</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103334507" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>IDE AKIYOSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103312886" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>IDE, AKIYOSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101645295" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>IDE, AKIYOSHI</last-name><address><street>c/o NGK INSULATORS LTD. 2-56 Suda-cho Mizuho-ku</street><city>Nagoya-City Aichi 467-8530</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103326471" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>TAKAGAKI TATSURO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103326727" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>TAKAGAKI, TATSURO</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648243" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>TAKAGAKI, TATSURO</last-name><address><street>c/o NGK INSULATORS LTD. 2-56 Suda-cho Mizuho-ku</street><city>Nagoya-City Aichi 467-8530</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103331999" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>MIYAZAWA SUGIO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103304196" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>MIYAZAWA, SUGIO</last-name></addressbook></inventor><inventor mxw-id="PPAR1101643270" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>MIYAZAWA, SUGIO</last-name><address><street>c/o NGK INSULATORS LTD. 2-56 Suda-cho Mizuho-ku</street><city>Nagoya-City Aichi 467-8530</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103326421" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>HORI YUJI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103343811" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>HORI, YUJI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101653655" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>HORI, YUJI</last-name><address><street>c/o NGK INSULATORS LTD. 2-56 Suda-cho Mizuho-ku</street><city>Nagoya-City Aichi 467-8530</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103312435" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>TAI TOMOYOSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103309350" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>TAI, TOMOYOSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101651115" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>TAI, TOMOYOSHI</last-name><address><street>c/o NGK INSULATORS LTD. 2-56 Suda-cho Mizuho-ku</street><city>Nagoya-City Aichi 467-8530</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103333441" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>HATTORI RYOSUKE</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR1103343230" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>HATTORI, Ryosuke</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648620" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>HATTORI, Ryosuke</last-name><address><street>c/o NGK INSULATORS LTD. 2-56 Suda-cho Mizuho-ku</street><city>Nagoya-City Aichi 467-8530</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101642722" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>TBK-Patent</last-name><iid>100061560</iid><address><street>Bavariaring 4-6</street><city>80336 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2014053689-W"><document-id><country>JP</country><doc-number>2014053689</doc-number><kind>W</kind><date>20140218</date><lang>JA</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014129433-A1"><document-id><country>WO</country><doc-number>2014129433</doc-number><kind>A1</kind><date>20140828</date><lang>JA</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660684354" load-source="docdb">AL</country><country mxw-id="DS660609078" load-source="docdb">AT</country><country mxw-id="DS660684376" load-source="docdb">BE</country><country mxw-id="DS660686825" load-source="docdb">BG</country><country mxw-id="DS660684432" load-source="docdb">CH</country><country mxw-id="DS660609768" load-source="docdb">CY</country><country mxw-id="DS660609087" load-source="docdb">CZ</country><country mxw-id="DS660684377" load-source="docdb">DE</country><country mxw-id="DS660609769" load-source="docdb">DK</country><country mxw-id="DS660609770" load-source="docdb">EE</country><country mxw-id="DS660783156" load-source="docdb">ES</country><country mxw-id="DS660686826" load-source="docdb">FI</country><country mxw-id="DS660686831" load-source="docdb">FR</country><country mxw-id="DS660684378" load-source="docdb">GB</country><country mxw-id="DS660609775" load-source="docdb">GR</country><country mxw-id="DS660684383" load-source="docdb">HR</country><country mxw-id="DS660609088" load-source="docdb">HU</country><country mxw-id="DS660684433" load-source="docdb">IE</country><country mxw-id="DS660684384" load-source="docdb">IS</country><country mxw-id="DS660686832" load-source="docdb">IT</country><country mxw-id="DS660609776" load-source="docdb">LI</country><country mxw-id="DS660688031" load-source="docdb">LT</country><country mxw-id="DS660609089" load-source="docdb">LU</country><country mxw-id="DS660688032" load-source="docdb">LV</country><country mxw-id="DS660688033" load-source="docdb">MC</country><country mxw-id="DS660606133" load-source="docdb">MK</country><country mxw-id="DS660606134" load-source="docdb">MT</country><country mxw-id="DS660686833" load-source="docdb">NL</country><country mxw-id="DS660783157" load-source="docdb">NO</country><country mxw-id="DS660684434" load-source="docdb">PL</country><country mxw-id="DS660606139" load-source="docdb">PT</country><country mxw-id="DS660686834" load-source="docdb">RO</country><country mxw-id="DS660606140" load-source="docdb">RS</country><country mxw-id="DS660686847" load-source="docdb">SE</country><country mxw-id="DS660606141" load-source="docdb">SI</country><country mxw-id="DS660783158" load-source="docdb">SK</country><country mxw-id="DS660684439" load-source="docdb">SM</country><country mxw-id="DS660688055" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479776" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A composite substrate 10 includes a semiconductor substrate 12 and an insulating support substrate 14 that are laminated together. The support substrate 14 includes first and second substrates 14a and 14b made of the same material and bonded together with a strength that allows the first and second substrates 14a and 14b to be separated from each other with a blade. The semiconductor substrate 12 is laminated on a surface of the first substrate 14a opposite a surface thereof bonded to the second substrate 14b.<img id="iaf01" file="imgaf001.tif" wi="78" he="71" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759588" lang="EN" source="EPO" load-source="docdb"><p>A composite substrate 10 includes a semiconductor substrate 12 and an insulating support substrate 14 that are laminated together. The support substrate 14 includes first and second substrates 14a and 14b made of the same material and bonded together with a strength that allows the first and second substrates 14a and 14b to be separated from each other with a blade. The semiconductor substrate 12 is laminated on a surface of the first substrate 14a opposite a surface thereof bonded to the second substrate 14b.</p></abstract><description mxw-id="PDES98404477" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">Technical Field</heading><p id="p0001" num="0001">The present invention relates to composite substrates, semiconductor devices, and methods for manufacturing semiconductor devices.</p><heading id="h0002">Background Art</heading><p id="p0002" num="0002">One of the approaches for achieving high-speed, low-power semiconductor integrated circuits is to employ integrated circuit technology on composite substrates, including SOI technology (see PTL 1). Composite substrates are composed of a support substrate and a functional layer (semiconductor layer). The use of monocrystalline substrates as semiconductor layers for composite substrates provides a high-quality functional layer. In addition to monocrystalline substrates, polycrystalline substrates have also been proposed for use as support substrates for cost reduction. Examples of such composite substrates include silicon-on-insulator (SOI) wafers and silicon-on-sapphire (SOS) wafers for radio-frequency components for cellular phones. With the recent trend toward miniaturization, the development of low-profile radio-frequency devices is becoming more important. Unfortunately, it is known that composite substrates, which are composed of different materials bonded together, are more prone<!-- EPO <DP n="2"> --> to warpage as they become thinner, which causes problems with device fabrication. Accordingly, backgrinding has recently been employed, in which all functions are implemented on the semiconductor layer before the support substrate is ground to the desired thickness.</p><heading id="h0003">Citation List</heading><heading id="h0004">Patent Literature</heading><p id="p0003" num="0003">PTL 1: <patcit id="pcit0001" dnum="JP10012547A"><text>JP 10-12547 A</text></patcit></p><heading id="h0005">Summary of Invention</heading><heading id="h0006">Technical Problem</heading><p id="p0004" num="0004">Unfortunately, the grinding of hard materials such as sapphire involves considerable wear of grinding wheels, which contributes to increased cost.</p><p id="p0005" num="0005">In view of the foregoing problems, a primary object of the present invention is to eliminate the need for backgrinding during the manufacture of semiconductor devices. Solution to Problem</p><p id="p0006" num="0006">To achieve the foregoing primary object, the present invention employs the following solutions.</p><p id="p0007" num="0007">A composite substrate according to the present invention includes a semiconductor substrate and an insulating support substrate that are laminated together. The support substrate includes first and second substrates made of the same insulating material and bonded together with a strength that allows the first and second substrates to be separated from each other with a blade. The semiconductor substrate is laminated on<!-- EPO <DP n="3"> --> a surface of the first substrate opposite a surface thereof bonded to the second substrate.</p><p id="p0008" num="0008">A method for manufacturing a semiconductor device according to the present invention includes the steps of:
<ol><li>(a) providing the above composite substrate;</li><li>(b) forming a CMOS semiconductor structure on the semiconductor substrate of the composite substrate;</li><li>(c) separating and removing the second substrate from the first substrate with a blade; and</li><li>(d) dicing the composite substrate to obtain a semiconductor device.</li></ol></p><p id="p0009" num="0009">A semiconductor device according to the present invention is manufactured by the above method for manufacturing a semiconductor device according to the present invention. Advantageous Effects of Invention</p><p id="p0010" num="0010">The composite substrate according to the present invention includes a support substrate including first and second substrates made of the same insulating material and bonded together with a strength that allows the first and second substrates to be separated from each other with a blade. The support substrate is thus thicker than if the first substrate is used alone as the support substrate. This reduces the warpage of the composite substrate due to temperature changes and also increases the strength of the composite substrate. After a CMOS semiconductor structure is formed on the semiconductor substrate, the second substrate can be separated and removed from the first<!-- EPO <DP n="4"> --> substrate with a blade. The thickness of the support substrate can thus be easily reduced. This results in a lower cost than if the thickness of a thick support substrate is reduced by backgrinding and therefore results in reduced manufacturing costs of semiconductor devices. The removed second substrate can be reused for the fabrication of the composite substrate according to the present invention, which also contributes to reduced cost.</p><p id="p0011" num="0011">The method for manufacturing a semiconductor device according to the present invention includes providing the above composite substrate according to the present invention, forming a CMOS semiconductor structure on the semiconductor substrate of the composite substrate, separating and removing the second substrate from the first substrate with a blade, and dicing the composite substrate to obtain a semiconductor device. After the CMOS semiconductor structure is formed, the second substrate can be separated and removed from the first substrate with a blade. The thickness of the support substrate can thus be easily reduced. This results in a lower cost than if the thickness of a thick support substrate is reduced by backgrinding and therefore results in reduced manufacturing costs of semiconductor devices. Brief Description of Drawings
<ul><li><figref idrefs="f0001">Fig. 1</figref> is a schematic sectional view of a composite substrate 10.</li><li><figref idrefs="f0002">Fig. 2</figref> shows schematic sectional views of a process for manufacturing the composite substrate 10.</li><li><figref idrefs="f0003">Fig. 3</figref> shows schematic sectional views of a process for<!-- EPO <DP n="5"> --> manufacturing semiconductor devices 30.</li></ul></p><heading id="h0007">Description of Embodiments</heading><p id="p0012" num="0012">An embodiment of the present invention will now be described with reference to the drawings. <figref idrefs="f0001">Fig. 1</figref> is a schematic sectional view of a composite substrate 10 according to this embodiment. The composite substrate 10 includes a semiconductor substrate 12 and a support substrate 14.</p><p id="p0013" num="0013">The semiconductor substrate 12 is a substrate on which semiconductor structures can be fabricated. Examples of materials for the semiconductor substrate 12 include silicon, specifically, n-type silicon and p-type silicon. Germanium and compound semiconductors such as GaN and GaAs can also be used. The semiconductor substrate 12 is not limited to any particular size. For example, the semiconductor substrate 12 may have a diameter of 50 to 150 mm and a thickness of 0.2 to 50 µm.</p><p id="p0014" num="0014">The support substrate 14 is an insulating substrate bonded to the back surface of the semiconductor substrate 12 directly or with an organic adhesive layer therebetween. The support substrate 14 includes first and second substrates 14a and 14b made of the same insulating material and bonded together, directly or with an organic adhesive layer therebetween, with a strength that allows the first and second substrates 14a and 14b to be separated from each other with a blade. The support substrate 14 is bonded to the semiconductor substrate 12 on the surface of the first substrate 14a opposite the surface thereof bonded to the second substrate 14b. Examples of materials for<!-- EPO <DP n="6"> --> the support substrate 14 include silicon, sapphire, alumina, silicon nitride, aluminum nitride, and silicon carbide. Sapphire, alumina, and aluminum nitride are preferred for radio-frequency applications, which require high volume resistance. Polycrystalline alumina is preferred for cost reduction. Transparent alumina, which has high purity and density, is preferred to achieve both direct bonding to semiconductor substrates and reduced wafer cost and to reduce the contamination level of the wafer surface (e.g., to 10 × 10<sup>10</sup> atms/cm<sup>2</sup> or less). The support substrate 14 has, for example, a diameter of 50 to 300 mm and a thickness of 200 to 1,200 µm. The first and second substrates 14a and 14b have, for example, a diameter of 50 to 300 mm and a thickness of 100 to 600 µm.</p><p id="p0015" num="0015">A method for manufacturing the composite substrate 10 will now be described with reference to <figref idrefs="f0002">Fig. 2. Fig. 2</figref> shows schematic sectional views of a process for manufacturing the composite substrate 10.</p><p id="p0016" num="0016">First and second substrates 14a and 14b that are disc-shaped and made of the same insulating material are provided first (see <figref idrefs="f0002">Fig. 2(a)</figref>). The two substrates 14a and 14b are directly bonded together to fabricate the support substrate 14 (see <figref idrefs="f0002">Fig. 2(b)</figref>). The two substrates 14a and 14b can be directly bonded together, for example, by the following process. The surfaces of the two substrates 14a and 14b to be bonded are first cleaned to remove any contaminants therefrom. The surfaces of the two substrates 14a and 14b to be bonded are then irradiated<!-- EPO <DP n="7"> --> with an ion beam of an inert gas such as argon to remove any residual impurities (e.g., oxide film and adsorbate) and to activate the surfaces to be bonded. The two substrates 14a and 14b are then laminated together in a vacuum at room temperature. The two substrates 14a and 14b are bonded with a strength that allows them to be separated from each other when a blade having a thickness of 100 µm is inserted therebetween. To achieve such a strength, parameters such as the surface roughness of the surfaces to be bonded, the time for ion beam irradiation, and the pressure applied during lamination are experimentally determined. For example, if the two substrates 14a and 14b are both silicon substrates, the Si-Si binding energy between the two substrates 14a and 14b is controlled to a level below the bulk strength of silicon, which is typically 2 to 2.5 J/m<sup>2</sup>, for example, to 0.05 to 0.6 J/m<sup>2</sup>. If the Si-Si binding energy between the two substrates 14a and 14b falls below 0.05 J/m<sup>2</sup>, they might be separated from each other during the manufacture of semiconductor devices. If the Si-Si binding energy between the two substrates 14a and 14b exceeds 0.6 J/m<sup>2</sup>, it might be impossible to smoothly insert a blade therebetween. If the surfaces of the two substrates 14a and 14b to be bonded have a surface roughness Ra of about 1 nm, a bonding strength that allows separation, i.e., 0.05 to 0.6 J/m<sup>2</sup>, can be achieved by shortening an ion beam irradiation time for the bonding of mirror surfaces. If the surfaces of the two substrates 14a and 14b to be bonded have a surface roughness Ra of about 100 nm, a bonding strength that<!-- EPO <DP n="8"> --> allows separation can be achieved under the same bonding conditions as for the bonding of mirror surfaces. In place of ion beam irradiation, bonding can be performed by plasma activation. For example, the surfaces of the two substrates are cleaned by ultrasonic washing to remove any residual foreign matter and are then irradiated with oxygen plasma or nitrogen plasma to activate the surfaces thereof. The two substrates can be laminated together in this state to induce self-bonding of the surfaces to be bonded. To achieve a bonding energy low enough to allow easy separation, the two substrates may be bonded together by plasma activation without performing heat treatment after bonding.</p><p id="p0017" num="0017">The support substrate 14 and the semiconductor substrate 12 are then bonded together (see <figref idrefs="f0002">Fig. 2(c)</figref>). Specifically, the surface of the first substrate 14a of the support substrate 14 and the back surface of the semiconductor substrate 12 are bonded together. The support substrate 14 and the semiconductor substrate 12 may be bonded directly or with an organic adhesive layer therebetween. Since direct bonding has been described above, a description thereof is omitted herein. It should be noted, however, that the parameters such as the surface roughness of the surfaces to be bonded, the time for ion beam irradiation, and the pressure applied during lamination are determined to achieve a bonding strength greater than or equal to the bulk strength of silicon, i.e., 2 to 2.5 J/m<sup>2</sup>. To bond the support substrate 14 and the semiconductor substrate 12 with an<!-- EPO <DP n="9"> --> organic adhesive layer therebetween, an organic adhesive is uniformly applied to one or both of the surface of the support substrate 14 and the back surface of the semiconductor substrate 12, and the two substrates 12 and 14 are then laminated and bonded together by hardening the organic adhesive. In this way, the composite substrate 10 is obtained (see <figref idrefs="f0002">Fig. 2(d)</figref>). Direct bonding may be performed in any other way, for example, using a plasma or a neutral atom beam.</p><p id="p0018" num="0018">A method for manufacturing semiconductor devices 30 using the composite substrate 10 will now be described with reference to <figref idrefs="f0003">Fig. 3. Fig. 3</figref> shows schematic sectional views of a process for manufacturing the semiconductor devices 30.</p><p id="p0019" num="0019">The composite substrate 10 is provided first (see <figref idrefs="f0003">Fig. 3(a)</figref>). Since the composite substrate 10 has been described with reference to <figref idrefs="f0002">Fig. 2</figref>, a description thereof is omitted herein.</p><p id="p0020" num="0020">CMOS semiconductor structures and redistribution layers are then formed on the surface of the semiconductor substrate 12 of the composite substrate 10 (see <figref idrefs="f0003">Fig. 3(b)</figref>). The surface of the semiconductor substrate 12 is segmented such that a large number of semiconductor devices 30 are fabricated thereon. The CMOS semiconductor structures and the redistribution layers are formed in the segments corresponding to the individual semiconductor devices by photolithography.</p><p id="p0021" num="0021">The second substrate 14b is then separated and removed from the first substrate 14a with a blade having a thickness of 100 µm (see <figref idrefs="f0003">Fig. 3(c)</figref>). The surface of the first substrate 14a<!-- EPO <DP n="10"> --> from which the second substrate 14b has been separated (separated surface) need not be polished since it has a sufficiently small surface roughness Ra; however, it may be polished if necessary. The separated surface of the first substrate 14a contains not only elements derived from the material of the first substrate 14a, but also elements derived from the material of the vacuum chamber used for direct bonding. For example, if the material of the vacuum chamber is stainless steel, the separated surface contains elements, such as iron and chromium, derived from stainless steel. The second substrate 14b separated from the first substrate 14a can be reused for the fabrication of another composite substrate 10.</p><p id="p0022" num="0022">Finally, the composite substrate 10 is diced along the lines between the segments to obtain a large number of semiconductor devices 30 (see <figref idrefs="f0003">Fig. 3(d)</figref>).</p><p id="p0023" num="0023">According to the embodiment described above, the support substrate 14 includes first and second substrates 14a and 14b made of the same insulating material and bonded together. The support substrate 14 is thus thicker than if the first substrate 14a is used alone as the support substrate 14. This reduces the warpage of the composite substrate 10 due to temperature changes and also increases the strength of the composite substrate 10. After CMOS semiconductor structures and redistribution layers are formed on the semiconductor substrate 12, the second substrate 14b can be separated and removed from the first substrate 14a with a blade. The thickness of the<!-- EPO <DP n="11"> --> support substrate 14 can thus be easily reduced; therefore, low-profile semiconductor devices can be provided. This results in a lower cost than if the thickness of a bulky support substrate having the same thickness as the support substrate 14 is reduced by backgrinding and therefore results in reduced manufacturing costs of the semiconductor devices 30. The removed second substrate 14b can be reused for the fabrication of another composite substrate 10, which also contributes to reduced cost.</p><p id="p0024" num="0024">It should be understood that the present invention is not limited to the foregoing embodiment, but may be practiced in various forms within the technical scope of the present invention.</p><p id="p0025" num="0025">For example, although the first and second substrates 14a and 14b are directly bonded together in the foregoing embodiment, the first and second substrates 14a and 14b may be bonded with an organic adhesive layer therebetween. For example, an organic adhesive (e.g., urethane or epoxy adhesive) is uniformly applied to one or both of the surfaces of the first and second substrates 14a and 14b to be bonded, and the two substrates 14a and 14b are then laminated and bonded together by hardening the organic adhesive. The bonding strength is controlled to a level similar to that in the foregoing embodiment. The advantages of the present invention can also be provided in this way.</p><heading id="h0008">Examples</heading><heading id="h0009">[Example 1]</heading><p id="p0026" num="0026">In this example, first and second substrates made of<!-- EPO <DP n="12"> --> transparent alumina ceramic were bonded together to fabricate a support substrate. The support substrate was bonded to a silicon substrate to fabricate a composite substrate. CMOS semiconductor structures were formed on the silicon substrate. This process will now be described in detail.</p><p id="p0027" num="0027">Blank substrates made of transparent alumina ceramic were first fabricated by the following procedure. A slurry was prepared by mixing the base powderes, dispersion media, gelling agent, dispersant, and catalyst shown in Table 1. The α-alumina powder had a specific surface area of 3.5 to 4.5 m<sup>2</sup>/g and an average primary particle size of 0.35 to 0.45 µm. The slurry was casted into an aluminum alloy mold at room temperature and was left standing at room temperature for 1 hour. The slurry was then left standing at 40°C for 30 minutes to promote solidification and was removed from the mold. The solid was further left standing at room temperature for 2 hours and then at 90°C for 2 hours to obtain plate-shaped powder compacts. The resulting powder compacts were calcined (preliminary firing) at 1,100°C in air, were fired at 1,750°C in an atmosphere containing hydrogen and nitrogen in a ratio (by volume) of 3:1, and were annealed under the same conditions to obtain blank substrates having a diameter of 150 mm and a thickness of 1.0 mm.<!-- EPO <DP n="13"> -->
<tables id="tabl0001" num="0001"><table frame="all"><title>[Table 1]</title><tgroup cols="3"><colspec colnum="1" colname="col1" colwidth="30mm"/><colspec colnum="2" colname="col2" colwidth="54mm" colsep="0"/><colspec colnum="3" colname="col3" colwidth="35mm"/><tbody><row><entry rowsep="0">Base Powder</entry><entry><i>α</i>-alumina</entry><entry align="right">100 part by weight</entry></row><row><entry rowsep="0"/><entry>MgO (magnesia)</entry><entry align="right">0.025 part by weight</entry></row><row><entry rowsep="0"/><entry>ZrO<sub>2</sub> (zirconia)</entry><entry align="right">0.040 part by weight</entry></row><row><entry/><entry>Y<sub>2</sub>O<sub>3</sub> (yttria)</entry><entry align="right">0.0015 part by weight</entry></row><row><entry rowsep="0">Dispersion Media</entry><entry>glutaric acid dimethyl ester</entry><entry align="right">27 part by weight</entry></row><row><entry/><entry>ethylene glycol</entry><entry align="right">0.3 part by weight</entry></row><row><entry>Gelling Agent</entry><entry>MDI resin<img id="ib0001" file="imgb0001.tif" wi="4" he="2" img-content="character" img-format="tif" inline="yes"/></entry><entry align="right">4 part by weight</entry></row><row><entry>Dispersant</entry><entry>high-moleculer surface-active agent</entry><entry align="right">3 part by weight</entry></row><row><entry>Catalyst</entry><entry>N,N-dimethylaminohexanol</entry><entry align="right">0.1 part by weight</entry></row></tbody></tgroup><tgroup cols="3" rowsep="0"><colspec colnum="1" colname="col1" colwidth="30mm"/><colspec colnum="2" colname="col2" colwidth="54mm"/><colspec colnum="3" colname="col3" colwidth="35mm"/><tbody><row><entry namest="col1" nameend="col3" align="justify"><img id="ib0002" file="imgb0001.tif" wi="4" he="2" img-content="character" img-format="tif" inline="yes"/> MDI is a short name of diphenylmethane diisocyanate.</entry></row></tbody></tgroup></table></tables></p><p id="p0028" num="0028">Two blank substrates were then subjected to high-precision polishing by the following procedure. The blank substrates were first subjected to double-sided lapping with green carbon for shaping and were then subjected to double-sided lapping with diamond slurry. The diamond abrasive grains had a grain size of 3 µm. The blank substrates were polished to thicknesses of 200 µm and 450 µm. The blank substrate polished to a thickness of 200 µm is referred to as "first substrate". The blank substrate polished to a thickness of 450 µm is referred to as "second substrate". One surface of the first substrate was finished to an Ra of less than 1 nm by CMP. The surfaces of the first and second substrates were then cleaned to remove any contaminants therefrom.</p><p id="p0029" num="0029">The first and second substrates were then directly bonded together by plasma activation to obtain a support substrate. The surface of the first substrate opposite the<!-- EPO <DP n="14"> --> surface thereof finished by CMP and one surface of the second substrate were first lapped with diamond abrasive grains having a grain size of 3 µm. The surfaces of the first and second substrates were then cleaned to remove any contaminants therefrom and were exposed to an oxygen plasma atmosphere for 50 seconds. The first and second substrates were then laminated together such that the beam-irradiated surfaces thereof came into contact with each other and were pressed at the edges thereof to induce self-bonding. A support substrate having a total thickness of 650 µm was obtained.</p><p id="p0030" num="0030">Measurement of binding energy per unit area by the crack opening method revealed that the binding energy between the first and second substrates was about 0.1 J/m<sup>2</sup>. The binding energy between the first and second substrates was lower than the bulk strength of silicon, which is typically 2 to 2.5 J/m<sup>2</sup>. It was demonstrated that the first and second substrates are separable with a blade. The crack opening method is a method for determining the interfacial energy between bonded surfaces from the distance by which a blade is advanced when inserted between laminated substrates. The blade used was Product No. 99077 available from Feather Safety Razor Co., Ltd. (length: about 37 mm, thickness: 0.1 mm, material: stainless steel).</p><p id="p0031" num="0031">The surface of the support substrate finished by CMP was then directly bonded to a silicon substrate by plasma activation. The silicon substrate was then polished to a thickness of 1 µm, followed by annealing at 200°C to obtain a<!-- EPO <DP n="15"> --> composite substrate composed of silicon and transparent alumina. The warpage of the resulting substrate, which had a diameter of 150 mm, was measured to be 50 µm, which is acceptable for semiconductor processes.</p><p id="p0032" num="0032">CMOS semiconductor structures and redistribution layers were formed on the silicon substrate of the composite substrate. Finally, the first and second substrates of the support substrate were separated from each other with a blade to remove the second substrate. The resulting support substrate had a thickness of 200 µm. It was demonstrated that a support substrate having the desired thickness can be fabricated without backgrinding.</p><heading id="h0010">[Comparative Example 1]</heading><p id="p0033" num="0033">In this comparative example, a single blank substrate made of transparent alumina ceramic was provided as a support substrate and was bonded to a silicon substrate to fabricate a composite substrate. Specifically, a blank substrate made of transparent alumina ceramic and having a diameter of 150 mm and a thickness of 400 µm was first fabricated as in Example 1. The blank substrate was polished to a thickness of 200 µm by lapping and CMP to obtain a support substrate. The support substrate was then directly bonded to a silicon substrate by plasma activation. The silicon substrate was then polished to a thickness of 1 µm, followed by annealing at 200°C to obtain a composite substrate of Comparative Example 1. The warpage of the resulting substrate, which had a diameter of 150 mm, was measured to be 150 µm, which is much larger than that in Example 1. This level of warpage may<!-- EPO <DP n="16"> --> lead to pattern misalignment in semiconductor lithography processes.</p><p id="p0034" num="0034">The present application claims priority from <patcit id="pcit0002" dnum="JP2013030161A"><text>Japanese Patent Application No. 2013-30161 filed on February 19, 2013</text></patcit>, the entire contents of which are incorporated herein by reference.</p><heading id="h0011">Industrial Applicability</heading><p id="p0035" num="0035">A composite substrate according to the present invention can be used as an SOI substrate or an SOS substrate. Reference Signs List</p><p id="p0036" num="0036">10 composite substrate, 12 semiconductor substrate, 14 support substrate, 30 semiconductor device</p></description><claims mxw-id="PCLM90459412" lang="EN" load-source="patent-office"><!-- EPO <DP n="17"> --><claim id="c-en-0001" num="0001"><claim-text>A composite substrate including a semiconductor substrate and an insulating support substrate that are laminated together,<br/>
wherein the support substrate includes first and second substrates made of the same insulating material and bonded together with a strength that allows the first and second substrates to be separated from each other with a blade, and the semiconductor substrate is laminated on a surface of the first substrate opposite a surface thereof bonded to the second substrate.</claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The composite substrate according to Claim 1, wherein the material for the first and second substrates is one selected from the group consisting of silicon, sapphire, alumina, silicon nitride, aluminum nitride, and silicon carbide.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The composite substrate according to Claim 1 or 2, wherein the material for the first and second substrates is transparent alumina.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The composite substrate according to any one of Claims 1 to 3, wherein the strength that allows the first and second substrates to be separated from each other with a blade is 0.05 to 0.6 J/m<sup>2</sup> as expressed in binding energy per unit area of the first and second substrates.<!-- EPO <DP n="18"> --></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>A method for manufacturing a semiconductor device including the steps of:
<claim-text>(a) providing the composite substrate according to any one of Claims 1 to 4;</claim-text>
<claim-text>(b) forming a CMOS semiconductor structure on the semiconductor substrate of the composite substrate;</claim-text>
<claim-text>(c) separating and removing the second substrate from the first substrate with a blade; and</claim-text>
<claim-text>(d) dicing the composite substrate to obtain a semiconductor device.</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The method for manufacturing a semiconductor device according to Claim 5, wherein the step (a) comprises bonding together the first and second substrates with a strength that allows the first and second substrates to be separated from each other with a blade to fabricate the support substrate and then bonding the support substrate to the semiconductor substrate.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The semiconductor device manufactured by the method for manufacturing a semiconductor device according to Claim 5 or 6.</claim-text></claim></claims><drawings mxw-id="PDW20422140" load-source="patent-office"><!-- EPO <DP n="19"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="129" he="118" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0002" num="2(a),2(b),2(c),2(d)"><img id="if0002" file="imgf0002.tif" wi="164" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0003" num="3(a),3(b),3(c),3(d)"><img id="if0003" file="imgf0003.tif" wi="165" he="219" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="165" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="165" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
