<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › fixup-cobalt.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fixup-cobalt.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Cobalt Qube/Raq PCI support</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1995, 1996, 1997, 2002, 2003 by Ralf Baechle</span>
<span class="cm"> * Copyright (C) 2001, 2002, 2003 by Liam Davies (ldavies@agile.tv)</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/pci.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/gt64120.h&gt;</span>

<span class="cp">#include &lt;cobalt.h&gt;</span>
<span class="cp">#include &lt;irq.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * PCI slot numbers</span>
<span class="cm"> */</span>
<span class="cp">#define COBALT_PCICONF_CPU	0x06</span>
<span class="cp">#define COBALT_PCICONF_ETH0	0x07</span>
<span class="cp">#define COBALT_PCICONF_RAQSCSI	0x08</span>
<span class="cp">#define COBALT_PCICONF_VIA	0x09</span>
<span class="cp">#define COBALT_PCICONF_PCISLOT	0x0A</span>
<span class="cp">#define COBALT_PCICONF_ETH1	0x0C</span>

<span class="cm">/*</span>
<span class="cm"> * The Cobalt board ID information.  The boards have an ID number wired</span>
<span class="cm"> * into the VIA that is available in the high nibble of register 94.</span>
<span class="cm"> */</span>
<span class="cp">#define VIA_COBALT_BRD_ID_REG  0x94</span>
<span class="cp">#define VIA_COBALT_BRD_REG_to_ID(reg)	((unsigned char)(reg) &gt;&gt; 4)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qube_raq_galileo_early_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span> <span class="o">==</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">==</span> <span class="n">PCI_CLASS_MEMORY_OTHER</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Galileo: fixed bridge class</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_EARLY</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_MARVELL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_MARVELL_GT64111</span><span class="p">,</span>
	 <span class="n">qube_raq_galileo_early_fixup</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qube_raq_via_bmIDE_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">cfgword</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">lt</span><span class="p">;</span>

	<span class="cm">/* Enable Bus Mastering and fast back to back. */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cfgword</span><span class="p">);</span>
	<span class="n">cfgword</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PCI_COMMAND_FAST_BACK</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="n">cfgword</span><span class="p">);</span>

	<span class="cm">/* Enable both ide interfaces. ROM only enables primary one.  */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0xb</span><span class="p">);</span>

	<span class="cm">/* Set latency timer to reasonable value. */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lt</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lt</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_VIA_82C586_1</span><span class="p">,</span>
	 <span class="n">qube_raq_via_bmIDE_fixup</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qube_raq_galileo_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span> <span class="o">!=</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Fix PCI latency-timer and cache-line-size values in Galileo</span>
<span class="cm">	 * host bridge.</span>
<span class="cm">	 */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The code described by the comment below has been removed</span>
<span class="cm">	 * as it causes bus mastering by the Ethernet controllers</span>
<span class="cm">	 * to break under any kind of network load. We always set</span>
<span class="cm">	 * the retry timeouts to their maximum.</span>
<span class="cm">	 *</span>
<span class="cm">	 * --x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--</span>
<span class="cm">	 *</span>
<span class="cm">	 * On all machines prior to Q2, we had the STOP line disconnected</span>
<span class="cm">	 * from Galileo to VIA on PCI.  The new Galileo does not function</span>
<span class="cm">	 * correctly unless we have it connected.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Therefore we must set the disconnect/retry cycle values to</span>
<span class="cm">	 * something sensible when using the new Galileo.</span>
<span class="cm">	 */</span>

 	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Galileo: revision %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">);</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	if (dev-&gt;revision &gt;= 0x10) {</span>
<span class="c">		/* New Galileo, assumes PCI stop line to VIA is connected. */</span>
<span class="c">		GT_WRITE(GT_PCI0_TOR_OFS, 0x4020);</span>
<span class="c">	} else if (dev-&gt;revision == 0x1 || dev-&gt;revision == 0x2)</span>
<span class="cp">#endif</span>
	<span class="p">{</span>
		<span class="kt">signed</span> <span class="kt">int</span> <span class="n">timeo</span><span class="p">;</span>
		<span class="cm">/* XXX WE MUST DO THIS ELSE GALILEO LOCKS UP! -DaveM */</span>
		<span class="n">timeo</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0_TOR_OFS</span><span class="p">);</span>
		<span class="cm">/* Old Galileo, assumes PCI STOP line to VIA is disconnected. */</span>
		<span class="n">GT_WRITE</span><span class="p">(</span><span class="n">GT_PCI0_TOR_OFS</span><span class="p">,</span>
			<span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>		<span class="cm">/* retry count */</span>
			<span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>		<span class="cm">/* timeout 1   */</span>
			<span class="mh">0xff</span><span class="p">);</span>			<span class="cm">/* timeout 0   */</span>

		<span class="cm">/* enable PCI retry exceeded interrupt */</span>
		<span class="n">GT_WRITE</span><span class="p">(</span><span class="n">GT_INTRMASK_OFS</span><span class="p">,</span> <span class="n">GT_INTR_RETRYCTR0_MSK</span> <span class="o">|</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_INTRMASK_OFS</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_MARVELL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_MARVELL_GT64111</span><span class="p">,</span>
	 <span class="n">qube_raq_galileo_fixup</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cobalt_board_id</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qube_raq_via_board_id_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VIA_COBALT_BRD_ID_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Cannot read board ID&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cobalt_board_id</span> <span class="o">=</span> <span class="n">VIA_COBALT_BRD_REG_to_ID</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Cobalt board ID: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cobalt_board_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_VIA_82C586_0</span><span class="p">,</span>
	 <span class="n">qube_raq_via_board_id_fixup</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_qube1</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_CPU</span><span class="p">]</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_ETH0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">QUBE1_ETH0_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_RAQSCSI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SCSI_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_VIA</span><span class="p">]</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_PCISLOT</span><span class="p">]</span> <span class="o">=</span> <span class="n">PCISLOT_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_ETH1</span><span class="p">]</span>    <span class="o">=</span> <span class="mi">0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_cobalt</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_CPU</span><span class="p">]</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_ETH0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">ETH0_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_RAQSCSI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SCSI_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_VIA</span><span class="p">]</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_PCISLOT</span><span class="p">]</span> <span class="o">=</span> <span class="n">PCISLOT_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_ETH1</span><span class="p">]</span>    <span class="o">=</span> <span class="n">ETH1_IRQ</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab_raq2</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_CPU</span><span class="p">]</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_ETH0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">ETH0_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_RAQSCSI</span><span class="p">]</span> <span class="o">=</span> <span class="n">RAQ2_SCSI_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_VIA</span><span class="p">]</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_PCISLOT</span><span class="p">]</span> <span class="o">=</span> <span class="n">PCISLOT_IRQ</span><span class="p">,</span>
  <span class="p">[</span><span class="n">COBALT_PCICONF_ETH1</span><span class="p">]</span>    <span class="o">=</span> <span class="n">ETH1_IRQ</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcibios_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cobalt_board_id</span> <span class="o">&lt;=</span> <span class="n">COBALT_BRD_ID_QUBE1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">irq_tab_qube1</span><span class="p">[</span><span class="n">slot</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cobalt_board_id</span> <span class="o">==</span> <span class="n">COBALT_BRD_ID_RAQ2</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">irq_tab_raq2</span><span class="p">[</span><span class="n">slot</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">irq_tab_cobalt</span><span class="p">[</span><span class="n">slot</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/* Do platform specific device initialization at pci_enable_device() time */</span>
<span class="kt">int</span> <span class="nf">pcibios_plat_dev_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
