<stg><name>resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2></name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="9" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="17" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="18" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_dst_4181, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_src_4180, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_1, void @empty_1, void @scaleCompute_MD_17_MC_AC_42_MC_AC_20_MC_AC_48_MC_AC_16_MC_AC_2_OD_str, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_1, void @empty_1, void @scaleCompute_MD_17_MC_AC_42_MC_AC_20_MC_AC_48_MC_AC_16_MC_AC_2_OD_str, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_1, void @empty_1, void @empty_8, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="64">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %line_buffer_V_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="64">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6 %line_buffer_V_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="64">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7 %line_buffer_V_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8 %br_ln331 = br void %bb2121

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb2121:0 %indvar_flatten = phi i12, void %_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i12 %add_ln331, void %bb2121.split116

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb2121:1 %i = phi i2, void %_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i2 %select_ln331_1, void %bb2121.split116

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2121:2 %j = phi i11, void %_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i11 %add_ln336, void %bb2121.split116

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb2121:3 %icmp_ln331 = icmp_eq  i12 %indvar_flatten, i12

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb2121:4 %add_ln331 = add i12 %indvar_flatten, i12

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2121:5 %br_ln331 = br i1 %icmp_ln331, void %._crit_edge2056.loopexit, void %arrayctor.loop46

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge2056.loopexit:2 %icmp_ln336 = icmp_eq  i11 %j, i11

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge2056.loopexit:3 %select_ln331 = select i1 %icmp_ln336, i11, i11 %j

]]></Node>
<StgValue><ssdm name="select_ln331"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge2056.loopexit:4 %add_ln331_1 = add i2, i2 %i

]]></Node>
<StgValue><ssdm name="add_ln331_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge2056.loopexit:5 %select_ln331_1 = select i1 %icmp_ln336, i2 %add_ln331_1, i2 %i

]]></Node>
<StgValue><ssdm name="select_ln331_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge2056.loopexit:6 %trunc_ln331 = trunc i2 %select_ln331_1

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2056.loopexit:13 %br_ln324 = br i1 %trunc_ln331, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2121.split116:0 %add_ln336 = add i11 %select_ln331, i11

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
bb2121.split116:1 %br_ln0 = br void %bb2121

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge2056.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_331_1_VITIS_LOOP_336_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge2056.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge2056.loopexit:7 %zext_ln336 = zext i11 %select_ln331

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge2056.loopexit:8 %specpipeline_ln336 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln336"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge2056.loopexit:9 %specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln336"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge2056.loopexit:10 %tmp_V_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_src_4180

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2056.loopexit:11 %line_buffer_V_0_0_addr = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2056.loopexit:12 %line_buffer_V_1_0_addr = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
branch0:0 %store_ln324 = store i24 %tmp_V_4, i11 %line_buffer_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln324 = br void %bb2121.split116

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
branch1:0 %store_ln324 = store i24 %tmp_V_4, i11 %line_buffer_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln324 = br void %bb2121.split116

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop46:0 %tmp_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="32">
<![CDATA[
arrayctor.loop46:1 %indexy_V_0 = alloca i32

]]></Node>
<StgValue><ssdm name="indexy_V_0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="32">
<![CDATA[
arrayctor.loop46:2 %nextYScale_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="nextYScale_V_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="34" op_0_bw="34" op_1_bw="43">
<![CDATA[
arrayctor.loop46:3 %Xscale64 = call i34 @xfUDivResize, i43

]]></Node>
<StgValue><ssdm name="Xscale64"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop46:8 %store_ln381 = store i17, i17 %nextYScale_V_1

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop46:9 %store_ln381 = store i17, i17 %indexy_V_0

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="34" op_0_bw="34" op_1_bw="43">
<![CDATA[
arrayctor.loop46:4 %Yscale64 = call i34 @xfUDivResize, i43

]]></Node>
<StgValue><ssdm name="Yscale64"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop46:5 %rhs_V = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %Yscale64, i32, i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop46:6 %trunc_ln1 = partselect i22 @_ssdm_op_PartSelect.i22.i34.i32.i32, i34 %Yscale64, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="24">
<![CDATA[
arrayctor.loop46:7 %zext_ln703 = zext i24 %rhs_V

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop46:10 %br_ln381 = br void %bb2120

]]></Node>
<StgValue><ssdm name="br_ln381"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2120:0 %i_1 = phi i11, void %arrayctor.loop46, i11 %i_2, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2120:5 %icmp_ln381 = icmp_eq  i11 %i_1, i11

]]></Node>
<StgValue><ssdm name="icmp_ln381"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2120:6 %i_2 = add i11 %i_1, i11

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb2120:1 %first_row_index_5 = phi i32, void %arrayctor.loop46, i32 %first_row_index_4, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="first_row_index_5"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb2120:2 %output_rows_count = phi i32, void %arrayctor.loop46, i32 %output_rows_count_1, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="output_rows_count"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb2120:3 %read_rows_count = phi i32, void %arrayctor.loop46, i32 %read_rows_count_2, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="read_rows_count"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2120:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2120:7 %br_ln381 = br i1 %icmp_ln381, void %bb2120.split, void %._crit_edge1879

]]></Node>
<StgValue><ssdm name="br_ln381"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="20" op_0_bw="32">
<![CDATA[
bb2120.split:0 %empty = trunc i32 %output_rows_count

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="34">
<![CDATA[
bb2120.split:2 %indexy_pre_comp_V = call i42 @scaleCompute<17, 42, 20, 48, 16, 2>, i20 %empty, i34 %Yscale64

]]></Node>
<StgValue><ssdm name="indexy_pre_comp_V"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="33" op_0_bw="42">
<![CDATA[
bb2120.split:8 %trunc_ln230 = trunc i42 %indexy_pre_comp_V

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="42">
<![CDATA[
bb2120.split:9 %trunc_ln230_1 = trunc i42 %indexy_pre_comp_V

]]></Node>
<StgValue><ssdm name="trunc_ln230_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="43" op_0_bw="42">
<![CDATA[
bb2120.split:10 %sext_ln703_6 = sext i42 %indexy_pre_comp_V

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
bb2120.split:11 %ret_V = add i43 %sext_ln703_6, i43 %zext_ln703

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
bb2120.split:12 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %ret_V, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
bb2120.split:15 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_comp_V, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
bb2120.split:16 %icmp_ln1494 = icmp_sgt  i42 %indexy_pre_comp_V, i42

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0">
<![CDATA[
._crit_edge1879:0 %ret_ln531 = ret

]]></Node>
<StgValue><ssdm name="ret_ln531"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2120.split:1 %specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln497"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2120.split:3 %cmp84 = icmp_ne  i32 %read_rows_count, i32

]]></Node>
<StgValue><ssdm name="cmp84"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2120.split:4 %op2_assign = add i32, i32 %read_rows_count

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2120.split:5 %cmp282 = icmp_slt  i32 %output_rows_count, i32

]]></Node>
<StgValue><ssdm name="cmp282"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2120.split:6 %cmp286 = icmp_eq  i32 %read_rows_count, i32

]]></Node>
<StgValue><ssdm name="cmp286"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2120.split:7 %op2_assign_1 = add i32, i32 %read_rows_count

]]></Node>
<StgValue><ssdm name="op2_assign_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb2120.split:13 %sub_ln851 = sub i22, i22 %trunc_ln230_1

]]></Node>
<StgValue><ssdm name="sub_ln851"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb2120.split:14 %icmp_ln851_3 = icmp_eq  i22 %trunc_ln1, i22 %sub_ln851

]]></Node>
<StgValue><ssdm name="icmp_ln851_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
bb2120.split:17 %p_Val2_2 = select i1 %icmp_ln1494, i33, i33 %trunc_ln230

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="33">
<![CDATA[
bb2120.split:18 %trunc_ln835 = trunc i33 %p_Val2_2

]]></Node>
<StgValue><ssdm name="trunc_ln835"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
bb2120.split:19 %select_ln1495 = select i1 %tmp_5, i24, i24 %trunc_ln835

]]></Node>
<StgValue><ssdm name="select_ln1495"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
bb2120.split:20 %br_ln388 = br void %bb2119

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2119:0 %j_1 = phi i11, void %bb2120.split, i11 %add_ln388, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2119:1 %icmp_ln388 = icmp_eq  i11 %j_1, i11

]]></Node>
<StgValue><ssdm name="icmp_ln388"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2119:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2119:3 %add_ln388 = add i11 %j_1, i11

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2119:4 %br_ln388 = br i1 %icmp_ln388, void %bb2119.split, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb2119.split:6 %trunc_ln850_3_i = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %ret_V, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln850_3_i"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="icmp_ln851_3" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb2119.split:7 %add_ln695_3 = add i17, i17 %trunc_ln850_3_i

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
bb2119.split:8 %select_ln850_3 = select i1 %icmp_ln851_3, i17 %trunc_ln850_3_i, i17 %add_ln695_3

]]></Node>
<StgValue><ssdm name="select_ln850_3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
bb2119.split:9 %nextYScale_V = select i1 %p_Result_s, i17 %select_ln850_3, i17 %trunc_ln850_3_i

]]></Node>
<StgValue><ssdm name="nextYScale_V"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2119.split:27 %br_ln404 = br i1 %cmp84, void %bb2123, void %bb2122

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="17">
<![CDATA[
bb2122:0 %zext_ln886 = zext i17 %nextYScale_V

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2122:1 %icmp_ln886 = icmp_slt  i32 %zext_ln886, i32 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2122:2 %br_ln405 = br i1 %icmp_ln886, void, void %bb2123

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
._crit_edge1:0 %store_ln850 = store i17 %nextYScale_V, i17 %nextYScale_V_1, void %store_ln381

]]></Node>
<StgValue><ssdm name="store_ln850"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="20" op_0_bw="11">
<![CDATA[
bb2119.split:3 %zext_ln394 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="34">
<![CDATA[
bb2119.split:4 %indexx_pre_comp_V = call i42 @scaleCompute<17, 42, 20, 48, 16, 2>, i20 %zext_ln394, i34 %Xscale64

]]></Node>
<StgValue><ssdm name="indexx_pre_comp_V"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb2119.split:10 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i33.i32.i32, i33 %p_Val2_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb2119.split:11 %tmp_V_5 = select i1 %tmp_5, i11, i11 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="11">
<![CDATA[
bb2119.split:12 %zext_ln445 = zext i11 %tmp_V_5

]]></Node>
<StgValue><ssdm name="zext_ln445"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="11">
<![CDATA[
bb2119.split:13 %trunc_ln728 = trunc i11 %tmp_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln728"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="cmp84" val="1"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0 %tmp_V_3 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_src_4180

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="cmp84" val="1"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1 %store_ln411 = store i24 %tmp_V_3, i24 %tmp_V

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="cmp84" val="1"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln411 = br void %bb2123

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb2123:6 %switch_ln421 = switch i32 %first_row_index_5, void %bb2114, i32, void %bb2116, i32, void %bb2118

]]></Node>
<StgValue><ssdm name="switch_ln421"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2116._crit_edge:4 %br_ln485 = br i1 %cmp282, void %._crit_edge1, void %bb2124

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="11">
<![CDATA[
bb2124:0 %zext_ln874_1 = zext i11 %tmp_V_5

]]></Node>
<StgValue><ssdm name="zext_ln874_1"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2124:1 %icmp_ln874_2 = icmp_eq  i32 %zext_ln874_1, i32 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln874_2"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2124:2 %and_ln486 = and i1 %icmp_ln874_2, i1 %cmp286

]]></Node>
<StgValue><ssdm name="and_ln486"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2124:3 %icmp_ln874_3 = icmp_eq  i32 %zext_ln874_1, i32 %op2_assign_1

]]></Node>
<StgValue><ssdm name="icmp_ln874_3"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2124:4 %or_ln486 = or i1 %icmp_ln874_3, i1 %and_ln486

]]></Node>
<StgValue><ssdm name="or_ln486"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2124:5 %icmp_ln488 = icmp_ult  i11 %j_1, i11

]]></Node>
<StgValue><ssdm name="icmp_ln488"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2124:6 %and_ln486_1 = and i1 %or_ln486, i1 %icmp_ln488

]]></Node>
<StgValue><ssdm name="and_ln486_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2124:7 %br_ln486 = br i1 %and_ln486_1, void %._crit_edge1, void %bb_ifconv

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
._crit_edge1:1 %store_ln445 = store i17 %zext_ln445, i17 %indexy_V_0, void %store_ln381

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:2 %br_ln0 = br void %bb2119

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
bb2119.split:0 %zext_ln388 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb2119.split:1 %specpipeline_ln497 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln497"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb2119.split:2 %specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln497"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="42">
<![CDATA[
bb2119.split:5 %trunc_ln230_2 = trunc i42 %indexx_pre_comp_V

]]></Node>
<StgValue><ssdm name="trunc_ln230_2"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="22">
<![CDATA[
bb2119.split:14 %shl_ln728_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln728, i22

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb2119.split:15 %sub_ln728 = sub i24 %select_ln1495, i24 %shl_ln728_3

]]></Node>
<StgValue><ssdm name="sub_ln728"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
bb2119.split:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp_V, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
bb2119.split:17 %icmp_ln1494_1 = icmp_sgt  i42 %indexx_pre_comp_V, i42

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
bb2119.split:18 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp_V, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
bb2119.split:19 %select_ln255 = select i1 %tmp_6, i33, i33

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2119.split:20 %or_ln255 = or i1 %tmp, i1 %icmp_ln1494_1

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
bb2119.split:21 %p_Val2_3 = select i1 %or_ln255, i33 %select_ln255, i33 %trunc_ln230_2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb2119.split:22 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i33.i32.i32, i33 %p_Val2_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb2119.split:23 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i33.i32.i32, i33 %p_Val2_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="22">
<![CDATA[
bb2119.split:24 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %tmp_3, i22

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="33">
<![CDATA[
bb2119.split:25 %trunc_ln397 = trunc i33 %p_Val2_3

]]></Node>
<StgValue><ssdm name="trunc_ln397"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb2119.split:26 %sub_ln397 = sub i24 %trunc_ln397, i24 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln397"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
bb2123:0 %flag_write = phi i1, void, i1, void %bb2119.split, i1, void %bb2122

]]></Node>
<StgValue><ssdm name="flag_write"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2123:1 %not_cmp_i_i175 = icmp_ne  i11 %tmp_2, i11

]]></Node>
<StgValue><ssdm name="not_cmp_i_i175"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="1">
<![CDATA[
bb2123:2 %zext_ln427 = zext i1 %not_cmp_i_i175

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2123:3 %idx_nxt = add i11 %tmp_2, i11 %zext_ln427

]]></Node>
<StgValue><ssdm name="idx_nxt"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="11">
<![CDATA[
bb2123:4 %zext_ln429 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln429"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="11">
<![CDATA[
bb2123:5 %zext_ln430 = zext i11 %idx_nxt

]]></Node>
<StgValue><ssdm name="zext_ln430"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2118:0 %line_buffer_V_1_0_addr_3 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln429

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0_addr_3"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="11">
<![CDATA[
bb2118:1 %P0Buf_0_V_2 = load i11 %line_buffer_V_1_0_addr_3

]]></Node>
<StgValue><ssdm name="P0Buf_0_V_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2118:2 %line_buffer_V_1_0_addr_4 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="11">
<![CDATA[
bb2118:3 %P0Buf_1_V_2 = load i11 %line_buffer_V_1_0_addr_4

]]></Node>
<StgValue><ssdm name="P0Buf_1_V_2"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2118:4 %line_buffer_V_2_0_addr_2 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln429

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_0_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="11">
<![CDATA[
bb2118:5 %P1Buf_0_V_2 = load i11 %line_buffer_V_2_0_addr_2

]]></Node>
<StgValue><ssdm name="P1Buf_0_V_2"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2118:6 %line_buffer_V_2_0_addr_3 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_0_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="11">
<![CDATA[
bb2118:7 %P1Buf_1_V_2 = load i11 %line_buffer_V_2_0_addr_3

]]></Node>
<StgValue><ssdm name="P1Buf_1_V_2"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
bb2117:0 %tmp_V_load_2 = load i24 %tmp_V, void %store_ln411

]]></Node>
<StgValue><ssdm name="tmp_V_load_2"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2117:1 %line_buffer_V_0_0_addr_5 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
bb2117:2 %store_ln324 = store i24 %tmp_V_load_2, i11 %line_buffer_V_0_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2116:0 %line_buffer_V_0_0_addr_3 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln429

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="11">
<![CDATA[
bb2116:1 %P0Buf_0_V_1 = load i11 %line_buffer_V_0_0_addr_3

]]></Node>
<StgValue><ssdm name="P0Buf_0_V_1"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2116:2 %line_buffer_V_0_0_addr_4 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="11">
<![CDATA[
bb2116:3 %P0Buf_1_V_1 = load i11 %line_buffer_V_0_0_addr_4

]]></Node>
<StgValue><ssdm name="P0Buf_1_V_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2116:4 %line_buffer_V_1_0_addr_1 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln429

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="11">
<![CDATA[
bb2116:5 %P1Buf_0_V_1 = load i11 %line_buffer_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="P1Buf_0_V_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2116:6 %line_buffer_V_1_0_addr_2 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="11">
<![CDATA[
bb2116:7 %P1Buf_1_V_1 = load i11 %line_buffer_V_1_0_addr_2

]]></Node>
<StgValue><ssdm name="P1Buf_1_V_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
bb2115:0 %tmp_V_load_1 = load i24 %tmp_V, void %store_ln411

]]></Node>
<StgValue><ssdm name="tmp_V_load_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2115:1 %line_buffer_V_2_0_addr_4 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_0_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
bb2115:2 %store_ln324 = store i24 %tmp_V_load_1, i11 %line_buffer_V_2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2114:0 %line_buffer_V_2_0_addr = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln429

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_0_addr"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="11">
<![CDATA[
bb2114:1 %P0Buf_0_V = load i11 %line_buffer_V_2_0_addr

]]></Node>
<StgValue><ssdm name="P0Buf_0_V"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2114:2 %line_buffer_V_2_0_addr_1 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="11">
<![CDATA[
bb2114:3 %P0Buf_1_V = load i11 %line_buffer_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="P0Buf_1_V"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2114:4 %line_buffer_V_0_0_addr_1 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln429

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="11">
<![CDATA[
bb2114:5 %P1Buf_0_V = load i11 %line_buffer_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="P1Buf_0_V"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2114:6 %line_buffer_V_0_0_addr_2 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_0_addr_2"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="11">
<![CDATA[
bb2114:7 %P1Buf_1_V = load i11 %line_buffer_V_0_0_addr_2

]]></Node>
<StgValue><ssdm name="P1Buf_1_V"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
bb2113:0 %tmp_V_load = load i24 %tmp_V, void %store_ln411

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2113:1 %line_buffer_V_1_0_addr_5 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_0_addr_5"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
bb2113:2 %store_ln324 = store i24 %tmp_V_load, i11 %line_buffer_V_1_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:6 %trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln397, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="12">
<![CDATA[
bb_ifconv:7 %zext_ln708 = zext i12 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:8 %tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln728, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="12">
<![CDATA[
bb_ifconv:9 %zext_ln708_1 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln708_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:10 %mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="191" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="11">
<![CDATA[
bb2118:1 %P0Buf_0_V_2 = load i11 %line_buffer_V_1_0_addr_3

]]></Node>
<StgValue><ssdm name="P0Buf_0_V_2"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="11">
<![CDATA[
bb2118:3 %P0Buf_1_V_2 = load i11 %line_buffer_V_1_0_addr_4

]]></Node>
<StgValue><ssdm name="P0Buf_1_V_2"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="11">
<![CDATA[
bb2118:5 %P1Buf_0_V_2 = load i11 %line_buffer_V_2_0_addr_2

]]></Node>
<StgValue><ssdm name="P1Buf_0_V_2"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="11">
<![CDATA[
bb2118:7 %P1Buf_1_V_2 = load i11 %line_buffer_V_2_0_addr_3

]]></Node>
<StgValue><ssdm name="P1Buf_1_V_2"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2118:8 %br_ln455 = br i1 %flag_write, void %bb2116._crit_edge, void %bb2117

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
bb2117:3 %br_ln462 = br void %bb2116._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln462"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="11">
<![CDATA[
bb2116:1 %P0Buf_0_V_1 = load i11 %line_buffer_V_0_0_addr_3

]]></Node>
<StgValue><ssdm name="P0Buf_0_V_1"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="11">
<![CDATA[
bb2116:3 %P0Buf_1_V_1 = load i11 %line_buffer_V_0_0_addr_4

]]></Node>
<StgValue><ssdm name="P0Buf_1_V_1"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="11">
<![CDATA[
bb2116:5 %P1Buf_0_V_1 = load i11 %line_buffer_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="P1Buf_0_V_1"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="11">
<![CDATA[
bb2116:7 %P1Buf_1_V_1 = load i11 %line_buffer_V_1_0_addr_2

]]></Node>
<StgValue><ssdm name="P1Buf_1_V_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2116:8 %br_ln434 = br i1 %flag_write, void %bb2116._crit_edge, void %bb2115

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
bb2115:3 %br_ln441 = br void %bb2116._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="11">
<![CDATA[
bb2114:1 %P0Buf_0_V = load i11 %line_buffer_V_2_0_addr

]]></Node>
<StgValue><ssdm name="P0Buf_0_V"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="11">
<![CDATA[
bb2114:3 %P0Buf_1_V = load i11 %line_buffer_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="P0Buf_1_V"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="11">
<![CDATA[
bb2114:5 %P1Buf_0_V = load i11 %line_buffer_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="P1Buf_0_V"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="11">
<![CDATA[
bb2114:7 %P1Buf_1_V = load i11 %line_buffer_V_0_0_addr_2

]]></Node>
<StgValue><ssdm name="P1Buf_1_V"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2114:8 %br_ln476 = br i1 %flag_write, void %bb2116._crit_edge, void %bb2113

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="0"/>
<literal name="first_row_index_5" val="!0"/>
<literal name="first_row_index_5" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
bb2113:3 %br_ln483 = br void %bb2116._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln483"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0">
<![CDATA[
bb2116._crit_edge:0 %P0Buf_0_V_4 = phi i24 %P1Buf_0_V, void %bb2113, i24 %P1Buf_0_V, void %bb2114, i24 %P1Buf_0_V_2, void %bb2117, i24 %P1Buf_0_V_2, void %bb2118, i24 %P1Buf_0_V_1, void %bb2115, i24 %P1Buf_0_V_1, void %bb2116

]]></Node>
<StgValue><ssdm name="P0Buf_0_V_4"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0">
<![CDATA[
bb2116._crit_edge:1 %P0Buf_V_1_0 = phi i24 %P0Buf_1_V, void %bb2113, i24 %P0Buf_1_V, void %bb2114, i24 %P0Buf_1_V_2, void %bb2117, i24 %P0Buf_1_V_2, void %bb2118, i24 %P0Buf_1_V_1, void %bb2115, i24 %P0Buf_1_V_1, void %bb2116

]]></Node>
<StgValue><ssdm name="P0Buf_V_1_0"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0">
<![CDATA[
bb2116._crit_edge:2 %P0Buf_V_0_0 = phi i24 %P0Buf_0_V, void %bb2113, i24 %P0Buf_0_V, void %bb2114, i24 %P0Buf_0_V_2, void %bb2117, i24 %P0Buf_0_V_2, void %bb2118, i24 %P0Buf_0_V_1, void %bb2115, i24 %P0Buf_0_V_1, void %bb2116

]]></Node>
<StgValue><ssdm name="P0Buf_V_0_0"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0">
<![CDATA[
bb2116._crit_edge:3 %P0Buf_1_V_4 = phi i24 %P1Buf_1_V, void %bb2113, i24 %P1Buf_1_V, void %bb2114, i24 %P1Buf_1_V_2, void %bb2117, i24 %P1Buf_1_V_2, void %bb2118, i24 %P1Buf_1_V_1, void %bb2115, i24 %P1Buf_1_V_1, void %bb2116

]]></Node>
<StgValue><ssdm name="P0Buf_1_V_4"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
bb_ifconv:0 %p_Val2_4 = select i1 %icmp_ln874_2, i24 %P0Buf_1_V_4, i24 %P0Buf_V_1_0

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
bb_ifconv:1 %p_Val2_s = select i1 %icmp_ln874_2, i24 %P0Buf_0_V_4, i24 %P0Buf_V_0_0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="24">
<![CDATA[
bb_ifconv:2 %trunc_ln674 = trunc i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="24">
<![CDATA[
bb_ifconv:3 %trunc_ln674_1 = trunc i24 %P0Buf_0_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="24">
<![CDATA[
bb_ifconv:4 %trunc_ln674_2 = trunc i24 %p_Val2_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_2"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="24">
<![CDATA[
bb_ifconv:5 %trunc_ln674_3 = trunc i24 %P0Buf_1_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_3"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:10 %mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:13 %zext_ln215 = zext i8 %trunc_ln674

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:14 %zext_ln215_1 = zext i8 %trunc_ln674_3

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:15 %add_ln1350 = add i9 %zext_ln215_1, i9 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1350"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:16 %zext_ln215_2 = zext i8 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:17 %zext_ln215_3 = zext i8 %trunc_ln674_2

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:18 %add_ln1350_1 = add i9 %zext_ln215_3, i9 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln1350_1"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="9">
<![CDATA[
bb_ifconv:19 %zext_ln215_4 = zext i9 %add_ln1350

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="9">
<![CDATA[
bb_ifconv:20 %zext_ln215_5 = zext i9 %add_ln1350_1

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb_ifconv:21 %sub_ln1351 = sub i10 %zext_ln215_4, i10 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="sub_ln1351"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:22 %sub_ln1351_1 = sub i9 %zext_ln215_2, i9 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln1351_1"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:23 %sub_ln1351_2 = sub i9 %zext_ln215_3, i9 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln1351_2"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="9">
<![CDATA[
bb_ifconv:29 %sext_ln1118_2 = sext i9 %sub_ln1351_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="12">
<![CDATA[
bb_ifconv:30 %zext_ln1118 = zext i12 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:31 %mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:49 %p_Result_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:50 %p_Result_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_0_V_4, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:51 %p_Result_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_4, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:52 %p_Result_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_1_V_4, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:53 %zext_ln215_6 = zext i8 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:54 %zext_ln215_7 = zext i8 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:55 %add_ln1350_2 = add i9 %zext_ln215_6, i9 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="add_ln1350_2"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:56 %zext_ln215_8 = zext i8 %p_Result_2

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:57 %zext_ln215_9 = zext i8 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:58 %add_ln1350_3 = add i9 %zext_ln215_8, i9 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="add_ln1350_3"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="9">
<![CDATA[
bb_ifconv:59 %zext_ln215_10 = zext i9 %add_ln1350_2

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="9">
<![CDATA[
bb_ifconv:60 %zext_ln215_11 = zext i9 %add_ln1350_3

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb_ifconv:61 %sub_ln1351_3 = sub i10 %zext_ln215_10, i10 %zext_ln215_11

]]></Node>
<StgValue><ssdm name="sub_ln1351_3"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:62 %sub_ln1351_4 = sub i9 %zext_ln215_8, i9 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="sub_ln1351_4"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:63 %sub_ln1351_5 = sub i9 %zext_ln215_9, i9 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="sub_ln1351_5"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="21" op_0_bw="9">
<![CDATA[
bb_ifconv:68 %sext_ln1118_5 = sext i9 %sub_ln1351_5

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:69 %mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:87 %p_Result_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:88 %p_Result_s_31 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_0_V_4, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_s_31"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:89 %p_Result_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_4, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:90 %p_Result_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_1_V_4, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:91 %zext_ln215_12 = zext i8 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:92 %zext_ln215_13 = zext i8 %p_Result_11

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:93 %add_ln1350_4 = add i9 %zext_ln215_12, i9 %zext_ln215_13

]]></Node>
<StgValue><ssdm name="add_ln1350_4"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:94 %zext_ln215_14 = zext i8 %p_Result_s_31

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8">
<![CDATA[
bb_ifconv:95 %zext_ln215_15 = zext i8 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:96 %add_ln1350_5 = add i9 %zext_ln215_14, i9 %zext_ln215_15

]]></Node>
<StgValue><ssdm name="add_ln1350_5"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="9">
<![CDATA[
bb_ifconv:97 %zext_ln215_16 = zext i9 %add_ln1350_4

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="9">
<![CDATA[
bb_ifconv:98 %zext_ln215_17 = zext i9 %add_ln1350_5

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb_ifconv:99 %sub_ln1351_6 = sub i10 %zext_ln215_16, i10 %zext_ln215_17

]]></Node>
<StgValue><ssdm name="sub_ln1351_6"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:100 %sub_ln1351_7 = sub i9 %zext_ln215_14, i9 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="sub_ln1351_7"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb_ifconv:101 %sub_ln1351_8 = sub i9 %zext_ln215_15, i9 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="sub_ln1351_8"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="9">
<![CDATA[
bb_ifconv:106 %sext_ln1118_8 = sext i9 %sub_ln1351_8

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:107 %mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="268" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:10 %mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="9">
<![CDATA[
bb_ifconv:26 %sext_ln1118_1 = sext i9 %sub_ln1351_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="21" op_0_bw="12">
<![CDATA[
bb_ifconv:27 %zext_ln1118_1 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:28 %mul_ln1118_1 = mul i21 %sext_ln1118_1, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:31 %mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="9">
<![CDATA[
bb_ifconv:66 %sext_ln1118_4 = sext i9 %sub_ln1351_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:67 %mul_ln1118_4 = mul i21 %sext_ln1118_4, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:69 %mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="21" op_0_bw="9">
<![CDATA[
bb_ifconv:104 %sext_ln1118_7 = sext i9 %sub_ln1351_7

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:105 %mul_ln1118_7 = mul i21 %sext_ln1118_7, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:107 %mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="279" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:10 %mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:11 %lshr_ln708_1 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %mul_ln708, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln708_1"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="22" op_0_bw="12">
<![CDATA[
bb_ifconv:12 %zext_ln708_2 = zext i12 %lshr_ln708_1

]]></Node>
<StgValue><ssdm name="zext_ln708_2"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="10">
<![CDATA[
bb_ifconv:24 %sext_ln1118 = sext i10 %sub_ln1351

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:25 %mul_ln1118 = mul i22 %sext_ln1118, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:28 %mul_ln1118_1 = mul i21 %sext_ln1118_1, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:31 %mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="22" op_0_bw="10">
<![CDATA[
bb_ifconv:64 %sext_ln1118_3 = sext i10 %sub_ln1351_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:65 %mul_ln1118_3 = mul i22 %sext_ln1118_3, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:67 %mul_ln1118_4 = mul i21 %sext_ln1118_4, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:69 %mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="10">
<![CDATA[
bb_ifconv:102 %sext_ln1118_6 = sext i10 %sub_ln1351_6

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:103 %mul_ln1118_6 = mul i22 %sext_ln1118_6, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:105 %mul_ln1118_7 = mul i21 %sext_ln1118_7, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:107 %mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="294" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:25 %mul_ln1118 = mul i22 %sext_ln1118, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:28 %mul_ln1118_1 = mul i21 %sext_ln1118_1, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:31 %mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="22" op_0_bw="21">
<![CDATA[
bb_ifconv:34 %sext_ln1192 = sext i21 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="22" op_0_bw="21">
<![CDATA[
bb_ifconv:35 %sext_ln1192_1 = sext i21 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:36 %add_ln1192 = add i22 %sext_ln1192_1, i22 %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:65 %mul_ln1118_3 = mul i22 %sext_ln1118_3, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:67 %mul_ln1118_4 = mul i21 %sext_ln1118_4, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:69 %mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="22" op_0_bw="21">
<![CDATA[
bb_ifconv:72 %sext_ln1192_3 = sext i21 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="22" op_0_bw="21">
<![CDATA[
bb_ifconv:73 %sext_ln1192_4 = sext i21 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:74 %add_ln1192_3 = add i22 %sext_ln1192_4, i22 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:103 %mul_ln1118_6 = mul i22 %sext_ln1118_6, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:105 %mul_ln1118_7 = mul i21 %sext_ln1118_7, i21 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb_ifconv:107 %mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="22" op_0_bw="21">
<![CDATA[
bb_ifconv:110 %sext_ln1192_6 = sext i21 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="21">
<![CDATA[
bb_ifconv:111 %sext_ln1192_7 = sext i21 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:112 %add_ln1192_6 = add i22 %sext_ln1192_7, i22 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="312" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:25 %mul_ln1118 = mul i22 %sext_ln1118, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="22">
<![CDATA[
bb_ifconv:33 %sext_ln703 = sext i22 %mul_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:36 %add_ln1192 = add i22 %sext_ln1192_1, i22 %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="22">
<![CDATA[
bb_ifconv:37 %sext_ln1192_2 = sext i22 %add_ln1192

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:38 %add_ln1192_1 = add i23 %sext_ln703, i23 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:65 %mul_ln1118_3 = mul i22 %sext_ln1118_3, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="22">
<![CDATA[
bb_ifconv:71 %sext_ln703_2 = sext i22 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:74 %add_ln1192_3 = add i22 %sext_ln1192_4, i22 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="22">
<![CDATA[
bb_ifconv:75 %sext_ln1192_5 = sext i22 %add_ln1192_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:76 %add_ln1192_4 = add i23 %sext_ln703_2, i23 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:103 %mul_ln1118_6 = mul i22 %sext_ln1118_6, i22 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="23" op_0_bw="22">
<![CDATA[
bb_ifconv:109 %sext_ln703_4 = sext i22 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb_ifconv:112 %add_ln1192_6 = add i22 %sext_ln1192_7, i22 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="23" op_0_bw="22">
<![CDATA[
bb_ifconv:113 %sext_ln1192_8 = sext i22 %add_ln1192_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:114 %add_ln1192_7 = add i23 %sext_ln703_4, i23 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
bb_ifconv:32 %shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %trunc_ln674, i10

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:38 %add_ln1192_1 = add i23 %sext_ln703, i23 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="23">
<![CDATA[
bb_ifconv:39 %sext_ln703_1 = sext i23 %add_ln1192_1

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="18">
<![CDATA[
bb_ifconv:40 %zext_ln1192 = zext i18 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb_ifconv:41 %add_ln1192_2 = add i24 %zext_ln1192, i24 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:42 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln1192_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
bb_ifconv:43 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln1192_2, i32

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="24">
<![CDATA[
bb_ifconv:44 %trunc_ln851 = trunc i24 %add_ln1192_2

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb_ifconv:45 %icmp_ln851 = icmp_eq  i10 %trunc_ln851, i10

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:46 %add_ln695 = add i8, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb_ifconv:47 %select_ln850 = select i1 %icmp_ln851, i8 %trunc_ln, i8 %add_ln695

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb_ifconv:48 %select_ln850_6 = select i1 %p_Result_13, i8 %select_ln850, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln850_6"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
bb_ifconv:70 %shl_ln728_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_Result_1, i10

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:76 %add_ln1192_4 = add i23 %sext_ln703_2, i23 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="23">
<![CDATA[
bb_ifconv:77 %sext_ln703_3 = sext i23 %add_ln1192_4

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="18">
<![CDATA[
bb_ifconv:78 %zext_ln1192_1 = zext i18 %shl_ln728_1

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb_ifconv:79 %add_ln1192_5 = add i24 %zext_ln1192_1, i24 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:80 %trunc_ln850_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln1192_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln850_1"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
bb_ifconv:81 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln1192_5, i32

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="24">
<![CDATA[
bb_ifconv:82 %trunc_ln851_1 = trunc i24 %add_ln1192_5

]]></Node>
<StgValue><ssdm name="trunc_ln851_1"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb_ifconv:83 %icmp_ln851_1 = icmp_eq  i10 %trunc_ln851_1, i10

]]></Node>
<StgValue><ssdm name="icmp_ln851_1"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:84 %add_ln695_1 = add i8, i8 %trunc_ln850_1

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb_ifconv:85 %select_ln850_1 = select i1 %icmp_ln851_1, i8 %trunc_ln850_1, i8 %add_ln695_1

]]></Node>
<StgValue><ssdm name="select_ln850_1"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb_ifconv:86 %select_ln850_7 = select i1 %p_Result_14, i8 %select_ln850_1, i8 %trunc_ln850_1

]]></Node>
<StgValue><ssdm name="select_ln850_7"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
bb_ifconv:108 %shl_ln728_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_Result_9, i10

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:114 %add_ln1192_7 = add i23 %sext_ln703_4, i23 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="23">
<![CDATA[
bb_ifconv:115 %sext_ln703_5 = sext i23 %add_ln1192_7

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="18">
<![CDATA[
bb_ifconv:116 %zext_ln1192_2 = zext i18 %shl_ln728_2

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb_ifconv:117 %add_ln1192_8 = add i24 %zext_ln1192_2, i24 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:118 %trunc_ln850_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln1192_8, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln850_2"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
bb_ifconv:119 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln1192_8, i32

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="24">
<![CDATA[
bb_ifconv:120 %trunc_ln851_2 = trunc i24 %add_ln1192_8

]]></Node>
<StgValue><ssdm name="trunc_ln851_2"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb_ifconv:121 %icmp_ln851_2 = icmp_eq  i10 %trunc_ln851_2, i10

]]></Node>
<StgValue><ssdm name="icmp_ln851_2"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:122 %add_ln695_2 = add i8, i8 %trunc_ln850_2

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb_ifconv:123 %select_ln850_2 = select i1 %icmp_ln851_2, i8 %trunc_ln850_2, i8 %add_ln695_2

]]></Node>
<StgValue><ssdm name="select_ln850_2"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb_ifconv:124 %select_ln850_8 = select i1 %p_Result_15, i8 %select_ln850_2, i8 %trunc_ln850_2

]]></Node>
<StgValue><ssdm name="select_ln850_8"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
bb_ifconv:125 %p_Result_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln850_8, i8 %select_ln850_7, i8 %select_ln850_6

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
bb_ifconv:126 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_dst_4181, i24 %p_Result_17

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
<literal name="and_ln486_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
bb_ifconv:127 %br_ln504 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln504"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:0 %indexy_V_0_load = load i17 %indexy_V_0, void %store_ln381

]]></Node>
<StgValue><ssdm name="indexy_V_0_load"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:1 %nextYScale_V_1_load = load i17 %nextYScale_V_1, void %store_ln381

]]></Node>
<StgValue><ssdm name="nextYScale_V_1_load"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge_ifconv:2 %zext_ln874 = zext i17 %indexy_V_0_load

]]></Node>
<StgValue><ssdm name="zext_ln874"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3 %icmp_ln874 = icmp_eq  i32 %zext_ln874, i32 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:4 %and_ln508 = and i1 %icmp_ln874, i1 %cmp286

]]></Node>
<StgValue><ssdm name="and_ln508"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5 %icmp_ln874_1 = icmp_eq  i32 %zext_ln874, i32 %op2_assign_1

]]></Node>
<StgValue><ssdm name="icmp_ln874_1"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:6 %or_ln508 = or i1 %and_ln508, i1 %icmp_ln874_1

]]></Node>
<StgValue><ssdm name="or_ln508"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:7 %add_ln510 = add i32 %output_rows_count, i32

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:8 %select_ln508 = select i1 %or_ln508, i32 %add_ln510, i32 %output_rows_count

]]></Node>
<StgValue><ssdm name="select_ln508"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:9 %output_rows_count_1 = select i1 %cmp282, i32 %select_ln508, i32 %output_rows_count

]]></Node>
<StgValue><ssdm name="output_rows_count_1"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge_ifconv:10 %zext_ln886_1 = zext i17 %nextYScale_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln886_1"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:11 %icmp_ln886_1 = icmp_slt  i32 %zext_ln886_1, i32 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:12 %first_row_index = add i32 %first_row_index_5, i32

]]></Node>
<StgValue><ssdm name="first_row_index"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:13 %icmp_ln521 = icmp_eq  i32 %first_row_index, i32

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:14 %first_row_index_2 = select i1 %icmp_ln521, i32, i32 %first_row_index

]]></Node>
<StgValue><ssdm name="first_row_index_2"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:15 %read_rows_count_1 = add i32 %read_rows_count, i32

]]></Node>
<StgValue><ssdm name="read_rows_count_1"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:16 %sel_tmp1 = select i1 %cmp84, i32 %read_rows_count_1, i32

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:17 %and_ln886 = and i1 %cmp84, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:18 %read_rows_count_2 = select i1 %and_ln886, i32 %read_rows_count, i32 %sel_tmp1

]]></Node>
<StgValue><ssdm name="read_rows_count_2"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:19 %first_row_index_3 = select i1 %cmp84, i32 %first_row_index_2, i32 %first_row_index_5

]]></Node>
<StgValue><ssdm name="first_row_index_3"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:20 %first_row_index_4 = select i1 %and_ln886, i32 %first_row_index_5, i32 %first_row_index_3

]]></Node>
<StgValue><ssdm name="first_row_index_4"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:21 %br_ln0 = br void %bb2120

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
