--
--	Conversion of Skateboard Motherboard.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Jun 12 19:22:18 2012
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__PinLedGreen_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__PinLedGreen_net_0 : bit;
SIGNAL tmpIO_0__PinLedGreen_net_0 : bit;
TERMINAL tmpSIOVREF__PinLedGreen_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinLedGreen_net_0 : bit;
SIGNAL tmpOE__PinLedOrange_net_0 : bit;
SIGNAL tmpFB_0__PinLedOrange_net_0 : bit;
SIGNAL tmpIO_0__PinLedOrange_net_0 : bit;
TERMINAL tmpSIOVREF__PinLedOrange_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinLedOrange_net_0 : bit;
SIGNAL tmpOE__PinLedRed_net_0 : bit;
SIGNAL tmpFB_0__PinLedRed_net_0 : bit;
SIGNAL tmpIO_0__PinLedRed_net_0 : bit;
TERMINAL tmpSIOVREF__PinLedRed_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinLedRed_net_0 : bit;
SIGNAL Net_6 : bit;
SIGNAL one : bit;
SIGNAL \PwmMotor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PwmMotor:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PwmMotor:PWMUDB:tc_i\ : bit;
SIGNAL \PwmMotor:Net_101\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:control_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:prevCapture\ : bit;
SIGNAL \PwmMotor:PWMUDB:capt_rising\ : bit;
SIGNAL \PwmMotor:PWMUDB:capt_falling\ : bit;
SIGNAL \PwmMotor:PWMUDB:hwCapture\ : bit;
SIGNAL \PwmMotor:PWMUDB:hwEnable\ : bit;
SIGNAL \PwmMotor:PWMUDB:trig_last\ : bit;
SIGNAL \PwmMotor:PWMUDB:trig_rise\ : bit;
SIGNAL \PwmMotor:PWMUDB:trig_fall\ : bit;
SIGNAL \PwmMotor:PWMUDB:trig_out\ : bit;
SIGNAL \PwmMotor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PwmMotor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_enable\ : bit;
SIGNAL \PwmMotor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PwmMotor:PWMUDB:sc_kill\ : bit;
SIGNAL \PwmMotor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PwmMotor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PwmMotor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:km_run\ : bit;
SIGNAL \PwmMotor:PWMUDB:min_kill\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_kill\ : bit;
SIGNAL \PwmMotor:PWMUDB:km_tc\ : bit;
SIGNAL \PwmMotor:PWMUDB:db_tc\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_sel\ : bit;
SIGNAL \PwmMotor:PWMUDB:compare1\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PwmMotor:PWMUDB:compare2\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm_i\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PwmMotor:Net_96\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_46 : bit;
SIGNAL Net_47 : bit;
SIGNAL \PwmMotor:PWMUDB:status_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:status_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PwmMotor:PWMUDB:status_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PwmMotor:PWMUDB:status_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:status_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:fifo_full\ : bit;
SIGNAL \PwmMotor:PWMUDB:status_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:status_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_status\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2_status\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PwmMotor:Net_55\ : bit;
SIGNAL \PwmMotor:PWMUDB:prevCompare1\ : bit;
SIGNAL \PwmMotor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_capture\ : bit;
SIGNAL \PwmMotor:PWMUDB:nc2\ : bit;
SIGNAL \PwmMotor:PWMUDB:nc3\ : bit;
SIGNAL \PwmMotor:PWMUDB:nc1\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:nc4\ : bit;
SIGNAL \PwmMotor:PWMUDB:nc5\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:nc6\ : bit;
SIGNAL \PwmMotor:PWMUDB:nc7\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmMotor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_43 : bit;
SIGNAL Net_48 : bit;
SIGNAL Net_45 : bit;
SIGNAL \PwmMotor:Net_113\ : bit;
SIGNAL \PwmMotor:Net_107\ : bit;
SIGNAL \PwmMotor:Net_114\ : bit;
SIGNAL tmpOE__PinUartXbeeRx_net_0 : bit;
SIGNAL Net_75 : bit;
SIGNAL tmpIO_0__PinUartXbeeRx_net_0 : bit;
TERMINAL tmpSIOVREF__PinUartXbeeRx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinUartXbeeRx_net_0 : bit;
SIGNAL tmpOE__PinPwmMotor_net_0 : bit;
SIGNAL tmpFB_0__PinPwmMotor_net_0 : bit;
SIGNAL tmpIO_0__PinPwmMotor_net_0 : bit;
TERMINAL tmpSIOVREF__PinPwmMotor_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinPwmMotor_net_0 : bit;
SIGNAL Net_109 : bit;
SIGNAL \UartXbee:Net_9\ : bit;
SIGNAL Net_110 : bit;
SIGNAL \UartXbee:Net_61\ : bit;
SIGNAL \UartXbee:BUART:clock_op\ : bit;
SIGNAL \UartXbee:BUART:reset_reg\ : bit;
SIGNAL \UartXbee:BUART:reset_reg_dp\ : bit;
SIGNAL \UartXbee:BUART:tx_hd_send_break\ : bit;
SIGNAL \UartXbee:BUART:HalfDuplexSend\ : bit;
SIGNAL \UartXbee:BUART:FinalParityType_1\ : bit;
SIGNAL \UartXbee:BUART:FinalParityType_0\ : bit;
SIGNAL \UartXbee:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UartXbee:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UartXbee:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UartXbee:BUART:tx_ctrl_mark\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \UartXbee:BUART:txn\ : bit;
SIGNAL \UartXbee:BUART:tx_interrupt_out\ : bit;
SIGNAL \UartXbee:BUART:rx_interrupt_out\ : bit;
SIGNAL \UartXbee:BUART:tx_state_1\ : bit;
SIGNAL \UartXbee:BUART:tx_state_0\ : bit;
SIGNAL \UartXbee:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:tx_shift_out\ : bit;
SIGNAL \UartXbee:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UartXbee:BUART:tx_fifo_empty\ : bit;
SIGNAL \UartXbee:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:counter_load\ : bit;
SIGNAL \UartXbee:BUART:tx_state_2\ : bit;
SIGNAL \UartXbee:BUART:tx_bitclk\ : bit;
SIGNAL \UartXbee:BUART:counter_load_not\ : bit;
SIGNAL \UartXbee:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UartXbee:BUART:tx_counter_dp\ : bit;
SIGNAL \UartXbee:BUART:sc_out_7\ : bit;
SIGNAL \UartXbee:BUART:sc_out_6\ : bit;
SIGNAL \UartXbee:BUART:sc_out_5\ : bit;
SIGNAL \UartXbee:BUART:sc_out_4\ : bit;
SIGNAL \UartXbee:BUART:sc_out_3\ : bit;
SIGNAL \UartXbee:BUART:sc_out_2\ : bit;
SIGNAL \UartXbee:BUART:sc_out_1\ : bit;
SIGNAL \UartXbee:BUART:sc_out_0\ : bit;
SIGNAL \UartXbee:BUART:tx_counter_tc\ : bit;
SIGNAL \UartXbee:BUART:tx_status_6\ : bit;
SIGNAL \UartXbee:BUART:tx_status_5\ : bit;
SIGNAL \UartXbee:BUART:tx_status_4\ : bit;
SIGNAL \UartXbee:BUART:tx_status_0\ : bit;
SIGNAL \UartXbee:BUART:tx_status_1\ : bit;
SIGNAL \UartXbee:BUART:tx_status_2\ : bit;
SIGNAL \UartXbee:BUART:tx_status_3\ : bit;
SIGNAL Net_106 : bit;
SIGNAL \UartXbee:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UartXbee:BUART:tx_mark\ : bit;
SIGNAL \UartXbee:BUART:tx_parity_bit\ : bit;
SIGNAL \UartXbee:BUART:rx_addressmatch\ : bit;
SIGNAL \UartXbee:BUART:rx_addressmatch1\ : bit;
SIGNAL \UartXbee:BUART:rx_addressmatch2\ : bit;
SIGNAL \UartXbee:BUART:rx_state_1\ : bit;
SIGNAL \UartXbee:BUART:rx_state_0\ : bit;
SIGNAL \UartXbee:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UartXbee:BUART:rx_postpoll\ : bit;
SIGNAL \UartXbee:BUART:rx_load_fifo\ : bit;
SIGNAL \UartXbee:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:hd_shift_out\ : bit;
SIGNAL \UartXbee:BUART:rx_fifonotempty\ : bit;
SIGNAL \UartXbee:BUART:rx_fifofull\ : bit;
SIGNAL \UartXbee:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UartXbee:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:rx_counter_load\ : bit;
SIGNAL \UartXbee:BUART:rx_state_3\ : bit;
SIGNAL \UartXbee:BUART:rx_state_2\ : bit;
SIGNAL \UartXbee:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UartXbee:BUART:rx_count_2\ : bit;
SIGNAL \UartXbee:BUART:rx_count_1\ : bit;
SIGNAL \UartXbee:BUART:rx_count_0\ : bit;
SIGNAL \UartXbee:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UartXbee:BUART:rx_count_6\ : bit;
SIGNAL \UartXbee:BUART:rx_count_5\ : bit;
SIGNAL \UartXbee:BUART:rx_count_4\ : bit;
SIGNAL \UartXbee:BUART:rx_count_3\ : bit;
SIGNAL \UartXbee:BUART:rx_count7_tc\ : bit;
SIGNAL \UartXbee:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UartXbee:BUART:rx_bitclk\ : bit;
SIGNAL \UartXbee:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UartXbee:BUART:rx_poll_bit0\ : bit;
SIGNAL \UartXbee:BUART:rx_poll_bit1\ : bit;
SIGNAL \UartXbee:BUART:rx_poll_bit2\ : bit;
SIGNAL \UartXbee:BUART:pollingrange\ : bit;
SIGNAL \UartXbee:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_2_1 : bit;
SIGNAL \UartXbee:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_2_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UartXbee:BUART:rx_status_0\ : bit;
SIGNAL \UartXbee:BUART:rx_markspace_status\ : bit;
SIGNAL \UartXbee:BUART:rx_status_1\ : bit;
SIGNAL \UartXbee:BUART:rx_status_2\ : bit;
SIGNAL \UartXbee:BUART:rx_parity_error_status\ : bit;
SIGNAL \UartXbee:BUART:rx_status_3\ : bit;
SIGNAL \UartXbee:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UartXbee:BUART:rx_status_4\ : bit;
SIGNAL \UartXbee:BUART:rx_status_5\ : bit;
SIGNAL \UartXbee:BUART:rx_status_6\ : bit;
SIGNAL \UartXbee:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_105 : bit;
SIGNAL \UartXbee:BUART:rx_markspace_pre\ : bit;
SIGNAL \UartXbee:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UartXbee:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UartXbee:BUART:rx_address_detected\ : bit;
SIGNAL \UartXbee:BUART:rx_last\ : bit;
SIGNAL \UartXbee:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UartXbee:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UartXbee:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL Net_26 : bit;
SIGNAL \PwmPiezo:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PwmPiezo:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PwmPiezo:PWMUDB:tc_i\ : bit;
SIGNAL \PwmPiezo:Net_101\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:control_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:prevCapture\ : bit;
SIGNAL \PwmPiezo:PWMUDB:capt_rising\ : bit;
SIGNAL \PwmPiezo:PWMUDB:capt_falling\ : bit;
SIGNAL \PwmPiezo:PWMUDB:hwCapture\ : bit;
SIGNAL \PwmPiezo:PWMUDB:hwEnable\ : bit;
SIGNAL \PwmPiezo:PWMUDB:trig_last\ : bit;
SIGNAL \PwmPiezo:PWMUDB:trig_rise\ : bit;
SIGNAL \PwmPiezo:PWMUDB:trig_fall\ : bit;
SIGNAL \PwmPiezo:PWMUDB:trig_out\ : bit;
SIGNAL \PwmPiezo:PWMUDB:runmode_enable\ : bit;
SIGNAL \PwmPiezo:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_enable\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sc_kill\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PwmPiezo:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:km_run\ : bit;
SIGNAL \PwmPiezo:PWMUDB:min_kill\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_kill\ : bit;
SIGNAL \PwmPiezo:PWMUDB:km_tc\ : bit;
SIGNAL \PwmPiezo:PWMUDB:db_tc\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_sel\ : bit;
SIGNAL \PwmPiezo:PWMUDB:compare1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_less\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PwmPiezo:PWMUDB:compare2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_less\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm_temp\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm_i\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PwmPiezo:Net_96\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm1_i\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm2_i\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_28 : bit;
SIGNAL Net_140 : bit;
SIGNAL \PwmPiezo:PWMUDB:status_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:status_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PwmPiezo:PWMUDB:status_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PwmPiezo:PWMUDB:status_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:status_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:fifo_full\ : bit;
SIGNAL \PwmPiezo:PWMUDB:status_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:status_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_status\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_status\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PwmPiezo:Net_55\ : bit;
SIGNAL \PwmPiezo:PWMUDB:prevCompare1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_capture\ : bit;
SIGNAL \PwmPiezo:PWMUDB:nc2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:nc3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:nc1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:nc4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:nc5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:nc6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:nc7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PwmPiezo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_64 : bit;
SIGNAL Net_58 : bit;
SIGNAL Net_57 : bit;
SIGNAL \PwmPiezo:Net_113\ : bit;
SIGNAL \PwmPiezo:Net_107\ : bit;
SIGNAL \PwmPiezo:Net_114\ : bit;
SIGNAL tmpOE__PinPwmPiezo_net_0 : bit;
SIGNAL tmpFB_0__PinPwmPiezo_net_0 : bit;
SIGNAL tmpIO_0__PinPwmPiezo_net_0 : bit;
TERMINAL tmpSIOVREF__PinPwmPiezo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinPwmPiezo_net_0 : bit;
SIGNAL tmpOE__PinMotionSensor_net_0 : bit;
SIGNAL Net_40 : bit;
SIGNAL tmpIO_0__PinMotionSensor_net_0 : bit;
TERMINAL tmpSIOVREF__PinMotionSensor_net_0 : bit;
SIGNAL Net_220 : bit;
SIGNAL tmpOE__PinLightFront_net_0 : bit;
SIGNAL tmpFB_0__PinLightFront_net_0 : bit;
SIGNAL tmpIO_0__PinLightFront_net_0 : bit;
TERMINAL tmpSIOVREF__PinLightFront_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinLightFront_net_0 : bit;
SIGNAL tmpOE__PinLightRear_net_0 : bit;
SIGNAL tmpFB_0__PinLightRear_net_0 : bit;
SIGNAL tmpIO_0__PinLightRear_net_0 : bit;
TERMINAL tmpSIOVREF__PinLightRear_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinLightRear_net_0 : bit;
SIGNAL tmpOE__PinLightSkirting_net_0 : bit;
SIGNAL tmpFB_0__PinLightSkirting_net_0 : bit;
SIGNAL tmpIO_0__PinLightSkirting_net_0 : bit;
TERMINAL tmpSIOVREF__PinLightSkirting_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinLightSkirting_net_0 : bit;
SIGNAL tmpOE__PinUartXbeeTx_net_0 : bit;
SIGNAL tmpFB_0__PinUartXbeeTx_net_0 : bit;
SIGNAL tmpIO_0__PinUartXbeeTx_net_0 : bit;
TERMINAL tmpSIOVREF__PinUartXbeeTx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinUartXbeeTx_net_0 : bit;
SIGNAL tmpOE__PinXbeeSleep_net_0 : bit;
SIGNAL tmpFB_0__PinXbeeSleep_net_0 : bit;
SIGNAL tmpIO_0__PinXbeeSleep_net_0 : bit;
TERMINAL tmpSIOVREF__PinXbeeSleep_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinXbeeSleep_net_0 : bit;
SIGNAL \TimerMainTick:Net_260\ : bit;
SIGNAL Net_118 : bit;
SIGNAL \TimerMainTick:Net_55\ : bit;
SIGNAL Net_123 : bit;
SIGNAL \TimerMainTick:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \TimerMainTick:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_7\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_6\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_5\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_4\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_3\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_2\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_1\ : bit;
SIGNAL \TimerMainTick:TimerUDB:control_0\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TimerMainTick:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TimerMainTick:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TimerMainTick:TimerUDB:capture_last\ : bit;
SIGNAL \TimerMainTick:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \TimerMainTick:TimerUDB:timer_enable\ : bit;
SIGNAL \TimerMainTick:TimerUDB:run_mode\ : bit;
SIGNAL \TimerMainTick:TimerUDB:hwEnable\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_tc\ : bit;
SIGNAL \TimerMainTick:TimerUDB:trigger_enable\ : bit;
SIGNAL \TimerMainTick:TimerUDB:per_zero\ : bit;
SIGNAL \TimerMainTick:TimerUDB:tc_i\ : bit;
SIGNAL \TimerMainTick:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TimerMainTick:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \TimerMainTick:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_122 : bit;
SIGNAL \TimerMainTick:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TimerMainTick:TimerUDB:runmode_enable\ : bit;
SIGNAL \TimerMainTick:TimerUDB:trig_reg\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_6\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_5\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_4\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_0\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_1\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_2\ : bit;
SIGNAL \TimerMainTick:TimerUDB:fifo_full\ : bit;
SIGNAL \TimerMainTick:TimerUDB:status_3\ : bit;
SIGNAL \TimerMainTick:TimerUDB:fifo_nempty\ : bit;
SIGNAL \TimerMainTick:TimerUDB:cs_addr_2\ : bit;
SIGNAL Net_117 : bit;
SIGNAL \TimerMainTick:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TimerMainTick:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMainTick:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMainTick:Net_102\ : bit;
SIGNAL \TimerMainTick:Net_266\ : bit;
SIGNAL Net_161 : bit;
SIGNAL \UartDebug:Net_9\ : bit;
SIGNAL Net_162 : bit;
SIGNAL \UartDebug:Net_61\ : bit;
SIGNAL \UartDebug:BUART:clock_op\ : bit;
SIGNAL \UartDebug:BUART:reset_reg\ : bit;
SIGNAL \UartDebug:BUART:reset_reg_dp\ : bit;
SIGNAL \UartDebug:BUART:tx_hd_send_break\ : bit;
SIGNAL \UartDebug:BUART:HalfDuplexSend\ : bit;
SIGNAL \UartDebug:BUART:FinalParityType_1\ : bit;
SIGNAL \UartDebug:BUART:FinalParityType_0\ : bit;
SIGNAL \UartDebug:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UartDebug:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UartDebug:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UartDebug:BUART:tx_ctrl_mark\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \UartDebug:BUART:txn\ : bit;
SIGNAL \UartDebug:BUART:tx_interrupt_out\ : bit;
SIGNAL \UartDebug:BUART:rx_interrupt_out\ : bit;
SIGNAL \UartDebug:BUART:tx_state_1\ : bit;
SIGNAL \UartDebug:BUART:tx_state_0\ : bit;
SIGNAL \UartDebug:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:tx_shift_out\ : bit;
SIGNAL \UartDebug:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UartDebug:BUART:tx_fifo_empty\ : bit;
SIGNAL \UartDebug:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:counter_load\ : bit;
SIGNAL \UartDebug:BUART:tx_state_2\ : bit;
SIGNAL \UartDebug:BUART:tx_bitclk\ : bit;
SIGNAL \UartDebug:BUART:counter_load_not\ : bit;
SIGNAL \UartDebug:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UartDebug:BUART:tx_counter_dp\ : bit;
SIGNAL \UartDebug:BUART:sc_out_7\ : bit;
SIGNAL \UartDebug:BUART:sc_out_6\ : bit;
SIGNAL \UartDebug:BUART:sc_out_5\ : bit;
SIGNAL \UartDebug:BUART:sc_out_4\ : bit;
SIGNAL \UartDebug:BUART:sc_out_3\ : bit;
SIGNAL \UartDebug:BUART:sc_out_2\ : bit;
SIGNAL \UartDebug:BUART:sc_out_1\ : bit;
SIGNAL \UartDebug:BUART:sc_out_0\ : bit;
SIGNAL \UartDebug:BUART:tx_counter_tc\ : bit;
SIGNAL \UartDebug:BUART:tx_status_6\ : bit;
SIGNAL \UartDebug:BUART:tx_status_5\ : bit;
SIGNAL \UartDebug:BUART:tx_status_4\ : bit;
SIGNAL \UartDebug:BUART:tx_status_0\ : bit;
SIGNAL \UartDebug:BUART:tx_status_1\ : bit;
SIGNAL \UartDebug:BUART:tx_status_2\ : bit;
SIGNAL \UartDebug:BUART:tx_status_3\ : bit;
SIGNAL Net_157 : bit;
SIGNAL \UartDebug:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UartDebug:BUART:tx_mark\ : bit;
SIGNAL \UartDebug:BUART:tx_parity_bit\ : bit;
SIGNAL \UartDebug:BUART:rx_addressmatch\ : bit;
SIGNAL \UartDebug:BUART:rx_addressmatch1\ : bit;
SIGNAL \UartDebug:BUART:rx_addressmatch2\ : bit;
SIGNAL \UartDebug:BUART:rx_state_1\ : bit;
SIGNAL \UartDebug:BUART:rx_state_0\ : bit;
SIGNAL \UartDebug:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UartDebug:BUART:rx_postpoll\ : bit;
SIGNAL \UartDebug:BUART:rx_load_fifo\ : bit;
SIGNAL \UartDebug:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:hd_shift_out\ : bit;
SIGNAL \UartDebug:BUART:rx_fifonotempty\ : bit;
SIGNAL \UartDebug:BUART:rx_fifofull\ : bit;
SIGNAL \UartDebug:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UartDebug:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:rx_counter_load\ : bit;
SIGNAL \UartDebug:BUART:rx_state_3\ : bit;
SIGNAL \UartDebug:BUART:rx_state_2\ : bit;
SIGNAL \UartDebug:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UartDebug:BUART:rx_count_2\ : bit;
SIGNAL \UartDebug:BUART:rx_count_1\ : bit;
SIGNAL \UartDebug:BUART:rx_count_0\ : bit;
SIGNAL \UartDebug:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UartDebug:BUART:rx_count_6\ : bit;
SIGNAL \UartDebug:BUART:rx_count_5\ : bit;
SIGNAL \UartDebug:BUART:rx_count_4\ : bit;
SIGNAL \UartDebug:BUART:rx_count_3\ : bit;
SIGNAL \UartDebug:BUART:rx_count7_tc\ : bit;
SIGNAL \UartDebug:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UartDebug:BUART:rx_bitclk\ : bit;
SIGNAL \UartDebug:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UartDebug:BUART:rx_poll_bit0\ : bit;
SIGNAL \UartDebug:BUART:rx_poll_bit1\ : bit;
SIGNAL \UartDebug:BUART:rx_poll_bit2\ : bit;
SIGNAL \UartDebug:BUART:pollingrange\ : bit;
SIGNAL \UartDebug:BUART:pollcount_1\ : bit;
SIGNAL Net_160 : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\ : bit;
SIGNAL \UartDebug:BUART:pollcount_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UartDebug:BUART:rx_status_0\ : bit;
SIGNAL \UartDebug:BUART:rx_markspace_status\ : bit;
SIGNAL \UartDebug:BUART:rx_status_1\ : bit;
SIGNAL \UartDebug:BUART:rx_status_2\ : bit;
SIGNAL \UartDebug:BUART:rx_parity_error_status\ : bit;
SIGNAL \UartDebug:BUART:rx_status_3\ : bit;
SIGNAL \UartDebug:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UartDebug:BUART:rx_status_4\ : bit;
SIGNAL \UartDebug:BUART:rx_status_5\ : bit;
SIGNAL \UartDebug:BUART:rx_status_6\ : bit;
SIGNAL \UartDebug:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_156 : bit;
SIGNAL \UartDebug:BUART:rx_markspace_pre\ : bit;
SIGNAL \UartDebug:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UartDebug:BUART:rx_break_status\ : bit;
SIGNAL \UartDebug:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UartDebug:BUART:rx_address_detected\ : bit;
SIGNAL \UartDebug:BUART:rx_last\ : bit;
SIGNAL \UartDebug:BUART:rx_parity_bit\ : bit;
SIGNAL \UartDebug:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \UartDebug:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \UartDebug:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__PinUartDebugTx_net_0 : bit;
SIGNAL tmpFB_0__PinUartDebugTx_net_0 : bit;
SIGNAL tmpIO_0__PinUartDebugTx_net_0 : bit;
TERMINAL tmpSIOVREF__PinUartDebugTx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinUartDebugTx_net_0 : bit;
SIGNAL tmpOE__PinUartDebugRx_net_0 : bit;
SIGNAL tmpIO_0__PinUartDebugRx_net_0 : bit;
TERMINAL tmpSIOVREF__PinUartDebugRx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinUartDebugRx_net_0 : bit;
TERMINAL \AdcSar:Net_248\ : bit;
TERMINAL \AdcSar:Net_216\ : bit;
SIGNAL Net_192 : bit;
SIGNAL \AdcSar:vp_ctl_0\ : bit;
SIGNAL \AdcSar:vp_ctl_2\ : bit;
SIGNAL \AdcSar:vn_ctl_1\ : bit;
SIGNAL \AdcSar:vn_ctl_3\ : bit;
SIGNAL \AdcSar:vp_ctl_1\ : bit;
SIGNAL \AdcSar:vp_ctl_3\ : bit;
SIGNAL \AdcSar:vn_ctl_0\ : bit;
SIGNAL \AdcSar:vn_ctl_2\ : bit;
SIGNAL \AdcSar:Net_221\ : bit;
SIGNAL \AdcSar:Net_188\ : bit;
TERMINAL Net_184 : bit;
TERMINAL \AdcSar:Net_126\ : bit;
TERMINAL \AdcSar:Net_215\ : bit;
TERMINAL \AdcSar:Net_257\ : bit;
SIGNAL \AdcSar:soc\ : bit;
SIGNAL \AdcSar:Net_252\ : bit;
SIGNAL \AdcSar:Net_207_11\ : bit;
SIGNAL \AdcSar:Net_207_10\ : bit;
SIGNAL \AdcSar:Net_207_9\ : bit;
SIGNAL \AdcSar:Net_207_8\ : bit;
SIGNAL \AdcSar:Net_207_7\ : bit;
SIGNAL \AdcSar:Net_207_6\ : bit;
SIGNAL \AdcSar:Net_207_5\ : bit;
SIGNAL \AdcSar:Net_207_4\ : bit;
SIGNAL \AdcSar:Net_207_3\ : bit;
SIGNAL \AdcSar:Net_207_2\ : bit;
SIGNAL \AdcSar:Net_207_1\ : bit;
SIGNAL \AdcSar:Net_207_0\ : bit;
TERMINAL \AdcSar:Net_209\ : bit;
TERMINAL \AdcSar:Net_149\ : bit;
TERMINAL \AdcSar:Net_255\ : bit;
SIGNAL tmpOE__PinBattVolt_net_0 : bit;
SIGNAL tmpFB_0__PinBattVolt_net_0 : bit;
SIGNAL tmpIO_0__PinBattVolt_net_0 : bit;
TERMINAL tmpSIOVREF__PinBattVolt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PinBattVolt_net_0 : bit;
SIGNAL \PwmMotor:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PwmMotor:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \UartXbee:BUART:reset_reg\\D\ : bit;
SIGNAL \UartXbee:BUART:txn\\D\ : bit;
SIGNAL \UartXbee:BUART:tx_state_1\\D\ : bit;
SIGNAL \UartXbee:BUART:tx_state_0\\D\ : bit;
SIGNAL \UartXbee:BUART:tx_state_2\\D\ : bit;
SIGNAL \UartXbee:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_106D : bit;
SIGNAL \UartXbee:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UartXbee:BUART:tx_mark\\D\ : bit;
SIGNAL \UartXbee:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_state_1\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_state_0\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_state_3\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_state_2\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UartXbee:BUART:pollcount_1\\D\ : bit;
SIGNAL \UartXbee:BUART:pollcount_0\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_break_status\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_last\\D\ : bit;
SIGNAL \UartXbee:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PwmPiezo:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \TimerMainTick:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TimerMainTick:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TimerMainTick:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TimerMainTick:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UartDebug:BUART:reset_reg\\D\ : bit;
SIGNAL \UartDebug:BUART:txn\\D\ : bit;
SIGNAL \UartDebug:BUART:tx_state_1\\D\ : bit;
SIGNAL \UartDebug:BUART:tx_state_0\\D\ : bit;
SIGNAL \UartDebug:BUART:tx_state_2\\D\ : bit;
SIGNAL \UartDebug:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_157D : bit;
SIGNAL \UartDebug:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UartDebug:BUART:tx_mark\\D\ : bit;
SIGNAL \UartDebug:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_state_1\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_state_0\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_state_3\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_state_2\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UartDebug:BUART:pollcount_1\\D\ : bit;
SIGNAL \UartDebug:BUART:pollcount_0\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_break_status\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_last\\D\ : bit;
SIGNAL \UartDebug:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__PinLedGreen_net_0 <=  ('1') ;

\PwmMotor:PWMUDB:sc_kill_tmp\\D\ <= (not \PwmMotor:PWMUDB:tc_i\);

\PwmMotor:PWMUDB:dith_count_1\\D\ <= ((not \PwmMotor:PWMUDB:dith_count_1\ and \PwmMotor:PWMUDB:tc_i\ and \PwmMotor:PWMUDB:dith_count_0\)
	OR (not \PwmMotor:PWMUDB:dith_count_0\ and \PwmMotor:PWMUDB:dith_count_1\)
	OR (not \PwmMotor:PWMUDB:tc_i\ and \PwmMotor:PWMUDB:dith_count_1\));

\PwmMotor:PWMUDB:dith_count_0\\D\ <= ((not \PwmMotor:PWMUDB:dith_count_0\ and \PwmMotor:PWMUDB:tc_i\)
	OR (not \PwmMotor:PWMUDB:tc_i\ and \PwmMotor:PWMUDB:dith_count_0\));

\PwmMotor:PWMUDB:pwm_i\ <= ((\PwmMotor:PWMUDB:ctrl_enable\ and \PwmMotor:PWMUDB:compare1\));

\PwmMotor:PWMUDB:status_5\ <= (not \PwmMotor:PWMUDB:final_kill_reg\);

\PwmMotor:PWMUDB:cmp1_status\ <= ((not \PwmMotor:PWMUDB:prevCompare1\ and \PwmMotor:PWMUDB:compare1\));

Net_70 <= (not \UartXbee:BUART:txn\);

\UartXbee:BUART:counter_load_not\ <= ((not \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:tx_state_2\)
	OR \UartXbee:BUART:tx_state_0\
	OR \UartXbee:BUART:tx_state_1\);

\UartXbee:BUART:tx_bitclk_enable_pre\ <= (not \UartXbee:BUART:tx_bitclk_dp\);

\UartXbee:BUART:tx_status_0\ <= ((not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_fifo_empty\ and \UartXbee:BUART:tx_state_2\ and \UartXbee:BUART:tx_bitclk\));

\UartXbee:BUART:tx_status_2\ <= (not \UartXbee:BUART:tx_fifo_notfull\);

\UartXbee:BUART:tx_mark\\D\ <= ((not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:tx_mark\));

\UartXbee:BUART:tx_state_2\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_2\ and not \UartXbee:BUART:tx_counter_dp\ and \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_2\ and \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:tx_state_2\));

\UartXbee:BUART:tx_state_1\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_2\ and \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_counter_dp\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:tx_state_1\));

\UartXbee:BUART:tx_state_0\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_fifo_empty\ and not \UartXbee:BUART:tx_state_2\ and not \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and not \UartXbee:BUART:tx_fifo_empty\ and \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_fifo_empty\ and \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:tx_state_0\));

\UartXbee:BUART:txn\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_0\ and not \UartXbee:BUART:tx_shift_out\ and not \UartXbee:BUART:tx_state_2\ and \UartXbee:BUART:tx_state_1\ and \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:tx_counter_dp\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_2\ and not \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:tx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_shift_out\ and not \UartXbee:BUART:tx_state_2\ and \UartXbee:BUART:tx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:tx_bitclk\ and \UartXbee:BUART:txn\ and \UartXbee:BUART:tx_state_1\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:txn\ and \UartXbee:BUART:tx_state_2\));

\UartXbee:BUART:tx_parity_bit\\D\ <= ((not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:txn\ and \UartXbee:BUART:tx_parity_bit\)
	OR (not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_parity_bit\)
	OR \UartXbee:BUART:tx_parity_bit\);

\UartXbee:BUART:rx_counter_load\ <= ((not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_0\ and not \UartXbee:BUART:rx_state_3\ and not \UartXbee:BUART:rx_state_2\));

\UartXbee:BUART:rx_bitclk_pre\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not \UartXbee:BUART:rx_count_0\));

\UartXbee:BUART:rx_state_stop1_reg\\D\ <= (not \UartXbee:BUART:rx_state_2\
	OR not \UartXbee:BUART:rx_state_3\
	OR \UartXbee:BUART:rx_state_0\
	OR \UartXbee:BUART:rx_state_1\);

\UartXbee:BUART:pollcount_1\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and not MODIN2_1 and Net_75 and MODIN2_0)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not MODIN2_1 and Net_75 and MODIN2_0)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and not MODIN2_0 and MODIN2_1)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not MODIN2_0 and MODIN2_1)
	OR (not Net_75 and not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and MODIN2_1)
	OR (not Net_75 and not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and MODIN2_1));

\UartXbee:BUART:pollcount_0\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and not MODIN2_0 and Net_75)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not MODIN2_0 and Net_75)
	OR (not Net_75 and not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and MODIN2_0)
	OR (not Net_75 and not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and MODIN2_0));

\UartXbee:BUART:rx_status_4\ <= ((\UartXbee:BUART:rx_load_fifo\ and \UartXbee:BUART:rx_fifofull\));

\UartXbee:BUART:rx_status_5\ <= ((\UartXbee:BUART:rx_fifonotempty\ and \UartXbee:BUART:rx_state_stop1_reg\));

\UartXbee:BUART:rx_stop_bit_error\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_0\ and not MODIN2_1 and \UartXbee:BUART:rx_bitclk_enable\ and \UartXbee:BUART:rx_state_3\ and \UartXbee:BUART:rx_state_2\));

\UartXbee:BUART:rx_load_fifo\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_0\ and not \UartXbee:BUART:rx_state_2\ and \UartXbee:BUART:rx_bitclk_enable\ and \UartXbee:BUART:rx_state_3\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_3\ and not \UartXbee:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UartXbee:BUART:rx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_3\ and not \UartXbee:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UartXbee:BUART:rx_state_0\));

\UartXbee:BUART:rx_state_3\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UartXbee:BUART:rx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UartXbee:BUART:rx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_bitclk_enable\ and \UartXbee:BUART:rx_state_3\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_1\ and \UartXbee:BUART:rx_state_3\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_2\ and \UartXbee:BUART:rx_state_3\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_0\ and \UartXbee:BUART:rx_state_3\));

\UartXbee:BUART:rx_state_2\\D\ <= ((not Net_75 and not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_0\ and not \UartXbee:BUART:rx_state_3\ and not \UartXbee:BUART:rx_state_2\ and \UartXbee:BUART:rx_last\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_0\ and not \UartXbee:BUART:rx_state_2\ and \UartXbee:BUART:rx_bitclk_enable\ and \UartXbee:BUART:rx_state_3\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UartXbee:BUART:rx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UartXbee:BUART:rx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_bitclk_enable\ and \UartXbee:BUART:rx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_1\ and \UartXbee:BUART:rx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_0\ and \UartXbee:BUART:rx_state_2\));

\UartXbee:BUART:rx_state_1\\D\ <= ((not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_1\));

\UartXbee:BUART:rx_state_0\\D\ <= ((not \UartXbee:BUART:reset_reg\ and not \UartXbee:BUART:rx_state_1\ and not \UartXbee:BUART:rx_state_3\ and not MODIN2_1 and \UartXbee:BUART:rx_bitclk_enable\ and \UartXbee:BUART:rx_state_2\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_0\ and \UartXbee:BUART:rx_state_3\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_1\ and \UartXbee:BUART:rx_state_0\)
	OR (not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_state_0\ and \UartXbee:BUART:rx_state_2\));

\UartXbee:BUART:rx_last\\D\ <= ((not \UartXbee:BUART:reset_reg\ and Net_75));

\UartXbee:BUART:rx_address_detected\\D\ <= ((not \UartXbee:BUART:reset_reg\ and \UartXbee:BUART:rx_address_detected\));

\PwmPiezo:PWMUDB:sc_kill_tmp\\D\ <= (not \PwmPiezo:PWMUDB:tc_i\);

\PwmPiezo:PWMUDB:dith_count_1\\D\ <= ((not \PwmPiezo:PWMUDB:dith_count_1\ and \PwmPiezo:PWMUDB:tc_i\ and \PwmPiezo:PWMUDB:dith_count_0\)
	OR (not \PwmPiezo:PWMUDB:dith_count_0\ and \PwmPiezo:PWMUDB:dith_count_1\)
	OR (not \PwmPiezo:PWMUDB:tc_i\ and \PwmPiezo:PWMUDB:dith_count_1\));

\PwmPiezo:PWMUDB:dith_count_0\\D\ <= ((not \PwmPiezo:PWMUDB:dith_count_0\ and \PwmPiezo:PWMUDB:tc_i\)
	OR (not \PwmPiezo:PWMUDB:tc_i\ and \PwmPiezo:PWMUDB:dith_count_0\));

\PwmPiezo:PWMUDB:cmp1\ <= ((not \PwmPiezo:PWMUDB:cmp1_less\ and not \PwmPiezo:PWMUDB:cmp1_eq\));

\PwmPiezo:PWMUDB:pwm_i\ <= ((not \PwmPiezo:PWMUDB:cmp1_less\ and not \PwmPiezo:PWMUDB:cmp1_eq\ and \PwmPiezo:PWMUDB:ctrl_enable\));

\PwmPiezo:PWMUDB:status_5\ <= (not \PwmPiezo:PWMUDB:final_kill_reg\);

\PwmPiezo:PWMUDB:cmp1_status\ <= ((not \PwmPiezo:PWMUDB:cmp1_less\ and not \PwmPiezo:PWMUDB:cmp1_eq\ and not \PwmPiezo:PWMUDB:prevCompare1\));

\TimerMainTick:TimerUDB:status_tc\ <= ((\TimerMainTick:TimerUDB:control_7\ and \TimerMainTick:TimerUDB:per_zero\));

Net_155 <= (not \UartDebug:BUART:txn\);

\UartDebug:BUART:counter_load_not\ <= ((not \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:tx_state_2\)
	OR \UartDebug:BUART:tx_state_0\
	OR \UartDebug:BUART:tx_state_1\);

\UartDebug:BUART:tx_bitclk_enable_pre\ <= (not \UartDebug:BUART:tx_bitclk_dp\);

\UartDebug:BUART:tx_status_0\ <= ((not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_fifo_empty\ and \UartDebug:BUART:tx_state_2\ and \UartDebug:BUART:tx_bitclk\));

\UartDebug:BUART:tx_status_2\ <= (not \UartDebug:BUART:tx_fifo_notfull\);

\UartDebug:BUART:tx_mark\\D\ <= ((not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:tx_mark\));

\UartDebug:BUART:tx_state_2\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_2\ and not \UartDebug:BUART:tx_counter_dp\ and \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_2\ and \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:tx_state_2\));

\UartDebug:BUART:tx_state_1\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_2\ and \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_counter_dp\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:tx_state_1\));

\UartDebug:BUART:tx_state_0\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_fifo_empty\ and not \UartDebug:BUART:tx_state_2\ and not \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and not \UartDebug:BUART:tx_fifo_empty\ and \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_fifo_empty\ and \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:tx_state_0\));

\UartDebug:BUART:txn\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_0\ and not \UartDebug:BUART:tx_shift_out\ and not \UartDebug:BUART:tx_state_2\ and \UartDebug:BUART:tx_state_1\ and \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:tx_counter_dp\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_2\ and not \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:tx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_shift_out\ and not \UartDebug:BUART:tx_state_2\ and \UartDebug:BUART:tx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:tx_bitclk\ and \UartDebug:BUART:txn\ and \UartDebug:BUART:tx_state_1\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:txn\ and \UartDebug:BUART:tx_state_2\));

\UartDebug:BUART:tx_parity_bit\\D\ <= ((not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:txn\ and \UartDebug:BUART:tx_parity_bit\)
	OR (not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_parity_bit\)
	OR \UartDebug:BUART:tx_parity_bit\);

\UartDebug:BUART:rx_counter_load\ <= ((not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_0\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:rx_state_2\));

\UartDebug:BUART:rx_bitclk_pre\ <= ((not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not \UartDebug:BUART:rx_count_0\));

\UartDebug:BUART:rx_state_stop1_reg\\D\ <= (not \UartDebug:BUART:rx_state_2\
	OR not \UartDebug:BUART:rx_state_3\
	OR \UartDebug:BUART:rx_state_0\
	OR \UartDebug:BUART:rx_state_1\);

\UartDebug:BUART:pollcount_1\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\ and not \UartDebug:BUART:pollcount_1\ and Net_160 and \UartDebug:BUART:pollcount_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not \UartDebug:BUART:pollcount_1\ and Net_160 and \UartDebug:BUART:pollcount_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\ and not \UartDebug:BUART:pollcount_0\ and \UartDebug:BUART:pollcount_1\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not \UartDebug:BUART:pollcount_0\ and \UartDebug:BUART:pollcount_1\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\ and not Net_160 and \UartDebug:BUART:pollcount_1\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not Net_160 and \UartDebug:BUART:pollcount_1\));

\UartDebug:BUART:pollcount_0\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\ and not \UartDebug:BUART:pollcount_0\ and Net_160)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not \UartDebug:BUART:pollcount_0\ and Net_160)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\ and not Net_160 and \UartDebug:BUART:pollcount_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not Net_160 and \UartDebug:BUART:pollcount_0\));

\UartDebug:BUART:rx_status_4\ <= ((\UartDebug:BUART:rx_load_fifo\ and \UartDebug:BUART:rx_fifofull\));

\UartDebug:BUART:rx_status_5\ <= ((\UartDebug:BUART:rx_fifonotempty\ and \UartDebug:BUART:rx_state_stop1_reg\));

\UartDebug:BUART:rx_stop_bit_error\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_0\ and not \UartDebug:BUART:pollcount_1\ and \UartDebug:BUART:rx_bitclk_enable\ and \UartDebug:BUART:rx_state_3\ and \UartDebug:BUART:rx_state_2\));

\UartDebug:BUART:rx_load_fifo\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_0\ and not \UartDebug:BUART:rx_state_2\ and \UartDebug:BUART:rx_bitclk_enable\ and \UartDebug:BUART:rx_state_3\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:rx_state_2\ and not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_4\ and \UartDebug:BUART:rx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:rx_state_2\ and not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_5\ and \UartDebug:BUART:rx_state_0\));

\UartDebug:BUART:rx_state_3\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_2\ and not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_4\ and \UartDebug:BUART:rx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_2\ and not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_5\ and \UartDebug:BUART:rx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_bitclk_enable\ and \UartDebug:BUART:rx_state_3\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_1\ and \UartDebug:BUART:rx_state_3\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_2\ and \UartDebug:BUART:rx_state_3\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_0\ and \UartDebug:BUART:rx_state_3\));

\UartDebug:BUART:rx_state_2\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_0\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:rx_state_2\ and not Net_160 and \UartDebug:BUART:rx_last\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_0\ and not \UartDebug:BUART:rx_state_2\ and \UartDebug:BUART:rx_bitclk_enable\ and \UartDebug:BUART:rx_state_3\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_4\ and \UartDebug:BUART:rx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_5\ and \UartDebug:BUART:rx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_bitclk_enable\ and \UartDebug:BUART:rx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_1\ and \UartDebug:BUART:rx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_0\ and \UartDebug:BUART:rx_state_2\));

\UartDebug:BUART:rx_state_1\\D\ <= ((not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_1\));

\UartDebug:BUART:rx_state_0\\D\ <= ((not \UartDebug:BUART:reset_reg\ and not \UartDebug:BUART:rx_state_1\ and not \UartDebug:BUART:rx_state_3\ and not \UartDebug:BUART:pollcount_1\ and \UartDebug:BUART:rx_bitclk_enable\ and \UartDebug:BUART:rx_state_2\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_0\ and \UartDebug:BUART:rx_count_5\ and \UartDebug:BUART:rx_count_4\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_0\ and \UartDebug:BUART:rx_count_6\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_0\ and \UartDebug:BUART:rx_state_3\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_1\ and \UartDebug:BUART:rx_state_0\)
	OR (not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_state_0\ and \UartDebug:BUART:rx_state_2\));

\UartDebug:BUART:rx_last\\D\ <= ((not \UartDebug:BUART:reset_reg\ and Net_160));

\UartDebug:BUART:rx_address_detected\\D\ <= ((not \UartDebug:BUART:reset_reg\ and \UartDebug:BUART:rx_address_detected\));

PinLedGreen:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinLedGreen_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinLedGreen_net_0),
		siovref=>(tmpSIOVREF__PinLedGreen_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinLedGreen_net_0);
PinLedOrange:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f72ac192-e941-492a-83b1-18054f830ae7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinLedOrange_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinLedOrange_net_0),
		siovref=>(tmpSIOVREF__PinLedOrange_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinLedOrange_net_0);
PinLedRed:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5137b97b-911f-4897-a359-2e3c5a1e8ec7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinLedRed_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinLedRed_net_0),
		siovref=>(tmpSIOVREF__PinLedRed_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinLedRed_net_0);
\PwmMotor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6,
		enable=>tmpOE__PinLedGreen_net_0,
		clock_out=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\);
\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PwmMotor:PWMUDB:ctrl_enable\, \PwmMotor:PWMUDB:control_6\, \PwmMotor:PWMUDB:control_5\, \PwmMotor:PWMUDB:control_4\,
			\PwmMotor:PWMUDB:control_3\, \PwmMotor:PWMUDB:control_2\, \PwmMotor:PWMUDB:control_1\, \PwmMotor:PWMUDB:control_0\));
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PwmMotor:PWMUDB:status_5\, zero, \PwmMotor:PWMUDB:status_3\,
			\PwmMotor:PWMUDB:tc_i\, \PwmMotor:PWMUDB:status_1\, \PwmMotor:PWMUDB:status_0\),
		interrupt=>\PwmMotor:Net_55\);
\PwmMotor:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PwmMotor:PWMUDB:tc_i\, \PwmMotor:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PwmMotor:PWMUDB:nc2\,
		cl0=>\PwmMotor:PWMUDB:nc3\,
		z0=>\PwmMotor:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PwmMotor:PWMUDB:nc4\,
		cl1=>\PwmMotor:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PwmMotor:PWMUDB:nc6\,
		f1_blk_stat=>\PwmMotor:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PwmMotor:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PwmMotor:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PwmMotor:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PwmMotor:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PwmMotor:PWMUDB:sP16:pwmdp:cap_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PwmMotor:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PwmMotor:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PwmMotor:PWMUDB:tc_i\, \PwmMotor:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PwmMotor:PWMUDB:cmp1_eq\,
		cl0=>\PwmMotor:PWMUDB:compare1\,
		z0=>\PwmMotor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PwmMotor:PWMUDB:cmp2_eq\,
		cl1=>\PwmMotor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PwmMotor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PwmMotor:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PwmMotor:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PwmMotor:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PwmMotor:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PwmMotor:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PwmMotor:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PwmMotor:PWMUDB:sP16:pwmdp:cap_1\, \PwmMotor:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PwmMotor:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
PinUartXbeeRx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e562cf6-0acc-4965-ba5c-7f5e75f155a7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>Net_75,
		analog=>(open),
		io=>(tmpIO_0__PinUartXbeeRx_net_0),
		siovref=>(tmpSIOVREF__PinUartXbeeRx_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinUartXbeeRx_net_0);
PinPwmMotor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5705d396-496e-4609-bc8c-851101e252ca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>Net_43,
		fb=>(tmpFB_0__PinPwmMotor_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinPwmMotor_net_0),
		siovref=>(tmpSIOVREF__PinPwmMotor_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinPwmMotor_net_0);
ClockPwmMotor:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eaa34f3f-c64f-4137-890d-8a006274673a",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6,
		dig_domain_out=>open);
\UartXbee:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_109);
\UartXbee:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UartXbee:Net_9\,
		dig_domain_out=>open);
\UartXbee:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_110);
\UartXbee:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UartXbee:Net_9\,
		enable=>tmpOE__PinLedGreen_net_0,
		clock_out=>\UartXbee:BUART:clock_op\);
\UartXbee:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		cs_addr=>(\UartXbee:BUART:tx_state_1\, \UartXbee:BUART:tx_state_0\, \UartXbee:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UartXbee:BUART:tx_shift_out\,
		f0_bus_stat=>\UartXbee:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UartXbee:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		cs_addr=>(zero, zero, \UartXbee:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UartXbee:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UartXbee:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UartXbee:BUART:sc_out_7\, \UartXbee:BUART:sc_out_6\, \UartXbee:BUART:sc_out_5\, \UartXbee:BUART:sc_out_4\,
			\UartXbee:BUART:sc_out_3\, \UartXbee:BUART:sc_out_2\, \UartXbee:BUART:sc_out_1\, \UartXbee:BUART:sc_out_0\));
\UartXbee:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UartXbee:BUART:clock_op\,
		status=>(zero, zero, zero, \UartXbee:BUART:tx_fifo_notfull\,
			\UartXbee:BUART:tx_status_2\, \UartXbee:BUART:tx_fifo_empty\, \UartXbee:BUART:tx_status_0\),
		interrupt=>Net_109);
\UartXbee:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		cs_addr=>(\UartXbee:BUART:rx_state_1\, \UartXbee:BUART:rx_state_0\, \UartXbee:BUART:rx_bitclk_enable\),
		route_si=>MODIN2_1,
		route_ci=>zero,
		f0_load=>\UartXbee:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UartXbee:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UartXbee:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UartXbee:BUART:hd_shift_out\,
		f0_bus_stat=>\UartXbee:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UartXbee:BUART:rx_fifofull\,
		f1_bus_stat=>\UartXbee:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UartXbee:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UartXbee:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110100",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UartXbee:BUART:clock_op\,
		reset=>\UartXbee:BUART:reset_reg\,
		load=>\UartXbee:BUART:rx_counter_load\,
		enable=>tmpOE__PinLedGreen_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UartXbee:BUART:rx_count_2\, \UartXbee:BUART:rx_count_1\, \UartXbee:BUART:rx_count_0\),
		tc=>\UartXbee:BUART:rx_count7_tc\);
\UartXbee:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UartXbee:BUART:clock_op\,
		status=>(zero, \UartXbee:BUART:rx_status_5\, \UartXbee:BUART:rx_status_4\, \UartXbee:BUART:rx_status_3\,
			\UartXbee:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_110);
\PwmPiezo:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_26,
		enable=>tmpOE__PinLedGreen_net_0,
		clock_out=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\);
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PwmPiezo:PWMUDB:ctrl_enable\, \PwmPiezo:PWMUDB:control_6\, \PwmPiezo:PWMUDB:control_5\, \PwmPiezo:PWMUDB:control_4\,
			\PwmPiezo:PWMUDB:control_3\, \PwmPiezo:PWMUDB:control_2\, \PwmPiezo:PWMUDB:control_1\, \PwmPiezo:PWMUDB:control_0\));
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PwmPiezo:PWMUDB:status_5\, zero, \PwmPiezo:PWMUDB:status_3\,
			\PwmPiezo:PWMUDB:tc_i\, \PwmPiezo:PWMUDB:status_1\, \PwmPiezo:PWMUDB:status_0\),
		interrupt=>\PwmPiezo:Net_55\);
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PwmPiezo:PWMUDB:tc_i\, \PwmPiezo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PwmPiezo:PWMUDB:nc2\,
		cl0=>\PwmPiezo:PWMUDB:nc3\,
		z0=>\PwmPiezo:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PwmPiezo:PWMUDB:nc4\,
		cl1=>\PwmPiezo:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PwmPiezo:PWMUDB:nc6\,
		f1_blk_stat=>\PwmPiezo:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PwmPiezo:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PwmPiezo:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PwmPiezo:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PwmPiezo:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cap_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PwmPiezo:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PwmPiezo:PWMUDB:tc_i\, \PwmPiezo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PwmPiezo:PWMUDB:cmp1_eq\,
		cl0=>\PwmPiezo:PWMUDB:cmp1_less\,
		z0=>\PwmPiezo:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PwmPiezo:PWMUDB:cmp2_eq\,
		cl1=>\PwmPiezo:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PwmPiezo:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PwmPiezo:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PwmPiezo:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PwmPiezo:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PwmPiezo:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PwmPiezo:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PwmPiezo:PWMUDB:sP16:pwmdp:cap_1\, \PwmPiezo:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PwmPiezo:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
ClockPwmPiezo:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"318bc948-a102-4567-aaf3-303f36e11e59",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_26,
		dig_domain_out=>open);
PinPwmPiezo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b56f88fb-8a99-4c80-bd6f-5af2d6b6f3e2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>Net_64,
		fb=>(tmpFB_0__PinPwmPiezo_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinPwmPiezo_net_0),
		siovref=>(tmpSIOVREF__PinPwmPiezo_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinPwmPiezo_net_0);
PinMotionSensor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"01",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>Net_40,
		analog=>(open),
		io=>(tmpIO_0__PinMotionSensor_net_0),
		siovref=>(tmpSIOVREF__PinMotionSensor_net_0),
		annotation=>(open),
		interrupt=>Net_220);
IsrMotionSensor:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_220);
PinLightFront:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a12e04c8-0e39-4992-ba73-e1e04e47db16",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinLightFront_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinLightFront_net_0),
		siovref=>(tmpSIOVREF__PinLightFront_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinLightFront_net_0);
PinLightRear:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0c6e155-cc69-4567-869e-f4cca536943b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinLightRear_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinLightRear_net_0),
		siovref=>(tmpSIOVREF__PinLightRear_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinLightRear_net_0);
PinLightSkirting:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8307e94a-18cf-4c16-8e82-6a21c15eca36",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinLightSkirting_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinLightSkirting_net_0),
		siovref=>(tmpSIOVREF__PinLightSkirting_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinLightSkirting_net_0);
PinUartXbeeTx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7890b3d4-70c5-4b8d-a859-219fa33c40f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>Net_70,
		fb=>(tmpFB_0__PinUartXbeeTx_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinUartXbeeTx_net_0),
		siovref=>(tmpSIOVREF__PinUartXbeeTx_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinUartXbeeTx_net_0);
PinXbeeSleep:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef1400cf-02a0-41c8-84eb-76570c08ed5d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinXbeeSleep_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinXbeeSleep_net_0),
		siovref=>(tmpSIOVREF__PinXbeeSleep_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinXbeeSleep_net_0);
\TimerMainTick:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__PinLedGreen_net_0,
		clock_out=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\);
\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\TimerMainTick:TimerUDB:control_7\, \TimerMainTick:TimerUDB:control_6\, \TimerMainTick:TimerUDB:control_5\, \TimerMainTick:TimerUDB:control_4\,
			\TimerMainTick:TimerUDB:control_3\, \TimerMainTick:TimerUDB:control_2\, \TimerMainTick:TimerUDB:control_1\, \TimerMainTick:TimerUDB:control_0\));
\TimerMainTick:TimerUDB:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TimerMainTick:TimerUDB:status_3\,
			\TimerMainTick:TimerUDB:status_2\, zero, \TimerMainTick:TimerUDB:status_tc\),
		interrupt=>\TimerMainTick:Net_55\);
\TimerMainTick:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TimerMainTick:TimerUDB:control_7\, \TimerMainTick:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TimerMainTick:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TimerMainTick:TimerUDB:status_3\,
		f0_blk_stat=>\TimerMainTick:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
IsrMainTick:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_123);
\UartDebug:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_161);
\UartDebug:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"06aa64ce-eff7-4330-b0da-30aeabcc89c0/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UartDebug:Net_9\,
		dig_domain_out=>open);
\UartDebug:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_162);
\UartDebug:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UartDebug:Net_9\,
		enable=>tmpOE__PinLedGreen_net_0,
		clock_out=>\UartDebug:BUART:clock_op\);
\UartDebug:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		cs_addr=>(\UartDebug:BUART:tx_state_1\, \UartDebug:BUART:tx_state_0\, \UartDebug:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UartDebug:BUART:tx_shift_out\,
		f0_bus_stat=>\UartDebug:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UartDebug:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		cs_addr=>(zero, zero, \UartDebug:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UartDebug:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UartDebug:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UartDebug:BUART:sc_out_7\, \UartDebug:BUART:sc_out_6\, \UartDebug:BUART:sc_out_5\, \UartDebug:BUART:sc_out_4\,
			\UartDebug:BUART:sc_out_3\, \UartDebug:BUART:sc_out_2\, \UartDebug:BUART:sc_out_1\, \UartDebug:BUART:sc_out_0\));
\UartDebug:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UartDebug:BUART:clock_op\,
		status=>(zero, zero, zero, \UartDebug:BUART:tx_fifo_notfull\,
			\UartDebug:BUART:tx_status_2\, \UartDebug:BUART:tx_fifo_empty\, \UartDebug:BUART:tx_status_0\),
		interrupt=>Net_161);
\UartDebug:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		cs_addr=>(\UartDebug:BUART:rx_state_1\, \UartDebug:BUART:rx_state_0\, \UartDebug:BUART:rx_bitclk_enable\),
		route_si=>\UartDebug:BUART:pollcount_1\,
		route_ci=>zero,
		f0_load=>\UartDebug:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UartDebug:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UartDebug:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UartDebug:BUART:hd_shift_out\,
		f0_bus_stat=>\UartDebug:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UartDebug:BUART:rx_fifofull\,
		f1_bus_stat=>\UartDebug:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UartDebug:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UartDebug:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110100",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UartDebug:BUART:clock_op\,
		reset=>\UartDebug:BUART:reset_reg\,
		load=>\UartDebug:BUART:rx_counter_load\,
		enable=>tmpOE__PinLedGreen_net_0,
		count=>(\UartDebug:BUART:rx_count_6\, \UartDebug:BUART:rx_count_5\, \UartDebug:BUART:rx_count_4\, \UartDebug:BUART:rx_count_3\,
			\UartDebug:BUART:rx_count_2\, \UartDebug:BUART:rx_count_1\, \UartDebug:BUART:rx_count_0\),
		tc=>\UartDebug:BUART:rx_count7_tc\);
\UartDebug:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UartDebug:BUART:clock_op\,
		status=>(zero, \UartDebug:BUART:rx_status_5\, \UartDebug:BUART:rx_status_4\, \UartDebug:BUART:rx_status_3\,
			\UartDebug:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_162);
PinUartDebugTx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94b502ba-b8d5-4fa5-b635-517f89938abc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>Net_155,
		fb=>(tmpFB_0__PinUartDebugTx_net_0),
		analog=>(open),
		io=>(tmpIO_0__PinUartDebugTx_net_0),
		siovref=>(tmpSIOVREF__PinUartDebugTx_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinUartDebugTx_net_0);
PinUartDebugRx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d7ae94c-a5c0-4788-aa44-705c08d615a1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>Net_160,
		analog=>(open),
		io=>(tmpIO_0__PinUartDebugRx_net_0),
		siovref=>(tmpSIOVREF__PinUartDebugRx_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinUartDebugRx_net_0);
\AdcSar:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcSar:Net_248\,
		signal2=>\AdcSar:Net_216\);
\AdcSar:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_192);
\AdcSar:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9749c3fe-3bec-469f-9c0d-c8ccf1fe7041/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"584795321.637427",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\AdcSar:Net_221\,
		dig_domain_out=>open);
\AdcSar:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_184,
		vminus=>\AdcSar:Net_126\,
		ext_pin=>\AdcSar:Net_215\,
		vrefhi_out=>\AdcSar:Net_257\,
		vref=>\AdcSar:Net_248\,
		clock=>\AdcSar:Net_221\,
		pump_clock=>\AdcSar:Net_221\,
		sof_udb=>tmpOE__PinLedGreen_net_0,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\AdcSar:Net_252\,
		data_out=>(\AdcSar:Net_207_11\, \AdcSar:Net_207_10\, \AdcSar:Net_207_9\, \AdcSar:Net_207_8\,
			\AdcSar:Net_207_7\, \AdcSar:Net_207_6\, \AdcSar:Net_207_5\, \AdcSar:Net_207_4\,
			\AdcSar:Net_207_3\, \AdcSar:Net_207_2\, \AdcSar:Net_207_1\, \AdcSar:Net_207_0\),
		eof_udb=>Net_192);
\AdcSar:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcSar:Net_215\,
		signal2=>\AdcSar:Net_209\);
\AdcSar:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcSar:Net_126\,
		signal2=>\AdcSar:Net_149\);
\AdcSar:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\AdcSar:Net_209\);
\AdcSar:vRef_Vdda\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\AdcSar:Net_216\);
\AdcSar:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcSar:Net_257\,
		signal2=>\AdcSar:Net_149\);
\AdcSar:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\AdcSar:Net_255\);
PinBattVolt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"497348a5-3fde-474f-9d1c-8e1cdb0fc570",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__PinLedGreen_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PinBattVolt_net_0),
		analog=>Net_184,
		io=>(tmpIO_0__PinBattVolt_net_0),
		siovref=>(tmpSIOVREF__PinBattVolt_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__PinBattVolt_net_0);
\PwmMotor:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PwmMotor:PWMUDB:tc_i\,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:tc_reg_i\);
\PwmMotor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:prevCapture\);
\PwmMotor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:trig_last\);
\PwmMotor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PwmMotor:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:runmode_enable\);
\PwmMotor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PwmMotor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:sc_kill_tmp\);
\PwmMotor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PinLedGreen_net_0,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:ltch_kill_reg\);
\PwmMotor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PinLedGreen_net_0,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:min_kill_reg\);
\PwmMotor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PwmMotor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:dith_count_1\);
\PwmMotor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PwmMotor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:dith_count_0\);
\PwmMotor:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PwmMotor:PWMUDB:pwm_i\,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_43);
\PwmMotor:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:pwm1_reg_i\);
\PwmMotor:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:pwm2_reg_i\);
\PwmMotor:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PwmMotor:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:status_0\);
\PwmMotor:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:status_1\);
\PwmMotor:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PinLedGreen_net_0,
		s=>zero,
		r=>zero,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:final_kill_reg\);
\PwmMotor:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PwmMotor:PWMUDB:compare1\,
		clk=>\PwmMotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmMotor:PWMUDB:prevCompare1\);
\UartXbee:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:reset_reg\);
\UartXbee:BUART:txn\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:txn\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:txn\);
\UartXbee:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_state_1\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_state_1\);
\UartXbee:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_state_0\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_state_0\);
\UartXbee:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_state_2\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_state_2\);
\UartXbee:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_bitclk_enable_pre\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_bitclk\);
Net_106:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		q=>Net_106);
\UartXbee:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_ctrl_mark_last\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_ctrl_mark_last\);
\UartXbee:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_mark\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_mark\);
\UartXbee:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:tx_parity_bit\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:tx_parity_bit\);
\UartXbee:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_state_1\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_state_1\);
\UartXbee:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_state_0\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_state_0\);
\UartXbee:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_load_fifo\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_load_fifo\);
\UartXbee:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_state_3\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_state_3\);
\UartXbee:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_state_2\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_state_2\);
\UartXbee:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_bitclk_pre\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_bitclk_enable\);
\UartXbee:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_state_stop1_reg\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_state_stop1_reg\);
\UartXbee:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:pollcount_1\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>MODIN2_1);
\UartXbee:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:pollcount_0\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>MODIN2_0);
\UartXbee:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_markspace_status\);
\UartXbee:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_status_2\);
\UartXbee:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_stop_bit_error\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_status_3\);
\UartXbee:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_addr_match_status\);
\UartXbee:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_markspace_pre\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_markspace_pre\);
\UartXbee:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_parity_error_pre\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_parity_error_pre\);
\UartXbee:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_break_status\);
\UartXbee:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_address_detected\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_address_detected\);
\UartXbee:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_last\\D\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_last\);
\UartXbee:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UartXbee:BUART:rx_parity_bit\,
		clk=>\UartXbee:BUART:clock_op\,
		q=>\UartXbee:BUART:rx_parity_bit\);
\PwmPiezo:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PwmPiezo:PWMUDB:tc_i\,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:tc_reg_i\);
\PwmPiezo:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:prevCapture\);
\PwmPiezo:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:trig_last\);
\PwmPiezo:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PwmPiezo:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:runmode_enable\);
\PwmPiezo:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PwmPiezo:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:sc_kill_tmp\);
\PwmPiezo:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PinLedGreen_net_0,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:ltch_kill_reg\);
\PwmPiezo:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PinLedGreen_net_0,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:min_kill_reg\);
\PwmPiezo:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PwmPiezo:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:dith_count_1\);
\PwmPiezo:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PwmPiezo:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:dith_count_0\);
\PwmPiezo:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PwmPiezo:PWMUDB:pwm_i\,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_64);
\PwmPiezo:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:pwm1_reg_i\);
\PwmPiezo:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:pwm2_reg_i\);
\PwmPiezo:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PwmPiezo:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:status_0\);
\PwmPiezo:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:status_1\);
\PwmPiezo:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PinLedGreen_net_0,
		s=>zero,
		r=>zero,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:final_kill_reg\);
\PwmPiezo:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PwmPiezo:PWMUDB:cmp1\,
		clk=>\PwmPiezo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PwmPiezo:PWMUDB:prevCompare1\);
\TimerMainTick:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMainTick:TimerUDB:capture_last\);
\TimerMainTick:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TimerMainTick:TimerUDB:status_tc\,
		clk=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_123);
\TimerMainTick:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TimerMainTick:TimerUDB:control_7\,
		clk=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMainTick:TimerUDB:hwEnable_reg\);
\TimerMainTick:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerMainTick:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMainTick:TimerUDB:capture_out_reg_i\);
\UartDebug:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:reset_reg\);
\UartDebug:BUART:txn\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:txn\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:txn\);
\UartDebug:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_state_1\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_state_1\);
\UartDebug:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_state_0\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_state_0\);
\UartDebug:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_state_2\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_state_2\);
\UartDebug:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_bitclk_enable_pre\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_bitclk\);
Net_157:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		q=>Net_157);
\UartDebug:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_ctrl_mark_last\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_ctrl_mark_last\);
\UartDebug:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_mark\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_mark\);
\UartDebug:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:tx_parity_bit\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:tx_parity_bit\);
\UartDebug:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_state_1\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_state_1\);
\UartDebug:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_state_0\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_state_0\);
\UartDebug:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_load_fifo\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_load_fifo\);
\UartDebug:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_state_3\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_state_3\);
\UartDebug:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_state_2\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_state_2\);
\UartDebug:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_bitclk_pre\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_bitclk_enable\);
\UartDebug:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_state_stop1_reg\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_state_stop1_reg\);
\UartDebug:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:pollcount_1\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:pollcount_1\);
\UartDebug:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:pollcount_0\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:pollcount_0\);
\UartDebug:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_markspace_status\);
\UartDebug:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_status_2\);
\UartDebug:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_stop_bit_error\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_status_3\);
\UartDebug:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_addr_match_status\);
\UartDebug:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_markspace_pre\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_markspace_pre\);
\UartDebug:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_parity_error_pre\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_parity_error_pre\);
\UartDebug:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_break_status\);
\UartDebug:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_address_detected\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_address_detected\);
\UartDebug:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_last\\D\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_last\);
\UartDebug:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UartDebug:BUART:rx_parity_bit\,
		clk=>\UartDebug:BUART:clock_op\,
		q=>\UartDebug:BUART:rx_parity_bit\);

END R_T_L;
