{
  "name": "core_arch::x86::avx::_mm256_store_pd",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m256d": [
      "Plain"
    ]
  },
  "path": 5975,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1502:1: 1504:2",
  "src": "pub unsafe fn _mm256_store_pd(mem_addr: *mut f64, a: __m256d) {\n    *(mem_addr as *mut __m256d) = a;\n}",
  "mir": "fn core_arch::x86::avx::_mm256_store_pd(_1: *mut f64, _2: core_arch::x86::__m256d) -> () {\n    let mut _0: ();\n    let mut _3: *mut core_arch::x86::__m256d;\n    debug mem_addr => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = _1 as *mut core_arch::x86::__m256d;\n        (*_3) = _2;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Stores 256-bits (composed of 4 packed double-precision (64-bit)\n floating-point elements) from `a` into memory.\n `mem_addr` must be aligned on a 32-byte boundary or a\n general-protection exception may be generated.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_store_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}