0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/shift_left.v,1612848746,verilog,,,,shift_left,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../shifting_leds.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../shifting_leds.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/shifting_leds.srcs/sources_1/new/shift_right.v,1612846500,verilog,,,,shift_right,,,,,,,,
