 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:27:23 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.76       0.76 f
  U0_SYS_CTRL/U0_CTRL_RX/U50/Y (NAND2X6M)                 0.68       1.43 r
  U0_SYS_CTRL/U0_CTRL_RX/U18/Y (NOR2X4M)                  0.44       1.87 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       1.87 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.87 f
  U0_ALU/EN (ALU)                                         0.00       1.87 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.87 f
  data arrival time                                                  1.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (DFFRQX2M)                  0.56       0.56 f
  U0_ref_sync/sync_flop_reg/D (DFFRQX2M)                  0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by UART_RX_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)                  0.56       0.56 f
  U0_RST_SYNC/sync_flop_reg/D (DFFRQX2M)                  0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (DFFRQX1M)                0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (DFFRQX1M)                 0.65       0.65 f
  U1_uart_sync/sync_flop_reg/D (DFFRQX1M)                 0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (DFFRQX1M)                0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


1
