
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003369                       # Number of seconds simulated
sim_ticks                                  3369226560                       # Number of ticks simulated
final_tick                               574872149679                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155302                       # Simulator instruction rate (inst/s)
host_op_rate                                   203969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 248651                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893616                       # Number of bytes of host memory used
host_seconds                                 13550.01                       # Real time elapsed on the host
sim_insts                                  2104348924                       # Number of instructions simulated
sim_ops                                    2763786580                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       151040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               369664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       134528                       # Number of bytes written to this memory
system.physmem.bytes_written::total            134528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1180                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2888                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1051                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1051                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       607855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63786746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       493882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44829280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109717763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       607855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       493882                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1101737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39928452                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39928452                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39928452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       607855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63786746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       493882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44829280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149646214                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8079681                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874334                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510412                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185794                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414065                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374323                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207876                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5857                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15991090                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874334                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582199                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3293044                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         911075                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        412511                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668987                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7815284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4522240     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164259      2.10%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297996      3.81%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281500      3.60%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457335      5.85%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476077      6.09%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113553      1.45%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85946      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1416378     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7815284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355748                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.979173                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495755                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       398977                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3184209                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12801                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313768                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17897367                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645035                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         150576                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44598                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3046467                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       205067                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17413658                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69187                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23128627                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79284231                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79284231                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8215577                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548774                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2672613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197783                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16463554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13851063                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18744                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5034535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13807807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7815284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772304                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840154                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2746328     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450650     18.56%     53.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258975     16.11%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773800      9.90%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805999     10.31%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473350      6.06%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211553      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56033      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38596      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7815284                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54911     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17879     21.56%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10131     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10867475     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109574      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2377529     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495485      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13851063                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.714308                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82921                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35619074                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21500141                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13387078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13933984                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        33823                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       787659                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144511                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          88475                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6039                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16465558                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2672613                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583452                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3041                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110407                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208129                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13584585                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281857                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       266477                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2764862                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048906                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483005                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681327                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13402691                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13387078                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221550                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20112334                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656882                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408781                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5093848                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186085                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7091752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603522                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307039                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3295286     46.47%     46.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494347     21.07%     67.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833888     11.76%     79.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283690      4.00%     83.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272831      3.85%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113668      1.60%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298337      4.21%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88741      1.25%     94.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410964      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7091752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410964                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23146414                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33655414                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 264397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.807968                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.807968                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.237673                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.237673                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62814712                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17557432                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18418031                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8079681                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2896945                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2356891                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194594                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1226769                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1138432                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297126                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8640                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3200159                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15825162                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2896945                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1435558                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3322706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         996651                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        550374                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1563650                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7872030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.476490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4549324     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179083      2.27%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          232077      2.95%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          352038      4.47%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          341319      4.34%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          259156      3.29%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152836      1.94%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          231997      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1574200     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7872030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358547                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.958637                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3307259                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       539686                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3201169                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25329                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        798585                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       490561                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18924522                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1181                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        798585                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3482793                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          96632                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       186251                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3046946                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       260821                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18371004                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          130                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112765                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        81978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25604666                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85546865                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85546865                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15885424                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9719239                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3848                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2173                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           741252                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1702175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       900201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17848                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       262828                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17070070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13739654                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25757                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5569182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16923900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7872030                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2776935     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1716095     21.80%     57.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1099332     13.97%     71.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       758602      9.64%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       711662      9.04%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       377094      4.79%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       279173      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83163      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69974      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7872030                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67479     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13726     14.08%     83.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16302     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11432645     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194148      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1551      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1355390      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       755920      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13739654                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.700519                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              97507                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007097                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35474602                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22643028                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13350618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13837161                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47348                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       653971                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228408                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        798585                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56431                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9246                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17073764                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       112565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1702175                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       900201                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2142                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228321                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13473336                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1275824                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       266318                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2013979                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1886716                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            738155                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.667558                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13354295                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13350618                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8575656                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24082258                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.652369                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9303343                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11434325                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5639502                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197573                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7073445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616514                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151471                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2762628     39.06%     39.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2016634     28.51%     67.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       743596     10.51%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       424901      6.01%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       353464      5.00%     89.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169567      2.40%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       176443      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        74249      1.05%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       351963      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7073445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9303343                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11434325                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1719997                       # Number of memory references committed
system.switch_cpus1.commit.loads              1048204                       # Number of loads committed
system.switch_cpus1.commit.membars               1552                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1640039                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10306412                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233324                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       351963                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23795309                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34946700                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 207651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9303343                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11434325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9303343                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.868471                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.868471                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.151449                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.151449                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60630171                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18439542                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17483252                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3104                       # number of misc regfile writes
system.l20.replacements                          1695                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136072                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5791                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.497151                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  69                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.516893                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   859.644129                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3151.838978                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003788                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.209874                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769492                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3375                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3375                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l20.Writeback_hits::total                  852                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3375                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3375                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3375                       # number of overall hits
system.l20.overall_hits::total                   3375                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1679                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1695                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1679                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1695                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1679                       # number of overall misses
system.l20.overall_misses::total                 1695                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2270644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    169037795                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      171308439                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2270644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    169037795                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       171308439                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2270644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    169037795                       # number of overall miss cycles
system.l20.overall_miss_latency::total      171308439                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5054                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5070                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5054                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5070                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5054                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5070                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332212                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.334320                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.332212                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.334320                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.332212                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.334320                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100677.662299                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101066.925664                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100677.662299                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101066.925664                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100677.662299                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101066.925664                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 275                       # number of writebacks
system.l20.writebacks::total                      275                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1679                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1695                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1679                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1695                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1679                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1695                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    156430269                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    158580685                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    156430269                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    158580685                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    156430269                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    158580685                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332212                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.334320                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.332212                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.334320                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.332212                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.334320                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93168.712924                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93557.926254                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93168.712924                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93557.926254                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93168.712924                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93557.926254                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1193                       # number of replacements
system.l21.tagsinuse                      4095.959790                       # Cycle average of tags in use
system.l21.total_refs                          359364                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5289                       # Sample count of references to valid blocks.
system.l21.avg_refs                         67.945547                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          145.425333                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.970609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   605.389001                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3332.174847                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035504                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.147800                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.813519                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3673                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3673                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2165                       # number of Writeback hits
system.l21.Writeback_hits::total                 2165                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3673                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3673                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3673                       # number of overall hits
system.l21.overall_hits::total                   3673                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1180                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1193                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1180                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1193                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1180                       # number of overall misses
system.l21.overall_misses::total                 1193                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1297887                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    118341544                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      119639431                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1297887                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    118341544                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       119639431                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1297887                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    118341544                       # number of overall miss cycles
system.l21.overall_miss_latency::total      119639431                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4853                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4866                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2165                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2165                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4853                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4866                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4853                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4866                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243149                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.245171                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243149                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.245171                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243149                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.245171                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 99837.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 100289.444068                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 100284.518860                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 99837.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 100289.444068                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 100284.518860                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 99837.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 100289.444068                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 100284.518860                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 776                       # number of writebacks
system.l21.writebacks::total                      776                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1180                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1193                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1180                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1193                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1180                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1193                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1198075                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    109266599                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    110464674                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1198075                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    109266599                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    110464674                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1198075                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    109266599                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    110464674                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243149                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.245171                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243149                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.245171                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243149                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.245171                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92159.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92598.812712                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 92594.026823                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 92159.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 92598.812712                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 92594.026823                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 92159.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 92598.812712                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 92594.026823                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.855675                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701082                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844753.373849                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.855675                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668968                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668968                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668968                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668968                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668968                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668968                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3021793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3021793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668987                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668987                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668987                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668987                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5054                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937904                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5310                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42172.863277                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.062759                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.937241                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777589                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222411                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069547                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506487                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506487                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506487                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506487                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16452                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16452                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16452                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1123052247                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1123052247                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1123052247                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1123052247                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1123052247                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1123052247                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2522939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2522939                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2522939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2522939                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007887                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007887                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006521                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006521                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006521                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68262.353939                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68262.353939                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68262.353939                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68262.353939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68262.353939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68262.353939                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu0.dcache.writebacks::total              852                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11398                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11398                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11398                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5054                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5054                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    194170862                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    194170862                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    194170862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    194170862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    194170862                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    194170862                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002003                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002003                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002003                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002003                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38419.244559                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38419.244559                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38419.244559                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38419.244559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38419.244559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38419.244559                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970579                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086616824                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190759.725806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970579                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1563629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1563629                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1563629                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1563629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1563629                       # number of overall hits
system.cpu1.icache.overall_hits::total        1563629                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2003856                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2003856                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2003856                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2003856                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2003856                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2003856                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1563650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1563650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1563650                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1563650                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1563650                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1563650                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 95421.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95421.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 95421.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95421.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 95421.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95421.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1310887                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1310887                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1310887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1310887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1310887                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1310887                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100837.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100837.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4853                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170722729                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5109                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33416.075357                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.379518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.620482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884295                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115705                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       970027                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         970027                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668333                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1638                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1638                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1552                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1552                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1638360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1638360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1638360                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1638360                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12226                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12226                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          271                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          271                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12497                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12497                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12497                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12497                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    649353677                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    649353677                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25651659                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25651659                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    675005336                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    675005336                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    675005336                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    675005336                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       982253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       982253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1650857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1650857                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1650857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1650857                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007570                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53112.520612                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53112.520612                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 94655.568266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94655.568266                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 54013.390094                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54013.390094                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 54013.390094                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54013.390094                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        75306                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        75306                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2165                       # number of writebacks
system.cpu1.dcache.writebacks::total             2165                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7373                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          271                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7644                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4853                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4853                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4853                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    149066658                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    149066658                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    149066658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    149066658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    149066658                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    149066658                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30716.393571                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30716.393571                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30716.393571                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30716.393571                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30716.393571                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30716.393571                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
