#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 28 22:29:36 2023
# Process ID: 28484
# Current directory: D:/FPGA_DATA/lab_practise/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27376 D:\FPGA_DATA\lab_practise\project_3\project_3.xpr
# Log file: D:/FPGA_DATA/lab_practise/project_3/vivado.log
# Journal file: D:/FPGA_DATA/lab_practise/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_DATA/lab_practise/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 22:30:02 2023...
