{#- Enumeration of SystemVerilog reserved keywords; when a register or field uses one of these keywords, the RTL representation will include a preceding "_". -#}
{%- set SV_RESERVED_KEYWORDS=('var','bit','byte','int','ref','type','input','output','inout','inout','module','interface','config') -%}

//------------------------------------------------------------------------------
// Definitions package for {{ blk.name }} register block.
//
// NOTE: This file is autogenerated by regio. DO NOT EDIT.
//------------------------------------------------------------------------------

package {{ blk.name_lower }}_reg_pkg;

    // -------------------------------------------------------------
    // Block parameters
    // -------------------------------------------------------------

    localparam int BLOCK_SIZE = {{ blk.computed_size }};
    localparam int BLOCK_ADDR_WID = $clog2(BLOCK_SIZE);

    // -------------------------------------------------------------
    // Register address offsets
    // -------------------------------------------------------------
{% for reg in blk.regs: -%}
  {%- if reg.access == "none" %}
    {% continue %}
  {% endif -%}
  {% if reg.count > 1 %}
    localparam int OFFSET_{{ "{:24}".format("{}[{}]".format(reg.name_upper,reg.count)) }} = '{
      {%- for i in range(reg.count) %}
          {{ "{:<d}".format(i) }}: {{ "'h{:08X}".format(reg.offset + i*4) }}{{ ',' if not loop.last }}
      {%- endfor %}
    };
  {%- else %}
    localparam int OFFSET_{{ "{:24}".format(reg.name_upper) }} = {{ "'h{:08X}".format(reg.offset) }};
  {%- endif %}
{%- endfor %}

    // -------------------------------------------------------------
    // Register array sizes
    // -------------------------------------------------------------
{% for reg in blk.regs: -%}
  {%- if reg.access == "none" %}
    {% continue %}
  {% endif %}
    localparam int COUNT_{{ "{:24}".format(reg.name_upper) }} = {{ reg.count }};
{%- endfor %}

    // -------------------------------------------------------------
    // Register/field definitions
    // -------------------------------------------------------------
{%- for reg in blk.regs: %}
{%-   if reg.access != "none": %}
{%-     for field in reg.fields: %}

    // field: {{ reg.name_lower }}.{{ "_" if field.name_lower in SV_RESERVED_KEYWORDS }}{{ field.name_lower }}
    // description: {{ field.desc }}
{%-       if field.enum_hex: %}
    typedef enum bit [{{ field.width - 1 }}:0] {
{%-         for k, v in field.enum_hex.items() %}
        {{ "{:35}".format(reg.name_upper ~ '_' ~ field.name_upper ~ '_' ~ v | upper()) }} = {{ field.width }}'h{{ k }}{{ ',' if not loop.last }}
{%-         endfor %}
    } fld_{{ reg.name_lower }}_{{ field.name_lower }}_t;
{%-       elif field.enum: %}
    typedef enum bit [{{ field.width - 1 }}:0] {
{%-         for k, v in field.enum.items() %}
        {{ "{:35}".format(reg.name_upper ~ '_' ~ field.name_upper ~ '_' ~ v | upper()) }} = {{ field.width }}'d{{ k }}{{ ',' if not loop.last }}
{%-         endfor %}
    } fld_{{ reg.name_lower }}_{{ field.name_lower }}_t;
{%-       else: %}
    typedef bit [{{ field.width - 1 }}:0] fld_{{ reg.name_lower }}_{{ field.name_lower }}_t;
{%-       endif %}
{%-     endfor %}

    // register: {{ reg.name_lower }}
{%-     if reg.desc: %}
    // description: {{ reg.desc }}
{%-     endif %}
{%-     if reg.fields: %}
    typedef struct packed {
{%-       for field in reg.fields|reverse:  %}
        fld_{{ reg.name_lower }}_{{ field.name_lower }}_t {{ "_" if field.name_lower in SV_RESERVED_KEYWORDS }}{{ field.name_lower }};
{%-       endfor %}
    } reg_{{ reg.name_lower }}_t;
{%-     else: %}
    typedef bit [{{ reg.width - 1 }}:0] reg_{{ reg.name_lower }}_t;
{%-     endif %}
{%-   endif %}
{%- endfor %}

    // -------------------------------------------------------------
    // Register initialization values
    // -------------------------------------------------------------
{%- for reg in blk.regs: -%}
{%-   if reg.access != "none": -%}
{%-     if not 'fields' in reg: %}
    localparam reg_{{ reg.name_lower }}_t INIT_{{ reg.name_upper }} = {{ reg.width }}'h{{ "{:X}".format(reg.init) }};
{%-     else %}
{%-       for field in reg.fields|reverse: %}
    localparam fld_{{ reg.name_lower }}_{{ field.name_lower }}_t INIT_{{ reg.name_upper }}_{{ field.name_upper }} = fld_{{ reg.name_lower }}_{{ field.name_lower }}_t'({{ field.width }}'h{{ "{:X}".format(field.init) }});
{%-       endfor %}
    localparam reg_{{ reg.name_lower }}_t INIT_{{ reg.name_upper }} = '{
{%-       for field in reg.fields|reverse: %}
        {{ "{:25}".format('_' ~ field.name_lower if field.name_lower in SV_RESERVED_KEYWORDS else field.name_lower) }} : INIT_{{ reg.name_upper }}_{{ field.name_upper }}{{ ',' if not loop.last }}
{%-       endfor %}
    };
{%-     endif %}
{%-   endif -%}
{% endfor %}

endpackage : {{ blk.name_lower }}_reg_pkg

