module top_module(
    input clk,
    input reset,    // Synchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        case(state)
            ON: if(k) begin
                	next_state <= OFF;
                end
            	else begin
                   next_state <= ON;
                end
                    
            OFF: if(j) begin
                	next_state <= ON;
                end
            	else begin
                   next_state <= OFF;
                end           
        endcase
    end

    always @(posedge clk) begin
        if (reset) begin
            state <= OFF;
        end
        else begin
           state <= next_state ;
        end
    end

    // Output logic
    assign out = (state == ON);

endmodule
