<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_161/sim/fifo_X_fifo_161_skz73ra.v"
   type="VERILOG"
   library="fifo_X_fifo_161" />
 <file path="sim/fifo_X.v" type="VERILOG" hasInlineConfiguration="true" />
 <topLevel name="fifo_X" />
 <deviceFamily name="arria10" />
</simPackage>
