VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mMIPS_system}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {PVT_1P08V_125C}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.080}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v19.11-s129_1 ((64bit) 08/23/2019 16:05 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {June 22, 2024}
END_BANNER
PATH 1
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uRAM_IF_buf_data_reg[31]} {CK}
  ENDPT {uRAM_IF_buf_data_reg[31]} {D} {EDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uMIPS_IF_MIPS_ram_din_prev_reg[31]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.190} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.190} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.174} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.174} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.165} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.165} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.152} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.137} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.124} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.123} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.021} {} {-0.018} {-0.105} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {0.002} {0.000} {0.021} {0.048} {-0.017} {-0.103} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uMIPS_IF_MIPS_ram_din_prev_reg[31]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.054} {-0.006} {0.038} {} {0.037} {-0.050} {} {3} {(271.90, 279.20) (271.74, 279.51)} 
    NET {} {} {} {} {} {HWDATAD[31]} {} {0.000} {0.000} {0.038} {0.007} {0.037} {-0.050} {} {} {} 
    INST {FE_PHC1387_HWDATAD_31} {A} {v} {Y} {v} {} {DLY1X1} {0.034} {0.000} {0.008} {} {0.071} {-0.016} {} {1} {(279.14, 280.83) (280.30, 281.11)} 
    NET {} {} {} {} {} {FE_PHN1387_HWDATAD_31} {} {0.000} {0.000} {0.008} {0.001} {0.071} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.017} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.017} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {-0.000} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {-0.000} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.013} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.013} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.028} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.047} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.048} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.066} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.067} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.086} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {0.002} {0.000} {0.023} {0.050} {0.001} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uRAM_IF_buf_data_reg[29]} {CK}
  ENDPT {uRAM_IF_buf_data_reg[29]} {D} {EDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uMIPS_IF_MIPS_ram_din_prev_reg[29]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.193} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.193} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.177} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.177} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.168} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.168} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.155} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.152} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.140} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.139} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.127} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.126} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.021} {} {-0.018} {-0.108} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {0.002} {0.000} {0.021} {0.048} {-0.017} {-0.106} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uMIPS_IF_MIPS_ram_din_prev_reg[29]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.055} {-0.003} {0.034} {} {0.038} {-0.051} {} {3} {(267.50, 291.18) (267.34, 290.87)} 
    NET {} {} {} {} {} {HWDATAD[29]} {} {0.000} {0.000} {0.034} {0.006} {0.038} {-0.051} {} {} {} 
    INST {FE_PHC1465_HWDATAD_29} {A} {v} {Y} {v} {} {DLY1X1} {0.035} {-0.000} {0.011} {} {0.073} {-0.016} {} {1} {(278.94, 308.19) (280.10, 308.47)} 
    NET {} {} {} {} {} {FE_PHN1465_HWDATAD_29} {} {0.000} {0.000} {0.011} {0.002} {0.073} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.014} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.014} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.003} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.003} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.015} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.016} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.030} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.034} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.050} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.051} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.069} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.070} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.089} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {0.002} {0.000} {0.023} {0.050} {0.001} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {dmem/u_mem} {CK}
  ENDPT {dmem/u_mem} {D[23]} {MEM1_256X32} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_data_reg[23]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.199} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.199} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.182} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.182} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.173} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.173} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.161} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.157} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.146} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.145} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.132} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.132} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.021} {} {-0.018} {-0.113} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {0.002} {0.000} {0.021} {0.048} {-0.017} {-0.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_data_reg[23]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.039} {0.000} {0.007} {} {0.022} {-0.073} {} {1} {(267.70, 296.31) (270.58, 296.54)} 
    NET {} {} {} {} {} {uRAM_IF_buf_data[23]} {} {0.000} {0.000} {0.007} {0.001} {0.022} {-0.073} {} {} {} 
    INST {FE_PHC1354_uRAM_IF_buf_data_23} {A} {^} {Y} {^} {} {DLY1X1} {0.033} {0.000} {0.010} {} {0.056} {-0.039} {} {2} {(273.54, 299.81) (274.70, 299.54)} 
    NET {} {} {} {} {} {FE_PHN1354_uRAM_IF_buf_data_23} {} {0.000} {0.000} {0.010} {0.001} {0.056} {-0.039} {} {} {} 
    INST {g64666__2391} {B} {^} {Y} {^} {} {MX2XL} {0.038} {-0.012} {0.057} {} {0.094} {-0.001} {} {1} {(269.90, 298.20) (270.14, 298.32)} 
    NET {} {} {} {} {} {ram_D[23]} {} {-0.006} {0.000} {0.046} {0.006} {0.088} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.008} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.008} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.008} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.008} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.021} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.021} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.036} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.040} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.056} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.057} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.074} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.076} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.095} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {-0.001} {0.000} {0.018} {0.050} {-0.001} {0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][28]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][28]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uAPB_BUS_rwdata_reg_reg[28]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.200} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.200} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.184} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.184} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.175} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.175} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.162} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.159} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.147} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.146} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.134} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.036} {-0.133} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.017} {-0.113} {} {84} {(258.91, 188.61) (259.50, 188.07)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.022} {0.053} {-0.015} {-0.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uAPB_BUS_rwdata_reg_reg[28]} {CK} {^} {QN} {^} {} {DFFRX1} {0.072} {-0.003} {0.055} {} {0.057} {-0.040} {} {5} {(268.10, 144.12) (267.30, 144.50)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_81165} {} {0.000} {0.000} {0.055} {0.010} {0.057} {-0.040} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84147} {A0} {^} {Y} {v} {} {OAI221X1} {0.037} {0.000} {0.026} {} {0.094} {-0.003} {} {1} {(258.90, 144.12) (260.14, 143.67)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78825} {} {0.000} {0.000} {0.026} {0.001} {0.094} {-0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.007} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.007} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.010} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.010} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.022} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.037} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.057} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.058} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.075} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.024} {0.043} {-0.019} {0.077} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.001} {0.097} {} {84} {(258.91, 188.61) (259.50, 188.07)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.023} {0.055} {0.003} {0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uRAM_IF_buf_data_reg[24]} {CK}
  ENDPT {uRAM_IF_buf_data_reg[24]} {D} {EDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uMIPS_IF_MIPS_ram_din_prev_reg[24]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.203} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.203} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.187} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.187} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.178} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.178} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.165} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.162} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.014} {0.000} {0.016} {} {-0.048} {-0.147} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.017} {0.027} {-0.046} {-0.146} {} {} {} 
    INST {CTS_ccl_a_inv_00194} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.034} {-0.134} {} {4} {(212.01, 361.26) (212.17, 361.42)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.021} {-0.033} {-0.132} {} {} {} 
    INST {CTS_ccl_a_inv_00149} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {-0.014} {-0.114} {} {82} {(221.31, 332.25) (221.90, 331.71)} 
    NET {} {} {} {} {} {CTS_6} {} {0.002} {0.000} {0.021} {0.050} {-0.012} {-0.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uMIPS_IF_MIPS_ram_din_prev_reg[24]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.059} {-0.007} {0.050} {} {0.047} {-0.052} {} {5} {(262.30, 304.86) (262.14, 304.55)} 
    NET {} {} {} {} {} {HWDATAD[24]} {} {0.000} {0.000} {0.050} {0.009} {0.047} {-0.052} {} {} {} 
    INST {FE_PHC1472_HWDATAD_24} {A} {v} {Y} {v} {} {DLY1X1} {0.036} {0.000} {0.010} {} {0.083} {-0.016} {} {1} {(275.74, 308.19) (276.90, 308.47)} 
    NET {} {} {} {} {} {FE_PHN1472_HWDATAD_24} {} {0.000} {0.000} {0.010} {0.002} {0.083} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.004} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.012} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.012} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.025} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.025} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.040} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.060} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.078} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.099} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {0.002} {0.000} {0.023} {0.050} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_pp2_reg[26]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_pp2_reg[26]} {D0} {SMDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][26]} {Q} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.028}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.203} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.203} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.187} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.187} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.178} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.178} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.165} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.162} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.150} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.017} {-0.117} {} {84} {(258.91, 188.61) (259.50, 188.07)} 
    NET {} {} {} {} {} {CTS_35} {} {0.001} {0.000} {0.022} {0.053} {-0.016} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][26]} {CK} {^} {Q} {^} {} {DFFRX1} {0.055} {0.000} {0.018} {} {0.039} {-0.060} {} {3} {(253.70, 161.22) (253.53, 161.49)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key[0][26]} {} {0.000} {0.000} {0.018} {0.003} {0.039} {-0.060} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g50347} {A0} {^} {Y} {v} {} {AOI221X2} {0.032} {-0.005} {0.025} {} {0.071} {-0.028} {} {2} {(245.56, 154.54) (246.88, 154.09)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_55081} {} {0.000} {0.000} {0.025} {0.006} {0.071} {-0.028} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.004} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.013} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.013} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.025} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.026} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.040} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.062} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.080} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00115} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.003} {0.102} {} {78} {(197.91, 144.15) (198.50, 143.61)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.023} {0.054} {0.004} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[20]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[20]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[20]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.203} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.187} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.187} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.178} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.178} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.165} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.162} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.017} {0.000} {0.021} {} {-0.019} {-0.119} {} {74} {(176.91, 274.11) (177.50, 273.57)} 
    NET {} {} {} {} {} {CTS_37} {} {0.003} {0.000} {0.022} {0.048} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[20]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.026} {-0.074} {} {1} {(187.10, 327.08) (186.94, 327.39)} 
    NET {} {} {} {} {} {FE_OFN58_dev_dout_20} {} {0.000} {0.000} {0.007} {0.001} {0.026} {-0.074} {} {} {} 
    INST {FE_OFC58_dev_dout_20} {A} {v} {Y} {v} {} {BUFX2} {0.039} {-0.002} {0.049} {} {0.066} {-0.034} {} {4} {(191.10, 323.67) (190.74, 324.13)} 
    NET {} {} {} {} {} {dev_dout[20]} {} {0.000} {0.000} {0.049} {0.017} {0.066} {-0.034} {} {} {} 
    INST {g102345} {B} {v} {Y} {v} {} {MX2X1} {0.032} {0.000} {0.007} {} {0.098} {-0.002} {} {1} {(189.56, 330.57) (189.74, 330.22)} 
    NET {} {} {} {} {} {n_2995} {} {0.000} {0.000} {0.007} {0.001} {0.098} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.013} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.013} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.026} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.079} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.044} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.001} {0.099} {} {74} {(176.91, 274.11) (177.50, 273.57)} 
    NET {} {} {} {} {} {CTS_37} {} {0.003} {0.000} {0.024} {0.050} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_mem_dmem_data_out_reg[6]} {CK}
  ENDPT {mMIPS_mem_dmem_data_out_reg[6]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_mem_dmem_data_out_reg[6]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.116} {} {88} {(255.11, 197.09) (255.70, 197.63)} 
    NET {} {} {} {} {} {CTS_34} {} {0.001} {0.000} {0.023} {0.057} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_mem_dmem_data_out_reg[6]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.005} {} {0.027} {-0.073} {} {1} {(229.70, 197.12) (229.54, 197.43)} 
    NET {} {} {} {} {} {mMIPS_bus_mem_dmem_data[6]} {} {0.000} {0.000} {0.005} {0.001} {0.027} {-0.073} {} {} {} 
    INST {FE_OFC127_mMIPS_bus_mem_dmem_data_6} {A} {v} {Y} {v} {} {BUFX2} {0.040} {-0.002} {0.052} {} {0.067} {-0.033} {} {4} {(228.90, 193.71) (228.53, 194.17)} 
    NET {} {} {} {} {} {FE_OFN127_mMIPS_bus_mem_dmem_data_6} {} {0.000} {0.000} {0.052} {0.017} {0.067} {-0.033} {} {} {} 
    INST {g102424} {B} {v} {Y} {v} {} {MX2X1} {0.032} {0.000} {0.007} {} {0.100} {-0.000} {} {1} {(230.97, 198.77) (231.14, 199.12)} 
    NET {} {} {} {} {} {n_2926} {} {0.000} {0.000} {0.007} {0.001} {0.100} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.013} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.013} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.026} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.079} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.024} {0.043} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.002} {0.103} {} {88} {(255.11, 197.09) (255.70, 197.63)} 
    NET {} {} {} {} {} {CTS_34} {} {0.001} {0.000} {0.025} {0.059} {0.004} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][11]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][11]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][11]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.117} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][11]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.011} {} {0.029} {-0.071} {} {2} {(188.30, 80.84) (188.14, 81.15)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19643} {} {0.000} {0.000} {0.011} {0.002} {0.029} {-0.071} {} {} {} 
    INST {FE_PHC491_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19643} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.006} {} {0.068} {-0.032} {} {1} {(192.44, 79.09) (193.91, 79.33)} 
    NET {} {} {} {} {} {FE_PHN491_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19643} {} {0.000} {0.000} {0.006} {0.001} {0.068} {-0.032} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83978} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.009} {} {0.077} {-0.023} {} {1} {(188.50, 82.56) (188.96, 82.51)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78612} {} {0.000} {0.000} {0.009} {0.001} {0.077} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81770} {B0} {^} {Y} {v} {} {OAI211X1} {0.023} {-0.001} {0.025} {} {0.100} {-0.000} {} {1} {(189.70, 84.08) (190.15, 84.86)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75713} {} {0.000} {0.000} {0.025} {0.001} {0.100} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.104} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][28]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][28]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][28]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.117} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.023} {0.056} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][28]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.067} {-0.001} {0.049} {} {0.053} {-0.048} {} {5} {(230.10, 109.92) (229.94, 109.61)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18958} {} {0.000} {0.000} {0.049} {0.009} {0.053} {-0.048} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83527} {B0} {^} {Y} {v} {} {AOI22X1} {0.024} {0.000} {0.025} {} {0.076} {-0.024} {} {1} {(231.97, 106.62) (231.75, 106.03)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77967} {} {0.000} {0.000} {0.025} {0.001} {0.076} {-0.024} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83196} {C0} {v} {Y} {^} {} {OAI211X1} {0.012} {0.000} {0.015} {} {0.088} {-0.012} {} {1} {(234.38, 109.92) (234.55, 109.32)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77388} {} {0.000} {0.000} {0.015} {0.001} {0.088} {-0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.104} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.025} {0.058} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_pp2_reg[10]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_pp2_reg[10]} {D0} {SMDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][10]} {Q} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.027}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00113} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.116} {} {83} {(211.11, 150.99) (211.70, 150.45)} 
    NET {} {} {} {} {} {CTS_28} {} {0.001} {0.000} {0.024} {0.058} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][10]} {CK} {^} {Q} {^} {} {DFFRX1} {0.054} {-0.001} {0.018} {} {0.040} {-0.061} {} {4} {(213.10, 171.47) (212.93, 171.75)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key[0][10]} {} {0.000} {0.000} {0.018} {0.003} {0.040} {-0.061} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g50362} {A0} {^} {Y} {v} {} {AOI221X1} {0.033} {-0.003} {0.026} {} {0.073} {-0.027} {} {2} {(214.54, 159.22) (215.54, 159.78)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_55102} {} {0.000} {0.000} {0.026} {0.003} {0.073} {-0.027} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.104} {} {81} {(192.50, 156.05) (193.10, 156.59)} 
    NET {} {} {} {} {} {CTS_26} {} {0.001} {0.000} {0.024} {0.055} {0.004} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_if_instr_out_reg[5]} {CK}
  ENDPT {mMIPS_if_instr_out_reg[5]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_if_instr_out_reg[5]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.016} {-0.117} {} {81} {(192.50, 156.05) (193.10, 156.59)} 
    NET {} {} {} {} {} {CTS_26} {} {0.002} {0.000} {0.022} {0.053} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_if_instr_out_reg[5]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.001} {0.017} {} {0.033} {-0.067} {} {2} {(139.70, 183.44) (139.54, 183.75)} 
    NET {} {} {} {} {} {mMIPS_bus_decoder_instr_25_0[5]} {} {0.000} {0.000} {0.017} {0.003} {0.033} {-0.067} {} {} {} 
    INST {FE_PHC403_mMIPS_bus_decoder_instr_25_0_5} {A} {v} {Y} {v} {} {DLY1X4} {0.041} {0.000} {0.008} {} {0.074} {-0.026} {} {2} {(140.25, 181.69) (141.71, 181.93)} 
    NET {} {} {} {} {} {FE_PHN403_mMIPS_bus_decoder_instr_25_0_5} {} {0.000} {0.000} {0.008} {0.003} {0.074} {-0.026} {} {} {} 
    INST {g106349} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.102} {0.002} {} {1} {(140.30, 180.03) (141.34, 179.74)} 
    NET {} {} {} {} {} {n_599} {} {0.000} {0.000} {0.007} {0.001} {0.102} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.104} {} {81} {(192.50, 156.05) (193.10, 156.59)} 
    NET {} {} {} {} {} {CTS_26} {} {0.002} {0.000} {0.024} {0.055} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {dmem/u_mem} {CK}
  ENDPT {dmem/u_mem} {D[4]} {MEM1_256X32} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_data_reg[4]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.017} {-0.117} {} {84} {(258.91, 188.61) (259.50, 188.07)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.022} {0.053} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_data_reg[4]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.040} {0.000} {0.009} {} {0.025} {-0.075} {} {2} {(274.90, 145.83) (277.78, 146.06)} 
    NET {} {} {} {} {} {uRAM_IF_buf_data[4]} {} {0.000} {0.000} {0.009} {0.001} {0.025} {-0.075} {} {} {} 
    INST {FE_PHC755_uRAM_IF_buf_data_4} {A} {^} {Y} {^} {} {DLY1X4} {0.039} {0.000} {0.005} {} {0.064} {-0.037} {} {1} {(276.44, 147.50) (277.91, 147.73)} 
    NET {} {} {} {} {} {FE_PHN755_uRAM_IF_buf_data_4} {} {0.000} {0.000} {0.005} {0.001} {0.064} {-0.037} {} {} {} 
    INST {g64675__2250} {B} {^} {Y} {^} {} {MX2XL} {0.032} {-0.003} {0.029} {} {0.096} {-0.005} {} {1} {(276.10, 144.31) (276.34, 144.43)} 
    NET {} {} {} {} {} {ram_D[4]} {} {-0.003} {0.000} {0.024} {0.003} {0.093} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.080} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.100} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {-0.001} {0.000} {0.018} {0.050} {-0.001} {0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][12]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][12]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][12]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.117} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][12]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.049} {-0.001} {0.017} {} {0.034} {-0.066} {} {2} {(145.90, 75.72) (145.74, 75.41)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19637} {} {0.000} {0.000} {0.017} {0.003} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC642_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19637} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.007} {} {0.066} {-0.035} {} {1} {(144.34, 72.21) (145.50, 72.48)} 
    NET {} {} {} {} {} {FE_PHN642_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19637} {} {0.000} {0.000} {0.007} {0.001} {0.066} {-0.035} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83386} {B0} {^} {Y} {v} {} {AOI22X1} {0.012} {0.000} {0.015} {} {0.078} {-0.022} {} {1} {(148.16, 73.89) (147.96, 74.48)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77732} {} {0.000} {0.000} {0.015} {0.000} {0.078} {-0.022} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81625} {C0} {v} {Y} {^} {} {OAI211X1} {0.010} {0.000} {0.013} {} {0.088} {-0.013} {} {1} {(146.59, 74.00) (146.75, 74.60)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75694} {} {0.000} {0.000} {0.013} {0.001} {0.088} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.104} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][31]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][31]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][31]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.117} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.023} {0.056} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[3][31]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.067} {-0.002} {0.050} {} {0.053} {-0.048} {} {5} {(231.30, 108.20) (231.14, 108.51)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18964} {} {0.000} {0.000} {0.050} {0.009} {0.053} {-0.048} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83548} {B0} {^} {Y} {v} {} {AOI22X1} {0.023} {0.000} {0.025} {} {0.076} {-0.024} {} {1} {(234.37, 106.62) (234.16, 106.03)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78008} {} {0.000} {0.000} {0.025} {0.001} {0.076} {-0.024} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83201} {C0} {v} {Y} {^} {} {OAI211X1} {0.012} {0.000} {0.015} {} {0.088} {-0.012} {} {1} {(235.78, 109.92) (235.94, 109.32)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77398} {} {0.000} {0.000} {0.015} {0.001} {0.088} {-0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.104} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.025} {0.058} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[4]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[4]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[4]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.017} {0.000} {0.021} {} {-0.019} {-0.120} {} {74} {(176.91, 274.11) (177.50, 273.57)} 
    NET {} {} {} {} {} {CTS_37} {} {0.004} {0.000} {0.022} {0.048} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[4]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.006} {} {0.027} {-0.074} {} {1} {(215.70, 318.54) (215.54, 318.23)} 
    NET {} {} {} {} {} {FE_OFN74_dev_dout_4} {} {0.000} {0.000} {0.006} {0.001} {0.027} {-0.074} {} {} {} 
    INST {FE_OFC74_dev_dout_4} {A} {v} {Y} {v} {} {BUFX3} {0.040} {0.000} {0.052} {} {0.067} {-0.034} {} {4} {(215.34, 316.83) (214.94, 317.41)} 
    NET {} {} {} {} {} {dev_dout[4]} {} {0.000} {0.000} {0.052} {0.024} {0.067} {-0.034} {} {} {} 
    INST {g102251} {B} {v} {Y} {v} {} {MX2X1} {0.032} {0.000} {0.007} {} {0.099} {-0.001} {} {1} {(216.16, 320.31) (216.34, 319.96)} 
    NET {} {} {} {} {} {n_3066} {} {0.000} {0.000} {0.007} {0.001} {0.099} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.080} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.044} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.001} {0.100} {} {74} {(176.91, 274.11) (177.50, 273.57)} 
    NET {} {} {} {} {} {CTS_37} {} {0.004} {0.000} {0.024} {0.050} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][3]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[2][3]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.117} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.023} {0.056} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[2][3]} {CK} {^} {QN} {^} {} {DFFRX1} {0.048} {0.000} {0.006} {} {0.034} {-0.066} {} {4} {(220.50, 116.75) (219.70, 117.14)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_80974} {} {0.000} {0.000} {0.006} {0.001} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC426_u_aes_AES_CORE_AES_CORE_DATAPATH_n_80974} {A} {^} {Y} {^} {} {DLY1X4} {0.039} {0.000} {0.006} {} {0.073} {-0.027} {} {2} {(222.05, 115.09) (223.50, 114.85)} 
    NET {} {} {} {} {} {FE_PHN426_u_aes_AES_CORE_AES_CORE_DATAPATH_n_80974} {} {0.000} {0.000} {0.006} {0.002} {0.073} {-0.027} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84184} {B0} {^} {Y} {v} {} {OAI221X1} {0.027} {-0.002} {0.029} {} {0.100} {-0.000} {} {1} {(224.70, 116.75) (225.14, 116.31)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78896} {} {0.000} {0.000} {0.029} {0.001} {0.100} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.104} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.025} {0.058} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][28]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][28]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][28]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.013} {0.017} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00111} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.017} {-0.117} {} {82} {(238.11, 65.49) (238.70, 64.95)} 
    NET {} {} {} {} {} {CTS_24} {} {0.002} {0.000} {0.022} {0.053} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][28]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.001} {0.017} {} {0.032} {-0.068} {} {2} {(228.10, 43.23) (227.94, 43.53)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19131} {} {0.000} {0.000} {0.017} {0.003} {0.032} {-0.068} {} {} {} 
    INST {FE_PHC566_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19131} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.072} {-0.028} {} {2} {(234.05, 43.27) (235.50, 43.03)} 
    NET {} {} {} {} {} {FE_PHN566_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19131} {} {0.000} {0.000} {0.007} {0.002} {0.072} {-0.028} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81851} {A} {v} {Y} {v} {} {MX2X1} {0.027} {-0.000} {0.007} {} {0.100} {-0.001} {} {1} {(228.70, 41.52) (229.74, 41.80)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75861} {} {0.000} {0.000} {0.007} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.081} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.023} {0.034} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00111} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.002} {0.102} {} {82} {(238.11, 65.49) (238.70, 64.95)} 
    NET {} {} {} {} {} {CTS_24} {} {0.002} {0.000} {0.023} {0.055} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {dmem/u_mem} {CK}
  ENDPT {dmem/u_mem} {A[3]} {MEM1_256X32} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_addr_reg[3]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.117} {} {88} {(255.11, 197.09) (255.70, 197.63)} 
    NET {} {} {} {} {} {CTS_34} {} {0.001} {0.000} {0.023} {0.057} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_addr_reg[3]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.052} {-0.004} {0.026} {} {0.036} {-0.064} {} {3} {(273.70, 202.25) (273.54, 201.95)} 
    NET {} {} {} {} {} {uRAM_IF_buf_addr[3]} {} {0.000} {0.000} {0.026} {0.004} {0.036} {-0.064} {} {} {} 
    INST {g63830__7114} {B0} {^} {Y} {v} {} {AOI22X1} {0.017} {0.000} {0.019} {} {0.053} {-0.047} {} {1} {(275.17, 207.27) (274.95, 207.86)} 
    NET {} {} {} {} {} {n_4056} {} {0.000} {0.000} {0.019} {0.001} {0.053} {-0.047} {} {} {} 
    INST {g63810__5019} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.015} {-0.005} {0.024} {} {0.069} {-0.032} {} {1} {(276.67, 207.43) (276.54, 207.87)} 
    NET {} {} {} {} {} {ram_A[3]} {} {0.000} {0.000} {0.024} {0.004} {0.069} {-0.032} {} {} {} 
    INST {dmem/FE_OFC227_ram_A_3} {A} {^} {Y} {^} {} {BUFX2} {0.027} {-0.006} {0.035} {} {0.096} {-0.004} {} {1} {(279.30, 166.34) (278.94, 166.81)} 
    NET {} {} {} {} {} {dmem/FE_OFN227_ram_A_3} {} {-0.002} {0.000} {0.028} {0.011} {0.094} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.080} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.100} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {-0.001} {0.000} {0.018} {0.050} {-0.001} {0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][7]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][7]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][7]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.000} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.017} {-0.118} {} {82} {(256.70, 111.59) (257.30, 112.13)} 
    NET {} {} {} {} {} {CTS_21} {} {0.001} {0.000} {0.022} {0.053} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.048} {0.000} {0.007} {} {0.032} {-0.068} {} {3} {(249.70, 121.89) (248.90, 121.50)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_81066} {} {0.000} {0.000} {0.007} {0.001} {0.032} {-0.068} {} {} {} 
    INST {FE_PHC464_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81066} {A} {^} {Y} {^} {} {DLY1X1} {0.036} {0.000} {0.016} {} {0.068} {-0.032} {} {3} {(248.54, 116.67) (249.70, 116.95)} 
    NET {} {} {} {} {} {FE_PHN464_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81066} {} {0.000} {0.000} {0.016} {0.002} {0.068} {-0.032} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84124} {B0} {^} {Y} {v} {} {OAI221X1} {0.030} {0.000} {0.028} {} {0.098} {-0.003} {} {1} {(250.30, 123.59) (250.74, 123.15)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78782} {} {0.000} {0.000} {0.028} {0.001} {0.098} {-0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.081} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.000} {0.000} {0.023} {0.034} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.023} {} {0.002} {0.102} {} {82} {(256.70, 111.59) (257.30, 112.13)} 
    NET {} {} {} {} {} {CTS_21} {} {0.001} {0.000} {0.023} {0.056} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][30]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][30]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][30]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.137} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00113} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.116} {} {83} {(211.11, 150.99) (211.70, 150.45)} 
    NET {} {} {} {} {} {CTS_28} {} {0.002} {0.000} {0.024} {0.058} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][30]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {-0.000} {0.008} {} {0.030} {-0.071} {} {1} {(240.30, 169.77) (240.14, 170.07)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18769} {} {0.000} {0.000} {0.008} {0.001} {0.030} {-0.071} {} {} {} 
    INST {FE_PHC482_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18769} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.069} {-0.031} {} {2} {(244.25, 174.85) (245.71, 175.09)} 
    NET {} {} {} {} {} {FE_PHN482_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18769} {} {0.000} {0.000} {0.007} {0.002} {0.069} {-0.031} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84776} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.008} {} {0.078} {-0.023} {} {1} {(238.30, 168.06) (238.75, 168.01)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79906} {} {0.000} {0.000} {0.008} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84149} {C0} {^} {Y} {v} {} {OAI221X1} {0.023} {-0.003} {0.030} {} {0.101} {0.001} {} {1} {(240.15, 167.99) (240.34, 167.61)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78828} {} {0.000} {0.000} {0.030} {0.001} {0.101} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00113} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.004} {0.104} {} {83} {(211.11, 150.99) (211.70, 150.45)} 
    NET {} {} {} {} {} {CTS_28} {} {0.002} {0.000} {0.025} {0.060} {0.006} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][0]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][0]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][0]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.117} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][0]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.046} {0.000} {0.009} {} {0.030} {-0.070} {} {2} {(171.70, 89.39) (171.54, 89.09)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19698} {} {0.000} {0.000} {0.009} {0.001} {0.030} {-0.070} {} {} {} 
    INST {FE_PHC480_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19698} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.063} {-0.038} {} {1} {(175.54, 89.31) (176.70, 89.59)} 
    NET {} {} {} {} {} {FE_PHN480_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19698} {} {0.000} {0.000} {0.008} {0.001} {0.063} {-0.038} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83509} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.076} {-0.025} {} {1} {(171.37, 87.56) (171.16, 88.16)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77931} {} {0.000} {0.000} {0.016} {0.001} {0.076} {-0.025} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81973} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {0.000} {0.019} {} {0.087} {-0.014} {} {1} {(172.15, 85.91) (172.34, 85.53)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75900} {} {0.000} {0.000} {0.019} {0.001} {0.087} {-0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.026} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.041} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.104} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.004} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][19]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][19]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][19]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.117} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][19]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.011} {} {0.029} {-0.071} {} {2} {(181.10, 84.27) (180.94, 84.57)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19603} {} {0.000} {0.000} {0.011} {0.002} {0.029} {-0.071} {} {} {} 
    INST {FE_PHC494_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19603} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.006} {} {0.068} {-0.032} {} {1} {(184.25, 75.67) (185.71, 75.91)} 
    NET {} {} {} {} {} {FE_PHN494_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19603} {} {0.000} {0.000} {0.006} {0.001} {0.068} {-0.032} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83980} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.009} {} {0.078} {-0.023} {} {1} {(183.50, 82.56) (183.96, 82.51)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78615} {} {0.000} {0.000} {0.009} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81772} {B0} {^} {Y} {v} {} {OAI211X1} {0.023} {0.000} {0.022} {} {0.100} {-0.000} {} {1} {(182.70, 80.66) (183.15, 81.44)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75715} {} {0.000} {0.000} {0.022} {0.001} {0.100} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.104} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][6]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][6]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][6]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00107} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.017} {-0.118} {} {81} {(200.91, 70.55) (201.50, 71.09)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.022} {0.052} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][6]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.049} {0.000} {0.014} {} {0.033} {-0.067} {} {2} {(196.30, 38.09) (196.14, 37.79)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19669} {} {0.000} {0.000} {0.014} {0.002} {0.033} {-0.067} {} {} {} 
    INST {FE_PHC651_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19669} {A} {^} {Y} {^} {} {DLY1X1} {0.031} {0.000} {0.006} {} {0.065} {-0.036} {} {1} {(198.34, 41.43) (199.50, 41.70)} 
    NET {} {} {} {} {} {FE_PHN651_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19669} {} {0.000} {0.000} {0.006} {0.001} {0.065} {-0.036} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83375} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.077} {-0.023} {} {1} {(199.16, 39.69) (198.96, 40.27)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77714} {} {0.000} {0.000} {0.016} {0.001} {0.077} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82065} {C0} {v} {Y} {^} {} {OAI211X1} {0.010} {0.000} {0.013} {} {0.087} {-0.014} {} {1} {(198.78, 36.38) (198.94, 36.98)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76088} {} {0.000} {0.000} {0.013} {0.001} {0.087} {-0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.044} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.024} {0.042} {-0.018} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00107} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.003} {0.103} {} {81} {(200.91, 70.55) (201.50, 71.09)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.023} {0.054} {0.004} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_ctrl_ex_alusel_out_reg[1]} {CK}
  ENDPT {mMIPS_id_ctrl_ex_alusel_out_reg[1]} {D} {DFFRX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_ctrl_ex_alusel_out_reg[1]} {Q} {DFFRX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00117} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.016} {-0.117} {} {93} {(169.71, 238.13) (170.30, 238.67)} 
    NET {} {} {} {} {} {CTS_39} {} {0.002} {0.000} {0.025} {0.062} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_ctrl_ex_alusel_out_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.050} {0.000} {0.018} {} {0.036} {-0.065} {} {5} {(158.50, 267.24) (158.33, 267.50)} 
    NET {} {} {} {} {} {mMIPS_bus_id_ctrl_ex_alusel[1]} {} {0.000} {0.000} {0.018} {0.003} {0.036} {-0.065} {} {} {} 
    INST {g106297} {A} {v} {Y} {v} {} {MX2X1} {0.031} {-0.000} {0.011} {} {0.067} {-0.034} {} {1} {(156.70, 262.11) (157.74, 261.82)} 
    NET {} {} {} {} {} {n_651} {} {0.000} {0.000} {0.011} {0.002} {0.067} {-0.034} {} {} {} 
    INST {FE_PHC1729_n_651} {A} {v} {Y} {v} {} {DLY1X1} {0.032} {-0.000} {0.007} {} {0.099} {-0.002} {} {1} {(161.54, 273.99) (162.70, 274.26)} 
    NET {} {} {} {} {} {FE_PHN1729_n_651} {} {0.000} {0.000} {0.007} {0.001} {0.099} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.080} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.024} {0.044} {-0.020} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00117} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {0.002} {0.102} {} {93} {(169.71, 238.13) (170.30, 238.67)} 
    NET {} {} {} {} {} {CTS_39} {} {0.002} {0.000} {0.026} {0.064} {0.004} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[3]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[3]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.014} {0.000} {0.016} {} {-0.048} {-0.149} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.017} {0.027} {-0.046} {-0.147} {} {} {} 
    INST {CTS_ccl_a_inv_00194} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.034} {-0.135} {} {4} {(212.01, 361.26) (212.17, 361.42)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.021} {-0.033} {-0.134} {} {} {} 
    INST {CTS_ccl_a_inv_00149} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {-0.014} {-0.115} {} {82} {(221.31, 332.25) (221.90, 331.71)} 
    NET {} {} {} {} {} {CTS_6} {} {0.001} {0.000} {0.021} {0.050} {-0.013} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[3]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.006} {} {0.029} {-0.072} {} {1} {(219.30, 318.54) (219.14, 318.23)} 
    NET {} {} {} {} {} {FE_OFN75_dev_dout_3} {} {0.000} {0.000} {0.006} {0.001} {0.029} {-0.072} {} {} {} 
    INST {FE_OFC75_dev_dout_3} {A} {v} {Y} {v} {} {BUFX3} {0.038} {-0.005} {0.058} {} {0.067} {-0.034} {} {4} {(220.94, 316.83) (220.54, 317.41)} 
    NET {} {} {} {} {} {dev_dout[3]} {} {0.000} {0.000} {0.058} {0.027} {0.067} {-0.034} {} {} {} 
    INST {g102224} {B} {v} {Y} {v} {} {MX2X1} {0.033} {0.000} {0.006} {} {0.100} {-0.001} {} {1} {(224.16, 318.47) (224.34, 318.82)} 
    NET {} {} {} {} {} {n_3087} {} {0.000} {0.000} {0.006} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.003} {0.000} {0.022} {0.039} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00194} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(212.01, 361.26) (212.17, 361.42)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.022} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00149} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {0.002} {0.102} {} {82} {(221.31, 332.25) (221.90, 331.71)} 
    NET {} {} {} {} {} {CTS_6} {} {0.001} {0.000} {0.023} {0.052} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_mem_dmem_data_out_reg[19]} {CK}
  ENDPT {mMIPS_mem_dmem_data_out_reg[19]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_mem_dmem_data_out_reg[19]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.014} {0.000} {0.016} {} {-0.048} {-0.149} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.017} {0.027} {-0.046} {-0.147} {} {} {} 
    INST {CTS_ccl_a_inv_00194} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.034} {-0.135} {} {4} {(212.01, 361.26) (212.17, 361.42)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.021} {-0.033} {-0.134} {} {} {} 
    INST {CTS_ccl_a_inv_00149} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {-0.014} {-0.115} {} {82} {(221.31, 332.25) (221.90, 331.71)} 
    NET {} {} {} {} {} {CTS_6} {} {0.002} {0.000} {0.021} {0.050} {-0.013} {-0.113} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_mem_dmem_data_out_reg[19]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.052} {-0.003} {0.029} {} {0.040} {-0.061} {} {4} {(244.90, 315.12) (244.74, 314.81)} 
    NET {} {} {} {} {} {mMIPS_bus_mem_dmem_data[19]} {} {0.000} {0.000} {0.029} {0.005} {0.040} {-0.061} {} {} {} 
    INST {FE_PHC723_mMIPS_bus_mem_dmem_data_19} {A} {v} {Y} {v} {} {DLY1X1} {0.033} {0.000} {0.007} {} {0.072} {-0.028} {} {1} {(245.34, 320.33) (246.50, 320.06)} 
    NET {} {} {} {} {} {FE_PHN723_mMIPS_bus_mem_dmem_data_19} {} {0.000} {0.000} {0.007} {0.001} {0.072} {-0.028} {} {} {} 
    INST {g102535} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.100} {-0.000} {} {1} {(246.56, 313.47) (246.74, 313.12)} 
    NET {} {} {} {} {} {n_2839} {} {0.000} {0.000} {0.007} {0.001} {0.100} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.003} {0.000} {0.022} {0.039} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00194} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(212.01, 361.26) (212.17, 361.42)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.022} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00149} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {0.002} {0.103} {} {82} {(221.31, 332.25) (221.90, 331.71)} 
    NET {} {} {} {} {} {CTS_6} {} {0.002} {0.000} {0.023} {0.052} {0.004} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[2][16]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[2][16]} {D} {DFFRX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][16]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.150} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00113} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.116} {} {83} {(211.11, 150.99) (211.70, 150.45)} 
    NET {} {} {} {} {} {CTS_28} {} {0.002} {0.000} {0.024} {0.058} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][16]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.055} {-0.003} {0.031} {} {0.040} {-0.060} {} {4} {(227.90, 180.03) (227.74, 180.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key[1][16]} {} {0.000} {0.000} {0.031} {0.005} {0.040} {-0.060} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84963} {A} {^} {Y} {^} {} {XNOR2X1} {0.029} {0.000} {0.008} {} {0.070} {-0.031} {} {1} {(227.81, 159.55) (227.54, 159.21)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_80286} {} {0.000} {0.000} {0.008} {0.001} {0.070} {-0.031} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83237} {A0} {^} {Y} {v} {} {OAI221X1} {0.029} {0.000} {0.025} {} {0.099} {-0.002} {} {1} {(227.30, 154.38) (228.54, 153.93)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77440} {} {0.000} {0.000} {0.025} {0.000} {0.099} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.081} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00113} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.004} {0.105} {} {83} {(211.11, 150.99) (211.70, 150.45)} 
    NET {} {} {} {} {} {CTS_28} {} {0.001} {0.000} {0.025} {0.060} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][26]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][26]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][26]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.013} {0.017} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00111} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.017} {-0.118} {} {82} {(238.11, 65.49) (238.70, 64.95)} 
    NET {} {} {} {} {} {CTS_24} {} {0.002} {0.000} {0.022} {0.053} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][26]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.046} {-0.000} {0.010} {} {0.031} {-0.070} {} {2} {(216.50, 38.09) (216.34, 37.79)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19569} {} {0.000} {0.000} {0.010} {0.001} {0.031} {-0.070} {} {} {} 
    INST {FE_PHC574_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19569} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.063} {-0.038} {} {1} {(215.74, 36.47) (216.90, 36.20)} 
    NET {} {} {} {} {} {FE_PHN574_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19569} {} {0.000} {0.000} {0.008} {0.001} {0.063} {-0.038} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83377} {B0} {^} {Y} {v} {} {AOI22X1} {0.014} {0.000} {0.018} {} {0.076} {-0.024} {} {1} {(218.77, 39.69) (218.56, 40.27)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77718} {} {0.000} {0.000} {0.018} {0.001} {0.076} {-0.024} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81862} {C0} {v} {Y} {^} {} {OAI211X1} {0.010} {0.000} {0.013} {} {0.087} {-0.014} {} {1} {(218.59, 36.38) (218.75, 36.98)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75884} {} {0.000} {0.000} {0.013} {0.001} {0.087} {-0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.081} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.023} {0.034} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00111} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.002} {0.102} {} {82} {(238.11, 65.49) (238.70, 64.95)} 
    NET {} {} {} {} {} {CTS_24} {} {0.002} {0.000} {0.023} {0.055} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[1][25]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[1][25]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[1][25]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.013} {0.017} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00111} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.017} {-0.118} {} {82} {(238.11, 65.49) (238.70, 64.95)} 
    NET {} {} {} {} {} {CTS_24} {} {0.002} {0.000} {0.022} {0.053} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[1][25]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.002} {0.018} {} {0.032} {-0.069} {} {2} {(217.70, 29.55) (217.54, 29.85)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19142} {} {0.000} {0.000} {0.018} {0.003} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC608_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19142} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.072} {-0.029} {} {2} {(217.84, 31.21) (219.31, 31.45)} 
    NET {} {} {} {} {} {FE_PHN608_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19142} {} {0.000} {0.000} {0.007} {0.002} {0.072} {-0.029} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81846} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.008} {} {0.100} {-0.001} {} {1} {(219.50, 34.68) (220.54, 34.96)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75846} {} {0.000} {0.000} {0.008} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.081} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.023} {0.034} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00111} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.002} {0.102} {} {82} {(238.11, 65.49) (238.70, 64.95)} 
    NET {} {} {} {} {} {CTS_24} {} {0.002} {0.000} {0.023} {0.055} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][12]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][12]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][12]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00109} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.017} {-0.118} {} {87} {(172.91, 79.17) (173.50, 78.63)} 
    NET {} {} {} {} {} {CTS_17} {} {0.001} {0.000} {0.022} {0.053} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][12]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {0.000} {0.012} {} {0.032} {-0.069} {} {2} {(168.90, 70.59) (168.74, 70.89)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19638} {} {0.000} {0.000} {0.012} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC606_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19638} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.007} {} {0.063} {-0.038} {} {1} {(170.94, 68.79) (172.10, 69.06)} 
    NET {} {} {} {} {} {FE_PHN606_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19638} {} {0.000} {0.000} {0.007} {0.001} {0.063} {-0.038} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83517} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.076} {-0.025} {} {1} {(170.16, 69.00) (169.96, 68.41)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77947} {} {0.000} {0.000} {0.016} {0.001} {0.076} {-0.025} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81789} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {0.000} {0.018} {} {0.087} {-0.014} {} {1} {(168.15, 70.65) (168.34, 71.03)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75740} {} {0.000} {0.000} {0.018} {0.001} {0.087} {-0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.003} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00109} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.103} {} {87} {(172.91, 79.17) (173.50, 78.63)} 
    NET {} {} {} {} {} {CTS_17} {} {0.001} {0.000} {0.024} {0.055} {0.004} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_pc_out_reg[27]} {CK}
  ENDPT {mMIPS_pc_out_reg[27]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_instr_25_0_out_reg[25]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.016} {-0.117} {} {100} {(175.91, 303.11) (176.50, 303.65)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.025} {0.062} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_instr_25_0_out_reg[25]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.002} {0.017} {} {0.034} {-0.067} {} {2} {(161.90, 330.50) (161.74, 330.81)} 
    NET {} {} {} {} {} {mMIPS_bus_id_instr_25_0[25]} {} {0.000} {0.000} {0.017} {0.003} {0.034} {-0.067} {} {} {} 
    INST {g106548} {A0} {v} {Y} {^} {} {AOI22X1} {0.023} {0.000} {0.023} {} {0.056} {-0.044} {} {1} {(162.10, 302.95) (162.75, 303.62)} 
    NET {} {} {} {} {} {n_423} {} {0.000} {0.000} {0.023} {0.001} {0.056} {-0.044} {} {} {} 
    INST {g106256} {B} {^} {Y} {v} {} {NAND2X1} {0.014} {-0.000} {0.013} {} {0.070} {-0.031} {} {1} {(161.70, 298.39) (161.96, 297.97)} 
    NET {} {} {} {} {} {n_692} {} {0.000} {0.000} {0.013} {0.001} {0.070} {-0.031} {} {} {} 
    INST {g105363} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.098} {-0.002} {} {1} {(158.16, 297.95) (158.34, 298.30)} 
    NET {} {} {} {} {} {n_1273} {} {0.000} {0.000} {0.007} {0.001} {0.098} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.080} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.044} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.021} {} {-0.001} {0.100} {} {67} {(177.50, 267.27) (178.10, 266.73)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.022} {0.046} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {dmem/u_mem} {CK}
  ENDPT {dmem/u_mem} {D[8]} {MEM1_256X32} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_data_reg[8]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00113} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.116} {} {83} {(211.11, 150.99) (211.70, 150.45)} 
    NET {} {} {} {} {} {CTS_28} {} {0.002} {0.000} {0.024} {0.058} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_data_reg[8]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.040} {0.000} {0.009} {} {0.027} {-0.074} {} {2} {(255.70, 186.87) (258.58, 187.10)} 
    NET {} {} {} {} {} {uRAM_IF_buf_data[8]} {} {0.000} {0.000} {0.009} {0.001} {0.027} {-0.074} {} {} {} 
    INST {FE_PHC823_uRAM_IF_buf_data_8} {A} {^} {Y} {^} {} {DLY1X1} {0.031} {0.000} {0.006} {} {0.058} {-0.043} {} {1} {(257.34, 185.07) (258.50, 185.34)} 
    NET {} {} {} {} {} {FE_PHN823_uRAM_IF_buf_data_8} {} {0.000} {0.000} {0.006} {0.001} {0.058} {-0.043} {} {} {} 
    INST {g64673__7114} {B} {^} {Y} {^} {} {MX2XL} {0.040} {0.000} {0.038} {} {0.097} {-0.004} {} {1} {(259.90, 183.25) (260.14, 183.13)} 
    NET {} {} {} {} {} {ram_D[8]} {} {-0.004} {0.000} {0.031} {0.004} {0.093} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.061} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.080} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.024} {0.043} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.000} {0.100} {} {69} {(260.91, 265.49) (261.50, 266.03)} 
    NET {} {} {} {} {} {CTS_32} {} {-0.001} {0.000} {0.018} {0.050} {-0.001} {0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uMIPS_IF_MIPS_ram_din_prev_reg[20]} {CK}
  ENDPT {uMIPS_IF_MIPS_ram_din_prev_reg[20]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[20]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.017} {0.000} {0.021} {} {-0.019} {-0.120} {} {74} {(176.91, 274.11) (177.50, 273.57)} 
    NET {} {} {} {} {} {CTS_37} {} {0.003} {0.000} {0.022} {0.048} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[20]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.026} {-0.074} {} {1} {(187.10, 327.08) (186.94, 327.39)} 
    NET {} {} {} {} {} {FE_OFN58_dev_dout_20} {} {0.000} {0.000} {0.007} {0.001} {0.026} {-0.074} {} {} {} 
    INST {FE_OFC58_dev_dout_20} {A} {v} {Y} {v} {} {BUFX2} {0.039} {-0.002} {0.049} {} {0.066} {-0.035} {} {4} {(191.10, 323.67) (190.74, 324.13)} 
    NET {} {} {} {} {} {dev_dout[20]} {} {0.000} {0.000} {0.049} {0.017} {0.066} {-0.035} {} {} {} 
    INST {FE_PHC945_dev_dout_20} {A} {v} {Y} {v} {} {DLY1X1} {0.034} {0.000} {0.007} {} {0.100} {-0.001} {} {1} {(226.94, 318.45) (228.10, 318.73)} 
    NET {} {} {} {} {} {FE_PHN945_dev_dout_20} {} {0.000} {0.000} {0.007} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.003} {0.000} {0.022} {0.039} {-0.036} {0.065} {} {} {} 
    INST {CTS_ccl_a_inv_00194} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(212.01, 361.26) (212.17, 361.42)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.022} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00149} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {0.002} {0.103} {} {82} {(221.31, 332.25) (221.90, 331.71)} 
    NET {} {} {} {} {} {CTS_6} {} {0.002} {0.000} {0.023} {0.052} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][12]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.013} {0.017} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.117} {} {85} {(247.50, 79.17) (248.10, 78.63)} 
    NET {} {} {} {} {} {CTS_23} {} {0.001} {0.000} {0.023} {0.055} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.028} {-0.073} {} {2} {(249.90, 70.59) (249.74, 70.89)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_iv[3][12]} {} {0.000} {0.000} {0.008} {0.001} {0.028} {-0.073} {} {} {} 
    INST {FE_PHC1466_u_aes_AES_CORE_AES_CORE_DATAPATH_iv_3_12} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.006} {} {0.067} {-0.034} {} {2} {(251.05, 72.25) (252.50, 72.49)} 
    NET {} {} {} {} {} {FE_PHN1466_u_aes_AES_CORE_AES_CORE_DATAPATH_iv_3_12} {} {0.000} {0.000} {0.006} {0.001} {0.067} {-0.034} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84318} {A0} {v} {Y} {^} {} {AOI22X1} {0.020} {0.000} {0.017} {} {0.086} {-0.014} {} {1} {(251.70, 69.06) (252.36, 68.41)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79202} {} {0.000} {0.000} {0.017} {0.001} {0.086} {-0.014} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84097} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.013} {0.000} {0.010} {} {0.100} {-0.001} {} {1} {(253.47, 68.84) (253.34, 68.39)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78747} {} {0.000} {0.000} {0.010} {0.000} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.081} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.023} {0.034} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.002} {0.103} {} {85} {(247.50, 79.17) (248.10, 78.63)} 
    NET {} {} {} {} {} {CTS_23} {} {0.001} {0.000} {0.024} {0.057} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][23]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][23]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][23]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.117} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][23]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.049} {-0.001} {0.016} {} {0.034} {-0.067} {} {2} {(140.90, 84.27) (140.74, 84.57)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19582} {} {0.000} {0.000} {0.016} {0.002} {0.034} {-0.067} {} {} {} 
    INST {FE_PHC636_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19582} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.006} {} {0.066} {-0.035} {} {1} {(145.34, 87.77) (146.50, 87.50)} 
    NET {} {} {} {} {} {FE_PHN636_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19582} {} {0.000} {0.000} {0.006} {0.001} {0.066} {-0.035} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83390} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.078} {-0.023} {} {1} {(147.77, 86.09) (147.56, 85.50)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77737} {} {0.000} {0.000} {0.016} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81963} {C0} {v} {Y} {^} {} {OAI211X1} {0.010} {0.000} {0.013} {} {0.088} {-0.013} {} {1} {(145.99, 84.27) (146.15, 84.86)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75890} {} {0.000} {0.000} {0.013} {0.001} {0.088} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.105} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][16]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][16]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][16]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00107} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.017} {-0.118} {} {81} {(200.91, 70.55) (201.50, 71.09)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.022} {0.052} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][16]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.047} {-0.000} {0.013} {} {0.032} {-0.069} {} {2} {(182.50, 41.52) (182.34, 41.21)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19619} {} {0.000} {0.000} {0.013} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC603_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19619} {A} {^} {Y} {^} {} {DLY1X1} {0.031} {0.000} {0.007} {} {0.064} {-0.037} {} {1} {(181.14, 36.47) (182.30, 36.20)} 
    NET {} {} {} {} {} {FE_PHN603_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19619} {} {0.000} {0.000} {0.007} {0.001} {0.064} {-0.037} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83500} {B0} {^} {Y} {v} {} {AOI22X1} {0.012} {0.000} {0.015} {} {0.076} {-0.025} {} {1} {(180.77, 38.22) (180.56, 37.62)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77913} {} {0.000} {0.000} {0.015} {0.001} {0.076} {-0.025} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82222} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {0.000} {0.018} {} {0.087} {-0.014} {} {1} {(180.75, 39.87) (180.94, 40.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76228} {} {0.000} {0.000} {0.018} {0.001} {0.087} {-0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.003} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.024} {0.042} {-0.018} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00107} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.003} {0.103} {} {81} {(200.91, 70.55) (201.50, 71.09)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.023} {0.054} {0.004} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_pc_out_reg[12]} {CK}
  ENDPT {mMIPS_id_pc_out_reg[12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_pc_out_reg[12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.204} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.151} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.139} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.020} {} {-0.019} {-0.120} {} {67} {(177.50, 267.27) (178.10, 266.73)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.020} {0.044} {-0.017} {-0.118} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_pc_out_reg[12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.048} {-0.001} {0.017} {} {0.030} {-0.071} {} {2} {(147.10, 270.66) (146.94, 270.35)} 
    NET {} {} {} {} {} {mMIPS_bus_id_pc[12]} {} {0.000} {0.000} {0.017} {0.003} {0.030} {-0.071} {} {} {} 
    INST {FE_PHC1860_mMIPS_bus_id_pc_12} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.070} {-0.031} {} {1} {(149.65, 255.31) (151.10, 255.07)} 
    NET {} {} {} {} {} {FE_PHN1860_mMIPS_bus_id_pc_12} {} {0.000} {0.000} {0.007} {0.002} {0.070} {-0.031} {} {} {} 
    INST {g106738} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.098} {-0.003} {} {1} {(150.16, 269.01) (150.34, 268.66)} 
    NET {} {} {} {} {} {n_306} {} {0.000} {0.000} {0.006} {0.001} {0.098} {-0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.080} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.044} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.021} {} {-0.001} {0.100} {} {67} {(177.50, 267.27) (178.10, 266.73)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.022} {0.046} {0.001} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.152} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.013} {0.023} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.117} {} {88} {(255.11, 197.09) (255.70, 197.63)} 
    NET {} {} {} {} {} {CTS_34} {} {0.001} {0.000} {0.023} {0.057} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.002} {0.017} {} {0.032} {-0.069} {} {2} {(251.90, 195.41) (251.74, 195.11)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[10]} {} {0.000} {0.000} {0.017} {0.003} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC1840_u_int_ctrl_u_ahb_eg_slave_reg_data2_10} {A} {v} {Y} {v} {} {DLY1X4} {0.041} {0.000} {0.008} {} {0.072} {-0.029} {} {1} {(250.44, 221.11) (251.91, 220.87)} 
    NET {} {} {} {} {} {FE_PHN1840_u_int_ctrl_u_ahb_eg_slave_reg_data2_10} {} {0.000} {0.000} {0.008} {0.003} {0.072} {-0.029} {} {} {} 
    INST {g103384} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.100} {-0.001} {} {1} {(251.70, 193.71) (252.74, 193.42)} 
    NET {} {} {} {} {} {n_2124} {} {0.000} {0.000} {0.007} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.038} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00188} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.021} {0.080} {} {4} {(254.81, 246.74) (254.97, 246.58)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.024} {0.043} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.002} {0.103} {} {88} {(255.11, 197.09) (255.70, 197.63)} 
    NET {} {} {} {} {} {CTS_34} {} {0.001} {0.000} {0.025} {0.059} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][9]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][9]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][9]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.166} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.117} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][9]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.049} {-0.002} {0.023} {} {0.034} {-0.067} {} {2} {(153.90, 79.14) (153.74, 78.83)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19207} {} {0.000} {0.000} {0.023} {0.004} {0.034} {-0.067} {} {} {} 
    INST {FE_PHC598_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19207} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.074} {-0.027} {} {2} {(142.05, 79.09) (143.50, 79.33)} 
    NET {} {} {} {} {} {FE_PHN598_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19207} {} {0.000} {0.000} {0.007} {0.002} {0.074} {-0.027} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82050} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.102} {0.001} {} {1} {(156.90, 77.42) (157.94, 77.14)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76051} {} {0.000} {0.000} {0.007} {0.001} {0.102} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.105} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][3]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][3]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][3]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.204} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.013} {0.020} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.016} {-0.117} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.023} {0.056} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][3]} {CK} {^} {QN} {^} {} {DFFRX1} {0.052} {0.000} {0.012} {} {0.037} {-0.064} {} {3} {(218.70, 121.89) (217.90, 121.50)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_81074} {} {0.000} {0.000} {0.012} {0.002} {0.037} {-0.064} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g85066} {B} {^} {Y} {^} {} {XNOR2X1} {0.021} {-0.000} {0.009} {} {0.058} {-0.043} {} {2} {(219.34, 125.34) (218.34, 125.01)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_80139} {} {0.000} {0.000} {0.009} {0.001} {0.058} {-0.043} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82962} {A0} {^} {Y} {v} {} {AOI22X1} {0.020} {0.000} {0.018} {} {0.078} {-0.023} {} {1} {(220.30, 127.20) (220.96, 126.55)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77202} {} {0.000} {0.000} {0.018} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82842} {C0} {v} {Y} {^} {} {OAI211X1} {0.010} {0.000} {0.013} {} {0.089} {-0.013} {} {1} {(225.19, 127.02) (225.34, 126.42)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77038} {} {0.000} {0.000} {0.013} {0.001} {0.089} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00186} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(210.21, 133.88) (210.37, 133.72)} 
    NET {} {} {} {} {} {CTS_27} {} {0.002} {0.000} {0.025} {0.042} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00119} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {0.003} {0.104} {} {82} {(209.91, 140.73) (210.50, 140.19)} 
    NET {} {} {} {} {} {CTS_25} {} {0.002} {0.000} {0.025} {0.058} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][1]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][1]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][1]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.118} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.015} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][1]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {0.000} {0.013} {} {0.033} {-0.068} {} {2} {(162.90, 82.56) (162.74, 82.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19694} {} {0.000} {0.000} {0.013} {0.002} {0.033} {-0.068} {} {} {} 
    INST {FE_PHC526_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19694} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.065} {-0.036} {} {1} {(161.14, 87.77) (162.30, 87.50)} 
    NET {} {} {} {} {} {FE_PHN526_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19694} {} {0.000} {0.000} {0.008} {0.001} {0.065} {-0.036} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83491} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.078} {-0.023} {} {1} {(166.77, 86.09) (166.56, 85.50)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77896} {} {0.000} {0.000} {0.016} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81614} {C0} {v} {Y} {^} {} {OAI221X1} {0.010} {0.000} {0.016} {} {0.088} {-0.013} {} {1} {(165.35, 84.33) (165.54, 84.71)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75677} {} {0.000} {0.000} {0.016} {0.001} {0.088} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.105} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][13]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][13]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][13]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.139} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.013} {0.017} {-0.036} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.118} {} {85} {(247.50, 79.17) (248.10, 78.63)} 
    NET {} {} {} {} {} {CTS_23} {} {0.001} {0.000} {0.023} {0.055} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][13]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.000} {0.015} {} {0.031} {-0.070} {} {3} {(244.70, 68.88) (244.54, 68.57)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_iv[3][13]} {} {0.000} {0.000} {0.015} {0.002} {0.031} {-0.070} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84319} {A0} {v} {Y} {^} {} {AOI22X1} {0.021} {0.000} {0.021} {} {0.053} {-0.049} {} {1} {(246.10, 70.39) (246.75, 71.06)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79204} {} {0.000} {0.000} {0.021} {0.001} {0.053} {-0.049} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84098} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.016} {0.000} {0.014} {} {0.069} {-0.033} {} {1} {(246.66, 67.20) (246.53, 67.65)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78748} {} {0.000} {0.000} {0.014} {0.001} {0.069} {-0.033} {} {} {} 
    INST {FE_PHC1577_u_aes_AES_CORE_AES_CORE_DATAPATH_n_78748} {A} {v} {Y} {v} {} {DLY1X1} {0.032} {0.000} {0.006} {} {0.100} {-0.001} {} {1} {(247.94, 72.21) (249.10, 72.48)} 
    NET {} {} {} {} {} {FE_PHN1577_u_aes_AES_CORE_AES_CORE_DATAPATH_n_78748} {} {0.000} {0.000} {0.006} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.081} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.023} {0.034} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.002} {0.103} {} {85} {(247.50, 79.17) (248.10, 78.63)} 
    NET {} {} {} {} {} {CTS_23} {} {0.001} {0.000} {0.024} {0.057} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg1_out_reg[21]} {CK}
  ENDPT {mMIPS_id_data_reg1_out_reg[21]} {D} {DFFRX2} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_registers_regs_reg[9][21]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.163} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.152} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.139} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.016} {-0.117} {} {100} {(175.91, 303.11) (176.50, 303.65)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.025} {0.062} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_registers_regs_reg[9][21]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.043} {0.000} {0.013} {} {0.029} {-0.072} {} {2} {(165.50, 337.35) (168.38, 337.58)} 
    NET {} {} {} {} {} {mMIPS_registers_regs[9][21]} {} {0.000} {0.000} {0.013} {0.002} {0.029} {-0.072} {} {} {} 
    INST {g102760} {B0} {^} {Y} {v} {} {AOI22X1} {0.017} {0.000} {0.022} {} {0.046} {-0.055} {} {1} {(177.77, 337.23) (177.56, 337.81)} 
    NET {} {} {} {} {} {n_2617} {} {0.000} {0.000} {0.022} {0.001} {0.046} {-0.055} {} {} {} 
    INST {g102234} {B} {v} {Y} {^} {} {NAND4X2} {0.015} {-0.001} {0.017} {} {0.061} {-0.040} {} {1} {(175.86, 337.51) (176.34, 337.83)} 
    NET {} {} {} {} {} {n_3077} {} {0.000} {0.000} {0.017} {0.003} {0.061} {-0.040} {} {} {} 
    INST {g102197} {A} {^} {Y} {^} {} {MX2X1} {0.026} {0.000} {0.006} {} {0.088} {-0.013} {} {1} {(200.70, 320.25) (201.74, 319.96)} 
    NET {} {} {} {} {} {n_3090} {} {0.000} {0.000} {0.006} {0.001} {0.088} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.062} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.080} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.044} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.001} {0.100} {} {74} {(176.91, 274.11) (177.50, 273.57)} 
    NET {} {} {} {} {} {CTS_37} {} {0.004} {0.000} {0.024} {0.050} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][16]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][16]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][16]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.188} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.179} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.139} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.013} {0.017} {-0.036} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.118} {} {85} {(247.50, 79.17) (248.10, 78.63)} 
    NET {} {} {} {} {} {CTS_23} {} {0.001} {0.000} {0.023} {0.055} {-0.015} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[3][16]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.046} {0.000} {0.013} {} {0.031} {-0.070} {} {3} {(243.10, 58.62) (242.94, 58.31)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_iv[3][16]} {} {0.000} {0.000} {0.013} {0.002} {0.031} {-0.070} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84321} {A0} {v} {Y} {^} {} {AOI22X1} {0.021} {0.000} {0.022} {} {0.052} {-0.049} {} {1} {(237.70, 60.13) (238.36, 60.80)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79208} {} {0.000} {0.000} {0.022} {0.001} {0.052} {-0.049} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84101} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.017} {0.000} {0.015} {} {0.069} {-0.032} {} {1} {(239.66, 58.58) (239.53, 58.13)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78751} {} {0.000} {0.000} {0.015} {0.001} {0.069} {-0.032} {} {} {} 
    INST {FE_PHC1590_u_aes_AES_CORE_AES_CORE_DATAPATH_n_78751} {A} {v} {Y} {v} {} {DLY1X1} {0.031} {0.000} {0.005} {} {0.100} {-0.001} {} {1} {(246.94, 58.53) (248.10, 58.80)} 
    NET {} {} {} {} {} {FE_PHN1590_u_aes_AES_CORE_AES_CORE_DATAPATH_n_78751} {} {0.000} {0.000} {0.005} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.063} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.082} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.023} {0.034} {-0.019} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.002} {0.103} {} {85} {(247.50, 79.17) (248.10, 78.63)} 
    NET {} {} {} {} {} {CTS_23} {} {0.001} {0.000} {0.024} {0.057} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[18]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[18]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[18]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.189} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.180} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.014} {0.000} {0.016} {} {-0.048} {-0.149} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.017} {0.027} {-0.046} {-0.147} {} {} {} 
    INST {CTS_ccl_a_inv_00192} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.034} {-0.135} {} {4} {(188.01, 361.26) (188.17, 361.42)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.013} {0.022} {-0.033} {-0.134} {} {} {} 
    INST {CTS_ccl_a_inv_00131} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.013} {-0.114} {} {100} {(185.71, 393.81) (186.30, 393.27)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.025} {0.061} {-0.011} {-0.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[18]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.032} {-0.069} {} {1} {(178.70, 402.32) (178.54, 402.63)} 
    NET {} {} {} {} {} {FE_OFN60_dev_dout_18} {} {0.000} {0.000} {0.007} {0.001} {0.032} {-0.069} {} {} {} 
    INST {FE_OFC60_dev_dout_18} {A} {v} {Y} {v} {} {BUFX2} {0.038} {-0.005} {0.053} {} {0.070} {-0.031} {} {4} {(175.90, 398.91) (175.53, 399.37)} 
    NET {} {} {} {} {} {dev_dout[18]} {} {0.000} {0.000} {0.053} {0.018} {0.070} {-0.031} {} {} {} 
    INST {g102381} {B} {v} {Y} {v} {} {MX2X1} {0.034} {0.000} {0.009} {} {0.104} {0.003} {} {1} {(177.16, 405.81) (177.34, 405.46)} 
    NET {} {} {} {} {} {n_2965} {} {0.000} {0.000} {0.009} {0.001} {0.104} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00203} {A} {v} {Y} {^} {} {CLKINVX16} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {3} {(205.61, 243.32) (205.77, 243.16)} 
    NET {} {} {} {} {} {CTS_15} {} {0.003} {0.000} {0.022} {0.039} {-0.036} {0.065} {} {} {} 
    INST {CTS_ccl_a_inv_00192} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.018} {0.083} {} {4} {(188.01, 361.26) (188.17, 361.42)} 
    NET {} {} {} {} {} {CTS_3} {} {0.002} {0.000} {0.024} {0.044} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00131} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {0.005} {0.106} {} {100} {(185.71, 393.81) (186.30, 393.27)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.026} {0.064} {0.006} {0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][4]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][4]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][4]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.189} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.180} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.037} {-0.139} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.000} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.017} {-0.118} {} {82} {(256.70, 111.59) (257.30, 112.13)} 
    NET {} {} {} {} {} {CTS_21} {} {0.001} {0.000} {0.022} {0.053} {-0.016} {-0.118} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][4]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.006} {} {0.026} {-0.075} {} {1} {(260.70, 132.15) (260.54, 132.45)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18717} {} {0.000} {0.000} {0.006} {0.001} {0.026} {-0.075} {} {} {} 
    INST {FE_PHC484_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18717} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.006} {} {0.065} {-0.036} {} {2} {(256.25, 133.81) (257.70, 134.05)} 
    NET {} {} {} {} {} {FE_PHN484_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18717} {} {0.000} {0.000} {0.006} {0.001} {0.065} {-0.036} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84724} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.009} {} {0.074} {-0.027} {} {1} {(259.30, 132.15) (259.75, 132.19)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79801} {} {0.000} {0.000} {0.009} {0.001} {0.074} {-0.027} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84122} {C0} {^} {Y} {v} {} {OAI221X1} {0.025} {0.000} {0.028} {} {0.099} {-0.003} {} {1} {(260.95, 133.79) (261.14, 133.41)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78778} {} {0.000} {0.000} {0.028} {0.001} {0.099} {-0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.064} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00184} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.020} {0.082} {} {3} {(246.00, 111.45) (246.16, 111.73)} 
    NET {} {} {} {} {} {CTS_22} {} {0.000} {0.000} {0.023} {0.034} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.023} {} {0.002} {0.103} {} {82} {(256.70, 111.59) (257.30, 112.13)} 
    NET {} {} {} {} {} {CTS_21} {} {0.001} {0.000} {0.023} {0.056} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][15]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][15]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][15]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.189} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.180} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.179} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.118} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][15]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {-0.000} {0.013} {} {0.032} {-0.069} {} {2} {(151.70, 89.39) (151.54, 89.09)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19624} {} {0.000} {0.000} {0.013} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC555_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19624} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.007} {} {0.064} {-0.037} {} {1} {(156.54, 85.89) (157.70, 86.17)} 
    NET {} {} {} {} {} {FE_PHN555_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19624} {} {0.000} {0.000} {0.007} {0.001} {0.064} {-0.037} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83499} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.017} {} {0.077} {-0.024} {} {1} {(155.77, 87.56) (155.56, 88.16)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77911} {} {0.000} {0.000} {0.017} {0.001} {0.077} {-0.024} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82211} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {0.000} {0.018} {} {0.088} {-0.013} {} {1} {(157.35, 87.75) (157.54, 88.13)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76214} {} {0.000} {0.000} {0.018} {0.001} {0.088} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.064} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.105} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_pc_out_reg[27]} {CK}
  ENDPT {mMIPS_id_pc_out_reg[27]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_pc_out_reg[27]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.189} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.180} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.019} {0.034} {-0.062} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.012} {0.000} {0.014} {} {-0.051} {-0.152} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.014} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.139} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.013} {0.023} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.020} {} {-0.019} {-0.120} {} {67} {(177.50, 267.27) (178.10, 266.73)} 
    NET {} {} {} {} {} {CTS_36} {} {0.001} {0.000} {0.020} {0.044} {-0.018} {-0.119} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_pc_out_reg[27]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.048} {-0.001} {0.018} {} {0.030} {-0.071} {} {2} {(162.50, 296.31) (162.34, 296.61)} 
    NET {} {} {} {} {} {mMIPS_bus_id_pc[27]} {} {0.000} {0.000} {0.018} {0.003} {0.030} {-0.071} {} {} {} 
    INST {FE_PHC1863_mMIPS_bus_id_pc_27} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.006} {} {0.070} {-0.031} {} {1} {(167.05, 311.66) (168.50, 311.89)} 
    NET {} {} {} {} {} {FE_PHN1863_mMIPS_bus_id_pc_27} {} {0.000} {0.000} {0.006} {0.001} {0.070} {-0.031} {} {} {} 
    INST {g106754} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.098} {-0.003} {} {1} {(165.77, 299.79) (165.94, 299.44)} 
    NET {} {} {} {} {} {n_290} {} {0.000} {0.000} {0.007} {0.001} {0.098} {-0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.004} {0.000} {0.022} {0.039} {-0.055} {0.046} {} {} {} 
    INST {CTS_ccl_a_inv_00207} {A} {v} {Y} {^} {} {CLKINVX8} {0.016} {0.000} {0.021} {} {-0.039} {0.062} {} {2} {(203.50, 246.72) (204.05, 246.94)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.021} {0.023} {-0.039} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00190} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.021} {0.080} {} {4} {(177.41, 246.74) (177.57, 246.58)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.044} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.021} {} {-0.001} {0.100} {} {67} {(177.50, 267.27) (178.10, 266.73)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.022} {0.046} {0.001} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][13]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][13]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][13]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {=} {Required Time} {-0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.104}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.104} {-0.205} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.016} {} {-0.087} {-0.189} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.016} {0.002} {-0.087} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.009} {0.000} {0.009} {} {-0.078} {-0.180} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.009} {0.004} {-0.078} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.018} {} {-0.065} {-0.167} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.002} {0.000} {0.019} {0.034} {-0.063} {-0.164} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.013} {0.000} {0.017} {} {-0.050} {-0.151} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.017} {0.018} {-0.049} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.037} {-0.138} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.013} {0.021} {-0.036} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.016} {-0.118} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.054} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][13]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {0.000} {0.013} {} {0.032} {-0.069} {} {2} {(178.50, 82.56) (178.34, 82.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19633} {} {0.000} {0.000} {0.013} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC510_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19633} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.065} {-0.037} {} {1} {(176.14, 75.63) (177.30, 75.91)} 
    NET {} {} {} {} {} {FE_PHN510_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19633} {} {0.000} {0.000} {0.008} {0.001} {0.065} {-0.037} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83518} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.077} {-0.024} {} {1} {(179.56, 80.73) (179.35, 81.31)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77949} {} {0.000} {0.000} {0.016} {0.001} {0.077} {-0.024} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81790} {C0} {v} {Y} {^} {} {OAI221X1} {0.010} {0.000} {0.017} {} {0.088} {-0.013} {} {1} {(179.15, 84.33) (179.34, 84.71)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75741} {} {0.000} {0.000} {0.017} {0.001} {0.088} {-0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.125}
    {=} {Beginpoint Arrival Time} {-0.103}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.059} {0.004} {-0.103} {-0.002} {} {1} {(134.70, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.059} {0.004} {-0.103} {-0.002} {} {} {} 
    INST {CTS_csf_inv_00222} {A} {^} {Y} {v} {} {CLKINVX2} {0.016} {0.000} {0.017} {} {-0.087} {0.014} {} {1} {(139.16, 24.47) (139.30, 24.61)} 
    NET {} {} {} {} {} {CTS_44} {} {0.000} {0.000} {0.017} {0.002} {-0.087} {0.014} {} {} {} 
    INST {CTS_csf_inv_00220} {A} {v} {Y} {^} {} {CLKINVX4} {0.013} {0.000} {0.016} {} {-0.074} {0.027} {} {1} {(140.50, 24.41) (141.02, 24.16)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.016} {0.009} {-0.074} {0.027} {} {} {} 
    INST {CTS_ccl_inv_00219} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.059} {0.042} {} {3} {(147.21, 26.10) (147.37, 26.26)} 
    NET {} {} {} {} {} {CTS_42} {} {0.003} {0.000} {0.022} {0.039} {-0.056} {0.045} {} {} {} 
    INST {CTS_ccl_a_inv_00205} {A} {v} {Y} {^} {} {CLKINVX8} {0.019} {0.000} {0.026} {} {-0.038} {0.064} {} {3} {(203.90, 109.92) (204.44, 110.14)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.026} {0.030} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00182} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.019} {0.082} {} {4} {(205.21, 94.50) (205.37, 94.66)} 
    NET {} {} {} {} {} {CTS_18} {} {0.002} {0.000} {0.024} {0.042} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.024} {} {0.004} {0.105} {} {86} {(173.50, 84.23) (174.10, 84.77)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.024} {0.056} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

