Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 21:35:54 2020
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 491 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.498        0.000                      0                   61        0.231        0.000                      0                   61        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.498        0.000                      0                   61        0.231        0.000                      0                   61       15.125        0.000                       0                    36  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.498ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.260ns (28.871%)  route 3.104ns (71.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.721 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.541     3.440    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.423    29.721    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                         clock pessimism              0.578    30.299    
                         clock uncertainty           -0.155    30.144    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.205    29.939    design_1_i/initializer_0/inst/port_0_o_reg[2]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 26.498    

Slack (MET) :             26.498ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.260ns (28.871%)  route 3.104ns (71.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.721 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.541     3.440    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.423    29.721    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.578    30.299    
                         clock uncertainty           -0.155    30.144    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.205    29.939    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 26.498    

Slack (MET) :             26.498ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.260ns (28.871%)  route 3.104ns (71.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.721 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.541     3.440    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.423    29.721    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.578    30.299    
                         clock uncertainty           -0.155    30.144    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.205    29.939    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 26.498    

Slack (MET) :             26.498ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.260ns (28.871%)  route 3.104ns (71.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.721 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.541     3.440    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.423    29.721    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.578    30.299    
                         clock uncertainty           -0.155    30.144    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.205    29.939    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 26.498    

Slack (MET) :             26.583ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.260ns (29.202%)  route 3.055ns (70.798%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.720 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.492     3.391    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.422    29.720    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y76         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                         clock pessimism              0.578    30.298    
                         clock uncertainty           -0.155    30.143    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    29.974    design_1_i/initializer_0/inst/port_0_o_reg[1]
  -------------------------------------------------------------------
                         required time                         29.974    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 26.583    

Slack (MET) :             26.583ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.260ns (29.202%)  route 3.055ns (70.798%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.720 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.492     3.391    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.422    29.720    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y76         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.578    30.298    
                         clock uncertainty           -0.155    30.143    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    29.974    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.974    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 26.583    

Slack (MET) :             26.652ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.260ns (29.900%)  route 2.954ns (70.100%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.724 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.212     0.766    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.331     1.097 r  design_1_i/initializer_0/inst/port_0_o[7]_i_8/O
                         net (fo=1, routed)           0.674     1.771    design_1_i/initializer_0/inst/port_0_o[7]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.327     2.098 r  design_1_i/initializer_0/inst/port_0_o[7]_i_3/O
                         net (fo=1, routed)           0.677     2.775    design_1_i/initializer_0/inst/port_0_o[7]_i_3_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.899 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.391     3.290    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.426    29.724    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y79         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.578    30.302    
                         clock uncertainty           -0.155    30.147    
    SLICE_X13Y79         FDRE (Setup_fdre_C_CE)      -0.205    29.942    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 26.652    

Slack (MET) :             27.077ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.575ns (38.647%)  route 2.500ns (61.353%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.724 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.542    -0.925    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y79         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDSE (Prop_fdse_C_Q)         0.419    -0.506 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=28, routed)          1.190     0.684    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.324     1.008 r  design_1_i/initializer_0/inst/port_0_o[7]_i_9/O
                         net (fo=2, routed)           0.802     1.810    design_1_i/initializer_0/inst/port_0_o[7]_i_9_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.326     2.136 r  design_1_i/initializer_0/inst/ale_o_i_5/O
                         net (fo=1, routed)           0.000     2.136    design_1_i/initializer_0/inst/ale_o_i_5_n_0
    SLICE_X12Y81         MUXF7 (Prop_muxf7_I0_O)      0.209     2.345 r  design_1_i/initializer_0/inst/ale_o_reg_i_3/O
                         net (fo=1, routed)           0.508     2.853    design_1_i/initializer_0/inst/ale_o_reg_i_3_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I2_O)        0.297     3.150 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000     3.150    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.426    29.724    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y79         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.578    30.302    
                         clock uncertainty           -0.155    30.147    
    SLICE_X12Y79         FDRE (Setup_fdre_C_D)        0.081    30.228    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 27.077    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.027ns (25.993%)  route 2.924ns (74.007%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.724 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.015     0.569    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.301     0.870 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_7/O
                         net (fo=3, routed)           0.834     1.704    design_1_i/initializer_0/inst/clk_i_counter[19]_i_7_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.828 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_8/O
                         net (fo=20, routed)          1.076     2.903    design_1_i/initializer_0/inst/clk_i_counter[19]_i_8_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.027 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.027    design_1_i/initializer_0/inst/clk_i_counter[0]_i_1_n_0
    SLICE_X15Y79         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.426    29.724    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y79         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                         clock pessimism              0.578    30.302    
                         clock uncertainty           -0.155    30.147    
    SLICE_X15Y79         FDSE (Setup_fdse_C_D)        0.029    30.176    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         30.176    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.027ns (25.979%)  route 2.926ns (74.021%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.724 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.543    -0.924    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.478    -0.446 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=25, routed)          1.015     0.569    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.301     0.870 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_7/O
                         net (fo=3, routed)           0.834     1.704    design_1_i/initializer_0/inst/clk_i_counter[19]_i_7_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.828 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_8/O
                         net (fo=20, routed)          1.078     2.905    design_1_i/initializer_0/inst/clk_i_counter[19]_i_8_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.029 r  design_1_i/initializer_0/inst/clk_i_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.029    design_1_i/initializer_0/inst/clk_i_counter[10]_i_1_n_0
    SLICE_X15Y79         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.426    29.724    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y79         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
                         clock pessimism              0.578    30.302    
                         clock uncertainty           -0.155    30.147    
    SLICE_X15Y79         FDSE (Setup_fdse_C_D)        0.031    30.178    design_1_i/initializer_0/inst/clk_i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 27.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.188ns (50.177%)  route 0.187ns (49.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.554    -0.593    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y80         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.187    -0.265    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y80         LUT3 (Prop_lut3_I1_O)        0.047    -0.218 r  design_1_i/initializer_0/inst/clk_i_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/initializer_0/inst/clk_i_counter[6]_i_1_n_0
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y80         FDSE (Hold_fdse_C_D)         0.131    -0.449    design_1_i/initializer_0/inst/clk_i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.909%)  route 0.187ns (50.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.554    -0.593    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y80         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.187    -0.265    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.220 r  design_1_i/initializer_0/inst/clk_i_counter[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/initializer_0/inst/clk_i_counter[13]_i_1_n_0
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y80         FDSE (Hold_fdse_C_D)         0.121    -0.459    design_1_i/initializer_0/inst/clk_i_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/port_0_en_reg/Q
                         net (fo=9, routed)           0.160    -0.271    design_1_i/initializer_0/inst/port_0_en_reg_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.226 r  design_1_i/initializer_0/inst/port_0_en_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/initializer_0/inst/port_0_en_i_1_n_0
    SLICE_X12Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.818    -0.836    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y77         FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/C
                         clock pessimism              0.241    -0.595    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.121    -0.474    design_1_i/initializer_0/inst/port_0_en_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/cs_can_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/cs_can_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y78         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/initializer_0/inst/cs_can_o_reg/Q
                         net (fo=3, routed)           0.168    -0.286    design_1_i/initializer_0/inst/cs_can_o
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  design_1_i/initializer_0/inst/cs_can_o_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/initializer_0/inst/cs_can_o_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.820    -0.835    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y78         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.091    -0.504    design_1_i/initializer_0/inst/cs_can_o_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.275%)  route 0.203ns (51.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.554    -0.593    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y80         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.203    -0.250    design_1_i/initializer_0/inst/init_num
    SLICE_X15Y80         LUT3 (Prop_lut3_I1_O)        0.048    -0.202 r  design_1_i/initializer_0/inst/clk_i_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    design_1_i/initializer_0/inst/clk_i_counter[3]_i_1_n_0
    SLICE_X15Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y80         FDSE (Hold_fdse_C_D)         0.107    -0.472    design_1_i/initializer_0/inst/clk_i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.876%)  route 0.203ns (52.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.554    -0.593    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y80         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.203    -0.250    design_1_i/initializer_0/inst/init_num
    SLICE_X15Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.205 r  design_1_i/initializer_0/inst/clk_i_counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/initializer_0/inst/clk_i_counter[15]_i_1_n_0
    SLICE_X15Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y80         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y80         FDSE (Hold_fdse_C_D)         0.091    -0.488    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/init_num_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.453%)  route 0.168ns (42.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.555    -0.592    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y81         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDSE (Prop_fdse_C_Q)         0.128    -0.464 f  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/Q
                         net (fo=29, routed)          0.168    -0.296    design_1_i/initializer_0/inst/clk_i_counter[4]
    SLICE_X13Y80         LUT5 (Prop_lut5_I2_O)        0.099    -0.197 r  design_1_i/initializer_0/inst/init_num_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/initializer_0/inst/init_num_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y80         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.092    -0.487    design_1_i/initializer_0/inst/init_num_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.151%)  route 0.235ns (55.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y79         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.453 r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/Q
                         net (fo=12, routed)          0.235    -0.218    design_1_i/initializer_0/inst/clk_i_counter[10]
    SLICE_X12Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.173 r  design_1_i/initializer_0/inst/port_0_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/initializer_0/inst/port_0_o[4]_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.817    -0.838    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y76         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.121    -0.463    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/ale_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y79         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/ale_o_reg/Q
                         net (fo=9, routed)           0.235    -0.195    design_1_i/initializer_0/inst/ale_o
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.150 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000    -0.150    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y79         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.240    -0.594    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/wr_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y78         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/initializer_0/inst/wr_o_reg/Q
                         net (fo=4, routed)           0.232    -0.222    design_1_i/initializer_0/inst/wr_o
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000    -0.177    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.820    -0.835    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y78         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092    -0.503    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X12Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y79     design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y79     design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y80     design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y78     design_1_i/initializer_0/inst/cs_can_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y80     design_1_i/initializer_0/inst/init_num_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y77     design_1_i/initializer_0/inst/port_0_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y76     design_1_i/initializer_0/inst/port_0_o_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y79     design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y79     design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y79     design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y79     design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y81     design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



