v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=Project
T 55200 42000 5 20 1 1 0 0 1
title1=Schematic
T 55200 41500 5 20 1 1 0 0 1
title2=Diagram
T 55900 40700 5 14 1 1 0 1 1
file=File.sch
T 63700 40700 5 14 1 1 0 4 1
page=0
T 64700 40700 5 14 1 1 0 4 1
pageof=0
T 64200 42300 5 14 1 1 0 4 1
revision=0.0
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Author
}
N 45900 45600 47300 45600 4
{
T 46200 45650 5 10 1 1 0 0 1
netname=mem_pin
}
N 50400 48400 50400 54200 4
C 50200 43400 1 0 0 GND-1.sym
N 50400 43800 50400 44100 4
N 50400 55900 50400 55200 4
N 52200 52600 52200 50600 4
N 50400 48400 52200 48400 4
N 50900 54900 53800 54900 4
{
T 52900 54950 5 10 1 1 0 0 1
netname=gate_vpp
}
N 53800 50400 57700 50400 4
{
T 53900 50450 5 10 1 1 0 0 1
netname=ctrl_1
}
N 50900 44400 53800 44400 4
{
T 52900 44450 5 10 1 1 0 0 1
netname=gate_gnd
}
N 53800 54900 53800 54800 4
C 58100 45500 1 0 0 res-1.sym
{
T 58300 45950 5 10 1 1 0 0 1
refdes=R9
T 58300 46200 5 10 0 0 0 0 1
symversion=1.1
T 58300 46400 5 10 0 0 0 0 1
device=RESISTOR
T 58300 46600 5 10 0 0 0 0 1
footprint=ACY100
T 58300 45750 5 10 1 1 0 0 1
value=15
}
N 59100 45600 61100 45600 4
{
T 60200 45650 5 10 1 1 0 0 1
netname=fpga_pin
}
T 58600 49200 9 12 1 0 0 0 5
CONTROL:
00: I/O
01: GND
10: VCC
11: VPP
C 52200 55500 1 180 0 res-1.sym
{
T 51400 55750 5 10 1 1 0 0 1
refdes=R1
T 52000 54800 5 10 0 0 180 0 1
symversion=1.1
T 52000 54600 5 10 0 0 180 0 1
device=RESISTOR
T 52000 54400 5 10 0 0 180 0 1
footprint=ACY100
T 51400 55550 5 10 1 1 0 0 1
value=22k
}
N 50400 55400 51200 55400 4
N 52200 55400 52200 54900 4
C 57200 45400 1 0 0 cap-1.sym
{
T 57300 46100 5 10 1 1 0 0 1
refdes=C1
T 57400 46200 5 10 0 0 0 0 1
symversion=1.0
T 57400 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 57400 46600 5 10 0 0 0 0 1
footprint=RCY50
T 57300 45900 5 10 1 1 0 0 1
value=2.2n
}
N 57800 45600 58100 45600 4
C 57600 46300 1 0 0 res-1.sym
{
T 57800 46750 5 10 1 1 0 0 1
refdes=R8
T 57800 47000 5 10 0 0 0 0 1
symversion=1.1
T 57800 47200 5 10 0 0 0 0 1
device=RESISTOR
T 57800 47400 5 10 0 0 0 0 1
footprint=ACY100
T 57800 46550 5 10 1 1 0 0 1
value=2.2k
}
N 58600 46400 59200 46400 4
N 59200 46400 59200 45600 4
N 57000 46400 57000 45600 4
N 57000 46400 57600 46400 4
N 53800 44400 53800 47800 4
N 53800 49000 57700 49000 4
{
T 53900 49050 5 10 1 1 0 0 1
netname=ctrl_0
}
N 54300 54300 57000 54300 4
{
T 54400 54350 5 10 1 1 0 0 1
netname=ctrl_vpp
}
N 55500 48300 55500 50400 4
N 56200 53600 56200 54300 4
N 57000 53600 57000 54300 4
N 56200 50400 56200 52600 4
N 57000 52800 57000 49000 4
C 56100 53600 1 270 0 res-1.sym
{
T 55850 52800 5 10 1 1 90 0 1
refdes=R4
T 56800 53400 5 10 0 0 270 0 1
symversion=1.1
T 57000 53400 5 10 0 0 270 0 1
device=RESISTOR
T 57200 53400 5 10 0 0 270 0 1
footprint=ACY100
T 56050 52800 5 10 1 1 90 0 1
value=33k
}
C 52200 43900 1 180 0 res-1.sym
{
T 51400 44150 5 10 1 1 0 0 1
refdes=R6
T 52000 43200 5 10 0 0 180 0 1
symversion=1.1
T 52000 43000 5 10 0 0 180 0 1
device=RESISTOR
T 52000 42800 5 10 0 0 180 0 1
footprint=ACY100
T 51400 43950 5 10 1 1 0 0 1
value=22k
}
N 51200 43800 50400 43800 4
N 52200 43800 52200 44400 4
N 53800 48800 53800 49000 4
N 59900 47000 59900 46600 4
N 52200 45100 52200 48600 4
C 50900 55200 1 180 0 SPICE_PMOSFET-1.sym
{
T 50100 54900 5 10 1 1 180 0 1
refdes=XT1
T 50700 53600 5 10 0 0 180 0 1
symversion=1.0
T 50700 53400 5 10 0 0 180 0 1
device=TRANSISTOR
T 50100 54700 5 10 1 1 180 0 1
model-name=BSS83P_L0
T 50100 54500 5 8 1 1 180 0 1
file=PFET_60V.lib
}
C 60100 45800 1 90 0 SPICE_DIODE-1.sym
{
T 59500 46000 5 10 1 1 90 0 1
refdes=XD5
T 59000 45900 5 10 0 0 90 0 1
symversion=1.0
T 58800 45900 5 10 0 0 90 0 1
device=XDIODE
T 59700 46000 5 10 1 1 90 0 1
model-name=BAV70LT1G
T 59200 45900 5 10 0 0 90 0 1
file=BAV70LT1G.cir
}
C 59400 56100 1 0 0 vdc-1.sym
{
T 60200 56700 5 10 1 1 0 0 1
refdes=V1
T 59400 57500 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 59400 57700 5 10 0 0 0 0 1
footprint=none
T 60200 56500 5 10 1 1 0 0 1
value=DC 9V
}
C 60900 56100 1 0 0 vdc-1.sym
{
T 61700 56700 5 10 1 1 0 0 1
refdes=V2
T 60900 57500 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 60900 57700 5 10 0 0 0 0 1
footprint=none
T 61700 56500 5 10 1 1 0 0 1
value=DC 3.3
}
C 62400 56100 1 0 0 vdc-1.sym
{
T 63200 56700 5 10 1 1 0 0 1
refdes=V3
T 62400 57500 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 62400 57700 5 10 0 0 0 0 1
footprint=none
T 63200 56500 5 10 1 1 0 0 1
value=DC 3.3
}
C 63900 56100 1 0 0 vdc-1.sym
{
T 64700 56700 5 10 1 1 0 0 1
refdes=V4
T 63900 57500 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 63900 57700 5 10 0 0 0 0 1
footprint=none
T 64700 56500 5 10 1 1 0 0 1
value=DC 5V
}
C 59600 57100 1 0 0 PWR_BAR-1.sym
{
T 59800 57350 8 10 1 1 0 3 1
value=VPP_MEM
T 59986 57090 5 10 0 0 0 0 1
net=VPP_MEM:1
}
C 61100 57100 1 0 0 PWR_BAR-1.sym
{
T 61300 57350 8 10 1 1 0 3 1
value=VCC_MEM
T 61486 57090 5 10 0 0 0 0 1
net=VCC_MEM:1
}
C 62600 57100 1 0 0 PWR_BAR-1.sym
{
T 62800 57350 8 10 1 1 0 3 1
value=VCC_FPGA_IO
T 62986 57090 5 10 0 0 0 0 1
net=VCC_FPGA_IO:1
}
C 64100 57100 1 0 0 PWR_BAR-1.sym
{
T 64300 57350 8 10 1 1 0 3 1
value=V_USB
T 64486 57090 5 10 0 0 0 0 1
net=V_USB:1
}
C 61900 55500 1 0 0 GND-1.sym
N 59800 56100 64300 56100 4
N 62100 55900 62100 56100 4
C 50200 55900 1 0 0 PWR_BAR-1.sym
{
T 50400 56150 8 10 1 1 0 3 1
value=VPP_MEM
T 50586 55890 5 10 0 0 0 0 1
net=VPP_MEM:1
}
C 52000 52600 1 0 0 PWR_BAR-1.sym
{
T 52200 52850 8 10 1 1 0 3 1
value=VCC_MEM
T 52386 52590 5 10 0 0 0 0 1
net=VCC_MEM:1
}
C 59700 47000 1 0 0 PWR_BAR-1.sym
{
T 59900 47250 8 10 1 1 0 3 1
value=VCC_FPGA_IO
T 60086 46990 5 10 0 0 0 0 1
net=VCC_FPGA_IO:1
}
N 59900 45800 59900 45600 4
C 56800 53600 1 270 0 SPICE_DIODE-1.sym
{
T 56600 52900 5 10 1 1 90 0 1
refdes=XD4
T 57900 53500 5 10 0 0 270 0 1
symversion=1.0
T 58100 53500 5 10 0 0 270 0 1
device=XDIODE
T 56800 52900 5 10 1 1 90 0 1
model-name=BAS40
T 57700 53500 5 10 0 0 270 0 1
file=BAS40.cir
}
N 53800 49300 52700 49300 4
{
T 52900 49350 5 10 1 1 0 0 1
netname=gate_vcc
}
N 55500 48300 54300 48300 4
N 54700 49800 54700 49000 4
N 53800 50300 53800 50400 4
C 54300 53800 1 0 1 SPICE_NPN-1.sym
{
T 53700 54400 5 10 1 1 0 6 1
refdes=XT2
T 54200 55300 5 10 0 0 0 6 1
symversion=1.0
T 54200 55500 5 10 0 0 0 6 1
device=TRANSISTOR
T 53700 54200 5 10 1 1 0 6 1
model-name=PDTC114EU
T 54200 55100 5 10 0 0 0 6 1
file=PDTC114EU.cir
}
C 54300 50300 1 180 0 SPICE_PNP-1.sym
{
T 53500 49700 5 10 1 1 90 0 1
refdes=XT5
T 54200 48800 5 10 0 0 180 0 1
symversion=1.0
T 54200 48600 5 10 0 0 180 0 1
device=TRANSISTOR
T 53700 49700 5 10 1 1 90 0 1
model-name=PDTA114EU
T 54200 49000 5 10 0 0 180 0 1
file=PDTA114EU.cir
}
N 54300 49800 54700 49800 4
C 54300 48800 1 180 0 SPICE_PNP-1.sym
{
T 53500 48000 5 10 1 1 90 0 1
refdes=XT7
T 54200 47300 5 10 0 0 180 0 1
symversion=1.0
T 54200 47100 5 10 0 0 180 0 1
device=TRANSISTOR
T 53700 48000 5 10 1 1 90 0 1
model-name=PDTA114EU
T 54200 47500 5 10 0 0 180 0 1
file=PDTA114EU.cir
}
C 52800 47900 1 90 0 res-1.sym
{
T 52350 48000 5 10 1 1 90 0 1
refdes=R5
T 52100 48100 5 10 0 0 90 0 1
symversion=1.1
T 51900 48100 5 10 0 0 90 0 1
device=RESISTOR
T 51700 48100 5 10 0 0 90 0 1
footprint=ACY100
T 52550 48000 5 10 1 1 90 0 1
value=47k
}
C 52500 47500 1 0 0 GND-1.sym
C 58100 50200 1 90 0 GND-1.sym
C 50900 44100 1 0 1 SPICE_NMOSFET-1.sym
{
T 50100 44300 5 10 1 1 0 6 1
refdes=XT6
T 50700 45700 5 10 0 0 0 6 1
symversion=1.0
T 50700 45900 5 10 0 0 0 6 1
device=TRANSISTOR
T 50100 44100 5 10 1 1 0 6 1
model-name=BSS214N_L0
T 50100 43900 5 8 1 1 0 6 1
file=OptiMOS2_20V.lib
}
C 52700 49600 1 0 1 SPICE_NMOSFET-1.sym
{
T 51900 50200 5 10 1 1 0 6 1
refdes=XT3
T 52500 51200 5 10 0 0 0 6 1
symversion=1.0
T 52500 51400 5 10 0 0 0 6 1
device=TRANSISTOR
T 51900 50000 5 10 1 1 0 6 1
model-name=BSS214N_L0
T 51900 49800 5 8 1 1 0 6 1
file=OptiMOS2_20V.lib
}
C 52700 49600 1 180 0 SPICE_NMOSFET-1.sym
{
T 51900 49200 5 10 1 1 0 6 1
refdes=XT4
T 52500 48000 5 10 0 0 180 0 1
symversion=1.0
T 52500 47800 5 10 0 0 180 0 1
device=TRANSISTOR
T 51900 49000 5 10 1 1 0 6 1
model-name=BSS214N_L0
T 51900 48800 5 8 1 1 0 6 1
file=OptiMOS2_20V.lib
}
C 60100 44600 1 90 0 SPICE_DIODE-1.sym
{
T 59500 44800 5 10 1 1 90 0 1
refdes=XD6
T 59000 44700 5 10 0 0 90 0 1
symversion=1.0
T 58800 44700 5 10 0 0 90 0 1
device=XDIODE
T 59700 44800 5 10 1 1 90 0 1
model-name=BAS40
T 59200 44700 5 10 0 0 90 0 1
file=BAS40.cir
}
N 59900 45400 59900 45600 4
C 59700 44100 1 0 0 GND-1.sym
N 64800 46000 65400 46000 4
{
T 65000 46050 5 10 1 1 0 0 1
netname=clk
}
C 40900 54800 1 0 0 spice-directive-1.sym
{
T 41000 55100 5 10 0 1 0 0 1
device=directive
T 41000 55200 5 10 1 1 0 0 1
refdes=A2
T 40900 50800 5 10 1 1 0 0 21
value=.lib cyclone.lib Cyclone
.lib cyclone.lib 1c_cmos33_io_d8
.lib m69a.lib MT29F2G08ABAEAWP
.lib m69a.lib DQ_FULL_33
.lib s25fl032p_n_i_33_r1.lib S25FL032P
.lib s25fl032p_n_i_33_r1.lib F_SO
.lib murata_bead_subckts.lib murata_bead_subckts

.model pullup d_pullup(load=0)
.model pulldown d_pulldown(load=0)
A_pulldown low pulldown
A_pullup high pullup

.model clock d_osc(rise_delay=1f fall_delay=1f cntl_array=[0 1] freq_array=[12Meg 12Meg])
A_clk 0 clk clock
.model dac1 dac_bridge (t_rise=1p t_fall=1p)
A_clk_a [clk] [clk_a] dac1

* https://technick.net/tools/impedance-calculator/microstrip/
* 0.8mm width, 35um thickness on 1.5mm pcb stripline model
.model pcb_mod txl C=58.22p L=516.5n R=0.607 G=0 length=1
}
N 64800 45200 65400 45200 4
{
T 65000 45250 5 10 1 1 0 0 1
netname=high
}
C 61300 44100 1 0 0 GND-1.sym
N 61500 44500 61500 45100 4
N 62800 44500 62800 44700 4
C 63100 44100 1 0 0 GND-1.sym
N 63300 44500 63300 44700 4
C 63100 46900 1 0 0 PWR_BAR-1.sym
{
T 63300 47150 8 10 1 1 0 3 1
value=VCC_FPGA_IO
T 63486 46890 5 10 0 0 0 0 1
net=VCC_FPGA_IO:1
}
N 62800 46500 62800 46700 4
N 62800 46700 63300 46700 4
N 63300 46500 63300 46900 4
C 64800 44700 1 0 1 ibis_io.sym
{
T 62300 47450 5 10 1 1 0 0 1
value=1c_cmos33_io_d8 spec=-1 start_on=1
T 64600 46700 5 10 0 0 0 6 1
symversion=1.0
T 62300 47650 5 10 1 1 0 0 1
refdes=XB2
}
C 61100 45100 1 0 0 ibis_ebd-1.sym
{
T 61300 45850 5 10 1 1 0 0 1
value=Cyclone
T 61300 47100 5 10 0 0 0 0 1
symversion=1.0
T 61300 46050 5 10 1 1 0 0 1
refdes=XP2
}
N 61900 45600 62100 45600 4
N 52700 48900 52700 49900 4
N 42100 45200 41500 45200 4
{
T 41900 45250 5 10 1 1 0 6 1
netname=low
}
C 44300 44100 1 0 1 GND-1.sym
N 44100 44500 44100 44700 4
C 43800 44100 1 0 1 GND-1.sym
N 43600 44500 43600 44700 4
N 44100 46500 44100 46700 4
N 44100 46700 43600 46700 4
N 43600 46500 43600 46900 4
C 42100 44700 1 0 0 ibis_io.sym
{
T 42300 46700 5 10 0 0 0 0 1
symversion=1.0
T 44600 47450 5 10 1 1 0 6 1
value=F_SO spec=0 start_on=1
T 44600 47650 5 10 1 1 0 6 1
refdes=XB1
}
C 47300 45200 1 0 0 tline.sym
{
T 48200 45600 5 10 0 1 0 0 1
device=T-Line
T 47700 46100 5 10 1 1 0 0 1
refdes=Y3
T 47700 45900 5 10 1 1 0 0 1
value=pcb_mod len=0.04
}
C 47500 44800 1 0 0 GND-1.sym
C 48900 44800 1 0 0 GND-1.sym
C 45900 45100 1 0 1 ibis_ebd-1.sym
{
T 45300 45850 5 10 1 1 0 0 1
value=S25FL032P
T 45700 47100 5 10 0 0 0 6 1
symversion=1.0
T 45300 46050 5 10 1 1 0 0 1
refdes=XP1
}
N 45100 45600 44800 45600 4
C 45700 44700 1 0 1 GND-1.sym
C 43400 46900 1 0 0 PWR_BAR-1.sym
{
T 43600 47150 8 10 1 1 0 3 1
value=VCC_MEM
T 43786 46890 5 10 0 0 0 0 1
net=VCC_MEM:1
}
N 42100 46000 41500 46000 4
{
T 41900 46050 5 10 1 1 0 6 1
netname=clk
}
N 51200 45600 54400 45600 4
N 59900 44600 59900 44500 4
C 62600 44100 1 0 0 GND-1.sym
C 40900 58100 1 0 0 spice-directive-1.sym
{
T 41000 58400 5 10 0 1 0 0 1
device=directive
T 41000 58500 5 10 1 1 0 0 1
refdes=A1
T 40900 55700 5 10 1 1 0 0 13
value=.OPTIONS ABSTOL=1nA CHGTOL=1pC ITL1=150 ITL2=150 ITL4=500 RELTOL=0.005

.CONTROL
  OP
  TRAN 1ns 270ns
  PLOT V(CLK) V(FPGA_PIN) V(MEM_PIN)
  MEAS tran tdiff TRIG v(clk_a) VAL=0.5 RISE=1 TARG v(mem_pin) VAL=2.97 RISE=1
  MEAS tran tdiff TRIG v(clk_a) VAL=0.5 FALL=1 TARG v(mem_pin) VAL=0.33 FALL=1

  MEAS tran tdiff TRIG v(clk_a) VAL=0.5 RISE=1 TARG v(fpga_pin) VAL=2.97 RISE=1
  MEAS tran tdiff TRIG v(clk_a) VAL=0.5 FALL=1 TARG v(fpga_pin) VAL=0.33 FALL=1
.ENDC

}
C 46100 44200 1 0 0 GND-1.sym
C 61200 44700 1 90 0 cap-1.sym
{
T 60500 44800 5 10 1 1 90 0 1
refdes=C20
T 60400 44900 5 10 0 0 90 0 1
symversion=1.0
T 60200 44900 5 10 0 0 90 0 1
device=CAPACITOR
T 60000 44900 5 10 0 0 90 0 1
footprint=RCY50
T 60700 44800 5 10 1 1 90 0 1
value=15p
}
C 60800 44100 1 0 0 GND-1.sym
N 61000 45300 61000 45600 4
C 46200 45600 1 270 0 res-1.sym
{
T 45950 44800 5 10 1 1 90 0 1
refdes=RX1
T 46900 45400 5 10 0 0 270 0 1
symversion=1.1
T 47100 45400 5 10 0 0 270 0 1
device=RESISTOR
T 47300 45400 5 10 0 0 270 0 1
footprint=ACY100
T 46150 44800 5 10 1 1 90 0 1
value=1meg
}
C 47300 44800 1 90 0 cap-1.sym
{
T 46600 44900 5 10 1 1 90 0 1
refdes=C10
T 46500 45000 5 10 0 0 90 0 1
symversion=1.0
T 46300 45000 5 10 0 0 90 0 1
device=CAPACITOR
T 46100 45000 5 10 0 0 90 0 1
footprint=RCY50
T 46800 44900 5 10 1 1 90 0 1
value=15p
}
N 47100 45400 47100 45600 4
C 46900 44400 1 0 0 GND-1.sym
C 54400 45200 1 0 0 tline.sym
{
T 55300 45600 5 10 0 1 0 0 1
device=T-Line
T 54800 46100 5 10 1 1 0 0 1
refdes=Y1
T 54800 45900 5 10 1 1 0 0 1
value=pcb_mod len=0.03
}
N 56600 45600 57200 45600 4
C 56000 44800 1 0 0 GND-1.sym
C 54600 44800 1 0 0 GND-1.sym
C 54300 45600 1 270 0 res-1.sym
{
T 54050 44800 5 10 1 1 90 0 1
refdes=RX2
T 55000 45400 5 10 0 0 270 0 1
symversion=1.1
T 55200 45400 5 10 0 0 270 0 1
device=RESISTOR
T 55400 45400 5 10 0 0 270 0 1
footprint=ACY100
T 54250 44800 5 10 1 1 90 0 1
value=1meg
}
C 54200 44200 1 0 0 GND-1.sym
N 61000 44500 61000 44700 4
C 50400 45400 1 0 0 fbead-1.sym
{
T 50500 46050 5 10 1 1 0 0 1
refdes=XFB1
T 50400 46100 5 10 0 0 0 0 1
symversion=1.0
T 50400 46300 5 10 0 0 0 0 1
device=FERRITE BEAD
T 50400 46500 5 10 0 0 0 0 1
footprint=ACY100
T 50500 45850 5 10 1 1 0 0 1
value=BLM18KG260TN1
}
C 58100 48800 1 90 0 GND-1.sym
C 53600 53200 1 0 0 GND-1.sym
N 53800 53800 53800 53600 4
N 54300 51600 57700 51600 4
{
T 54400 51650 5 10 1 1 0 0 1
netname=#ctrl_pu
}
C 54300 52100 1 180 0 SPICE_PNP-1.sym
{
T 53500 51100 5 10 1 1 90 0 1
refdes=XTpu
T 54200 50600 5 10 0 0 180 0 1
symversion=1.0
T 54200 50400 5 10 0 0 180 0 1
device=TRANSISTOR
T 53700 51100 5 10 1 1 90 0 1
model-name=PDTA114EU
T 54200 50800 5 10 0 0 180 0 1
file=PDTA114EU.cir
}
N 52000 50900 53800 50900 4
{
T 52400 50950 5 10 1 1 0 0 1
netname=pullup
}
N 50400 50900 51000 50900 4
C 52000 51000 1 180 0 res-1.sym
{
T 51200 51250 5 10 1 1 0 0 1
refdes=Rpu
T 51800 50300 5 10 0 0 180 0 1
symversion=1.1
T 51800 50100 5 10 0 0 180 0 1
device=RESISTOR
T 51800 49900 5 10 0 0 180 0 1
footprint=ACY100
T 51200 51050 5 10 1 1 0 0 1
value=22k
}
N 52200 52300 53800 52300 4
N 53800 52100 53800 52300 4
N 53800 50900 53800 51100 4
C 51200 47800 1 90 0 GND-1.sym
C 51200 46400 1 90 0 GND-1.sym
C 50800 46200 1 90 0 tline.sym
{
T 49900 46600 5 10 1 1 90 0 1
refdes=Y2
T 50100 46600 5 10 1 1 90 0 1
value=pcb_mod len=0.03
T 50400 47100 5 10 0 1 90 0 1
device=T-Line
}
N 50400 46200 50400 45600 4
N 50400 45100 52200 45100 4
N 50400 45600 49500 45600 4
T 54500 58200 9 24 1 0 0 3 1
Transient simulation of AC waveforms at FPGA/Memory pins.
T 63300 48400 9 24 1 0 0 3 1
FPGA
T 43600 48400 9 24 1 0 0 3 1
Memory
