Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 11 20:14:02 2025
| Host         : DESKTOP-K3087J8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file car_dashboard_top_methodology_drc_routed.rpt -pb car_dashboard_top_methodology_drc_routed.pb -rpx car_dashboard_top_methodology_drc_routed.rpx
| Design       : car_dashboard_top
| Device       : xc7s75fgga484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 85
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 38         |
| TIMING-18 | Warning  | Missing input or output delay | 47         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.853 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[23]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.708 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[19]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -13.305 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[18]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -16.439 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[17]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -17.908 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[16]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -21.005 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[15]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -22.477 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[14]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -24.848 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[13]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -27.238 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[12]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -27.538 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[12]_replica/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -27.801 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[12]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -28.204 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[10]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -28.708 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[11]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -29.088 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[1]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -29.093 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[3]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -29.157 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[11]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -29.209 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[5]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -29.645 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[0]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -29.957 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[8]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -30.012 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[2]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -30.074 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[6]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -30.112 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[4]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -30.190 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[7]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -30.565 ns between u_engine/speed_kmh_reg[1]/C (clocked by sys_clk) and u_engine/rpm_reg[9]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -31.983 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[10]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -34.539 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[9]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -37.038 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[8]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -39.380 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[7]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.253 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[22]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -42.181 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[6]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -44.924 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[5]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -47.793 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[4]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -50.578 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[3]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -53.278 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[2]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -56.078 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[1]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -59.351 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[0]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -6.577 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[21]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -8.653 ns between u_engine/rpm_reg[12]_replica/C (clocked by sys_clk) and u_piezo/divider_reg[20]/D (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_sw8_reset relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_sw_gears[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_sw_gears[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_sw_gears[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_sw_gears[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_sw_gears[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_sw_gears[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on key_accel_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on key_brake_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ar_seg[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ar_seg[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ar_seg[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ar_seg[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ar_seg[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ar_seg[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ar_seg[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ar_seg[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ar_sel[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ar_sel[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ar_sel[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ar_sel[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ar_sel[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ar_sel[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ar_sel[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ar_sel[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on f_led1_b relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on f_led1_g relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on f_led1_r relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on f_led2_b relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on f_led2_g relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on f_led2_r relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on f_led3_b relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on f_led3_g relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on f_led3_r relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on f_led4_b relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on f_led4_g relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on f_led4_r relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led_rpm[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led_rpm[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led_rpm[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led_rpm[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led_rpm[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led_rpm[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led_rpm[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led_rpm[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on piezo_out relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on servo_ctrl relative to clock(s) sys_clk
Related violations: <none>


