{
    "DESIGN_NAME": "tb_mesh",
    "VERILOG_FILES":   "dir::tb_mesh.v",
    "DESIGN_IS_CORE": 1,
    "ROUTING_CORES": "16",
    "CLOCK_PERIOD": " 80",
    "CLOCK_PORT": "clk",
    "FP_SIZING": "absolute",
    "PL_TARGET_DENSITY": "0.6",
    "DIE_AREA": "0 0 3000 3000",
    "CORE_AREA": "200 200 2800 2800",
    "FP_IO_MIN_DISTANCE": "1",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": "0",
    "PL_RESIZER_TIMING_OPTIMIZATIONS": "0"
}
