
*** Running vivado
    with args -log Basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 769.062 ; gain = 234.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/Basys3.vhd:11]
INFO: [Synth 8-3491] module 'FullAdder4' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:34' bound to instance 'inst_FA4' of component 'FullAdder4' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/Basys3.vhd:34]
INFO: [Synth 8-638] synthesizing module 'FullAdder4' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'inst_FA' of component 'FA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:58]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/HA.vhd:34' bound to instance 'inst_HA' of component 'HA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:59]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/HA.vhd:34' bound to instance 'inst_HA2' of component 'HA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'inst_FA2' of component 'FA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'inst_FA3' of component 'FA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'inst_FA4' of component 'FA' [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'FullAdder4' (3#1) [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/FullAdder4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (4#1) [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/sources_1/new/Basys3.vhd:11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.520 ; gain = 308.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.520 ; gain = 308.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.520 ; gain = 308.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 901.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.188 ; gain = 366.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.188 ; gain = 366.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.188 ; gain = 366.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 901.188 ; gain = 366.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 901.188 ; gain = 366.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 905.422 ; gain = 371.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 905.422 ; gain = 371.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 915.129 ; gain = 380.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     2|
|2     |LUT5  |     4|
|3     |IBUF  |     9|
|4     |OBUF  |     5|
|5     |OBUFT |    11|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    31|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 930.918 ; gain = 337.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 930.918 ; gain = 396.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 941.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 941.371 ; gain = 643.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 941.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/labingssi/Downloads/ProyectoBaseAc1/Proyecto Base.runs/synth_1/Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_utilization_synth.rpt -pb Basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 12 16:50:40 2025...
