// Seed: 3505452954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_24 = 0;
  integer id_12 = 1'b0;
  assign id_10 = -1;
endmodule
program module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input logic id_2,
    output tri id_3,
    id_9,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7
);
  bit id_10;
  wire id_11, id_12;
  wire id_13;
  assign id_10 = -1;
  wire id_14;
  wire id_15, id_16, id_17;
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17,
      id_18,
      id_18,
      id_13,
      id_17,
      id_13,
      id_11,
      id_17,
      id_18
  );
  wire id_19;
  id_20(
      id_15
  );
  wire id_21;
  wire id_22, id_23;
  initial id_10 <= id_2;
  wand id_24 = id_7;
endmodule
