

# HdlFormalVerifierLLM — Installation and Running Guide (TXT Version)

 =========================================================

 1. Required Software Installation

 =========================================================

# 1. Python

* Required Version: Python 3.8–3.11
* Official Download:
  [https://www.python.org/downloads/](https://www.python.org/downloads/)

 Verify installation:

```
python --version
# or
python3 --version
```

---

# 2. Icarus Verilog (for Verilog simulation)

Purpose: Compile and simulate Verilog HDL code

 Download / Installation:

* Windows:
  [http://bleyer.org/icarus/](http://bleyer.org/icarus/)
* Linux:
  sudo apt-get install iverilog
* macOS:
  brew install icarus-verilog

 Verify installation:

```
iverilog -v
vvp -V
```

---

# 3. GTKWave (for waveform visualization)

Purpose: View and analyze VCD waveform files

 Download / Installation:

* Windows:
  [http://gtkwave.sourceforge.net/](http://gtkwave.sourceforge.net/)
* Linux:
  sudo apt-get install gtkwave
* macOS:
  brew install gtkwave

 Verify installation:

```
gtkwave --version
```

---

=========================================================

2. Environment Variable Configuration (Optional for LLM Mode)

=========================================================

# Configure Google Gemini API Key

(Only required if using LLM mode for test generation)

 Windows:

```
set GEMINI_API_KEY="GEMINI_API_KEY"
setx GROQ_API_KEY "GROQ_API_KEY"
```
# The above is my registered and valid key.

 Linux / macOS:

```
export GEMINI_API_KEY="GEMINI_API_KEY"
```

If no API key is set → The system automatically uses the local template generator.

---

=========================================================

3. Running the Complete Workflow

=========================================================

The dynamic verification workflow has three major steps:



# STEP 1 — Generate BDD Feature Files (.feature)



Navigate to the project source directory:

```
cd HdlFormalVerifierLLM/HdlFormalVerifier/AluBDDVerilog/src
```

Run the BDD generator:

```
python bdd_generator.py
```

Follow the interactive prompt to generate a `.feature` file.
The generated files will appear under:

```
output/bdd/*.feature
```


# STEP 2 — Generate Verilog HDL + Testbench from BDD


Run the enhanced Verilog generator:

```
python verilog_generator_enhanced.py
```

This will automatically read `.feature` files from:

```
output/bdd/
```

And produce Verilog HDL and testbench files under:

```
output/verilog/
```



# STEP 3 — Run Simulation and Generate GTKWave Waveform

Execute the simulation controller:

```
python simulation_controller.py
```

This will:

1. Compile Verilog using Icarus Verilog (iverilog)
2. Run the simulation via vvp
3. Generate waveform file `*.vcd`
4. Automatically open GTKWave (if configured)

Waveform file location:
```
output/verilog/xxx_tb.vcd
```

