
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002088                       # Number of seconds simulated
sim_ticks                                  2087899500                       # Number of ticks simulated
final_tick                                 2087899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80873                       # Simulator instruction rate (inst/s)
host_op_rate                                    94823                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128892997                       # Simulator tick rate (ticks/s)
host_mem_usage                                 711336                       # Number of bytes of host memory used
host_seconds                                    16.20                       # Real time elapsed on the host
yang_insts                                    1536016                       # Number of instructions simulated
sim_insts                                     1310044                       # Number of instructions simulated
sim_ops                                       1536016                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2061248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           85824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2147072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2061248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2061248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            32207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 15                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          987235257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           41105427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1028340684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     987235257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        987235257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          459792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               459792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          459792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         987235257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          41105427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1028800476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       33548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         15                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2127680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2147072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2087851000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   15                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.932603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.040257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.802079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3584     37.74%     37.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2479     26.11%     63.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1140     12.01%     75.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          917      9.66%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          830      8.74%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          405      4.26%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          112      1.18%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.06%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9496                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    303478500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               926822250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  166225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9128.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27878.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1019.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1028.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62206.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 21417480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11686125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                72087600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            136294080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1200594420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            199032000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1641111705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            786.359063                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    324542250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1693058250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 50372280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 27484875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               187075200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            136294080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1376951850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44332500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1822510785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            873.278686                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     66531250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      69680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1950777500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  263488                       # Number of BP lookups
system.cpu.branchPred.condPredicted            158015                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13149                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               130141                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  124742                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.851423                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   38986                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3705                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  111                       # Number of system calls
system.cpu.numCycles                          4175800                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.pmu.TopDownAnalysis_0::FrontEnd    42.056419     42.06%     42.06% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::BadSpecu     0.098069      0.10%     42.15% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::Retiring    18.839800     18.84%     60.99% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::BackEnd    39.005714     39.01%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::total    100.000003                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::FrontEnd    51.023438     51.02%     51.02% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::BadSpecu     1.494093      1.49%     52.52% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::Retiring    15.755935     15.76%     68.27% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::BackEnd    31.726540     31.73%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::total    100.000005                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::FrontEnd    84.424553     84.42%     84.42% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::BadSpecu     2.860812      2.86%     87.29% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::Retiring     7.523207      7.52%     94.81% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::BackEnd     5.191429      5.19%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::total    100.000001                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::FrontEnd    82.041557     82.04%     82.04% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::BadSpecu     2.734606      2.73%     84.78% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::Retiring     8.134974      8.13%     92.91% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::BackEnd     7.088867      7.09%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::total    100.000004                       # Top down analysis
system.cpu.pmu.TopDownAnalysis::total      400.000013      0.00%      0.00% # Top down analysis
system.cpu.pmu.FrontEndLevel_0::Latency        146343     41.90%     41.90% # Front end level 
system.cpu.pmu.FrontEndLevel_0::Bandwidth       120505     34.50%     76.41% # Front end level 
system.cpu.pmu.FrontEndLevel_0::UsefulSlots        82394     23.59%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_0::total          349242                       # Front end level 
system.cpu.pmu.FrontEndLevel_1::Latency        177585     42.89%     42.89% # Front end level 
system.cpu.pmu.FrontEndLevel_1::Bandwidth       142645     34.45%     77.35% # Front end level 
system.cpu.pmu.FrontEndLevel_1::UsefulSlots        93791     22.65%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_1::total          414021                       # Front end level 
system.cpu.pmu.FrontEndLevel_2::Latency       2823483     48.13%     48.13% # Front end level 
system.cpu.pmu.FrontEndLevel_2::Bandwidth      1602560     27.32%     75.44% # Front end level 
system.cpu.pmu.FrontEndLevel_2::UsefulSlots      1440729     24.56%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_2::total         5866772                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel::total           6630035      0.00%      0.00% # Front end level 
system.cpu.pmu.CommitCycles_0::CWlimit           2654      4.88%      4.88% # Commit cycles
system.cpu.pmu.CommitCycles_0::ROBempty           154      0.28%      5.16% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_ld          4098      7.53%     12.69% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_st         12033     22.11%     34.80% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_ctrl            0      0.00%     34.80% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_alu        12710     23.35%     58.15% # Commit cycles
system.cpu.pmu.CommitCycles_0::Unblock          22777     41.85%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_0::total            54426                       # Commit cycles
system.cpu.pmu.CommitCycles_1::CWlimit           2707      3.86%      3.86% # Commit cycles
system.cpu.pmu.CommitCycles_1::ROBempty          7122     10.15%     14.01% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_ld          7473     10.65%     24.66% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_st         12450     17.74%     42.40% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_ctrl           86      0.12%     42.52% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_alu        13391     19.08%     61.61% # Commit cycles
system.cpu.pmu.CommitCycles_1::Unblock          26939     38.39%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_1::total            70168                       # Commit cycles
system.cpu.pmu.CommitCycles_2::CWlimit          21928      1.20%      1.20% # Commit cycles
system.cpu.pmu.CommitCycles_2::ROBempty        772341     42.29%     43.49% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_ld        271304     14.85%     58.34% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_st         76929      4.21%     62.55% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_ctrl        15428      0.84%     63.40% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_alu        73410      4.02%     67.42% # Commit cycles
system.cpu.pmu.CommitCycles_2::Unblock         595165     32.58%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_2::total          1826505                       # Commit cycles
system.cpu.pmu.CommitCycles_3::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_3::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles::total            1951099      0.00%      0.00% # Commit cycles
system.cpu.pmu.numCycles::0                     54430      2.75%      2.75% # pmu working cycles for power
system.cpu.pmu.numCycles::1                     70430      3.56%      6.30% # pmu working cycles for power
system.cpu.pmu.numCycles::2                   1856226     93.70%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::3                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::4                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::5                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::6                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::7                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.idleCycles::0                        4      0.01%      0.01% # pmu idleCycles for power
system.cpu.pmu.idleCycles::1                      262      0.87%      0.89% # pmu idleCycles for power
system.cpu.pmu.idleCycles::2                    29721     99.11%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::3                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::4                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::5                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::6                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::7                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.iqInstsIssued::0                 82283      5.35%      5.35% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::1                 91818      5.97%     11.32% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::2               1364007     88.68%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::3                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::4                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::5                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::6                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::7                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.fu_instructions_0::0              2066      3.43%      3.43% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::1                 0      0.00%      3.43% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::2             40117     66.59%     70.02% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::3             18059     29.98%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::total         60242                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::0              8241     11.82%     11.82% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::1                 0      0.00%     11.82% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::2             41933     60.14%     71.96% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::3             19547     28.04%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::total         69721                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::0            846521     62.23%     62.23% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::1                 0      0.00%     62.23% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::2            284036     20.88%     83.11% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::3            229824     16.89%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::total       1360381                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions::total         1490344      0.00%      0.00% # pmu fu_instructions for power
system.cpu.pmu.branch_instructions_0::0          2001     99.45%     99.45% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_0::1            11      0.55%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_0::total         2012                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::0          2950     90.46%     90.46% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::1           311      9.54%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::total         3261                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::0        130307     93.29%     93.29% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::1          9375      6.71%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::total       139682                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions::total       144955      0.00%      0.00% # pmu branch_instructions for power
system.cpu.pmu.commit_instructions_0::0         82031     37.28%     37.28% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::1         58027     26.37%     63.64% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::2         78003     35.45%     99.09% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::3          2002      0.91%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::total       220063                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::0         88446     37.92%     37.92% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::1         63445     27.20%     65.12% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::2         78032     33.46%     98.58% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::3          3319      1.42%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::total       233242                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::0       1099295     48.33%     48.33% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::1        956745     42.06%     90.39% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::2          4632      0.20%     90.59% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::3        214032      9.41%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::total      2274704                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions::total      2728009      0.00%      0.00% # pmu commit_instructions for power
system.cpu.pmu.robOperation_0::robReads        134057     44.87%     44.87% # pmu robOperation for power
system.cpu.pmu.robOperation_0::robWrites       164722     55.13%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_0::total           298779                       # pmu robOperation for power
system.cpu.pmu.robOperation_1::robReads        159197     46.25%     46.25% # pmu robOperation for power
system.cpu.pmu.robOperation_1::robWrites       185047     53.75%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_1::total           344244                       # pmu robOperation for power
system.cpu.pmu.robOperation_2::robReads       3170380     53.32%     53.32% # pmu robOperation for power
system.cpu.pmu.robOperation_2::robWrites      2775952     46.68%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_2::total          5946332                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation::total            6589355      0.00%      0.00% # pmu robOperation for power
system.cpu.pmu.renameReads::0                   58329      3.22%      3.22% # pmu renameReads for power
system.cpu.pmu.renameReads::1                   70676      3.91%      7.13% # pmu renameReads for power
system.cpu.pmu.renameReads::2                 1680163     92.87%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::3                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::4                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::5                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::6                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::7                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.fpReads::0                       58116     45.65%     45.65% # pmu fpReads for power
system.cpu.pmu.fpReads::1                       58325     45.81%     91.46% # pmu fpReads for power
system.cpu.pmu.fpReads::2                       10873      8.54%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::3                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::4                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::5                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::6                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::7                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.renameOperands::0                86339      5.34%      5.34% # pmu renameOperands for power
system.cpu.pmu.renameOperands::1                97390      6.03%     11.37% # pmu renameOperands for power
system.cpu.pmu.renameOperands::2              1432447     88.63%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::3                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::4                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::5                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::6                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::7                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameLookups::0                864590     10.35%     10.35% # pmu renameLookups for power
system.cpu.pmu.renameLookups::1                914370     10.95%     21.30% # pmu renameLookups for power
system.cpu.pmu.renameLookups::2               6573898     78.70%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::3                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::4                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::5                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::6                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::7                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.instwindowOperation_0::intRead         8422      2.35%      2.35% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::intWrite         4400      1.23%      3.57% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::intWake         4158      1.16%      4.73% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatRead       185582     51.71%     56.44% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatWrite        78263     21.81%     78.25% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatWake        78059     21.75%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::total       358884                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intRead        29344      7.30%      7.30% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intWrite        16674      4.15%     11.45% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intWake        12974      3.23%     14.68% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatRead       186047     46.28%     60.96% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatWrite        78691     19.58%     80.53% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatWake        78252     19.47%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::total       401982                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intRead      3040506     51.72%     51.72% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intWrite      1459129     24.82%     76.54% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intWake      1333396     22.68%     99.22% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatRead        23264      0.40%     99.62% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatWrite        13105      0.22%     99.84% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatWake         9446      0.16%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::total      5878846                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation::total      6639712      0.00%      0.00% # pmu instwindowOperation for power
system.cpu.pmu.RegfileOperation_0::intRead        38204     24.75%     24.75% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::fpRead        58024     37.58%     62.33% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::intWrite          107      0.07%     62.40% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::fpWrite        58053     37.60%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::total       154388                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::intRead        48239     28.36%     28.36% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::fpRead        58155     34.19%     62.55% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::intWrite         5443      3.20%     65.75% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::fpWrite        58256     34.25%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::total       170093                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::intRead      1523587     63.85%     63.85% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::fpRead         9242      0.39%     64.24% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::intWrite       844572     35.40%     99.64% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::fpWrite         8636      0.36%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::total      2386037                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation::total        2710518      0.00%      0.00% # pmu RegfileOperation for power
system.cpu.pmu.functionCalls::0                     0      0.00%      0.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::1                   137      0.45%      0.45% # pmu functionCalls for power
system.cpu.pmu.functionCalls::2                 30320     99.55%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::3                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::4                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::5                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::6                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::7                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.sysCalls::0                          0      0.00%      0.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::1                          3      2.88%      2.88% # pmu sysCalls for power
system.cpu.pmu.sysCalls::2                        101     97.12%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::3                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::4                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::5                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::6                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::7                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.AluAccess_0::int                  4233      3.79%      3.79% # pmu AluAccess for power
system.cpu.pmu.AluAccess_0::fp                 107488     96.21%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_0::total              111721                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::int                 15666     12.69%     12.69% # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::fp                 107751     87.31%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::total              123417                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::int               1682437     99.20%     99.20% # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::fp                  13502      0.80%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::total             1695939                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess::total               1931077      0.00%      0.00% # pmu AluAccess for power
system.cpu.pmu.IcacheAccess_0::access           22117     99.83%     99.83% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::miss                19      0.09%     99.91% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::conflict            19      0.09%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::total            22155                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::access           25837     94.92%     94.92% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::miss               692      2.54%     97.46% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::conflict           692      2.54%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::total            27221                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::access          431457     94.93%     94.93% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::miss             11522      2.54%     97.46% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::conflict         11522      2.54%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::total           454501                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess::total             503877      0.00%      0.00% # pmu IcacheAccess for power
system.cpu.pmu.DcacheAccess_0::read_access        38049     67.87%     67.87% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::write_access        18011     32.13%     99.99% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::read_miss            4      0.01%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::total            56064                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::read_access        39565     67.27%     67.27% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::write_access        19201     32.65%     99.92% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::read_miss           49      0.08%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::total            58815                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::read_access       250101     54.34%     54.34% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::write_access       209268     45.47%     99.80% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::read_miss          905      0.20%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::total           460274                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess::total             575153      0.00%      0.00% # pmu DcacheAccess for power
system.cpu.fetch.icacheStallCycles            1081942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1490286                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      263488                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             163728                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        907454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   26663                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1787                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           202                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        10915                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    510462                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5635                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2015631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.873766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.192790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1173655     58.23%     58.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   326253     16.19%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   112232      5.57%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   403491     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2015631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063099                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.356886                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1091872                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                148320                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    729596                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34995                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10848                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                50775                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2756                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1681256                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 35740                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  10848                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1137592                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   42841                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          34505                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    718481                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 71364                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1646927                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 15030                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  5208                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    868                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  36980                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13088                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1680379                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8634660                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1879406                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            127342                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1560880                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   119499                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1626                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1626                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     68344                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               381370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              282011                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             17651                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20173                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1624833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                3125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1593426                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4664                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           90867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       254769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            131                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2015631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.790535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.051792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1142260     56.67%     56.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              363394     18.03%     74.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              317795     15.77%     90.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              174286      8.65%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               17896      0.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2015631                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAdd                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntSqrMinus                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiffDot                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatInput                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::DistQue                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  119886     29.49%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5149      1.27%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 167265     41.14%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                114235     28.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAdd                    21      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntSqrMinus                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiffDot                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatInput                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::DistQue                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                881086     55.30%     55.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9404      0.59%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           36477      2.29%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp            4117      0.26%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             315      0.02%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6840      0.43%     58.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               379334     23.81%     82.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              275832     17.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1593426                       # Type of FU issued
system.cpu.iq.rate                           0.381586                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      406535                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.255133                       # FU busy rate (busy events/executed inst)
system.cpu.iq.Inst.yang::Compute               737539     56.49%     56.49% # Number of instructions having dependency in IQ
system.cpu.iq.Inst.yang::Memory                370146     28.35%     84.85% # Number of instructions having dependency in IQ
system.cpu.iq.Inst.yang::Control               197853     15.15%    100.00% # Number of instructions having dependency in IQ
system.cpu.iq.Cycles.yang::Compute            2182833     44.47%     44.47% # Number of cycles having dependency in IQ
system.cpu.iq.Cycles.yang::Memory             1857659     37.84%     82.31% # Number of cycles having dependency in IQ
system.cpu.iq.Cycles.yang::Control             868274     17.69%    100.00% # Number of cycles having dependency in IQ
system.cpu.iq.int_inst_queue_reads            5218726                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1548810                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1404002                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              394956                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             170089                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       165776                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1771179                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  228782                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            16961                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        22851                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11607                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2983                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10848                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5386                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1293                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1627972                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                381370                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               282011                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1610                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1289                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         4152                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11822                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1578608                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                373021                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14818                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                       646679                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   235395                       # Number of branches executed
system.cpu.iew.exec_stores                     273658                       # Number of stores executed
system.cpu.iew.exec_rate                     0.378037                       # Inst execution rate
system.cpu.iew.wb_sent                        1571206                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1569778                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    800999                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1264333                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.375923                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633535                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           77981                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10666                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1999649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.768143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.508518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1324368     66.23%     66.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       328966     16.45%     82.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       149949      7.50%     90.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67903      3.40%     93.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58268      2.91%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17115      0.86%     97.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15409      0.77%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9026      0.45%     98.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        28645      1.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1999649                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1310044                       # Number of instructions committed
system.cpu.commit.committedOps                1536016                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         628923                       # Number of memory references committed
system.cpu.commit.loads                        358519                       # Number of loads committed
system.cpu.commit.membars                        1443                       # Number of memory barriers committed
system.cpu.commit.branches                     228593                       # Number of branches committed
system.cpu.commit.fp_insts                     164307                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1338481                       # Number of committed integer instructions.
system.cpu.commit.function_calls                31917                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAdd                6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntSqrMinus            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiffDot            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatInput            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::DistQue               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           850447     55.37%     55.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9297      0.61%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     55.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        36114      2.35%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp         4103      0.27%     58.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          302      0.02%     58.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6824      0.44%     59.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          358519     23.34%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         270404     17.60%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1536016                       # Class of committed instruction
system.cpu.commit.InstTypes.yang_0::Compute       678517     44.17%     44.17% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Memory       628923     40.94%     85.12% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Control       228593     14.88%    100.00% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::total      1536033                       # Type of committed instruction
system.cpu.commit.AverageROBInsts.yang_0::Compute            3     42.86%     42.86% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::Memory            3     42.86%     85.71% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::Control            1     14.29%    100.00% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::total            7                       # Average instructions in ROB
system.cpu.commit.MemCycleMix.yang_0::Dependency      1355034     37.45%     37.45% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::MemAccess      1741638     48.14%     85.59% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::PipeRoutine       521224     14.41%    100.00% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::total      3617896                       # Cycles mix from entering IQ to Commit
system.cpu.commit.MemBlockCycle.yang_0::Before      6869926     89.58%     89.58% # Cycles before block vs After
system.cpu.commit.MemBlockCycle.yang_0::After       798920     10.42%    100.00% # Cycles before block vs After
system.cpu.commit.MemBlockCycle.yang_0::total      7668846                       # Cycles before block vs After
system.cpu.commit.bw_lim_events                 28645                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      3583570                       # The number of ROB reads
system.cpu.rob.rob_writes                     3243982                       # The number of ROB writes
system.cpu.timesIdled                           30496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2160169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1310044                       # Number of Instructions Simulated
system.cpu.committedOps                       1536016                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.187527                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.187527                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.313723                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.313723                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1667159                       # number of integer regfile reads
system.cpu.int_regfile_writes                  883173                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    125437                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   124948                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5818392                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   513506                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2049413                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  43399                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               937                       # number of replacements
system.cpu.dcache.tags.tagsinuse           384.510131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              597531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1341                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.586130                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   384.510131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.375498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.375498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.394531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1200515                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1200515                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       341351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          341351                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       252179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         252179                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         1125                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1125                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         1437                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1437                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         1439                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1439                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        593530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           593530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       594655                       # number of overall hits
system.cpu.dcache.overall_hits::total          594655                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1386                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          663                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2054                       # number of overall misses
system.cpu.dcache.overall_misses::total          2054                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     75867750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     75867750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     31672246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31672246                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       104500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       104500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    107539996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    107539996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    107539996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    107539996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       342737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       342737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         1130                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1130                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       595579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       595579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       596709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       596709                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004044                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002622                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.004425                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004425                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003440                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003442                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54738.636364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54738.636364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47771.110106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47771.110106                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        52250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        52250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52484.136652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52484.136652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52356.375852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52356.375852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3193                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.129630                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          520                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          711                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          711                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1195                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1341                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     62681750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62681750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7238749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7238749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       146750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       146750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     69920499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69920499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     70067249                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70067249                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000566                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000566                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.002655                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002655                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52453.347280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52453.347280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50620.622378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50620.622378                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 48916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 48916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52257.473094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52257.473094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52249.999254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52249.999254                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             31722                       # number of replacements
system.cpu.icache.tags.tagsinuse           476.231227                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              476992                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.810197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   476.231227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.930139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1053109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1053109                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       476992                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          476992                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        476992                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           476992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       476992                       # number of overall hits
system.cpu.icache.overall_hits::total          476992                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        33459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33459                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        33459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        33459                       # number of overall misses
system.cpu.icache.overall_misses::total         33459                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1691793216                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1691793216                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1691793216                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1691793216                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1691793216                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1691793216                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       510451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       510451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       510451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       510451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       510451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       510451                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.065548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065548                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.065548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.065548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065548                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50563.173317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50563.173317                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50563.173317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50563.173317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50563.173317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50563.173317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       159416                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2402                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.368027                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1252                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1252                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1252                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1252                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1252                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1252                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32207                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32207                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32207                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32207                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32207                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32207                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1543923731                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1543923731                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1543923731                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1543923731                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1543923731                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1543923731                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.063095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.063095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.063095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063095                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47937.520756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47937.520756                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47937.520756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47937.520756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47937.520756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47937.520756                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               33405                       # Transaction distribution
system.membus.trans_dist::ReadResp              33405                       # Transaction distribution
system.membus.trans_dist::Writeback                15                       # Transaction distribution
system.membus.trans_dist::ReadExReq               143                       # Transaction distribution
system.membus.trans_dist::ReadExResp              143                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2061248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        86784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2148032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                   33563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total               33563                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41953000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          303969249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           12585500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
