#include "reg_base_mt6735_md1.h"

typedef struct dummy_reg
{
	int ALC_BASE_decl = ALC_BASE;
	int MD_CONFIG_BASE_decl = MD_CONFIG_BASE;
	int MD_CIRQ_BASE_decl = MD_CIRQ_BASE;
	int MD_EINT_BASE_decl = MD_EINT_BASE;
	int MD_TOPSM_BASE_decl = MD_TOPSM_BASE;
	int MD_OST_BASE_decl = MD_OST_BASE;
	int MD_RGU_BASE_decl = MD_RGU_BASE;
	int MD_GPT_BASE_decl = MD_GPT_BASE;
	int MD_UART0_BASE_decl = MD_UART0_BASE;
	int MD_DEBUG_BASE_decl = MD_DEBUG_BASE;
	int MD_UART1_BASE_decl = MD_UART1_BASE;
	int MD_P_DMA_BASE_decl = MD_P_DMA_BASE;
	int SIMIF1_BASE_decl = SIMIF1_BASE;
	int SIMIF2_BASE_decl = SIMIF2_BASE;
	int MD_MBIST_CONFIG_BASE_decl = MD_MBIST_CONFIG_BASE;
	int MD_PLL_MIXEDSYS_BASE_decl = MD_PLL_MIXEDSYS_BASE;
	int MD_ABM_BASE_decl = MD_ABM_BASE;
	int MD_ADOE_BASE_decl = MD_ADOE_BASE;
	int MD_INFRA_BUSMON_BASE_decl = MD_INFRA_BUSMON_BASE;
	int MDMCU_BUSMON_BASE_decl = MDMCU_BUSMON_BASE;
	int A7_OST_BASE_decl = A7_OST_BASE;
	int MD_CAIF_BASE_decl = MD_CAIF_BASE;
	int MD_PCM_BASE_decl = MD_PCM_BASE;
	int PF_BSI_APB1_BASE_decl = PF_BSI_APB1_BASE;
	int PF_BSI_APB2_BASE_decl = PF_BSI_APB2_BASE;
	int RFIC1_BSISPI_BASE_decl = RFIC1_BSISPI_BASE;
	int RFIC2_BSISPI_BASE_decl = RFIC2_BSISPI_BASE;
	int MIPI0_BSISPI_BASE_decl = MIPI0_BSISPI_BASE;
	int MIPI1_BSISPI_BASE_decl = MIPI1_BSISPI_BASE;
	int IDC_SUART_BASE_decl = IDC_SUART_BASE;
	int MDM_PSYS_MISC_BASE_decl = MDM_PSYS_MISC_BASE;
	int MDM_PSYS_MBISTCON_BASE_decl = MDM_PSYS_MBISTCON_BASE;
	int MD1_ABB_MIXEDSYS_BASE_decl = MD1_ABB_MIXEDSYS_BASE;
	int MD2_ABB_MIXEDSYS_BASE_decl = MD2_ABB_MIXEDSYS_BASE;
	int A7_CIRQ_BASE_decl = A7_CIRQ_BASE;
	int A7_WDT_BASE_decl = A7_WDT_BASE;
	int A7_CAIF_BASE_decl = A7_CAIF_BASE;
	int IDMA_BASE_decl = IDMA_BASE;
	int AHB2DSPIO_BASE_decl = AHB2DSPIO_BASE;
	int MD2G_CONFG_BASE_decl = MD2G_CONFG_BASE;
	int APC_BASE_decl = APC_BASE;
	int CSD_ACC_BASE_decl = CSD_ACC_BASE;
	int SHARE_D1_BASE_decl = SHARE_D1_BASE;
	int IRDMA_BASE_decl = IRDMA_BASE;
	int PATCH_BASE_decl = PATCH_BASE;
	int MDAFE_BASE_decl = MDAFE_BASE;
	int BFE_BASE_decl = BFE_BASE;
	int MODEM_LITE_CONFG_BASE_decl = MODEM_LITE_CONFG_BASE;
	int MODEM_LITE_TOPSM_BASE_decl = MODEM_LITE_TOPSM_BASE;
	int TDMA_BASE_decl = TDMA_BASE;
	int SHREG2_BASE_decl = SHREG2_BASE;
	int DIVIDER_BASE_decl = DIVIDER_BASE;
	int FCS_BASE_decl = FCS_BASE;
	int GCU_BASE_decl = GCU_BASE;
	int BSI_2G_BASE_decl = BSI_2G_BASE;
	int BPI_2G_BASE_decl = BPI_2G_BASE;
	int AFC_2G_BASE_decl = AFC_2G_BASE;
	int TDD_BASE_decl = TDD_BASE;
	int L2ULSBDMA_BASE_decl = L2ULSBDMA_BASE;
	int L2ULHBDMA_BASE_decl = L2ULHBDMA_BASE;
	int L2DLSBDMA_BASE_decl = L2DLSBDMA_BASE;
	int L2DLHBDMA_BASE_decl = L2DLHBDMA_BASE;
	int L2PSEUPHY_BASE_decl = L2PSEUPHY_BASE;
	int L2HWLOG_BASE_decl = L2HWLOG_BASE;
	int L2SOINDMA_BASE_decl = L2SOINDMA_BASE;
	int L2SOOUTDMA_BASE_decl = L2SOOUTDMA_BASE;
	int L2ULLMAC_BASE_decl = L2ULLMAC_BASE;
	int L2DLLMAC_BASE_decl = L2DLLMAC_BASE;
	int L2CALMAC_BASE_decl = L2CALMAC_BASE;
	int L2ULFIFOMNG_BASE_decl = L2ULFIFOMNG_BASE;
	int L2DLFIFOMNG_BASE_decl = L2DLFIFOMNG_BASE;
	int L2SOFIFOMNG_BASE_decl = L2SOFIFOMNG_BASE;
	int L2SEC_BASE_decl = L2SEC_BASE;
	int L2ULSECCTL_BASE_decl = L2ULSECCTL_BASE;
	int L2DLSECCTL_BASE_decl = L2DLSECCTL_BASE;
	int L2SOSECCTL_BASE_decl = L2SOSECCTL_BASE;
	int L2MISC_BASE_decl = L2MISC_BASE;
	int REG_L2DBGMON_BASE_decl = REG_L2DBGMON_BASE;
	int L2ULBUF_BASE_decl = L2ULBUF_BASE;
	int L2DLBUF_BASE_decl = L2DLBUF_BASE;
	int BASE_CORE_ICM_ADDR_decl = BASE_CORE_ICM_ADDR;
	int BASE_CORE_C2CRF_ADDR_decl = BASE_CORE_C2CRF_ADDR;
	int BASE_CORE_CDIF_ADDR_decl = BASE_CORE_CDIF_ADDR;
	int BASE_ADDR_CORE_APB_decl = BASE_ADDR_CORE_APB;
	int MODEM_CONFG_BASE_decl = MODEM_CONFG_BASE;
	int MODEM_TOPSM_BASE_decl = MODEM_TOPSM_BASE;
	int BSI_3G_BASE_decl = BSI_3G_BASE;
	int BPI_3G_BASE_decl = BPI_3G_BASE;
	int AFC_3G_BASE_decl = AFC_3G_BASE;
	int WCDMA_TIMER_BASE_decl = WCDMA_TIMER_BASE;
	int DPA_BC_BASE_decl = DPA_BC_BASE;
	int PFC_ENCODE_BASE_decl = PFC_ENCODE_BASE;
	int PFC_DECODE_BASE_decl = PFC_DECODE_BASE;
	int HSPASYS_1_CONFG_BASE_decl = HSPASYS_1_CONFG_BASE;
	int HSEQ_BASE_decl = HSEQ_BASE;
	int HSCE_BASE_decl = HSCE_BASE;
	int HSPASYS_1_MBIST_BASE_decl = HSPASYS_1_MBIST_BASE;
	int HSPASYS_2_CONFG_BASE_decl = HSPASYS_2_CONFG_BASE;
	int HSEQ_DC_BASE_decl = HSEQ_DC_BASE;
	int HSCE_DC_BASE_decl = HSCE_DC_BASE;
	int RAKE_DC_BASE_decl = RAKE_DC_BASE;
	int HSPASYS_2_MBIST_BASE_decl = HSPASYS_2_MBIST_BASE;
	int UEA_UIA_U0_BASE_decl = UEA_UIA_U0_BASE;
	int UEA_UIA_U1_BASE_decl = UEA_UIA_U1_BASE;
	int DPA_RLC_BASE_decl = DPA_RLC_BASE;
	int DPA_MAC_BASE_decl = DPA_MAC_BASE;
	int UPA_BASE_decl = UPA_BASE;
	int H_RXBRP_BASE_decl = H_RXBRP_BASE;
	int RXBRP_BASE_decl = RXBRP_BASE;
	int HSPASYS_3_CONFG_BASE_decl = HSPASYS_3_CONFG_BASE;
	int TXBRP_BASE_decl = TXBRP_BASE;
	int TXCRP_BASE_decl = TXCRP_BASE;
	int H_TXBRP_BASE_decl = H_TXBRP_BASE;
	int TXUPC_BASE_decl = TXUPC_BASE;
	int BC_BASE_decl = BC_BASE;
	int DBG_TX_BASE_decl = DBG_TX_BASE;
	int HSPASYS_3_MBIST_BASE_decl = HSPASYS_3_MBIST_BASE;
	int RXSRP_BASE_decl = RXSRP_BASE;
	int INDEC_BASE_decl = INDEC_BASE;
	int RAKE_0_BASE_decl = RAKE_0_BASE;
	int RAKE_1_BASE_decl = RAKE_1_BASE;
	int RAKE_2_BASE_decl = RAKE_2_BASE;
	int SEARCHER_BASE_decl = SEARCHER_BASE;
	int RXDFE_BASE_decl = RXDFE_BASE;
	int HSPASYS_4_CONFG_BASE_decl = HSPASYS_4_CONFG_BASE;
	int DBG_BASE_decl = DBG_BASE;
	int DWRAP0_BASE_decl = DWRAP0_BASE;
	int LOG3G_BASE_decl = LOG3G_BASE;
	int HSPASYS_4_MBIST_BASE_decl = HSPASYS_4_MBIST_BASE;
	int DWRAP1_BASE_decl = DWRAP1_BASE;
	int DEVICE_TYPE_1_decl = DEVICE_TYPE_1;
	int DEVICE_TYPE_2_decl = DEVICE_TYPE_2;
	int BASE_MADDR_MDCONFIG_decl = BASE_MADDR_MDCONFIG;
	int BASE_MADDR_MDCIRQ_decl = BASE_MADDR_MDCIRQ;
	int BASE_MADDR_MDGPIOMUX_decl = BASE_MADDR_MDGPIOMUX;
	int BASE_MADDR_MDTOPSM_decl = BASE_MADDR_MDTOPSM;
	int BASE_MADDR_MDOSTIMER_decl = BASE_MADDR_MDOSTIMER;
	int BASE_MADDR_MDGPTM_decl = BASE_MADDR_MDGPTM;
	int BASE_MADDR_MDUART_decl = BASE_MADDR_MDUART;
	int BASE_MADDR_UART0_decl = BASE_MADDR_UART0;
	int BASE_MADDR_MDGDMA_decl = BASE_MADDR_MDGDMA;
	int BASE_MADDR_MDABM_decl = BASE_MADDR_MDABM;
	int BASE_MADDR_MDADOE_decl = BASE_MADDR_MDADOE;
	int BASE_MADDR_MDCAIF_decl = BASE_MADDR_MDCAIF;
	int BASE_MADDR_PCMON_decl = BASE_MADDR_PCMON;
	int BASE_MADDR_PLL_MIXEDSYS_decl = BASE_MADDR_PLL_MIXEDSYS;
	int BASE_MADDR_L2ULSBDMA_decl = BASE_MADDR_L2ULSBDMA;
	int BASE_MADDR_L2ULHBDMA_decl = BASE_MADDR_L2ULHBDMA;
	int BASE_MADDR_L2DLSBDMA_decl = BASE_MADDR_L2DLSBDMA;
	int BASE_MADDR_L2DLHBDMA_decl = BASE_MADDR_L2DLHBDMA;
	int BASE_MADDR_L2PSEUPHY_decl = BASE_MADDR_L2PSEUPHY;
	int BASE_MADDR_L2HWLOG_decl = BASE_MADDR_L2HWLOG;
	int BASE_MADDR_L2SOINDMA_decl = BASE_MADDR_L2SOINDMA;
	int BASE_MADDR_L2SOOUTDMA_decl = BASE_MADDR_L2SOOUTDMA;
	int BASE_MADDR_L2ULLMAC_decl = BASE_MADDR_L2ULLMAC;
	int BASE_MADDR_L2DLLMAC_decl = BASE_MADDR_L2DLLMAC;
	int BASE_MADDR_L2CALMAC_decl = BASE_MADDR_L2CALMAC;
	int BASE_MADDR_L2ULFIFOMNG_decl = BASE_MADDR_L2ULFIFOMNG;
	int BASE_MADDR_L2DLFIFOMNG_decl = BASE_MADDR_L2DLFIFOMNG;
	int BASE_MADDR_L2SOFIFOMNG_decl = BASE_MADDR_L2SOFIFOMNG;
	int BASE_MADDR_L2SEC_decl = BASE_MADDR_L2SEC;
	int BASE_MADDR_L2ULSECCTL_decl = BASE_MADDR_L2ULSECCTL;
	int BASE_MADDR_L2DLSECCTL_decl = BASE_MADDR_L2DLSECCTL;
	int BASE_MADDR_L2SOSECCTL_decl = BASE_MADDR_L2SOSECCTL;
	int BASE_MADDR_L2MISC_decl = BASE_MADDR_L2MISC;
	int BASE_MADDR_L2ULBUFMNG_decl = BASE_MADDR_L2ULBUFMNG;
	int BASE_MADDR_L2DLBUFMNG_decl = BASE_MADDR_L2DLBUFMNG;
	int BASE_MADDR_MD2G_CONFGE_decl = BASE_MADDR_MD2G_CONFGE;
	int BASE_MADDR_MODEM_LITE_CONFG_decl = BASE_MADDR_MODEM_LITE_CONFG;
	int BASE_MADDR_MODEM_CONFG_decl = BASE_MADDR_MODEM_CONFG;
	int BASE_ADDR_ALC_decl = BASE_ADDR_ALC;
	int BASE_MADDR_ALC_decl = BASE_MADDR_ALC;
	int BASE_ADDR_MDTCM_decl = BASE_ADDR_MDTCM;
	int BASE_ADDR_ARM7WDT_decl = BASE_ADDR_ARM7WDT;
	int BASE_MADDR_ARM7OST_decl = BASE_MADDR_ARM7OST;
	int BASE_ADDR_ARM7OST_decl = BASE_ADDR_ARM7OST;
	int BASE_ADDR_ARM7CIRQ_decl = BASE_ADDR_ARM7CIRQ;
	int BASE_ADDR_ARM7CCIF_decl = BASE_ADDR_ARM7CCIF;
	int BASE_ADDR_ARM7TCM_decl = BASE_ADDR_ARM7TCM;
	int BASE_ADDR_ARM7CACHE_decl = BASE_ADDR_ARM7CACHE;
	int BASE_ADDR_ARM7CACHE_MPU_decl = BASE_ADDR_ARM7CACHE_MPU;
	int BASE_ADDR_ARM7CACHE_MCU_decl = BASE_ADDR_ARM7CACHE_MCU;
	int BASE_ADDR_MDCONFIG_decl = BASE_ADDR_MDCONFIG;
	int BASE_ADDR_MDCIRQ_decl = BASE_ADDR_MDCIRQ;
	int BASE_ADDR_MDGPIOMUX_decl = BASE_ADDR_MDGPIOMUX;
	int BASE_ADDR_MDTOPSM_decl = BASE_ADDR_MDTOPSM;
	int BASE_ADDR_MDOSTIMER_decl = BASE_ADDR_MDOSTIMER;
	int BASE_ADDR_MDGPTM_decl = BASE_ADDR_MDGPTM;
	int BASE_ADDR_MDUART_decl = BASE_ADDR_MDUART;
	int BASE_ADDR_UART0_decl = BASE_ADDR_UART0;
	int BASE_ADDR_MDGDMA_decl = BASE_ADDR_MDGDMA;
	int BASE_ADDR_MDCLDMAIN_decl = BASE_ADDR_MDCLDMAIN;
	int BASE_ADDR_MDCLDMAOUT_decl = BASE_ADDR_MDCLDMAOUT;
	int BASE_ADDR_MDCLDMAMISC_decl = BASE_ADDR_MDCLDMAMISC;
	int BASE_ADDR_APCLDMAIN_decl = BASE_ADDR_APCLDMAIN;
	int BASE_ADDR_APCLDMAOUT_decl = BASE_ADDR_APCLDMAOUT;
	int BASE_ADDR_APCLDMAMISC_decl = BASE_ADDR_APCLDMAMISC;
	int BASE_ADDR_MDABM_decl = BASE_ADDR_MDABM;
	int BASE_ADDR_MDADOE_decl = BASE_ADDR_MDADOE;
	int BASE_ADDR_MDCAIF_decl = BASE_ADDR_MDCAIF;
	int BASE_ADDR_MDPCMON_decl = BASE_ADDR_MDPCMON;
	int BASE_ADDR_PLL_MIXEDSYS_decl = BASE_ADDR_PLL_MIXEDSYS;
	int BASE_ADDR_L2ULSBDMA_decl = BASE_ADDR_L2ULSBDMA;
	int BASE_ADDR_L2ULHBDMA_decl = BASE_ADDR_L2ULHBDMA;
	int BASE_ADDR_L2DLSBDMA_decl = BASE_ADDR_L2DLSBDMA;
	int BASE_ADDR_L2DLHBDMA_decl = BASE_ADDR_L2DLHBDMA;
	int BASE_ADDR_L2PSEUPHY_decl = BASE_ADDR_L2PSEUPHY;
	int BASE_ADDR_L2HWLOG_decl = BASE_ADDR_L2HWLOG;
	int BASE_ADDR_L2SOINDMA_decl = BASE_ADDR_L2SOINDMA;
	int BASE_ADDR_L2SOOUTDMA_decl = BASE_ADDR_L2SOOUTDMA;
	int BASE_ADDR_L2ULLMAC_decl = BASE_ADDR_L2ULLMAC;
	int BASE_ADDR_L2DLLMAC_decl = BASE_ADDR_L2DLLMAC;
	int BASE_ADDR_L2CALMAC_decl = BASE_ADDR_L2CALMAC;
	int BASE_ADDR_L2ULFIFOMNG_decl = BASE_ADDR_L2ULFIFOMNG;
	int BASE_ADDR_L2DLFIFOMNG_decl = BASE_ADDR_L2DLFIFOMNG;
	int BASE_ADDR_L2SOFIFOMNG_decl = BASE_ADDR_L2SOFIFOMNG;
	int BASE_ADDR_L2SEC_decl = BASE_ADDR_L2SEC;
	int BASE_ADDR_L2ULSECCTL_decl = BASE_ADDR_L2ULSECCTL;
	int BASE_ADDR_L2DLSECCTL_decl = BASE_ADDR_L2DLSECCTL;
	int BASE_ADDR_L2SOSECCTL_decl = BASE_ADDR_L2SOSECCTL;
	int BASE_ADDR_L2MISC_decl = BASE_ADDR_L2MISC;
	int BASE_ADDR_L2ULBUFMNG_decl = BASE_ADDR_L2ULBUFMNG;
	int BASE_ADDR_L2DLBUFMNG_decl = BASE_ADDR_L2DLBUFMNG;
	int BASE_ADDR_MD2G_CONFGE_decl = BASE_ADDR_MD2G_CONFGE;
	int BASE_ADDR_MODEM_LITE_CONFG_decl = BASE_ADDR_MODEM_LITE_CONFG;
	int BASE_ADDR_MODEM_CONFG_decl = BASE_ADDR_MODEM_CONFG;
	int CORE_ICM_SD_base_decl = CORE_ICM_SD_base;
	int CORE_C2CRF_SD_base_decl = CORE_C2CRF_SD_base;
	int CORE_CDIF_SD_base_decl = CORE_CDIF_SD_base;
	int CORE_APB_SD_base_decl = CORE_APB_SD_base;
	int PMIC_WRAP_SD_BASE_decl = PMIC_WRAP_SD_BASE;
	int EFUSE_SD_base_decl = EFUSE_SD_base;
	int AP_AUDSYS_SD_base_decl = AP_AUDSYS_SD_base;
	int CORE_ICM_base_decl = CORE_ICM_base;
	int CORE_C2CRF_base_decl = CORE_C2CRF_base;
	int CORE_CDIF_base_decl = CORE_CDIF_base;
	int CORE_APB_base_decl = CORE_APB_base;
	int PMIC_WRAP_BASE_decl = PMIC_WRAP_BASE;
	int EFUSE_base_decl = EFUSE_base;
	int UART1_base_decl = UART1_base;
	int UART2_base_decl = UART2_base;
	int SIM0_base_decl = SIM0_base;
	int SIM1_base_decl = SIM1_base;
	int CONFIG_base_decl = CONFIG_base;
	int SIM0_SD_base_decl = SIM0_SD_base;
	int SIM1_SD_base_decl = SIM1_SD_base;
	int IDMA_SD_base_decl = IDMA_SD_base;
	int DPRAM_CPU_SD_base_decl = DPRAM_CPU_SD_base;
	int AHB2DSPIO_SD_base_decl = AHB2DSPIO_SD_base;
	int MD2GCONFG_SD_base_decl = MD2GCONFG_SD_base;
	int APC_SD_base_decl = APC_SD_base;
	int CSD_ACC_SD_base_decl = CSD_ACC_SD_base;
	int SHARE_SD_base_decl = SHARE_SD_base;
	int IRDMA_SD_base_decl = IRDMA_SD_base;
	int IRDBG_SD_base_decl = IRDBG_SD_base;
	int PATCH_SD_base_decl = PATCH_SD_base;
	int AFE_SD_base_decl = AFE_SD_base;
	int BFE_SD_base_decl = BFE_SD_base;
	int TOPSM_SD_base_decl = TOPSM_SD_base;
	int MDCONFIG_SD_base_decl = MDCONFIG_SD_base;
	int MODEM2G_CONFG_SD_base_decl = MODEM2G_CONFG_SD_base;
	int SLP_CTRL_SD_base_decl = SLP_CTRL_SD_base;
	int SLP_2G_CTRL_SD_base_decl = SLP_2G_CTRL_SD_base;
	int TDMA_SD_base_decl = TDMA_SD_base;
	int SHAREG2_SD_base_decl = SHAREG2_SD_base;
	int DIVIDER_SD_base_decl = DIVIDER_SD_base;
	int FCS_SD_base_decl = FCS_SD_base;
	int GCU_SD_base_decl = GCU_SD_base;
	int BSI_SD_base_decl = BSI_SD_base;
	int BSISPI_SD_base_decl = BSISPI_SD_base;
	int BPI_SD_base_decl = BPI_SD_base;
	int AFC_SD_base_decl = AFC_SD_base;
	int BASE_ADDR_AFC_decl = BASE_ADDR_AFC;
	int DIVIDER2G_SD_base_decl = DIVIDER2G_SD_base;
	int FCS2G_SD_base_decl = FCS2G_SD_base;
	int GCU2G_SD_base_decl = GCU2G_SD_base;
	int BSI2G_SD_base_decl = BSI2G_SD_base;
	int BPI2G_SD_base_decl = BPI2G_SD_base;
	int AFC2G_SD_base_decl = AFC2G_SD_base;
	int WCDMA_TIMER_SD_base_decl = WCDMA_TIMER_SD_base;
	int DPA_BC_SD_base_decl = DPA_BC_SD_base;
	int HSPASYS_CONFIG1_SD_base_decl = HSPASYS_CONFIG1_SD_base;
	int HSEQ_SD_base_decl = HSEQ_SD_base;
	int HSCE_SD_base_decl = HSCE_SD_base;
	int HSPASYS_CONFIG2_SD_base_decl = HSPASYS_CONFIG2_SD_base;
	int HSEQ_DC_SD_base_decl = HSEQ_DC_SD_base;
	int HSCE_DC_SD_base_decl = HSCE_DC_SD_base;
	int RAKEDC_SD_base_decl = RAKEDC_SD_base;
	int F8F9_1_SD_base_decl = F8F9_1_SD_base;
	int F8F9_SD_base_decl = F8F9_SD_base;
	int F8F9_2_SD_base_decl = F8F9_2_SD_base;
	int DPA_RLC_SD_base_decl = DPA_RLC_SD_base;
	int DPA_MAC_SD_base_decl = DPA_MAC_SD_base;
	int HSUPA_SD_base_decl = HSUPA_SD_base;
	int UPA_SD_base_decl = UPA_SD_base;
	int UPA_SRAM_SD_base_decl = UPA_SRAM_SD_base;
	int HRXBRP_SD_base_decl = HRXBRP_SD_base;
	int RXBRP_SD_base_decl = RXBRP_SD_base;
	int HSPASYS_CONFIG3_SD_base_decl = HSPASYS_CONFIG3_SD_base;
	int TXBRP_SD_base_decl = TXBRP_SD_base;
	int TXCRP_SD_base_decl = TXCRP_SD_base;
	int UTXBRP_SD_base_decl = UTXBRP_SD_base;
	int TXUPC_SD_base_decl = TXUPC_SD_base;
	int BITCP_SD_base_decl = BITCP_SD_base;
	int HSPA3_DBG_SD_base_decl = HSPA3_DBG_SD_base;
	int RXSRP_SD_base_decl = RXSRP_SD_base;
	int INDEC_SD_base_decl = INDEC_SD_base;
	int RXCRP0_SD_base_decl = RXCRP0_SD_base;
	int RXCRP1_SD_base_decl = RXCRP1_SD_base;
	int RXCRP2_SD_base_decl = RXCRP2_SD_base;
	int SRCHR_SD_base_decl = SRCHR_SD_base;
	int RXDFE_SD_base_decl = RXDFE_SD_base;
	int HSPASYS_CONFIG4_SD_base_decl = HSPASYS_CONFIG4_SD_base;
	int HSPA4_DBG_SD_base_decl = HSPA4_DBG_SD_base;
	int DBG_WRAPPER0_SD_base_decl = DBG_WRAPPER0_SD_base;
	int LOG3G_SD_base_decl = LOG3G_SD_base;
	int DBG_WRAPPER1_SD_base_decl = DBG_WRAPPER1_SD_base;
	int SIMPLE_DMA_SD_base_decl = SIMPLE_DMA_SD_base;
	int MIX_ABB_SD_base_decl = MIX_ABB_SD_base;
	int IDMA_base_decl = IDMA_base;
	int DPRAM_CPU_base_decl = DPRAM_CPU_base;
	int AHB2DSPIO_base_decl = AHB2DSPIO_base;
	int MD2GCONFG_base_decl = MD2GCONFG_base;
	int APC_base_decl = APC_base;
	int CSD_ACC_base_decl = CSD_ACC_base;
	int SHARE_base_decl = SHARE_base;
	int IRDMA_base_decl = IRDMA_base;
	int IRDBG_base_decl = IRDBG_base;
	int PATCH_base_decl = PATCH_base;
	int AFE_base_decl = AFE_base;
	int BFE_base_decl = BFE_base;
	int TOPSM_base_decl = TOPSM_base;
	int MDCONFIG_base_decl = MDCONFIG_base;
	int MODEM2G_CONFG_base_decl = MODEM2G_CONFG_base;
	int SLP_CTRL_base_decl = SLP_CTRL_base;
	int SLP_2G_CTRL_base_decl = SLP_2G_CTRL_base;
	int TDMA_base_decl = TDMA_base;
	int SHAREG2_base_decl = SHAREG2_base;
	int DIVIDER_base_decl = DIVIDER_base;
	int FCS_base_decl = FCS_base;
	int GCU_base_decl = GCU_base;
	int BSI_base_decl = BSI_base;
	int BSISPI_base_decl = BSISPI_base;
	int BPI_base_decl = BPI_base;
	int AFC_base_decl = AFC_base;
	int BASE_MADDR_AFC_decl = BASE_MADDR_AFC;
	int DIVIDER2G_base_decl = DIVIDER2G_base;
	int FCS2G_base_decl = FCS2G_base;
	int GCU2G_base_decl = GCU2G_base;
	int BSI2G_base_decl = BSI2G_base;
	int BPI2G_base_decl = BPI2G_base;
	int AFC2G_base_decl = AFC2G_base;
	int WCDMA_TIMER_base_decl = WCDMA_TIMER_base;
	int DPA_BC_base_decl = DPA_BC_base;
	int HSPASYS_CONFIG1_base_decl = HSPASYS_CONFIG1_base;
	int HSEQ_base_decl = HSEQ_base;
	int HSCE_base_decl = HSCE_base;
	int HSPASYS_CONFIG2_base_decl = HSPASYS_CONFIG2_base;
	int HSEQ_DC_base_decl = HSEQ_DC_base;
	int HSCE_DC_base_decl = HSCE_DC_base;
	int RAKEDC_base_decl = RAKEDC_base;
	int F8F9_1_base_decl = F8F9_1_base;
	int F8F9_base_decl = F8F9_base;
	int F8F9_2_base_decl = F8F9_2_base;
	int DPA_RLC_base_decl = DPA_RLC_base;
	int DPA_MAC_base_decl = DPA_MAC_base;
	int HSUPA_base_decl = HSUPA_base;
	int UPA_base_decl = UPA_base;
	int UPA_SRAM_base_decl = UPA_SRAM_base;
	int HRXBRP_base_decl = HRXBRP_base;
	int RXBRP_base_decl = RXBRP_base;
	int HSPASYS_CONFIG3_base_decl = HSPASYS_CONFIG3_base;
	int TXBRP_base_decl = TXBRP_base;
	int TXCRP_base_decl = TXCRP_base;
	int UTXBRP_base_decl = UTXBRP_base;
	int TXUPC_base_decl = TXUPC_base;
	int BITCP_base_decl = BITCP_base;
	int HSPA3_DBG_base_decl = HSPA3_DBG_base;
	int RXSRP_base_decl = RXSRP_base;
	int INDEC_base_decl = INDEC_base;
	int RXCRP0_base_decl = RXCRP0_base;
	int RXCRP1_base_decl = RXCRP1_base;
	int RXCRP2_base_decl = RXCRP2_base;
	int SRCHR_base_decl = SRCHR_base;
	int RXDFE_base_decl = RXDFE_base;
	int HSPASYS_CONFIG4_base_decl = HSPASYS_CONFIG4_base;
	int HSPA4_DBG_base_decl = HSPA4_DBG_base;
	int DBG_WRAPPER0_base_decl = DBG_WRAPPER0_base;
	int LOG3G_base_decl = LOG3G_base;
	int DBG_WRAPPER1_base_decl = DBG_WRAPPER1_base;
	int SIMPLE_DMA_base_decl = SIMPLE_DMA_base;
	int MIX_ABB_base_decl = MIX_ABB_base;
	int GPIO_base_decl = GPIO_base;
	int BASE_MADDR_U2MAC_decl = BASE_MADDR_U2MAC;
	int BASE_ADDR_U2PHY_decl = BASE_ADDR_U2PHY;
	int CKSYS_BASE_decl = CKSYS_BASE;
	int INFRACFG_AO_BASE_decl = INFRACFG_AO_BASE;
	int TOPRGU_BASE_decl = TOPRGU_BASE;
	int PWRAP_BASE_decl = PWRAP_BASE;
	int EFUSEC_BASE_decl = EFUSEC_BASE;
	int MD_CCIF0_BASE_decl = MD_CCIF0_BASE;
	int PCCIF_MD1_base_decl = PCCIF_MD1_base;
	int PCCIF_MD2_base_decl = PCCIF_MD2_base;
	int PERISYS_IOMMU_BASE_decl = PERISYS_IOMMU_BASE;
	int AUDIOSYS_BASE_decl = AUDIOSYS_BASE;
	int BTPKT_base_decl = BTPKT_base;
	int BTSRAM_base_decl = BTSRAM_base;
	int AP_AUDSYS_base_decl = AP_AUDSYS_base;
	int BASE_MADDR_APCLDMAIN_decl = BASE_MADDR_APCLDMAIN;
	int BASE_MADDR_APCLDMAOUT_decl = BASE_MADDR_APCLDMAOUT;
	int BASE_MADDR_APCLDMAMISC_decl = BASE_MADDR_APCLDMAMISC;
	int BASE_MADDR_MDCLDMAIN_decl = BASE_MADDR_MDCLDMAIN;
	int BASE_MADDR_MDCLDMAOUT_decl = BASE_MADDR_MDCLDMAOUT;
	int BASE_MADDR_MDCLDMAMISC_decl = BASE_MADDR_MDCLDMAMISC;
	int BASE_MADDR_APCLDMAIN_AO_decl = BASE_MADDR_APCLDMAIN_AO;
	int BASE_MADDR_APCLDMAOUT_AO_decl = BASE_MADDR_APCLDMAOUT_AO;
	int BASE_MADDR_APCLDMAMISC_AO_decl = BASE_MADDR_APCLDMAMISC_AO;
	int BASE_MADDR_MDCLDMAIN_AO_decl = BASE_MADDR_MDCLDMAIN_AO;
	int BASE_MADDR_MDCLDMAOUT_AO_decl = BASE_MADDR_MDCLDMAOUT_AO;
	int BASE_MADDR_MDCLDMAMISC_AO_decl = BASE_MADDR_MDCLDMAMISC_AO;
}
