{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769365908457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769365908457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 19:31:48 2026 " "Processing started: Sun Jan 25 19:31:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769365908457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365908457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bCPU -c bCPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off bCPU -c bCPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365908457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769365908732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769365908732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcpu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcpu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bCPU_top-Behavioral " "Found design unit 1: bCPU_top-Behavioral" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916361 ""} { "Info" "ISGN_ENTITY_NAME" "1 bCPU_top " "Found entity 1: bCPU_top" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365916361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bCPU_top " "Elaborating entity \"bCPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769365916435 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEX6 bCPU_top.vhd(12) " "VHDL Signal Declaration warning at bCPU_top.vhd(12): used explicit default value for signal \"HEX6\" because signal was never assigned a value" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1769365916437 "|bCPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEX7 bCPU_top.vhd(12) " "VHDL Signal Declaration warning at bCPU_top.vhd(12): used explicit default value for signal \"HEX7\" because signal was never assigned a value" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1769365916437 "|bCPU_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd bCPU_top.vhd(109) " "Verilog HDL or VHDL warning at bCPU_top.vhd(109): object \"bcd\" assigned a value but never read" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769365916437 "|bCPU_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..7\] bCPU_top.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[17..7\]\" at bCPU_top.vhd(10)" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365916440 "|bCPU_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8..3\] bCPU_top.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[8..3\]\" at bCPU_top.vhd(11)" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365916440 "|bCPU_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clockgen.vhd 2 1 " "Using design file clockgen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-Behavioral " "Found design unit 1: ClockGen-Behavioral" {  } { { "clockgen.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/clockgen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916462 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "clockgen.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/clockgen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:U_ClockGen " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:U_ClockGen\"" {  } { { "bCPU_top.vhd" "U_ClockGen" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bram.vhd 2 1 " "Using design file bram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bRAM-Behavioral " "Found design unit 1: bRAM-Behavioral" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916502 ""} { "Info" "ISGN_ENTITY_NAME" "1 bRAM " "Found entity 1: bRAM" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bRAM bRAM:bRAM_inst " "Elaborating entity \"bRAM\" for hierarchy \"bRAM:bRAM_inst\"" {  } { { "bCPU_top.vhd" "bRAM_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916503 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out bram.vhd(17) " "VHDL Signal Declaration warning at bram.vhd(17): used explicit default value for signal \"data_out\" because signal was never assigned a value" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1769365916511 "|bCPU_top|bRAM:bRAM_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "bcpu.vhd 2 1 " "Using design file bcpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bCPU-Behavioral " "Found design unit 1: bCPU-Behavioral" {  } { { "bcpu.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916556 ""} { "Info" "ISGN_ENTITY_NAME" "1 bCPU " "Found entity 1: bCPU" {  } { { "bcpu.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bCPU bCPU:bCPU_inst " "Elaborating entity \"bCPU\" for hierarchy \"bCPU:bCPU_inst\"" {  } { { "bCPU_top.vhd" "bCPU_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram8bit.vhd 2 1 " "Using design file ram8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram8bit-RTL " "Found design unit 1: ram8bit-RTL" {  } { { "ram8bit.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/ram8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram8bit " "Found entity 1: ram8bit" {  } { { "ram8bit.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/ram8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram8bit bCPU:bCPU_inst\|ram8bit:A " "Elaborating entity \"ram8bit\" for hierarchy \"bCPU:bCPU_inst\|ram8bit:A\"" {  } { { "bcpu.vhd" "A" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "balu.vhd 2 1 " "Using design file balu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bALU-Behavioral " "Found design unit 1: bALU-Behavioral" {  } { { "balu.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/balu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916600 ""} { "Info" "ISGN_ENTITY_NAME" "1 bALU " "Found entity 1: bALU" {  } { { "balu.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/balu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bALU bCPU:bCPU_inst\|bALU:ALU_inst " "Elaborating entity \"bALU\" for hierarchy \"bCPU:bCPU_inst\|bALU:ALU_inst\"" {  } { { "bcpu.vhd" "ALU_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916601 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "sA balu.vhd(80) " "VHDL warning at balu.vhd(80): sensitivity list already contains sA" {  } { { "balu.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/balu.vhd" 80 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365916603 "|bCPU_top|bCPU:bCPU_inst|bALU:ALU_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_8bit.vhd 2 1 " "Using design file adder_8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bit-RTL " "Found design unit 1: adder_8bit-RTL" {  } { { "adder_8bit.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/adder_8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916624 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "adder_8bit.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/adder_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit bCPU:bCPU_inst\|bALU:ALU_inst\|adder_8bit:adder_8bit_inst " "Elaborating entity \"adder_8bit\" for hierarchy \"bCPU:bCPU_inst\|bALU:ALU_inst\|adder_8bit:adder_8bit_inst\"" {  } { { "balu.vhd" "adder_8bit_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/balu.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER-RTL " "Found design unit 1: FULLADDER-RTL" {  } { { "fulladder.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916643 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "fulladder.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER bCPU:bCPU_inst\|bALU:ALU_inst\|adder_8bit:adder_8bit_inst\|FULLADDER:FULLADDER_0 " "Elaborating entity \"FULLADDER\" for hierarchy \"bCPU:bCPU_inst\|bALU:ALU_inst\|adder_8bit:adder_8bit_inst\|FULLADDER:FULLADDER_0\"" {  } { { "adder_8bit.vhd" "FULLADDER_0" { Text "C:/Bachlor/CPU_Bachelor_2_0/adder_8bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916644 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ins_decoder.vhd 2 1 " "Using design file ins_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ins_Decoder-Behavioral " "Found design unit 1: Ins_Decoder-Behavioral" {  } { { "ins_decoder.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/ins_decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ins_Decoder " "Found entity 1: Ins_Decoder" {  } { { "ins_decoder.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/ins_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ins_Decoder bCPU:bCPU_inst\|Ins_Decoder:Ins_Decoder_inst " "Elaborating entity \"Ins_Decoder\" for hierarchy \"bCPU:bCPU_inst\|Ins_Decoder:Ins_Decoder_inst\"" {  } { { "bcpu.vhd" "Ins_Decoder_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcontroller.vhd 2 1 " "Using design file bcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bController-Behavioral " "Found design unit 1: bController-Behavioral" {  } { { "bcontroller.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcontroller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916690 ""} { "Info" "ISGN_ENTITY_NAME" "1 bController " "Found entity 1: bController" {  } { { "bcontroller.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bController bCPU:bCPU_inst\|bController:bController_inst " "Elaborating entity \"bController\" for hierarchy \"bCPU:bCPU_inst\|bController:bController_inst\"" {  } { { "bcpu.vhd" "bController_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baddress.vhd 2 1 " "Using design file baddress.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bAddress-Behavioral " "Found design unit 1: bAddress-Behavioral" {  } { { "baddress.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/baddress.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916717 ""} { "Info" "ISGN_ENTITY_NAME" "1 bAddress " "Found entity 1: bAddress" {  } { { "baddress.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/baddress.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bAddress bCPU:bCPU_inst\|bAddress:bAddress_inst " "Elaborating entity \"bAddress\" for hierarchy \"bCPU:bCPU_inst\|bAddress:bAddress_inst\"" {  } { { "bcpu.vhd" "bAddress_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bcpu.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom_7_seg.vhd 2 1 " "Using design file rom_7_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_7_SEG-behavior " "Found design unit 1: ROM_7_SEG-behavior" {  } { { "rom_7_seg.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/rom_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916742 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_7_SEG " "Found entity 1: ROM_7_SEG" {  } { { "rom_7_seg.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/rom_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7_SEG ROM_7_SEG:ROM_7_SEG_inst " "Elaborating entity \"ROM_7_SEG\" for hierarchy \"ROM_7_SEG:ROM_7_SEG_inst\"" {  } { { "bCPU_top.vhd" "ROM_7_SEG_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.vhd 2 1 " "Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "lcd_display.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/lcd_display.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916762 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd_display.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/lcd_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:LCD_Display_inst " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:LCD_Display_inst\"" {  } { { "bCPU_top.vhd" "LCD_Display_inst" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916763 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd lcd_display.vhd(79) " "Verilog HDL or VHDL warning at lcd_display.vhd(79): object \"bcd\" assigned a value but never read" {  } { { "lcd_display.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/lcd_display.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769365916764 "|bCPU_top|LCD_Display:LCD_Display_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "bin2bcd.vhd 2 1 " "Using design file bin2bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-behavior " "Found design unit 1: bin2bcd-behavior" {  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916802 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_inst1 " "Elaborating entity \"bin2bcd\" for hierarchy \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_inst1\"" {  } { { "lcd_display.vhd" "bin2bcd_inst1" { Text "C:/Bachlor/CPU_Bachelor_2_0/lcd_display.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_synchronizer.vhd 2 1 " "Using design file reset_synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_synchronizer-RTL " "Found design unit 1: Reset_synchronizer-RTL" {  } { { "reset_synchronizer.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/reset_synchronizer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916828 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_synchronizer " "Found entity 1: Reset_synchronizer" {  } { { "reset_synchronizer.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365916828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769365916828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_synchronizer Reset_synchronizer:reset_synkroniseres " "Elaborating entity \"Reset_synchronizer\" for hierarchy \"Reset_synchronizer:reset_synkroniseres\"" {  } { { "bCPU_top.vhd" "reset_synkroniseres" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365916829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_me24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_me24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_me24 " "Found entity 1: altsyncram_me24" {  } { { "db/altsyncram_me24.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/altsyncram_me24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365918740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365918740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365918992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365918992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cntr_6ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365919648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365919648 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365920095 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769365920179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.25.19:32:01 Progress: Loading sld46f59f01/alt_sld_fab_wrapper_hw.tcl " "2026.01.25.19:32:01 Progress: Loading sld46f59f01/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365921968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365923403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365923491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365925424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365925477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365925535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365925616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365925619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365925620 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769365926271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46f59f01/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46f59f01/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld46f59f01/alt_sld_fab.v" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365926387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365926437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365926439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365926466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926515 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365926515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/ip/sld46f59f01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365926545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365926545 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bRAM:bRAM_inst\|RAM " "RAM logic \"bRAM:bRAM_inst\|RAM\" is uninferred due to asynchronous read logic" {  } { { "bram.vhd" "RAM" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1769365927393 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1769365927393 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1769365927565 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "8191 16384 0 1 1 " "8191 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8193 16383 " "Addresses ranging from 8193 to 16383 are not initialized" {  } { { "C:/Bachlor/CPU_Bachelor_2_0/db/bCPU_top.ram0_bRAM_33eb60.hdl.mif" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/bCPU_top.ram0_bRAM_33eb60.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1769365927579 ""}  } { { "C:/Bachlor/CPU_Bachelor_2_0/db/bCPU_top.ram0_bRAM_33eb60.hdl.mif" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/bCPU_top.ram0_bRAM_33eb60.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1769365927579 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|Div0\"" {  } { { "bin2bcd.vhd" "Div0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|Div1\"" {  } { { "bin2bcd.vhd" "Div1" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instB\|Div0\"" {  } { { "bin2bcd.vhd" "Div0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instB\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instB\|Div1\"" {  } { { "bin2bcd.vhd" "Div1" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|Div0\"" {  } { { "bin2bcd.vhd" "Div0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|Div1\"" {  } { { "bin2bcd.vhd" "Div1" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instD\|Div0\"" {  } { { "bin2bcd.vhd" "Div0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instD\|Div1\"" {  } { { "bin2bcd.vhd" "Div1" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|Mult0\"" {  } { { "bin2bcd.vhd" "Mult0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instB\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instB\|Mult0\"" {  } { { "bin2bcd.vhd" "Mult0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|Mult0\"" {  } { { "bin2bcd.vhd" "Mult0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instD\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instD\|Mult0\"" {  } { { "bin2bcd.vhd" "Mult0" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365929580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1769365929580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div0\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365929607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929607 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769365929607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div1\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365929734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div1 " "Instantiated megafunction \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instA\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929734 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769365929734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769365929783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365929783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365929841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0 " "Instantiated megafunction \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769365929842 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769365929842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\|multcore:mult_core LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365929873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365929887 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\|altshift:external_latency_ffs LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LCD_Display:LCD_Display_inst\|bin2bcd:bin2bcd_instC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bin2bcd.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bin2bcd.vhd" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365929898 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[0\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[0\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[1\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[1\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[2\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[2\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[3\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[3\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[4\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[4\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[5\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[5\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[6\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[6\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bRAM:bRAM_inst\|data\[7\] bRAM:bRAM_inst\|RAM " "Converted the fan-out from the tri-state buffer \"bRAM:bRAM_inst\|data\[7\]\" to the node \"bRAM:bRAM_inst\|RAM\" into an OR gate" {  } { { "bram.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bram.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1769365931860 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1769365931860 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_display.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/lcd_display.vhd" 48 -1 0 } } { "lcd_display.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/lcd_display.vhd" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1769365931865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1769365931865 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769365932703 "|bCPU_top|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769365932703 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365932844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63496 " "63496 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769365934409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1769365934957 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1769365934958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365935531 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1769365936840 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1769365936840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365936916 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 539 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 539 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1769365938314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769365938427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769365938427 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "bCPU_top.vhd" "" { Text "C:/Bachlor/CPU_Bachelor_2_0/bCPU_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769365939554 "|bCPU_top|key[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769365939554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9229 " "Implemented 9229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769365939555 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769365939555 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1769365939555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8853 " "Implemented 8853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769365939555 ""} { "Info" "ICUT_CUT_TM_RAMS" "253 " "Implemented 253 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1769365939555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769365939555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5149 " "Peak virtual memory: 5149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769365939613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 19:32:19 2026 " "Processing ended: Sun Jan 25 19:32:19 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769365939613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769365939613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769365939613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769365939613 ""}
