|top_ADCinterface
adc_dataandclock_adc_data[0] => adc_dataandclock_adc_data[0].IN1
adc_dataandclock_adc_data[1] => adc_dataandclock_adc_data[1].IN1
adc_dataandclock_adc_data[2] => adc_dataandclock_adc_data[2].IN1
adc_dataandclock_adc_data[3] => adc_dataandclock_adc_data[3].IN1
adc_dataandclock_adc_data[4] => adc_dataandclock_adc_data[4].IN1
adc_dataandclock_adc_data[5] => adc_dataandclock_adc_data[5].IN1
adc_dataandclock_adc_data[6] => adc_dataandclock_adc_data[6].IN1
adc_dataandclock_adc_data[7] => adc_dataandclock_adc_data[7].IN1
adc_dataandclock_adc_clk => adc_dataandclock_adc_clk.IN6
adc_interface_adc_csbn <= ADCinterface_qsys:ADCinterface.adc_interface_adc_csbn
adc_interface_adc_sdio <= ADCinterface_qsys:ADCinterface.adc_interface_adc_sdio
adc_interface_adc_sclk <= ADCinterface_qsys:ADCinterface.adc_interface_adc_sclk
adc_interface_adc_oen <= ADCinterface_qsys:ADCinterface.adc_interface_adc_oen
adc_interface_adc_sdon <= ADCinterface_qsys:ADCinterface.adc_interface_adc_sdon
adc_interface_cha_3p5 <= ADCinterface_qsys:ADCinterface.adc_interface_cha_3p5
adc_interface_cha_2x <= ADCinterface_qsys:ADCinterface.adc_interface_cha_2x
adc_interface_cha_8p5x <= ADCinterface_qsys:ADCinterface.adc_interface_cha_8p5x
adc_interface_cha_in1 <= ADCinterface_qsys:ADCinterface.adc_interface_cha_in1
adc_interface_cha_in3 <= ADCinterface_qsys:ADCinterface.adc_interface_cha_in3
adc_interface_cha_en <= ADCinterface_qsys:ADCinterface.adc_interface_cha_en
adc_interface_cha_in4 <= ADCinterface_qsys:ADCinterface.adc_interface_cha_in4
adc_interface_mon_fs <= ADCinterface_qsys:ADCinterface.adc_interface_mon_fs
adc_interface_mon_en <= ADCinterface_qsys:ADCinterface.adc_interface_mon_en
adc_interface_chb_en <= ADCinterface_qsys:ADCinterface.adc_interface_chb_en
adc_interface_chb_in2 <= ADCinterface_qsys:ADCinterface.adc_interface_chb_in2
adc_interface_chb_in1 <= ADCinterface_qsys:ADCinterface.adc_interface_chb_in1
adc_interface_chb_in4 <= ADCinterface_qsys:ADCinterface.adc_interface_chb_in4
adc_interface_chb_3p5x <= ADCinterface_qsys:ADCinterface.adc_interface_chb_3p5x
adc_interface_chb_2x <= ADCinterface_qsys:ADCinterface.adc_interface_chb_2x
adc_interface_chb_8p5x <= ADCinterface_qsys:ADCinterface.adc_interface_chb_8p5x
buttonsandswitches_b1 => buttonsandswitches_b1.IN1
buttonsandswitches_b2 => buttonsandswitches_b2.IN1
buttonsandswitches_sw1 => buttonsandswitches_sw1.IN1
buttonsandswitches_sw2 => buttonsandswitches_sw2.IN1
buttonsandswitches_sw3 => buttonsandswitches_sw3.IN1
clk_clk => ~NO_FANOUT~
leds_led[0] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[1] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[2] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[3] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[4] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[5] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[6] <= ADCinterface_qsys:ADCinterface.leds_led
leds_led[7] <= ADCinterface_qsys:ADCinterface.leds_led


|top_ADCinterface|ADCinterface_qsys:ADCinterface
adc_dataandclock_adc_clk => adc_dataandclock_adc_clk.IN1
adc_interface_adc_csbn <= ADCinterface:adcinterface_0.ADC_CSBn
adc_interface_adc_sdio <= ADCinterface:adcinterface_0.ADC_SDIO
adc_interface_adc_sclk <= ADCinterface:adcinterface_0.ADC_SCLK
adc_interface_adc_oen <= ADCinterface:adcinterface_0.ADC_OEn
adc_interface_adc_sdon <= ADCinterface:adcinterface_0.ADC_SDOn
adc_interface_cha_3p5 <= ADCinterface:adcinterface_0.CHA_3P5X_PDn
adc_interface_cha_2x <= ADCinterface:adcinterface_0.CHA_2X_PDn
adc_interface_cha_8p5x <= ADCinterface:adcinterface_0.CHA_8P5X_PDn
adc_interface_cha_in1 <= ADCinterface:adcinterface_0.CHA_IN1
adc_interface_cha_in3 <= ADCinterface:adcinterface_0.CHA_IN3
adc_interface_cha_en <= ADCinterface:adcinterface_0.CHA_EN
adc_interface_cha_in4 <= ADCinterface:adcinterface_0.CHA_IN4
adc_interface_mon_fs <= ADCinterface:adcinterface_0.MON_FS
adc_interface_mon_en <= ADCinterface:adcinterface_0.MON_EN
adc_interface_chb_en <= ADCinterface:adcinterface_0.CHB_EN
adc_interface_chb_in2 <= ADCinterface:adcinterface_0.CHB_IN2
adc_interface_chb_in1 <= ADCinterface:adcinterface_0.CHB_IN1
adc_interface_chb_in4 <= ADCinterface:adcinterface_0.CHB_IN4
adc_interface_chb_3p5x <= ADCinterface:adcinterface_0.CHB_3P5X_PDn
adc_interface_chb_2x <= ADCinterface:adcinterface_0.CHB_2X_PDn
adc_interface_chb_8p5x <= ADCinterface:adcinterface_0.CHB_8P5X_PDn
buttonsandswitches_b1 => buttonsandswitches_b1.IN1
buttonsandswitches_b2 => buttonsandswitches_b2.IN1
buttonsandswitches_sw1 => buttonsandswitches_sw1.IN1
buttonsandswitches_sw2 => buttonsandswitches_sw2.IN1
buttonsandswitches_sw3 => buttonsandswitches_sw3.IN1
clk_clk => clk_clk.IN4
leds_led[0] <= ADCinterface:adcinterface_0.led
leds_led[1] <= ADCinterface:adcinterface_0.led
leds_led[2] <= ADCinterface:adcinterface_0.led
leds_led[3] <= ADCinterface:adcinterface_0.led
leds_led[4] <= ADCinterface:adcinterface_0.led
leds_led[5] <= ADCinterface:adcinterface_0.led
leds_led[6] <= ADCinterface:adcinterface_0.led
leds_led[7] <= ADCinterface:adcinterface_0.led
streamfromadc_adc_a_stream[0] => streamfromadc_adc_a_stream[0].IN1
streamfromadc_adc_a_stream[1] => streamfromadc_adc_a_stream[1].IN1
streamfromadc_adc_a_stream[2] => streamfromadc_adc_a_stream[2].IN1
streamfromadc_adc_a_stream[3] => streamfromadc_adc_a_stream[3].IN1
streamfromadc_adc_a_stream[4] => streamfromadc_adc_a_stream[4].IN1
streamfromadc_adc_a_stream[5] => streamfromadc_adc_a_stream[5].IN1
streamfromadc_adc_a_stream[6] => streamfromadc_adc_a_stream[6].IN1
streamfromadc_adc_a_stream[7] => streamfromadc_adc_a_stream[7].IN1
streamfromadc_adc_b_stream[0] => streamfromadc_adc_b_stream[0].IN1
streamfromadc_adc_b_stream[1] => streamfromadc_adc_b_stream[1].IN1
streamfromadc_adc_b_stream[2] => streamfromadc_adc_b_stream[2].IN1
streamfromadc_adc_b_stream[3] => streamfromadc_adc_b_stream[3].IN1
streamfromadc_adc_b_stream[4] => streamfromadc_adc_b_stream[4].IN1
streamfromadc_adc_b_stream[5] => streamfromadc_adc_b_stream[5].IN1
streamfromadc_adc_b_stream[6] => streamfromadc_adc_b_stream[6].IN1
streamfromadc_adc_b_stream[7] => streamfromadc_adc_b_stream[7].IN1


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0
ADC_CSBn <= ADC_CSBn~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDIO <= <GND>
ADC_SCLK <= ADC_SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OEn <= ADC_OEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDOn <= ADC_SDOn~reg0.DB_MAX_OUTPUT_PORT_TYPE
DCO => mem[3][0].CLK
DCO => mem[3][1].CLK
DCO => mem[3][2].CLK
DCO => mem[3][3].CLK
DCO => mem[3][4].CLK
DCO => mem[3][5].CLK
DCO => mem[3][6].CLK
DCO => mem[3][7].CLK
DCO => adc_chb_tmp[0].CLK
DCO => adc_chb_tmp[1].CLK
DCO => adc_chb_tmp[2].CLK
DCO => adc_chb_tmp[3].CLK
DCO => adc_chb_tmp[4].CLK
DCO => adc_chb_tmp[5].CLK
DCO => adc_chb_tmp[6].CLK
DCO => adc_chb_tmp[7].CLK
DCO => mem[2][0].CLK
DCO => mem[2][1].CLK
DCO => mem[2][2].CLK
DCO => mem[2][3].CLK
DCO => mem[2][4].CLK
DCO => mem[2][5].CLK
DCO => mem[2][6].CLK
DCO => mem[2][7].CLK
DCO => adc_cha_tmp[0].CLK
DCO => adc_cha_tmp[1].CLK
DCO => adc_cha_tmp[2].CLK
DCO => adc_cha_tmp[3].CLK
DCO => adc_cha_tmp[4].CLK
DCO => adc_cha_tmp[5].CLK
DCO => adc_cha_tmp[6].CLK
DCO => adc_cha_tmp[7].CLK
main_clk => led[0]~reg0.CLK
main_clk => led[1]~reg0.CLK
main_clk => led[2]~reg0.CLK
main_clk => led[3]~reg0.CLK
main_clk => led[4]~reg0.CLK
main_clk => led[5]~reg0.CLK
main_clk => led[6]~reg0.CLK
main_clk => led[7]~reg0.CLK
main_clk => MON_FS~reg0.CLK
main_clk => MON_EN~reg0.CLK
main_clk => CHB_IN4~reg0.CLK
main_clk => CHB_IN2~reg0.CLK
main_clk => CHB_IN1~reg0.CLK
main_clk => CHA_IN4~reg0.CLK
main_clk => CHA_IN3~reg0.CLK
main_clk => CHA_IN1~reg0.CLK
main_clk => CHB_EN~reg0.CLK
main_clk => CHA_EN~reg0.CLK
main_clk => ADC_OEn~reg0.CLK
main_clk => led_tmp[0].CLK
main_clk => led_tmp[1].CLK
main_clk => led_tmp[2].CLK
main_clk => led_tmp[3].CLK
main_clk => led_tmp[4].CLK
main_clk => led_tmp[5].CLK
main_clk => led_tmp[6].CLK
main_clk => led_tmp[7].CLK
main_clk => ADC_CSBn~reg0.CLK
main_clk => ADC_SCLK~reg0.CLK
main_clk => ADC_SDOn~reg0.CLK
main_clk => CHB_8P5X_PDn~reg0.CLK
main_clk => CHB_2X_PDn~reg0.CLK
main_clk => CHB_3P5X_PDn~reg0.CLK
main_clk => CHA_8P5X_PDn~reg0.CLK
main_clk => CHA_2X_PDn~reg0.CLK
main_clk => CHA_3P5X_PDn~reg0.CLK
main_clk => readdata[0]~reg0.CLK
main_clk => readdata[1]~reg0.CLK
main_clk => readdata[2]~reg0.CLK
main_clk => readdata[3]~reg0.CLK
main_clk => readdata[4]~reg0.CLK
main_clk => readdata[5]~reg0.CLK
main_clk => readdata[6]~reg0.CLK
main_clk => readdata[7]~reg0.CLK
main_clk => readdata[8]~reg0.CLK
main_clk => readdata[9]~reg0.CLK
main_clk => readdata[10]~reg0.CLK
main_clk => readdata[11]~reg0.CLK
main_clk => readdata[12]~reg0.CLK
main_clk => readdata[13]~reg0.CLK
main_clk => readdata[14]~reg0.CLK
main_clk => readdata[15]~reg0.CLK
main_clk => mem[8][0].CLK
main_clk => mem[8][1].CLK
main_clk => mem[8][2].CLK
main_clk => mem[8][3].CLK
main_clk => mem[8][4].CLK
main_clk => mem[8][5].CLK
main_clk => mem[8][6].CLK
main_clk => mem[8][7].CLK
main_clk => mem[7][0].CLK
main_clk => mem[7][1].CLK
main_clk => mem[7][2].CLK
main_clk => mem[7][3].CLK
main_clk => mem[7][4].CLK
main_clk => mem[7][5].CLK
main_clk => mem[7][6].CLK
main_clk => mem[7][7].CLK
main_clk => mem[6][0].CLK
main_clk => mem[6][1].CLK
main_clk => mem[6][2].CLK
main_clk => mem[6][3].CLK
main_clk => mem[6][4].CLK
main_clk => mem[6][5].CLK
main_clk => mem[6][6].CLK
main_clk => mem[6][7].CLK
main_clk => mem[5][0].CLK
main_clk => mem[5][1].CLK
main_clk => mem[5][2].CLK
main_clk => mem[5][3].CLK
main_clk => mem[5][4].CLK
main_clk => mem[5][5].CLK
main_clk => mem[5][6].CLK
main_clk => mem[5][7].CLK
main_clk => mem[4][0].CLK
main_clk => mem[4][1].CLK
main_clk => mem[4][2].CLK
main_clk => mem[4][3].CLK
main_clk => mem[4][4].CLK
main_clk => mem[4][5].CLK
main_clk => mem[4][6].CLK
main_clk => mem[4][7].CLK
main_clk => mem[1][0].CLK
main_clk => mem[1][1].CLK
main_clk => mem[1][2].CLK
main_clk => mem[1][3].CLK
main_clk => mem[1][4].CLK
main_clk => mem[1][5].CLK
main_clk => mem[1][6].CLK
main_clk => mem[1][7].CLK
main_clk => mem[0][0].CLK
main_clk => mem[0][1].CLK
main_clk => mem[0][2].CLK
main_clk => mem[0][3].CLK
main_clk => mem[0][4].CLK
main_clk => mem[0][5].CLK
main_clk => mem[0][6].CLK
main_clk => mem[0][7].CLK
rst => ~NO_FANOUT~
CHA_3P5X_PDn <= CHA_3P5X_PDn~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHA_2X_PDn <= CHA_2X_PDn~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHA_8P5X_PDn <= CHA_8P5X_PDn~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHA_IN1 <= CHA_IN1~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHA_IN3 <= CHA_IN3~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHA_EN <= CHA_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHA_IN4 <= CHA_IN4~reg0.DB_MAX_OUTPUT_PORT_TYPE
MON_FS <= MON_FS~reg0.DB_MAX_OUTPUT_PORT_TYPE
MON_EN <= MON_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_EN <= CHB_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_IN2 <= CHB_IN2~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_IN1 <= CHB_IN1~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_IN4 <= CHB_IN4~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_3P5X_PDn <= CHB_3P5X_PDn~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_2X_PDn <= CHB_2X_PDn~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHB_8P5X_PDn <= CHB_8P5X_PDn~reg0.DB_MAX_OUTPUT_PORT_TYPE
button1 => ~NO_FANOUT~
button2 => ~NO_FANOUT~
switch1 => ~NO_FANOUT~
switch2 => ~NO_FANOUT~
switch3 => ~NO_FANOUT~
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_a_stream[0] => mem[2][0].DATAIN
adc_a_stream[0] => adc_cha_tmp[0].DATAIN
adc_a_stream[1] => mem[2][1].DATAIN
adc_a_stream[1] => adc_cha_tmp[1].DATAIN
adc_a_stream[2] => mem[2][2].DATAIN
adc_a_stream[2] => adc_cha_tmp[2].DATAIN
adc_a_stream[3] => mem[2][3].DATAIN
adc_a_stream[3] => adc_cha_tmp[3].DATAIN
adc_a_stream[4] => mem[2][4].DATAIN
adc_a_stream[4] => adc_cha_tmp[4].DATAIN
adc_a_stream[5] => mem[2][5].DATAIN
adc_a_stream[5] => adc_cha_tmp[5].DATAIN
adc_a_stream[6] => mem[2][6].DATAIN
adc_a_stream[6] => adc_cha_tmp[6].DATAIN
adc_a_stream[7] => mem[2][7].DATAIN
adc_a_stream[7] => adc_cha_tmp[7].DATAIN
adc_b_stream[0] => mem[3][0].DATAIN
adc_b_stream[0] => adc_chb_tmp[0].DATAIN
adc_b_stream[1] => mem[3][1].DATAIN
adc_b_stream[1] => adc_chb_tmp[1].DATAIN
adc_b_stream[2] => mem[3][2].DATAIN
adc_b_stream[2] => adc_chb_tmp[2].DATAIN
adc_b_stream[3] => mem[3][3].DATAIN
adc_b_stream[3] => adc_chb_tmp[3].DATAIN
adc_b_stream[4] => mem[3][4].DATAIN
adc_b_stream[4] => adc_chb_tmp[4].DATAIN
adc_b_stream[5] => mem[3][5].DATAIN
adc_b_stream[5] => adc_chb_tmp[5].DATAIN
adc_b_stream[6] => mem[3][6].DATAIN
adc_b_stream[6] => adc_chb_tmp[6].DATAIN
adc_b_stream[7] => mem[3][7].DATAIN
adc_b_stream[7] => adc_chb_tmp[7].DATAIN
address[0] => Mux0.IN10
address[0] => Mux1.IN10
address[0] => Mux2.IN10
address[0] => Mux3.IN10
address[0] => Mux4.IN10
address[0] => Mux5.IN10
address[0] => Mux6.IN10
address[0] => Mux7.IN10
address[0] => Decoder0.IN4
address[1] => Mux0.IN9
address[1] => Mux1.IN9
address[1] => Mux2.IN9
address[1] => Mux3.IN9
address[1] => Mux4.IN9
address[1] => Mux5.IN9
address[1] => Mux6.IN9
address[1] => Mux7.IN9
address[1] => Decoder0.IN3
address[2] => Mux0.IN8
address[2] => Mux1.IN8
address[2] => Mux2.IN8
address[2] => Mux3.IN8
address[2] => Mux4.IN8
address[2] => Mux5.IN8
address[2] => Mux6.IN8
address[2] => Mux7.IN8
address[2] => Decoder0.IN2
address[3] => Mux0.IN7
address[3] => Mux1.IN7
address[3] => Mux2.IN7
address[3] => Mux3.IN7
address[3] => Mux4.IN7
address[3] => Mux5.IN7
address[3] => Mux6.IN7
address[3] => Mux7.IN7
address[3] => Decoder0.IN1
address[4] => Decoder0.IN0
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
write => mem[7][3].ENA
write => mem[7][2].ENA
write => mem[7][1].ENA
write => mem[7][0].ENA
write => mem[8][7].ENA
write => mem[8][6].ENA
write => mem[8][5].ENA
write => mem[8][4].ENA
write => mem[8][3].ENA
write => mem[8][2].ENA
write => mem[8][1].ENA
write => mem[8][0].ENA
write => mem[7][4].ENA
write => mem[7][5].ENA
write => mem[7][6].ENA
write => mem[7][7].ENA
write => mem[6][0].ENA
write => mem[6][1].ENA
write => mem[6][2].ENA
write => mem[6][3].ENA
write => mem[6][4].ENA
write => mem[6][5].ENA
write => mem[6][6].ENA
write => mem[6][7].ENA
write => mem[5][0].ENA
write => mem[5][1].ENA
write => mem[5][2].ENA
write => mem[5][3].ENA
write => mem[5][4].ENA
write => mem[5][5].ENA
write => mem[5][6].ENA
write => mem[5][7].ENA
write => mem[4][0].ENA
write => mem[4][1].ENA
write => mem[4][2].ENA
write => mem[4][3].ENA
write => mem[4][4].ENA
write => mem[4][5].ENA
write => mem[4][6].ENA
write => mem[4][7].ENA
write => mem[0][0].ENA
write => mem[0][1].ENA
write => mem[0][2].ENA
write => mem[0][3].ENA
write => mem[0][4].ENA
write => mem[0][5].ENA
write => mem[0][6].ENA
write => mem[0][7].ENA
writedata[0] => mem.DATAB
writedata[0] => mem.DATAB
writedata[0] => mem.DATAB
writedata[0] => mem.DATAB
writedata[0] => mem.DATAB
writedata[0] => mem.DATAB
writedata[1] => mem.DATAB
writedata[1] => mem.DATAB
writedata[1] => mem.DATAB
writedata[1] => mem.DATAB
writedata[1] => mem.DATAB
writedata[1] => mem.DATAB
writedata[2] => mem.DATAB
writedata[2] => mem.DATAB
writedata[2] => mem.DATAB
writedata[2] => mem.DATAB
writedata[2] => mem.DATAB
writedata[2] => mem.DATAB
writedata[3] => mem.DATAB
writedata[3] => mem.DATAB
writedata[3] => mem.DATAB
writedata[3] => mem.DATAB
writedata[3] => mem.DATAB
writedata[3] => mem.DATAB
writedata[4] => mem.DATAB
writedata[4] => mem.DATAB
writedata[4] => mem.DATAB
writedata[4] => mem.DATAB
writedata[4] => mem.DATAB
writedata[4] => mem.DATAB
writedata[5] => mem.DATAB
writedata[5] => mem.DATAB
writedata[5] => mem.DATAB
writedata[5] => mem.DATAB
writedata[5] => mem.DATAB
writedata[5] => mem.DATAB
writedata[6] => mem.DATAB
writedata[6] => mem.DATAB
writedata[6] => mem.DATAB
writedata[6] => mem.DATAB
writedata[6] => mem.DATAB
writedata[6] => mem.DATAB
writedata[7] => mem.DATAB
writedata[7] => mem.DATAB
writedata[7] => mem.DATAB
writedata[7] => mem.DATAB
writedata[7] => mem.DATAB
writedata[7] => mem.DATAB
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0
clk_clk => clk_clk.IN9
clk_reset_reset => clk_reset_reset.IN1
master_address[0] <= altera_avalon_packets_to_master:transacto.address
master_address[1] <= altera_avalon_packets_to_master:transacto.address
master_address[2] <= altera_avalon_packets_to_master:transacto.address
master_address[3] <= altera_avalon_packets_to_master:transacto.address
master_address[4] <= altera_avalon_packets_to_master:transacto.address
master_address[5] <= altera_avalon_packets_to_master:transacto.address
master_address[6] <= altera_avalon_packets_to_master:transacto.address
master_address[7] <= altera_avalon_packets_to_master:transacto.address
master_address[8] <= altera_avalon_packets_to_master:transacto.address
master_address[9] <= altera_avalon_packets_to_master:transacto.address
master_address[10] <= altera_avalon_packets_to_master:transacto.address
master_address[11] <= altera_avalon_packets_to_master:transacto.address
master_address[12] <= altera_avalon_packets_to_master:transacto.address
master_address[13] <= altera_avalon_packets_to_master:transacto.address
master_address[14] <= altera_avalon_packets_to_master:transacto.address
master_address[15] <= altera_avalon_packets_to_master:transacto.address
master_address[16] <= altera_avalon_packets_to_master:transacto.address
master_address[17] <= altera_avalon_packets_to_master:transacto.address
master_address[18] <= altera_avalon_packets_to_master:transacto.address
master_address[19] <= altera_avalon_packets_to_master:transacto.address
master_address[20] <= altera_avalon_packets_to_master:transacto.address
master_address[21] <= altera_avalon_packets_to_master:transacto.address
master_address[22] <= altera_avalon_packets_to_master:transacto.address
master_address[23] <= altera_avalon_packets_to_master:transacto.address
master_address[24] <= altera_avalon_packets_to_master:transacto.address
master_address[25] <= altera_avalon_packets_to_master:transacto.address
master_address[26] <= altera_avalon_packets_to_master:transacto.address
master_address[27] <= altera_avalon_packets_to_master:transacto.address
master_address[28] <= altera_avalon_packets_to_master:transacto.address
master_address[29] <= altera_avalon_packets_to_master:transacto.address
master_address[30] <= altera_avalon_packets_to_master:transacto.address
master_address[31] <= altera_avalon_packets_to_master:transacto.address
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_read <= altera_avalon_packets_to_master:transacto.read
master_write <= altera_avalon_packets_to_master:transacto.write
master_writedata[0] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[1] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[2] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[3] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[4] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[5] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[6] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[7] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[8] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[9] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[10] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[11] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[12] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[13] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[14] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[15] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[16] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[17] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[18] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[19] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[20] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[21] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[22] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[23] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[24] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[25] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[26] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[27] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[28] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[29] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[30] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[31] <= altera_avalon_packets_to_master:transacto.writedata
master_waitrequest => master_waitrequest.IN1
master_readdatavalid => master_readdatavalid.IN1
master_byteenable[0] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[1] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[2] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[3] <= altera_avalon_packets_to_master:transacto.byteenable
master_reset_reset <= altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master.resetrequest


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
jtag_tck => ~NO_FANOUT~
jtag_tms => ~NO_FANOUT~
jtag_tdi => ~NO_FANOUT~
jtag_tdo <= <GND>
jtag_ena => ~NO_FANOUT~
jtag_usr1 => ~NO_FANOUT~
jtag_clr => ~NO_FANOUT~
jtag_clrn => ~NO_FANOUT~
jtag_state_tlr => ~NO_FANOUT~
jtag_state_rti => ~NO_FANOUT~
jtag_state_sdrs => ~NO_FANOUT~
jtag_state_cdr => ~NO_FANOUT~
jtag_state_sdr => ~NO_FANOUT~
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_pdr => ~NO_FANOUT~
jtag_state_e2dr => ~NO_FANOUT~
jtag_state_udr => ~NO_FANOUT~
jtag_state_sirs => ~NO_FANOUT~
jtag_state_cir => ~NO_FANOUT~
jtag_state_sir => ~NO_FANOUT~
jtag_state_e1ir => ~NO_FANOUT~
jtag_state_pir => ~NO_FANOUT~
jtag_state_e2ir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_ir_in[0] => ~NO_FANOUT~
jtag_ir_in[1] => ~NO_FANOUT~
jtag_ir_in[2] => ~NO_FANOUT~
jtag_irq <= <GND>
jtag_ir_out[0] <= <GND>
jtag_ir_out[1] <= <GND>
jtag_ir_out[2] <= <GND>
clk => clk.IN1
reset_n => reset_n.IN1
source_ready => ~NO_FANOUT~
source_data[0] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[1] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[2] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[3] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[4] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[5] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[6] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[7] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_valid <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.sink_ready
resetrequest <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.resetrequest
debug_reset <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.debug_reset
mgmt_valid <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_channel
mgmt_data <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_data


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_uir


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
tck => tck.IN4
tdi => tdi.IN1
tdo <= altera_jtag_streaming:jtag_streaming.tdo
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
virtual_state_cdr => virtual_state_cdr.IN1
virtual_state_sdr => virtual_state_sdr.IN1
virtual_state_udr => virtual_state_udr.IN1
clk => clk.IN3
reset_n => reset_n.IN3
source_data[0] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[1] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[2] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[3] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[4] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[5] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[6] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[7] <= altera_jtag_src_crosser:source_crosser.src_data
source_valid <= altera_jtag_src_crosser:source_crosser.src_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_avalon_st_clock_crosser:sink_crosser.in_ready
resetrequest <= altera_jtag_streaming:jtag_streaming.resetrequest
debug_reset <= altera_jtag_streaming:jtag_streaming.debug_reset
mgmt_valid <= altera_jtag_streaming:jtag_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_streaming:jtag_streaming.mgmt_channel
mgmt_data <= altera_jtag_streaming:jtag_streaming.mgmt_data


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
tck => tck.IN3
tdi => read_data_length.DATAB
tdi => write_data_length.DATAB
tdi => idle_remover_sink_data.DATAB
tdi => header_in.DATAA
tdi => dr_data_in.DATAB
tdi => dr_loopback.DATAB
tdi => dr_control.DATAB
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_in[0] => Mux0.IN4
ir_in[0] => Equal14.IN31
ir_in[0] => Equal20.IN60
ir_in[0] => Equal21.IN30
ir_in[0] => Equal22.IN60
ir_in[0] => Equal23.IN30
ir_in[1] => Mux0.IN3
ir_in[1] => Equal14.IN30
ir_in[1] => Equal20.IN30
ir_in[1] => Equal21.IN60
ir_in[1] => Equal22.IN59
ir_in[1] => Equal23.IN29
ir_in[2] => Mux0.IN2
ir_in[2] => Equal14.IN29
ir_in[2] => Equal20.IN29
ir_in[2] => Equal21.IN29
ir_in[2] => Equal22.IN29
ir_in[2] => Equal23.IN60
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => decode_header_1.OUTPUTSELECT
virtual_state_cdr => decode_header_2.OUTPUTSELECT
virtual_state_cdr => read_data_all_valid.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => read_data_valid.OUTPUTSELECT
virtual_state_cdr => dr_loopback.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => decode_header_1.OUTPUTSELECT
virtual_state_sdr => read_data_all_valid.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => decode_header_2.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => idle_inserter_source_ready.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_data_valid.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => dr_loopback.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => tdo.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_udr => resetrequest.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => clock_sense_reset_n.DATAB
reset_n => altera_avalon_st_idle_remover:idle_remover.reset_n
reset_n => altera_avalon_st_idle_inserter:idle_inserter.reset_n
source_data[0] <= altera_avalon_st_idle_remover:idle_remover.out_data[0]
source_data[1] <= altera_avalon_st_idle_remover:idle_remover.out_data[1]
source_data[2] <= altera_avalon_st_idle_remover:idle_remover.out_data[2]
source_data[3] <= altera_avalon_st_idle_remover:idle_remover.out_data[3]
source_data[4] <= altera_avalon_st_idle_remover:idle_remover.out_data[4]
source_data[5] <= altera_avalon_st_idle_remover:idle_remover.out_data[5]
source_data[6] <= altera_avalon_st_idle_remover:idle_remover.out_data[6]
source_data[7] <= altera_avalon_st_idle_remover:idle_remover.out_data[7]
source_valid <= altera_avalon_st_idle_remover:idle_remover.out_valid
sink_data[0] => altera_avalon_st_idle_inserter:idle_inserter.in_data[0]
sink_data[1] => altera_avalon_st_idle_inserter:idle_inserter.in_data[1]
sink_data[2] => altera_avalon_st_idle_inserter:idle_inserter.in_data[2]
sink_data[3] => altera_avalon_st_idle_inserter:idle_inserter.in_data[3]
sink_data[4] => altera_avalon_st_idle_inserter:idle_inserter.in_data[4]
sink_data[5] => altera_avalon_st_idle_inserter:idle_inserter.in_data[5]
sink_data[6] => altera_avalon_st_idle_inserter:idle_inserter.in_data[6]
sink_data[7] => altera_avalon_st_idle_inserter:idle_inserter.in_data[7]
sink_valid => dr_data_out.DATAB
sink_valid => altera_avalon_st_idle_inserter:idle_inserter.in_valid
sink_ready <= altera_avalon_st_idle_inserter:idle_inserter.in_ready
clock_to_sample => clock_to_sample.IN1
reset_to_sample => reset_to_sample.IN1
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_reset <= <GND>
mgmt_valid <= mgmt_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_channel[0] <= mgmt_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_data <= mgmt_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_valid.IN1
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN3
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN2
in_data[1] => Equal1.IN7
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN2
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN1
in_data[3] => Equal1.IN1
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN5
in_data[4] => Equal1.IN6
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN4
in_data[5] => Equal1.IN5
in_data[5] => out_data.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN3
in_data[7] => Equal1.IN4
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => out_data.DATAB
in_data[0] => Equal0.IN4
in_data[0] => Equal1.IN7
in_data[1] => out_data.DATAA
in_data[1] => out_data.DATAB
in_data[1] => Equal0.IN7
in_data[1] => Equal1.IN3
in_data[2] => out_data.DATAA
in_data[2] => out_data.DATAB
in_data[2] => Equal0.IN3
in_data[2] => Equal1.IN6
in_data[3] => out_data.DATAA
in_data[3] => out_data.DATAB
in_data[3] => Equal0.IN6
in_data[3] => Equal1.IN5
in_data[4] => out_data.DATAA
in_data[4] => out_data.DATAB
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => out_data.DATAB
in_data[6] => Equal0.IN5
in_data[6] => Equal1.IN4
in_data[7] => out_data.DATAA
in_data[7] => out_data.DATAB
in_data[7] => Equal0.IN0
in_data[7] => Equal1.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.IN1
out_valid <= <VCC>
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
out_clk => out_clk.IN2
out_reset => out_reset.IN1
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:output_stage.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[1] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[2] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[3] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[4] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[5] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[6] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[7] <= altera_avalon_st_pipeline_base:output_stage.out_data


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
sink_clk => sink_data_buffer[0].CLK
sink_clk => sink_data_buffer[1].CLK
sink_clk => sink_data_buffer[2].CLK
sink_clk => sink_data_buffer[3].CLK
sink_clk => sink_data_buffer[4].CLK
sink_clk => sink_data_buffer[5].CLK
sink_clk => sink_data_buffer[6].CLK
sink_clk => sink_data_buffer[7].CLK
sink_clk => sink_valid_buffer.CLK
sink_reset_n => sink_data_buffer[0].ACLR
sink_reset_n => sink_data_buffer[1].ACLR
sink_reset_n => sink_data_buffer[2].ACLR
sink_reset_n => sink_data_buffer[3].ACLR
sink_reset_n => sink_data_buffer[4].ACLR
sink_reset_n => sink_data_buffer[5].ACLR
sink_reset_n => sink_data_buffer[6].ACLR
sink_reset_n => sink_data_buffer[7].ACLR
sink_reset_n => sink_valid_buffer.ACLR
sink_valid => sink_valid_buffer.DATAIN
sink_valid => sink_data_buffer[7].ENA
sink_valid => sink_data_buffer[6].ENA
sink_valid => sink_data_buffer[5].ENA
sink_valid => sink_data_buffer[4].ENA
sink_valid => sink_data_buffer[3].ENA
sink_valid => sink_data_buffer[2].ENA
sink_valid => sink_data_buffer[1].ENA
sink_valid => sink_data_buffer[0].ENA
sink_data[0] => sink_data_buffer[0].DATAIN
sink_data[1] => sink_data_buffer[1].DATAIN
sink_data[2] => sink_data_buffer[2].DATAIN
sink_data[3] => sink_data_buffer[3].DATAIN
sink_data[4] => sink_data_buffer[4].DATAIN
sink_data[5] => sink_data_buffer[5].DATAIN
sink_data[6] => sink_data_buffer[6].DATAIN
sink_data[7] => sink_data_buffer[7].DATAIN
src_clk => src_clk.IN1
src_reset_n => src_reset_n.IN1
src_valid <= src_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
clk => clk.IN1
reset_n => reset_n.IN1
async_control_signal => async_control_signal.IN1
sense_pos_edge => sync_control_signal.OUTPUTSELECT
sync_control_signal <= sync_control_signal.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
out_ready => ~NO_FANOUT~
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
clk => rd_ptr[5].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => wr_ptr[5].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => rd_ptr[3].ACLR
reset => rd_ptr[4].ACLR
reset => rd_ptr[5].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => wr_ptr[3].ACLR
reset => wr_ptr[4].ACLR
reset => wr_ptr[5].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
clk => out_channel[0]~reg0.CLK
clk => out_channel[1]~reg0.CLK
clk => out_channel[2]~reg0.CLK
clk => out_channel[3]~reg0.CLK
clk => out_channel[4]~reg0.CLK
clk => out_channel[5]~reg0.CLK
clk => out_channel[6]~reg0.CLK
clk => out_channel[7]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => received_varchannel.CLK
clk => received_channel.CLK
clk => received_esc.CLK
reset_n => out_channel[0]~reg0.ACLR
reset_n => out_channel[1]~reg0.ACLR
reset_n => out_channel[2]~reg0.ACLR
reset_n => out_channel[3]~reg0.ACLR
reset_n => out_channel[4]~reg0.ACLR
reset_n => out_channel[5]~reg0.ACLR
reset_n => out_channel[6]~reg0.ACLR
reset_n => out_channel[7]~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => received_varchannel.ACLR
reset_n => received_channel.ACLR
reset_n => received_esc.ACLR
out_ready => always2.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= out_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= out_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= out_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= out_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= out_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[5] <= out_channel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[6] <= out_channel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[7] <= out_channel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.OUTPUTSELECT
in_valid => always2.IN1
in_data[0] => out_channel.DATAB
in_data[0] => out_channel.DATAB
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_channel.DATAB
in_data[1] => out_channel.DATAB
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_channel.DATAB
in_data[2] => out_channel.DATAB
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_channel.DATAB
in_data[3] => out_channel.DATAB
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_channel.DATAB
in_data[4] => out_channel.DATAB
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => data_out.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => data_out.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_channel.DATAB
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_data[7] => always0.IN1


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
clk => stored_channel[0].CLK
clk => stored_channel[1].CLK
clk => stored_channel[2].CLK
clk => stored_channel[3].CLK
clk => stored_channel[4].CLK
clk => stored_channel[5].CLK
clk => stored_channel[6].CLK
clk => stored_channel[7].CLK
clk => stored_channel[8].CLK
clk => channel_needs_esc.CLK
clk => out_valid~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => sent_channel_char.CLK
clk => channel_escaped.CLK
clk => sent_channel.CLK
clk => sent_eop.CLK
clk => sent_sop.CLK
clk => sent_esc.CLK
reset_n => channel_needs_esc.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => sent_channel_char.ACLR
reset_n => channel_escaped.ACLR
reset_n => sent_channel.ACLR
reset_n => sent_eop.ACLR
reset_n => sent_sop.ACLR
reset_n => sent_esc.ACLR
reset_n => stored_channel[0].PRESET
reset_n => stored_channel[1].PRESET
reset_n => stored_channel[2].PRESET
reset_n => stored_channel[3].PRESET
reset_n => stored_channel[4].PRESET
reset_n => stored_channel[5].PRESET
reset_n => stored_channel[6].PRESET
reset_n => stored_channel[7].PRESET
reset_n => stored_channel[8].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_data.DATAA
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_data.DATAA
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_data.DATAA
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_data.DATAA
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_data.DATAA
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_channel[0] => Equal4.IN8
in_channel[0] => out_data.DATAB
in_channel[0] => Equal5.IN7
in_channel[0] => Equal6.IN5
in_channel[0] => Equal7.IN7
in_channel[0] => Equal8.IN5
in_channel[0] => stored_channel[0].DATAIN
in_channel[1] => Equal4.IN7
in_channel[1] => out_data.DATAB
in_channel[1] => Equal5.IN4
in_channel[1] => Equal6.IN4
in_channel[1] => Equal7.IN6
in_channel[1] => Equal8.IN7
in_channel[1] => stored_channel[1].DATAIN
in_channel[2] => Equal4.IN6
in_channel[2] => out_data.DATAB
in_channel[2] => Equal5.IN6
in_channel[2] => Equal6.IN7
in_channel[2] => Equal7.IN4
in_channel[2] => Equal8.IN4
in_channel[2] => stored_channel[2].DATAIN
in_channel[3] => Equal4.IN5
in_channel[3] => out_data.DATAB
in_channel[3] => Equal5.IN3
in_channel[3] => Equal6.IN3
in_channel[3] => Equal7.IN3
in_channel[3] => Equal8.IN3
in_channel[3] => stored_channel[3].DATAIN
in_channel[4] => Equal4.IN4
in_channel[4] => out_data.DATAB
in_channel[4] => Equal5.IN2
in_channel[4] => Equal6.IN2
in_channel[4] => Equal7.IN2
in_channel[4] => Equal8.IN2
in_channel[4] => stored_channel[4].DATAIN
in_channel[5] => Equal4.IN3
in_channel[5] => out_data.DATAA
in_channel[5] => Equal5.IN1
in_channel[5] => Equal6.IN1
in_channel[5] => Equal7.IN1
in_channel[5] => Equal8.IN1
in_channel[5] => out_data.DATAB
in_channel[5] => stored_channel[5].DATAIN
in_channel[6] => Equal4.IN2
in_channel[6] => out_data.DATAB
in_channel[6] => Equal5.IN0
in_channel[6] => Equal6.IN0
in_channel[6] => Equal7.IN0
in_channel[6] => Equal8.IN0
in_channel[6] => stored_channel[6].DATAIN
in_channel[7] => Equal4.IN1
in_channel[7] => out_data.DATAB
in_channel[7] => Equal5.IN5
in_channel[7] => Equal6.IN6
in_channel[7] => Equal7.IN5
in_channel[7] => Equal8.IN6
in_channel[7] => stored_channel[7].DATAIN
in_startofpacket => need_channel.IN1
in_startofpacket => always0.IN1
in_startofpacket => in_ready.IN1
in_endofpacket => always0.IN1
in_endofpacket => in_ready.IN1
out_ready => out_valid.OUTPUTSELECT
out_ready => in_ready.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto
clk => clk.IN1
reset_n => reset_n.IN1
in_ready <= packets_to_master:p2m.in_ready
in_valid => in_valid.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
out_ready => out_ready.IN1
out_valid <= packets_to_master:p2m.out_valid
out_data[0] <= packets_to_master:p2m.out_data
out_data[1] <= packets_to_master:p2m.out_data
out_data[2] <= packets_to_master:p2m.out_data
out_data[3] <= packets_to_master:p2m.out_data
out_data[4] <= packets_to_master:p2m.out_data
out_data[5] <= packets_to_master:p2m.out_data
out_data[6] <= packets_to_master:p2m.out_data
out_data[7] <= packets_to_master:p2m.out_data
out_startofpacket <= packets_to_master:p2m.out_startofpacket
out_endofpacket <= packets_to_master:p2m.out_endofpacket
address[0] <= packets_to_master:p2m.address
address[1] <= packets_to_master:p2m.address
address[2] <= packets_to_master:p2m.address
address[3] <= packets_to_master:p2m.address
address[4] <= packets_to_master:p2m.address
address[5] <= packets_to_master:p2m.address
address[6] <= packets_to_master:p2m.address
address[7] <= packets_to_master:p2m.address
address[8] <= packets_to_master:p2m.address
address[9] <= packets_to_master:p2m.address
address[10] <= packets_to_master:p2m.address
address[11] <= packets_to_master:p2m.address
address[12] <= packets_to_master:p2m.address
address[13] <= packets_to_master:p2m.address
address[14] <= packets_to_master:p2m.address
address[15] <= packets_to_master:p2m.address
address[16] <= packets_to_master:p2m.address
address[17] <= packets_to_master:p2m.address
address[18] <= packets_to_master:p2m.address
address[19] <= packets_to_master:p2m.address
address[20] <= packets_to_master:p2m.address
address[21] <= packets_to_master:p2m.address
address[22] <= packets_to_master:p2m.address
address[23] <= packets_to_master:p2m.address
address[24] <= packets_to_master:p2m.address
address[25] <= packets_to_master:p2m.address
address[26] <= packets_to_master:p2m.address
address[27] <= packets_to_master:p2m.address
address[28] <= packets_to_master:p2m.address
address[29] <= packets_to_master:p2m.address
address[30] <= packets_to_master:p2m.address
address[31] <= packets_to_master:p2m.address
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdata[16] => readdata[16].IN1
readdata[17] => readdata[17].IN1
readdata[18] => readdata[18].IN1
readdata[19] => readdata[19].IN1
readdata[20] => readdata[20].IN1
readdata[21] => readdata[21].IN1
readdata[22] => readdata[22].IN1
readdata[23] => readdata[23].IN1
readdata[24] => readdata[24].IN1
readdata[25] => readdata[25].IN1
readdata[26] => readdata[26].IN1
readdata[27] => readdata[27].IN1
readdata[28] => readdata[28].IN1
readdata[29] => readdata[29].IN1
readdata[30] => readdata[30].IN1
readdata[31] => readdata[31].IN1
read <= packets_to_master:p2m.read
write <= packets_to_master:p2m.write
byteenable[0] <= packets_to_master:p2m.byteenable
byteenable[1] <= packets_to_master:p2m.byteenable
byteenable[2] <= packets_to_master:p2m.byteenable
byteenable[3] <= packets_to_master:p2m.byteenable
writedata[0] <= packets_to_master:p2m.writedata
writedata[1] <= packets_to_master:p2m.writedata
writedata[2] <= packets_to_master:p2m.writedata
writedata[3] <= packets_to_master:p2m.writedata
writedata[4] <= packets_to_master:p2m.writedata
writedata[5] <= packets_to_master:p2m.writedata
writedata[6] <= packets_to_master:p2m.writedata
writedata[7] <= packets_to_master:p2m.writedata
writedata[8] <= packets_to_master:p2m.writedata
writedata[9] <= packets_to_master:p2m.writedata
writedata[10] <= packets_to_master:p2m.writedata
writedata[11] <= packets_to_master:p2m.writedata
writedata[12] <= packets_to_master:p2m.writedata
writedata[13] <= packets_to_master:p2m.writedata
writedata[14] <= packets_to_master:p2m.writedata
writedata[15] <= packets_to_master:p2m.writedata
writedata[16] <= packets_to_master:p2m.writedata
writedata[17] <= packets_to_master:p2m.writedata
writedata[18] <= packets_to_master:p2m.writedata
writedata[19] <= packets_to_master:p2m.writedata
writedata[20] <= packets_to_master:p2m.writedata
writedata[21] <= packets_to_master:p2m.writedata
writedata[22] <= packets_to_master:p2m.writedata
writedata[23] <= packets_to_master:p2m.writedata
writedata[24] <= packets_to_master:p2m.writedata
writedata[25] <= packets_to_master:p2m.writedata
writedata[26] <= packets_to_master:p2m.writedata
writedata[27] <= packets_to_master:p2m.writedata
writedata[28] <= packets_to_master:p2m.writedata
writedata[29] <= packets_to_master:p2m.writedata
writedata[30] <= packets_to_master:p2m.writedata
writedata[31] <= packets_to_master:p2m.writedata
waitrequest => waitrequest.IN1
readdatavalid => readdatavalid.IN1


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
clk => unshifted_byteenable[0].CLK
clk => unshifted_byteenable[1].CLK
clk => unshifted_byteenable[2].CLK
clk => unshifted_byteenable[3].CLK
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_buffer[8].CLK
clk => read_data_buffer[9].CLK
clk => read_data_buffer[10].CLK
clk => read_data_buffer[11].CLK
clk => read_data_buffer[12].CLK
clk => read_data_buffer[13].CLK
clk => read_data_buffer[14].CLK
clk => read_data_buffer[15].CLK
clk => read_data_buffer[16].CLK
clk => read_data_buffer[17].CLK
clk => read_data_buffer[18].CLK
clk => read_data_buffer[19].CLK
clk => read_data_buffer[20].CLK
clk => read_data_buffer[21].CLK
clk => read_data_buffer[22].CLK
clk => read_data_buffer[23].CLK
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => last_trans.CLK
clk => first_trans.CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => address[15]~reg0.CLK
clk => address[16]~reg0.CLK
clk => address[17]~reg0.CLK
clk => address[18]~reg0.CLK
clk => address[19]~reg0.CLK
clk => address[20]~reg0.CLK
clk => address[21]~reg0.CLK
clk => address[22]~reg0.CLK
clk => address[23]~reg0.CLK
clk => address[24]~reg0.CLK
clk => address[25]~reg0.CLK
clk => address[26]~reg0.CLK
clk => address[27]~reg0.CLK
clk => address[28]~reg0.CLK
clk => address[29]~reg0.CLK
clk => address[30]~reg0.CLK
clk => address[31]~reg0.CLK
clk => writedata[0]~reg0.CLK
clk => writedata[1]~reg0.CLK
clk => writedata[2]~reg0.CLK
clk => writedata[3]~reg0.CLK
clk => writedata[4]~reg0.CLK
clk => writedata[5]~reg0.CLK
clk => writedata[6]~reg0.CLK
clk => writedata[7]~reg0.CLK
clk => writedata[8]~reg0.CLK
clk => writedata[9]~reg0.CLK
clk => writedata[10]~reg0.CLK
clk => writedata[11]~reg0.CLK
clk => writedata[12]~reg0.CLK
clk => writedata[13]~reg0.CLK
clk => writedata[14]~reg0.CLK
clk => writedata[15]~reg0.CLK
clk => writedata[16]~reg0.CLK
clk => writedata[17]~reg0.CLK
clk => writedata[18]~reg0.CLK
clk => writedata[19]~reg0.CLK
clk => writedata[20]~reg0.CLK
clk => writedata[21]~reg0.CLK
clk => writedata[22]~reg0.CLK
clk => writedata[23]~reg0.CLK
clk => writedata[24]~reg0.CLK
clk => writedata[25]~reg0.CLK
clk => writedata[26]~reg0.CLK
clk => writedata[27]~reg0.CLK
clk => writedata[28]~reg0.CLK
clk => writedata[29]~reg0.CLK
clk => writedata[30]~reg0.CLK
clk => writedata[31]~reg0.CLK
clk => byteenable[0]~reg0.CLK
clk => byteenable[1]~reg0.CLK
clk => byteenable[2]~reg0.CLK
clk => byteenable[3]~reg0.CLK
clk => write~reg0.CLK
clk => read~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_valid~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => in_ready_0.CLK
clk => state~17.DATAIN
reset_n => unshifted_byteenable[0].ACLR
reset_n => unshifted_byteenable[1].ACLR
reset_n => unshifted_byteenable[2].ACLR
reset_n => unshifted_byteenable[3].ACLR
reset_n => read_data_buffer[0].ACLR
reset_n => read_data_buffer[1].ACLR
reset_n => read_data_buffer[2].ACLR
reset_n => read_data_buffer[3].ACLR
reset_n => read_data_buffer[4].ACLR
reset_n => read_data_buffer[5].ACLR
reset_n => read_data_buffer[6].ACLR
reset_n => read_data_buffer[7].ACLR
reset_n => read_data_buffer[8].ACLR
reset_n => read_data_buffer[9].ACLR
reset_n => read_data_buffer[10].ACLR
reset_n => read_data_buffer[11].ACLR
reset_n => read_data_buffer[12].ACLR
reset_n => read_data_buffer[13].ACLR
reset_n => read_data_buffer[14].ACLR
reset_n => read_data_buffer[15].ACLR
reset_n => read_data_buffer[16].ACLR
reset_n => read_data_buffer[17].ACLR
reset_n => read_data_buffer[18].ACLR
reset_n => read_data_buffer[19].ACLR
reset_n => read_data_buffer[20].ACLR
reset_n => read_data_buffer[21].ACLR
reset_n => read_data_buffer[22].ACLR
reset_n => read_data_buffer[23].ACLR
reset_n => current_byte[0].ACLR
reset_n => current_byte[1].ACLR
reset_n => last_trans.ACLR
reset_n => first_trans.ACLR
reset_n => command[0].ACLR
reset_n => command[1].ACLR
reset_n => command[2].ACLR
reset_n => command[3].ACLR
reset_n => command[4].ACLR
reset_n => command[5].ACLR
reset_n => command[6].ACLR
reset_n => command[7].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => counter[10].ACLR
reset_n => counter[11].ACLR
reset_n => counter[12].ACLR
reset_n => counter[13].ACLR
reset_n => counter[14].ACLR
reset_n => counter[15].ACLR
reset_n => address[0]~reg0.ACLR
reset_n => address[1]~reg0.ACLR
reset_n => address[2]~reg0.ACLR
reset_n => address[3]~reg0.ACLR
reset_n => address[4]~reg0.ACLR
reset_n => address[5]~reg0.ACLR
reset_n => address[6]~reg0.ACLR
reset_n => address[7]~reg0.ACLR
reset_n => address[8]~reg0.ACLR
reset_n => address[9]~reg0.ACLR
reset_n => address[10]~reg0.ACLR
reset_n => address[11]~reg0.ACLR
reset_n => address[12]~reg0.ACLR
reset_n => address[13]~reg0.ACLR
reset_n => address[14]~reg0.ACLR
reset_n => address[15]~reg0.ACLR
reset_n => address[16]~reg0.ACLR
reset_n => address[17]~reg0.ACLR
reset_n => address[18]~reg0.ACLR
reset_n => address[19]~reg0.ACLR
reset_n => address[20]~reg0.ACLR
reset_n => address[21]~reg0.ACLR
reset_n => address[22]~reg0.ACLR
reset_n => address[23]~reg0.ACLR
reset_n => address[24]~reg0.ACLR
reset_n => address[25]~reg0.ACLR
reset_n => address[26]~reg0.ACLR
reset_n => address[27]~reg0.ACLR
reset_n => address[28]~reg0.ACLR
reset_n => address[29]~reg0.ACLR
reset_n => address[30]~reg0.ACLR
reset_n => address[31]~reg0.ACLR
reset_n => writedata[0]~reg0.ACLR
reset_n => writedata[1]~reg0.ACLR
reset_n => writedata[2]~reg0.ACLR
reset_n => writedata[3]~reg0.ACLR
reset_n => writedata[4]~reg0.ACLR
reset_n => writedata[5]~reg0.ACLR
reset_n => writedata[6]~reg0.ACLR
reset_n => writedata[7]~reg0.ACLR
reset_n => writedata[8]~reg0.ACLR
reset_n => writedata[9]~reg0.ACLR
reset_n => writedata[10]~reg0.ACLR
reset_n => writedata[11]~reg0.ACLR
reset_n => writedata[12]~reg0.ACLR
reset_n => writedata[13]~reg0.ACLR
reset_n => writedata[14]~reg0.ACLR
reset_n => writedata[15]~reg0.ACLR
reset_n => writedata[16]~reg0.ACLR
reset_n => writedata[17]~reg0.ACLR
reset_n => writedata[18]~reg0.ACLR
reset_n => writedata[19]~reg0.ACLR
reset_n => writedata[20]~reg0.ACLR
reset_n => writedata[21]~reg0.ACLR
reset_n => writedata[22]~reg0.ACLR
reset_n => writedata[23]~reg0.ACLR
reset_n => writedata[24]~reg0.ACLR
reset_n => writedata[25]~reg0.ACLR
reset_n => writedata[26]~reg0.ACLR
reset_n => writedata[27]~reg0.ACLR
reset_n => writedata[28]~reg0.ACLR
reset_n => writedata[29]~reg0.ACLR
reset_n => writedata[30]~reg0.ACLR
reset_n => writedata[31]~reg0.ACLR
reset_n => byteenable[0]~reg0.ACLR
reset_n => byteenable[1]~reg0.ACLR
reset_n => byteenable[2]~reg0.ACLR
reset_n => byteenable[3]~reg0.ACLR
reset_n => write~reg0.ACLR
reset_n => read~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => in_ready_0.ACLR
reset_n => state~19.DATAIN
in_ready <= in_ready_0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => enable.IN1
in_data[0] => counter.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAA
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => Selector47.IN3
in_data[0] => Selector55.IN3
in_data[0] => Selector63.IN3
in_data[0] => command[0].DATAIN
in_data[1] => counter.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAA
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => Selector46.IN3
in_data[1] => Selector54.IN3
in_data[1] => Selector62.IN3
in_data[1] => command[1].DATAIN
in_data[2] => counter.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => Selector45.IN3
in_data[2] => Selector53.IN3
in_data[2] => Selector61.IN3
in_data[2] => Selector69.IN3
in_data[2] => command[2].DATAIN
in_data[3] => counter.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => Selector44.IN3
in_data[3] => Selector52.IN3
in_data[3] => Selector60.IN3
in_data[3] => Selector68.IN3
in_data[3] => command[3].DATAIN
in_data[4] => counter.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => Selector43.IN3
in_data[4] => Selector51.IN3
in_data[4] => Selector59.IN3
in_data[4] => Selector67.IN3
in_data[4] => command[4].DATAIN
in_data[5] => counter.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => Selector42.IN3
in_data[5] => Selector50.IN3
in_data[5] => Selector58.IN3
in_data[5] => Selector66.IN3
in_data[5] => command[5].DATAIN
in_data[6] => counter.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => Selector41.IN3
in_data[6] => Selector49.IN3
in_data[6] => Selector57.IN3
in_data[6] => Selector65.IN3
in_data[6] => command[6].DATAIN
in_data[7] => counter.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => Selector40.IN3
in_data[7] => Selector48.IN3
in_data[7] => Selector56.IN3
in_data[7] => Selector64.IN3
in_data[7] => command[7].DATAIN
in_startofpacket => always1.IN1
in_endofpacket => always1.IN1
in_endofpacket => last_trans.OUTPUTSELECT
out_ready => out_startofpacket.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => Selector0.IN6
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => Selector80.IN7
readdata[1] => Selector79.IN7
readdata[2] => Selector78.IN7
readdata[3] => Selector77.IN7
readdata[4] => Selector76.IN7
readdata[5] => Selector75.IN7
readdata[6] => Selector74.IN7
readdata[7] => Selector73.IN7
readdata[8] => read_data_buffer[0].DATAIN
readdata[9] => read_data_buffer[1].DATAIN
readdata[10] => read_data_buffer[2].DATAIN
readdata[11] => read_data_buffer[3].DATAIN
readdata[12] => read_data_buffer[4].DATAIN
readdata[13] => read_data_buffer[5].DATAIN
readdata[14] => read_data_buffer[6].DATAIN
readdata[15] => read_data_buffer[7].DATAIN
readdata[16] => read_data_buffer[8].DATAIN
readdata[17] => read_data_buffer[9].DATAIN
readdata[18] => read_data_buffer[10].DATAIN
readdata[19] => read_data_buffer[11].DATAIN
readdata[20] => read_data_buffer[12].DATAIN
readdata[21] => read_data_buffer[13].DATAIN
readdata[22] => read_data_buffer[14].DATAIN
readdata[23] => read_data_buffer[15].DATAIN
readdata[24] => read_data_buffer[16].DATAIN
readdata[25] => read_data_buffer[17].DATAIN
readdata[26] => read_data_buffer[18].DATAIN
readdata[27] => read_data_buffer[19].DATAIN
readdata[28] => read_data_buffer[20].DATAIN
readdata[29] => read_data_buffer[21].DATAIN
readdata[30] => read_data_buffer[22].DATAIN
readdata[31] => read_data_buffer[23].DATAIN
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[0] <= byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[1] <= byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[2] <= byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[3] <= byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest => Selector81.IN3
waitrequest => read.DATAA
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => in_ready_0.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => out_startofpacket.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_valid.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => read.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAA
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_channel[0] => LessThan0.IN16
in_channel[1] => LessThan0.IN15
in_channel[2] => LessThan0.IN14
in_channel[3] => LessThan0.IN13
in_channel[4] => LessThan0.IN12
in_channel[5] => LessThan0.IN11
in_channel[6] => LessThan0.IN10
in_channel[7] => LessThan0.IN9
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= <GND>
out_channel[1] <= <GND>
out_channel[2] <= <GND>
out_channel[3] <= <GND>
out_channel[4] <= <GND>
out_channel[5] <= <GND>
out_channel[6] <= <GND>
out_channel[7] <= <GND>
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0
clk_0_clk_clk => clk_0_clk_clk.IN15
ADCinterface_0_reset_sink_reset_bridge_in_reset_reset => ADCinterface_0_reset_sink_reset_bridge_in_reset_reset.IN15
master_0_clk_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
master_0_master_address[0] => master_0_master_address[0].IN1
master_0_master_address[1] => master_0_master_address[1].IN1
master_0_master_address[2] => master_0_master_address[2].IN1
master_0_master_address[3] => master_0_master_address[3].IN1
master_0_master_address[4] => master_0_master_address[4].IN1
master_0_master_address[5] => master_0_master_address[5].IN1
master_0_master_address[6] => master_0_master_address[6].IN1
master_0_master_address[7] => master_0_master_address[7].IN1
master_0_master_address[8] => master_0_master_address[8].IN1
master_0_master_address[9] => master_0_master_address[9].IN1
master_0_master_address[10] => master_0_master_address[10].IN1
master_0_master_address[11] => master_0_master_address[11].IN1
master_0_master_address[12] => master_0_master_address[12].IN1
master_0_master_address[13] => master_0_master_address[13].IN1
master_0_master_address[14] => master_0_master_address[14].IN1
master_0_master_address[15] => master_0_master_address[15].IN1
master_0_master_address[16] => master_0_master_address[16].IN1
master_0_master_address[17] => master_0_master_address[17].IN1
master_0_master_address[18] => master_0_master_address[18].IN1
master_0_master_address[19] => master_0_master_address[19].IN1
master_0_master_address[20] => master_0_master_address[20].IN1
master_0_master_address[21] => master_0_master_address[21].IN1
master_0_master_address[22] => master_0_master_address[22].IN1
master_0_master_address[23] => master_0_master_address[23].IN1
master_0_master_address[24] => master_0_master_address[24].IN1
master_0_master_address[25] => master_0_master_address[25].IN1
master_0_master_address[26] => master_0_master_address[26].IN1
master_0_master_address[27] => master_0_master_address[27].IN1
master_0_master_address[28] => master_0_master_address[28].IN1
master_0_master_address[29] => master_0_master_address[29].IN1
master_0_master_address[30] => master_0_master_address[30].IN1
master_0_master_address[31] => master_0_master_address[31].IN1
master_0_master_waitrequest <= altera_merlin_master_translator:master_0_master_translator.av_waitrequest
master_0_master_byteenable[0] => master_0_master_byteenable[0].IN1
master_0_master_byteenable[1] => master_0_master_byteenable[1].IN1
master_0_master_byteenable[2] => master_0_master_byteenable[2].IN1
master_0_master_byteenable[3] => master_0_master_byteenable[3].IN1
master_0_master_read => master_0_master_read.IN1
master_0_master_readdata[0] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[1] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[2] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[3] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[4] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[5] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[6] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[7] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[8] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[9] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[10] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[11] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[12] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[13] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[14] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[15] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[16] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[17] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[18] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[19] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[20] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[21] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[22] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[23] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[24] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[25] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[26] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[27] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[28] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[29] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[30] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[31] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdatavalid <= altera_merlin_master_translator:master_0_master_translator.av_readdatavalid
master_0_master_write => master_0_master_write.IN1
master_0_master_writedata[0] => master_0_master_writedata[0].IN1
master_0_master_writedata[1] => master_0_master_writedata[1].IN1
master_0_master_writedata[2] => master_0_master_writedata[2].IN1
master_0_master_writedata[3] => master_0_master_writedata[3].IN1
master_0_master_writedata[4] => master_0_master_writedata[4].IN1
master_0_master_writedata[5] => master_0_master_writedata[5].IN1
master_0_master_writedata[6] => master_0_master_writedata[6].IN1
master_0_master_writedata[7] => master_0_master_writedata[7].IN1
master_0_master_writedata[8] => master_0_master_writedata[8].IN1
master_0_master_writedata[9] => master_0_master_writedata[9].IN1
master_0_master_writedata[10] => master_0_master_writedata[10].IN1
master_0_master_writedata[11] => master_0_master_writedata[11].IN1
master_0_master_writedata[12] => master_0_master_writedata[12].IN1
master_0_master_writedata[13] => master_0_master_writedata[13].IN1
master_0_master_writedata[14] => master_0_master_writedata[14].IN1
master_0_master_writedata[15] => master_0_master_writedata[15].IN1
master_0_master_writedata[16] => master_0_master_writedata[16].IN1
master_0_master_writedata[17] => master_0_master_writedata[17].IN1
master_0_master_writedata[18] => master_0_master_writedata[18].IN1
master_0_master_writedata[19] => master_0_master_writedata[19].IN1
master_0_master_writedata[20] => master_0_master_writedata[20].IN1
master_0_master_writedata[21] => master_0_master_writedata[21].IN1
master_0_master_writedata[22] => master_0_master_writedata[22].IN1
master_0_master_writedata[23] => master_0_master_writedata[23].IN1
master_0_master_writedata[24] => master_0_master_writedata[24].IN1
master_0_master_writedata[25] => master_0_master_writedata[25].IN1
master_0_master_writedata[26] => master_0_master_writedata[26].IN1
master_0_master_writedata[27] => master_0_master_writedata[27].IN1
master_0_master_writedata[28] => master_0_master_writedata[28].IN1
master_0_master_writedata[29] => master_0_master_writedata[29].IN1
master_0_master_writedata[30] => master_0_master_writedata[30].IN1
master_0_master_writedata[31] => master_0_master_writedata[31].IN1
ADCinterface_0_avmm_control_address[0] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_address
ADCinterface_0_avmm_control_address[1] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_address
ADCinterface_0_avmm_control_address[2] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_address
ADCinterface_0_avmm_control_address[3] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_address
ADCinterface_0_avmm_control_address[4] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_address
ADCinterface_0_avmm_control_write <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_write
ADCinterface_0_avmm_control_read <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_read
ADCinterface_0_avmm_control_readdata[0] => ADCinterface_0_avmm_control_readdata[0].IN1
ADCinterface_0_avmm_control_readdata[1] => ADCinterface_0_avmm_control_readdata[1].IN1
ADCinterface_0_avmm_control_readdata[2] => ADCinterface_0_avmm_control_readdata[2].IN1
ADCinterface_0_avmm_control_readdata[3] => ADCinterface_0_avmm_control_readdata[3].IN1
ADCinterface_0_avmm_control_readdata[4] => ADCinterface_0_avmm_control_readdata[4].IN1
ADCinterface_0_avmm_control_readdata[5] => ADCinterface_0_avmm_control_readdata[5].IN1
ADCinterface_0_avmm_control_readdata[6] => ADCinterface_0_avmm_control_readdata[6].IN1
ADCinterface_0_avmm_control_readdata[7] => ADCinterface_0_avmm_control_readdata[7].IN1
ADCinterface_0_avmm_control_readdata[8] => ADCinterface_0_avmm_control_readdata[8].IN1
ADCinterface_0_avmm_control_readdata[9] => ADCinterface_0_avmm_control_readdata[9].IN1
ADCinterface_0_avmm_control_readdata[10] => ADCinterface_0_avmm_control_readdata[10].IN1
ADCinterface_0_avmm_control_readdata[11] => ADCinterface_0_avmm_control_readdata[11].IN1
ADCinterface_0_avmm_control_readdata[12] => ADCinterface_0_avmm_control_readdata[12].IN1
ADCinterface_0_avmm_control_readdata[13] => ADCinterface_0_avmm_control_readdata[13].IN1
ADCinterface_0_avmm_control_readdata[14] => ADCinterface_0_avmm_control_readdata[14].IN1
ADCinterface_0_avmm_control_readdata[15] => ADCinterface_0_avmm_control_readdata[15].IN1
ADCinterface_0_avmm_control_writedata[0] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[1] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[2] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[3] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[4] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[5] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[6] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[7] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[8] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[9] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[10] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[11] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[12] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[13] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[14] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata
ADCinterface_0_avmm_control_writedata[15] <= altera_merlin_slave_translator:adcinterface_0_avmm_control_translator.av_writedata


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[74].DATAIN
av_burstcount[1] => cp_data[75].DATAIN
av_burstcount[2] => cp_data[76].DATAIN
av_debugaccess => cp_data[90].DATAIN
av_lock => cp_data[72].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= <GND>
cp_data[74] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[75] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= <VCC>
cp_data[78] <= <GND>
cp_data[79] <= <VCC>
cp_data[80] <= <GND>
cp_data[81] <= <VCC>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[91] <= <VCC>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_data[94] <= <GND>
cp_data[95] <= <GND>
cp_data[96] <= <GND>
cp_data[97] <= <GND>
cp_data[98] <= <GND>
cp_data[99] <= <GND>
cp_data[100] <= <VCC>
cp_data[101] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[16].DATAIN
m0_response[1] => rdata_fifo_src_data[17].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= <GND>
rf_source_data[74] <= <GND>
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => rp_data[16].DATAIN
rf_sink_data[17] => rp_data[17].DATAIN
rf_sink_data[18] => rf_sink_addr[0].IN1
rf_sink_data[19] => rf_sink_addr[1].IN1
rf_sink_data[20] => rf_sink_addr[2].IN1
rf_sink_data[21] => rf_sink_addr[3].IN1
rf_sink_data[22] => rf_sink_addr[4].IN1
rf_sink_data[23] => rf_sink_addr[5].IN1
rf_sink_data[24] => rf_sink_addr[6].IN1
rf_sink_data[25] => rf_sink_addr[7].IN1
rf_sink_data[26] => rf_sink_addr[8].IN1
rf_sink_data[27] => rf_sink_addr[9].IN1
rf_sink_data[28] => rf_sink_addr[10].IN1
rf_sink_data[29] => rf_sink_addr[11].IN1
rf_sink_data[30] => rf_sink_addr[12].IN1
rf_sink_data[31] => rf_sink_addr[13].IN1
rf_sink_data[32] => rf_sink_addr[14].IN1
rf_sink_data[33] => rf_sink_addr[15].IN1
rf_sink_data[34] => rf_sink_addr[16].IN1
rf_sink_data[35] => rf_sink_addr[17].IN1
rf_sink_data[36] => rf_sink_addr[18].IN1
rf_sink_data[37] => rf_sink_addr[19].IN1
rf_sink_data[38] => rf_sink_addr[20].IN1
rf_sink_data[39] => rf_sink_addr[21].IN1
rf_sink_data[40] => rf_sink_addr[22].IN1
rf_sink_data[41] => rf_sink_addr[23].IN1
rf_sink_data[42] => rf_sink_addr[24].IN1
rf_sink_data[43] => rf_sink_addr[25].IN1
rf_sink_data[44] => rf_sink_addr[26].IN1
rf_sink_data[45] => rf_sink_addr[27].IN1
rf_sink_data[46] => rf_sink_addr[28].IN1
rf_sink_data[47] => rf_sink_addr[29].IN1
rf_sink_data[48] => rf_sink_addr[30].IN1
rf_sink_data[49] => rf_sink_addr[31].IN1
rf_sink_data[50] => rf_sink_compressed.IN1
rf_sink_data[51] => rp_data[51].DATAIN
rf_sink_data[52] => comb.OUTPUTSELECT
rf_sink_data[52] => rp_data[52].DATAIN
rf_sink_data[53] => rp_data.IN0
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rf_sink_byte_cnt[0].IN1
rf_sink_data[57] => rf_sink_byte_cnt[1].IN1
rf_sink_data[58] => rf_sink_byte_cnt[2].IN1
rf_sink_data[59] => rf_sink_burstwrap[0].IN1
rf_sink_data[60] => rf_sink_burstsize[0].IN1
rf_sink_data[61] => rf_sink_burstsize[1].IN1
rf_sink_data[62] => rf_sink_burstsize[2].IN1
rf_sink_data[63] => rp_data[63].DATAIN
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[70].DATAIN
rf_sink_data[70] => rp_data[69].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => ~NO_FANOUT~
rf_sink_data[80] => ~NO_FANOUT~
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => current_response.OUTPUTSELECT
rf_sink_data[84] => current_response.OUTPUTSELECT
rf_sink_data[84] => rdata_fifo_sink_ready.IN0
rf_sink_data[84] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => current_response.IN0
rdata_fifo_sink_data[17] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => WideOr0.IN0
cp_data[16] => m0_byteenable[0].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[17] => WideOr0.IN1
cp_data[17] => m0_byteenable[1].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[1].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[2].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[3].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[4].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[5].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[6].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[7].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[8].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[9].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[10].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[11].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[12].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[13].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[14].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[15].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[16].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[17].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[18].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[19].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[20].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[21].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[22].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[23].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[24].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[25].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[26].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[27].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[28].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[29].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[30].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[31].DATAIN
cp_data[50] => local_compressed_read.IN1
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => comb.IN1
cp_data[52] => local_write.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => local_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => local_lock.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => m0_burstcount.DATAA
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => m0_burstcount.DATAA
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[72] => m0_debugaccess.DATAIN
cp_data[73] => ~NO_FANOUT~
cp_data[74] => ~NO_FANOUT~
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rf_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rf_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[19] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[20] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[21] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[22] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[23] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[24] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[25] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[26] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[27] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[28] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[29] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[30] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[31] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[32] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[33] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[34] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[35] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[51] <= rf_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rp_data[52] <= rf_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rp_data[53] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[63] <= rf_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => ~NO_FANOUT~
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= <GND>
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_rd_channel[0] <= <GND>
default_src_channel[0] <= <VCC>


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[70] => src_channel.OUTPUTSELECT
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_rd_channel[0] <= <GND>
default_src_channel[0] <= <VCC>


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink0_valid => source0_valid.DATAIN
sink0_data[0] => source0_data[0].DATAIN
sink0_data[1] => source0_data[1].DATAIN
sink0_data[2] => source0_data[2].DATAIN
sink0_data[3] => source0_data[3].DATAIN
sink0_data[4] => source0_data[4].DATAIN
sink0_data[5] => source0_data[5].DATAIN
sink0_data[6] => source0_data[6].DATAIN
sink0_data[7] => source0_data[7].DATAIN
sink0_data[8] => source0_data[8].DATAIN
sink0_data[9] => source0_data[9].DATAIN
sink0_data[10] => source0_data[10].DATAIN
sink0_data[11] => source0_data[11].DATAIN
sink0_data[12] => source0_data[12].DATAIN
sink0_data[13] => source0_data[13].DATAIN
sink0_data[14] => source0_data[14].DATAIN
sink0_data[15] => source0_data[15].DATAIN
sink0_data[16] => source0_data[16].DATAIN
sink0_data[17] => source0_data[17].DATAIN
sink0_data[18] => source0_data[18].DATAIN
sink0_data[19] => source0_data[19].DATAIN
sink0_data[20] => source0_data[20].DATAIN
sink0_data[21] => source0_data[21].DATAIN
sink0_data[22] => source0_data[22].DATAIN
sink0_data[23] => source0_data[23].DATAIN
sink0_data[24] => source0_data[24].DATAIN
sink0_data[25] => source0_data[25].DATAIN
sink0_data[26] => source0_data[26].DATAIN
sink0_data[27] => source0_data[27].DATAIN
sink0_data[28] => source0_data[28].DATAIN
sink0_data[29] => source0_data[29].DATAIN
sink0_data[30] => source0_data[30].DATAIN
sink0_data[31] => source0_data[31].DATAIN
sink0_data[32] => source0_data[32].DATAIN
sink0_data[33] => source0_data[33].DATAIN
sink0_data[34] => source0_data[34].DATAIN
sink0_data[35] => source0_data[35].DATAIN
sink0_data[36] => source0_data[36].DATAIN
sink0_data[37] => source0_data[37].DATAIN
sink0_data[38] => source0_data[38].DATAIN
sink0_data[39] => source0_data[39].DATAIN
sink0_data[40] => source0_data[40].DATAIN
sink0_data[41] => source0_data[41].DATAIN
sink0_data[42] => source0_data[42].DATAIN
sink0_data[43] => source0_data[43].DATAIN
sink0_data[44] => source0_data[44].DATAIN
sink0_data[45] => source0_data[45].DATAIN
sink0_data[46] => source0_data[46].DATAIN
sink0_data[47] => source0_data[47].DATAIN
sink0_data[48] => source0_data[48].DATAIN
sink0_data[49] => source0_data[49].DATAIN
sink0_data[50] => source0_data[50].DATAIN
sink0_data[51] => source0_data[51].DATAIN
sink0_data[52] => source0_data[52].DATAIN
sink0_data[53] => source0_data[53].DATAIN
sink0_data[54] => source0_data[54].DATAIN
sink0_data[55] => source0_data[55].DATAIN
sink0_data[56] => ~NO_FANOUT~
sink0_data[57] => ~NO_FANOUT~
sink0_data[58] => ~NO_FANOUT~
sink0_data[59] => source0_data[59].DATAIN
sink0_data[60] => source0_data[60].DATAIN
sink0_data[61] => source0_data[61].DATAIN
sink0_data[62] => source0_data[62].DATAIN
sink0_data[63] => source0_data[63].DATAIN
sink0_data[64] => source0_data[64].DATAIN
sink0_data[65] => source0_data[65].DATAIN
sink0_data[66] => source0_data[66].DATAIN
sink0_data[67] => source0_data[67].DATAIN
sink0_data[68] => source0_data[68].DATAIN
sink0_data[69] => source0_data[69].DATAIN
sink0_data[70] => source0_data[70].DATAIN
sink0_data[71] => source0_data[71].DATAIN
sink0_data[72] => source0_data[72].DATAIN
sink0_data[73] => source0_data[73].DATAIN
sink0_data[74] => source0_data[74].DATAIN
sink0_data[75] => source0_data[75].DATAIN
sink0_data[76] => source0_data[76].DATAIN
sink0_data[77] => source0_data[77].DATAIN
sink0_data[78] => source0_data[78].DATAIN
sink0_data[79] => source0_data[79].DATAIN
sink0_data[80] => source0_data[80].DATAIN
sink0_data[81] => source0_data[81].DATAIN
sink0_data[82] => source0_data[82].DATAIN
sink0_data[83] => source0_data[83].DATAIN
sink0_channel[0] => source0_channel[0].DATAIN
sink0_startofpacket => source0_startofpacket.DATAIN
sink0_endofpacket => source0_endofpacket.DATAIN
sink0_ready <= source0_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= <GND>
source0_data[57] <= <VCC>
source0_data[58] <= <GND>
source0_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => sink0_ready.DATAIN


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_out_lock_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_byte_cnt_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_burst_size.DATAA
in_data[60] => ShiftRight0.IN5
in_data[60] => LessThan13.IN3
in_data[61] => p0_burst_size.DATAA
in_data[61] => ShiftRight0.IN4
in_data[61] => LessThan13.IN2
in_data[62] => p0_burst_size.DATAA
in_data[62] => ShiftRight0.IN3
in_data[62] => LessThan13.IN1
in_data[63] => p0_burst_type_field.DATAA
in_data[64] => p0_burst_type_field.DATAA
in_data[65] => p0_last_field.DATAA
in_data[66] => p0_last_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_data[71] => p0_last_field.DATAA
in_data[72] => p0_last_field.DATAA
in_data[73] => p0_last_field.DATAA
in_data[74] => p0_last_field.DATAA
in_data[75] => p0_last_field.DATAA
in_data[76] => p0_last_field.DATAA
in_data[77] => p0_last_field.DATAA
in_data[78] => p0_last_field.DATAA
in_data[79] => p0_response_status_field[0].DATAA
in_data[80] => p0_response_status_field[1].DATAA
in_data[81] => p0_ori_burst_size[0].DATAA
in_data[81] => LessThan13.IN6
in_data[81] => p0_last_field.DATAA
in_data[82] => p0_ori_burst_size[1].DATAA
in_data[82] => LessThan13.IN5
in_data[82] => p0_last_field.DATAA
in_data[83] => p0_ori_burst_size[2].DATAA
in_data[83] => LessThan13.IN4
in_data[83] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= p0_address_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= p0_address_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p0_address_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p0_address_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p0_address_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p0_address_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p0_address_field[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p0_address_field[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p0_address_field[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p0_address_field[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p0_address_field[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p0_address_field[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p0_address_field[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p0_address_field[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p0_address_field[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p0_address_field[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_address_field[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_address_field[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_address_field[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_address_field[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_address_field[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= p0_address_field[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= p0_address_field[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= p0_address_field[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_address_field[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= p0_address_field[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= p0_address_field[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= p0_address_field[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= p0_address_field[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_address_field[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_address_field[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_byte_cnt_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_byte_cnt_field[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_byte_cnt_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => out_byteen_field.DATAA
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => address_reg.DATAB
in_data[53] => address_reg.DATAB
in_data[53] => out_address_field.DATAA
in_data[54] => address_reg.DATAB
in_data[54] => address_reg.DATAB
in_data[54] => out_address_field.DATAA
in_data[55] => address_reg.DATAB
in_data[55] => address_reg.DATAB
in_data[55] => out_address_field.DATAA
in_data[56] => address_reg.DATAB
in_data[56] => address_reg.DATAB
in_data[56] => out_address_field.DATAA
in_data[57] => address_reg.DATAB
in_data[57] => address_reg.DATAB
in_data[57] => out_address_field.DATAA
in_data[58] => address_reg.DATAB
in_data[58] => address_reg.DATAB
in_data[58] => out_address_field.DATAA
in_data[59] => address_reg.DATAB
in_data[59] => address_reg.DATAB
in_data[59] => out_address_field.DATAA
in_data[60] => address_reg.DATAB
in_data[60] => address_reg.DATAB
in_data[60] => out_address_field.DATAA
in_data[61] => address_reg.DATAB
in_data[61] => address_reg.DATAB
in_data[61] => out_address_field.DATAA
in_data[62] => address_reg.DATAB
in_data[62] => address_reg.DATAB
in_data[62] => out_address_field.DATAA
in_data[63] => address_reg.DATAB
in_data[63] => address_reg.DATAB
in_data[63] => out_address_field.DATAA
in_data[64] => address_reg.DATAB
in_data[64] => address_reg.DATAB
in_data[64] => out_address_field.DATAA
in_data[65] => address_reg.DATAB
in_data[65] => address_reg.DATAB
in_data[65] => out_address_field.DATAA
in_data[66] => address_reg.DATAB
in_data[66] => address_reg.DATAB
in_data[66] => out_address_field.DATAA
in_data[67] => address_reg.DATAB
in_data[67] => address_reg.DATAB
in_data[67] => out_address_field.DATAA
in_data[68] => always5.IN1
in_data[68] => out_endofpacket.OUTPUTSELECT
in_data[68] => out_data[50].DATAIN
in_data[68] => always4.IN1
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_lock_field.DATAB
in_data[74] => Add1.IN6
in_data[74] => out_byte_cnt_field.DATAA
in_data[75] => Add1.IN5
in_data[75] => out_byte_cnt_field.DATAA
in_data[76] => Add1.IN4
in_data[76] => out_byte_cnt_field.DATAA
in_data[77] => out_data[59].DATAIN
in_data[78] => out_size_field.DATAB
in_data[79] => out_size_field.DATAB
in_data[80] => out_size_field.DATAB
in_data[81] => out_burst_type_field.DATAA
in_data[81] => out_burst_type_field.DATAB
in_data[81] => Equal0.IN1
in_data[82] => out_burst_type_field.DATAA
in_data[82] => out_burst_type_field.DATAB
in_data[82] => Equal0.IN0
in_data[83] => out_data[65].DATAIN
in_data[84] => out_data[66].DATAIN
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_data[89] => out_data[71].DATAIN
in_data[90] => out_data[72].DATAIN
in_data[91] => out_data[73].DATAIN
in_data[92] => out_data[74].DATAIN
in_data[93] => out_data[75].DATAIN
in_data[94] => out_data[76].DATAIN
in_data[95] => out_data[77].DATAIN
in_data[96] => out_data[78].DATAIN
in_data[97] => out_data[79].DATAIN
in_data[98] => out_data[80].DATAIN
in_data[99] => out_data[81].DATAIN
in_data[100] => out_data[82].DATAIN
in_data[101] => out_data[83].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => out_endofpacket.DATAB
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= in_data[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= in_data[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= in_data[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= in_data[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= in_data[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= in_data[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= in_data[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= in_data[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= in_data[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= in_data[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= in_data[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= in_data[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= in_data[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= in_data[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= in_data[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= in_data[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= in_data[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= in_data[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= in_data[101].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_ADCinterface|ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top_ADCinterface|ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|ADCstream:ADCstream
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[6] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[7] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[6] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[7] <= altddio_in:ALTDDIO_IN_component.dataout_l


|top_ADCinterface|ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_1af:auto_generated.datain[0]
datain[1] => ddio_in_1af:auto_generated.datain[1]
datain[2] => ddio_in_1af:auto_generated.datain[2]
datain[3] => ddio_in_1af:auto_generated.datain[3]
datain[4] => ddio_in_1af:auto_generated.datain[4]
datain[5] => ddio_in_1af:auto_generated.datain[5]
datain[6] => ddio_in_1af:auto_generated.datain[6]
datain[7] => ddio_in_1af:auto_generated.datain[7]
inclock => ddio_in_1af:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_1af:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_1af:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_1af:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_1af:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_1af:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_1af:auto_generated.dataout_h[5]
dataout_h[6] <= ddio_in_1af:auto_generated.dataout_h[6]
dataout_h[7] <= ddio_in_1af:auto_generated.dataout_h[7]
dataout_l[0] <= ddio_in_1af:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_1af:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_1af:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_1af:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_1af:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_1af:auto_generated.dataout_l[5]
dataout_l[6] <= ddio_in_1af:auto_generated.dataout_l[6]
dataout_l[7] <= ddio_in_1af:auto_generated.dataout_l[7]


|top_ADCinterface|ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component|ddio_in_1af:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
datain[5] => ddio_ina[5].DATAIN
datain[6] => ddio_ina[6].DATAIN
datain[7] => ddio_ina[7].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_h[6] <= ddio_ina[6].REGOUTHI
dataout_h[7] <= ddio_ina[7].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
dataout_l[6] <= ddio_ina[6].REGOUTLO
dataout_l[7] <= ddio_ina[7].REGOUTLO
inclock => ddio_ina[7].CLK
inclock => ddio_ina[6].CLK
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|top_ADCinterface|AMdemod:AMdemod
clk => clk.IN2
adc_data[0] => Mult0.IN7
adc_data[0] => Mult1.IN7
adc_data[1] => Mult0.IN6
adc_data[1] => Mult1.IN6
adc_data[2] => Mult0.IN5
adc_data[2] => Mult1.IN5
adc_data[3] => Mult0.IN4
adc_data[3] => Mult1.IN4
adc_data[4] => Mult0.IN3
adc_data[4] => Mult1.IN3
adc_data[5] => Mult0.IN2
adc_data[5] => Mult1.IN2
adc_data[6] => Mult0.IN1
adc_data[6] => Mult1.IN1
adc_data[7] => Mult0.IN0
adc_data[7] => Mult1.IN0
demod_out[0] <= SerialFIR:FIR.y
demod_out[1] <= SerialFIR:FIR.y
demod_out[2] <= SerialFIR:FIR.y
demod_out[3] <= SerialFIR:FIR.y
demod_out[4] <= SerialFIR:FIR.y
demod_out[5] <= SerialFIR:FIR.y
demod_out[6] <= SerialFIR:FIR.y
demod_out[7] <= SerialFIR:FIR.y
demod_out[8] <= SerialFIR:FIR.y
demod_out[9] <= SerialFIR:FIR.y
demod_out[10] <= SerialFIR:FIR.y
demod_out[11] <= SerialFIR:FIR.y
demod_out[12] <= SerialFIR:FIR.y
demod_out[13] <= SerialFIR:FIR.y
demod_out[14] <= SerialFIR:FIR.y
demod_out[15] <= SerialFIR:FIR.y
demod_out[16] <= SerialFIR:FIR.y
demod_out[17] <= SerialFIR:FIR.y
demod_clk <= SerialFIR:FIR.clk_out
rst => rst.IN2


|top_ADCinterface|AMdemod:AMdemod|LO:LO
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
fsin_o[0] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[12] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[13] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[14] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[15] <= LO_nco_ii_0:nco_ii_0.fsin_o
fcos_o[0] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[1] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[2] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[3] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[4] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[5] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[6] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[7] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[8] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[9] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[10] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[11] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[12] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[13] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[14] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[15] <= LO_nco_ii_0:nco_ii_0.fcos_o
out_valid <= LO_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0
clk => clk.IN55
reset_n => reset.IN55
clken => clken.IN55
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= dop_reg:dop.sin_o
fsin_o[1] <= dop_reg:dop.sin_o
fsin_o[2] <= dop_reg:dop.sin_o
fsin_o[3] <= dop_reg:dop.sin_o
fsin_o[4] <= dop_reg:dop.sin_o
fsin_o[5] <= dop_reg:dop.sin_o
fsin_o[6] <= dop_reg:dop.sin_o
fsin_o[7] <= dop_reg:dop.sin_o
fsin_o[8] <= dop_reg:dop.sin_o
fsin_o[9] <= dop_reg:dop.sin_o
fsin_o[10] <= dop_reg:dop.sin_o
fsin_o[11] <= dop_reg:dop.sin_o
fsin_o[12] <= dop_reg:dop.sin_o
fsin_o[13] <= dop_reg:dop.sin_o
fsin_o[14] <= dop_reg:dop.sin_o
fsin_o[15] <= dop_reg:dop.sin_o
fcos_o[0] <= dop_reg:dop.cos_o
fcos_o[1] <= dop_reg:dop.cos_o
fcos_o[2] <= dop_reg:dop.cos_o
fcos_o[3] <= dop_reg:dop.cos_o
fcos_o[4] <= dop_reg:dop.cos_o
fcos_o[5] <= dop_reg:dop.cos_o
fcos_o[6] <= dop_reg:dop.cos_o
fcos_o[7] <= dop_reg:dop.cos_o
fcos_o[8] <= dop_reg:dop.cos_o
fcos_o[9] <= dop_reg:dop.cos_o
fcos_o[10] <= dop_reg:dop.cos_o
fcos_o[11] <= dop_reg:dop.cos_o
fcos_o[12] <= dop_reg:dop.cos_o
fcos_o[13] <= dop_reg:dop.cos_o
fcos_o[14] <= dop_reg:dop.cos_o
fcos_o[15] <= dop_reg:dop.cos_o
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci
clk => corz[0]~reg0.CLK
clk => corz[1]~reg0.CLK
clk => corz[2]~reg0.CLK
clk => corz[3]~reg0.CLK
clk => corz[4]~reg0.CLK
clk => corz[5]~reg0.CLK
clk => corz[6]~reg0.CLK
clk => corz[7]~reg0.CLK
clk => corz[8]~reg0.CLK
clk => corz[9]~reg0.CLK
clk => corz[10]~reg0.CLK
clk => corz[11]~reg0.CLK
clk => corz[12]~reg0.CLK
clk => corz[13]~reg0.CLK
clk => corz[14]~reg0.CLK
clk => corz[15]~reg0.CLK
clk => cory[0]~reg0.CLK
clk => cory[1]~reg0.CLK
clk => cory[2]~reg0.CLK
clk => cory[3]~reg0.CLK
clk => cory[4]~reg0.CLK
clk => cory[5]~reg0.CLK
clk => cory[6]~reg0.CLK
clk => cory[7]~reg0.CLK
clk => cory[8]~reg0.CLK
clk => cory[9]~reg0.CLK
clk => cory[10]~reg0.CLK
clk => cory[11]~reg0.CLK
clk => cory[12]~reg0.CLK
clk => cory[13]~reg0.CLK
clk => cory[14]~reg0.CLK
clk => cory[15]~reg0.CLK
clk => corx[0]~reg0.CLK
clk => corx[1]~reg0.CLK
clk => corx[2]~reg0.CLK
clk => corx[3]~reg0.CLK
clk => corx[4]~reg0.CLK
clk => corx[5]~reg0.CLK
clk => corx[6]~reg0.CLK
clk => corx[7]~reg0.CLK
clk => corx[8]~reg0.CLK
clk => corx[9]~reg0.CLK
clk => corx[10]~reg0.CLK
clk => corx[11]~reg0.CLK
clk => corx[12]~reg0.CLK
clk => corx[13]~reg0.CLK
clk => corx[14]~reg0.CLK
clk => corx[15]~reg0.CLK
clken => corz[0]~reg0.ENA
clken => corx[15]~reg0.ENA
clken => corx[14]~reg0.ENA
clken => corx[13]~reg0.ENA
clken => corx[12]~reg0.ENA
clken => corx[11]~reg0.ENA
clken => corx[10]~reg0.ENA
clken => corx[9]~reg0.ENA
clken => corx[8]~reg0.ENA
clken => corx[7]~reg0.ENA
clken => corx[6]~reg0.ENA
clken => corx[5]~reg0.ENA
clken => corx[4]~reg0.ENA
clken => corx[3]~reg0.ENA
clken => corx[2]~reg0.ENA
clken => corx[1]~reg0.ENA
clken => corx[0]~reg0.ENA
clken => cory[15]~reg0.ENA
clken => cory[14]~reg0.ENA
clken => cory[13]~reg0.ENA
clken => cory[12]~reg0.ENA
clken => cory[11]~reg0.ENA
clken => cory[10]~reg0.ENA
clken => cory[9]~reg0.ENA
clken => cory[8]~reg0.ENA
clken => cory[7]~reg0.ENA
clken => cory[6]~reg0.ENA
clken => cory[5]~reg0.ENA
clken => cory[4]~reg0.ENA
clken => cory[3]~reg0.ENA
clken => cory[2]~reg0.ENA
clken => cory[1]~reg0.ENA
clken => cory[0]~reg0.ENA
clken => corz[15]~reg0.ENA
clken => corz[14]~reg0.ENA
clken => corz[13]~reg0.ENA
clken => corz[12]~reg0.ENA
clken => corz[11]~reg0.ENA
clken => corz[10]~reg0.ENA
clken => corz[9]~reg0.ENA
clken => corz[8]~reg0.ENA
clken => corz[7]~reg0.ENA
clken => corz[6]~reg0.ENA
clken => corz[5]~reg0.ENA
clken => corz[4]~reg0.ENA
clken => corz[3]~reg0.ENA
clken => corz[2]~reg0.ENA
clken => corz[1]~reg0.ENA
reset => corz[0]~reg0.ACLR
reset => corz[1]~reg0.ACLR
reset => corz[2]~reg0.ACLR
reset => corz[3]~reg0.ACLR
reset => corz[4]~reg0.ACLR
reset => corz[5]~reg0.ACLR
reset => corz[6]~reg0.ACLR
reset => corz[7]~reg0.ACLR
reset => corz[8]~reg0.ACLR
reset => corz[9]~reg0.ACLR
reset => corz[10]~reg0.ACLR
reset => corz[11]~reg0.ACLR
reset => corz[12]~reg0.ACLR
reset => corz[13]~reg0.ACLR
reset => corz[14]~reg0.ACLR
reset => corz[15]~reg0.ACLR
reset => cory[0]~reg0.ACLR
reset => cory[1]~reg0.ACLR
reset => cory[2]~reg0.ACLR
reset => cory[3]~reg0.ACLR
reset => cory[4]~reg0.ACLR
reset => cory[5]~reg0.ACLR
reset => cory[6]~reg0.ACLR
reset => cory[7]~reg0.ACLR
reset => cory[8]~reg0.ACLR
reset => cory[9]~reg0.ACLR
reset => cory[10]~reg0.ACLR
reset => cory[11]~reg0.ACLR
reset => cory[12]~reg0.ACLR
reset => cory[13]~reg0.ACLR
reset => cory[14]~reg0.ACLR
reset => cory[15]~reg0.ACLR
reset => corx[0]~reg0.ACLR
reset => corx[1]~reg0.ACLR
reset => corx[2]~reg0.ACLR
reset => corx[3]~reg0.ACLR
reset => corx[4]~reg0.ACLR
reset => corx[5]~reg0.ACLR
reset => corx[6]~reg0.ACLR
reset => corx[7]~reg0.ACLR
reset => corx[8]~reg0.ACLR
reset => corx[9]~reg0.ACLR
reset => corx[10]~reg0.ACLR
reset => corx[11]~reg0.ACLR
reset => corx[12]~reg0.ACLR
reset => corx[13]~reg0.ACLR
reset => corx[14]~reg0.ACLR
reset => corx[15]~reg0.ACLR
phi_acc_w[0] => ~NO_FANOUT~
phi_acc_w[1] => ~NO_FANOUT~
phi_acc_w[2] => ~NO_FANOUT~
phi_acc_w[3] => ~NO_FANOUT~
phi_acc_w[4] => corz[0]~reg0.DATAIN
phi_acc_w[5] => corz[1]~reg0.DATAIN
phi_acc_w[6] => corz[2]~reg0.DATAIN
phi_acc_w[7] => corz[3]~reg0.DATAIN
phi_acc_w[8] => corz[4]~reg0.DATAIN
phi_acc_w[9] => corz[5]~reg0.DATAIN
phi_acc_w[10] => corz[6]~reg0.DATAIN
phi_acc_w[11] => corz[7]~reg0.DATAIN
phi_acc_w[12] => corz[8]~reg0.DATAIN
phi_acc_w[13] => corz[9]~reg0.DATAIN
phi_acc_w[14] => corz[10]~reg0.DATAIN
phi_acc_w[15] => corz[11]~reg0.DATAIN
phi_acc_w[16] => corz[12]~reg0.DATAIN
phi_acc_w[17] => corz[13]~reg0.DATAIN
phi_acc_w[18] => corz[14]~reg0.DATAIN
phi_acc_w[19] => ~NO_FANOUT~
phi_acc_w[20] => ~NO_FANOUT~
corx[0] <= corx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[1] <= corx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[2] <= corx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[3] <= corx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[4] <= corx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[5] <= corx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[6] <= corx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[7] <= corx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[8] <= corx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[9] <= corx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[10] <= corx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[11] <= corx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[12] <= corx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[13] <= corx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[14] <= corx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[15] <= corx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[0] <= cory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[1] <= cory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[2] <= cory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[3] <= cory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[4] <= cory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[5] <= cory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[6] <= cory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[7] <= cory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[8] <= cory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[9] <= cory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[10] <= cory[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[11] <= cory[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[12] <= cory[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[13] <= cory[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[14] <= cory[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[15] <= cory[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[0] <= corz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[1] <= corz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[2] <= corz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[3] <= corz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[4] <= corz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[5] <= corz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[6] <= corz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[7] <= corz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[8] <= corz[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[9] <= corz[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[10] <= corz[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[11] <= corz[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[12] <= corz[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[13] <= corz[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[14] <= corz[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[15] <= corz[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs
clk => cor1y[0]~reg0.CLK
clk => cor1y[1]~reg0.CLK
clk => cor1y[2]~reg0.CLK
clk => cor1y[3]~reg0.CLK
clk => cor1y[4]~reg0.CLK
clk => cor1y[5]~reg0.CLK
clk => cor1y[6]~reg0.CLK
clk => cor1y[7]~reg0.CLK
clk => cor1y[8]~reg0.CLK
clk => cor1y[9]~reg0.CLK
clk => cor1y[10]~reg0.CLK
clk => cor1y[11]~reg0.CLK
clk => cor1y[12]~reg0.CLK
clk => cor1y[13]~reg0.CLK
clk => cor1y[14]~reg0.CLK
clk => cor1y[15]~reg0.CLK
clk => cor1x[0]~reg0.CLK
clk => cor1x[1]~reg0.CLK
clk => cor1x[2]~reg0.CLK
clk => cor1x[3]~reg0.CLK
clk => cor1x[4]~reg0.CLK
clk => cor1x[5]~reg0.CLK
clk => cor1x[6]~reg0.CLK
clk => cor1x[7]~reg0.CLK
clk => cor1x[8]~reg0.CLK
clk => cor1x[9]~reg0.CLK
clk => cor1x[10]~reg0.CLK
clk => cor1x[11]~reg0.CLK
clk => cor1x[12]~reg0.CLK
clk => cor1x[13]~reg0.CLK
clk => cor1x[14]~reg0.CLK
clk => cor1x[15]~reg0.CLK
reset => cor1y[0]~reg0.ACLR
reset => cor1y[1]~reg0.ACLR
reset => cor1y[2]~reg0.ACLR
reset => cor1y[3]~reg0.ACLR
reset => cor1y[4]~reg0.ACLR
reset => cor1y[5]~reg0.ACLR
reset => cor1y[6]~reg0.ACLR
reset => cor1y[7]~reg0.ACLR
reset => cor1y[8]~reg0.ACLR
reset => cor1y[9]~reg0.ACLR
reset => cor1y[10]~reg0.ACLR
reset => cor1y[11]~reg0.ACLR
reset => cor1y[12]~reg0.ACLR
reset => cor1y[13]~reg0.ACLR
reset => cor1y[14]~reg0.ACLR
reset => cor1y[15]~reg0.ACLR
reset => cor1x[0]~reg0.ACLR
reset => cor1x[1]~reg0.ACLR
reset => cor1x[2]~reg0.ACLR
reset => cor1x[3]~reg0.ACLR
reset => cor1x[4]~reg0.ACLR
reset => cor1x[5]~reg0.ACLR
reset => cor1x[6]~reg0.ACLR
reset => cor1x[7]~reg0.ACLR
reset => cor1x[8]~reg0.ACLR
reset => cor1x[9]~reg0.ACLR
reset => cor1x[10]~reg0.ACLR
reset => cor1x[11]~reg0.ACLR
reset => cor1x[12]~reg0.ACLR
reset => cor1x[13]~reg0.ACLR
reset => cor1x[14]~reg0.ACLR
reset => cor1x[15]~reg0.ACLR
clken => cor1y[0]~reg0.ENA
clken => cor1x[15]~reg0.ENA
clken => cor1x[14]~reg0.ENA
clken => cor1x[13]~reg0.ENA
clken => cor1x[12]~reg0.ENA
clken => cor1x[11]~reg0.ENA
clken => cor1x[10]~reg0.ENA
clken => cor1x[9]~reg0.ENA
clken => cor1x[8]~reg0.ENA
clken => cor1x[7]~reg0.ENA
clken => cor1x[6]~reg0.ENA
clken => cor1x[5]~reg0.ENA
clken => cor1x[4]~reg0.ENA
clken => cor1x[3]~reg0.ENA
clken => cor1x[2]~reg0.ENA
clken => cor1x[1]~reg0.ENA
clken => cor1x[0]~reg0.ENA
clken => cor1y[15]~reg0.ENA
clken => cor1y[14]~reg0.ENA
clken => cor1y[13]~reg0.ENA
clken => cor1y[12]~reg0.ENA
clken => cor1y[11]~reg0.ENA
clken => cor1y[10]~reg0.ENA
clken => cor1y[9]~reg0.ENA
clken => cor1y[8]~reg0.ENA
clken => cor1y[7]~reg0.ENA
clken => cor1y[6]~reg0.ENA
clken => cor1y[5]~reg0.ENA
clken => cor1y[4]~reg0.ENA
clken => cor1y[3]~reg0.ENA
clken => cor1y[2]~reg0.ENA
clken => cor1y[1]~reg0.ENA
cor0x[0] => Add0.IN32
cor0x[0] => cor1y.IN0
cor0x[1] => Add0.IN31
cor0x[1] => cor1y.IN0
cor0x[2] => Add0.IN30
cor0x[2] => cor1y.IN0
cor0x[3] => Add0.IN29
cor0x[3] => cor1y.IN0
cor0x[4] => Add0.IN28
cor0x[4] => cor1y.IN0
cor0x[5] => Add0.IN27
cor0x[5] => cor1y.IN0
cor0x[6] => Add0.IN26
cor0x[6] => cor1y.IN0
cor0x[7] => Add0.IN25
cor0x[7] => cor1y.IN0
cor0x[8] => Add0.IN24
cor0x[8] => cor1y.IN0
cor0x[9] => Add0.IN23
cor0x[9] => cor1y.IN0
cor0x[10] => Add0.IN22
cor0x[10] => cor1y.IN0
cor0x[11] => Add0.IN21
cor0x[11] => cor1y.IN0
cor0x[12] => Add0.IN20
cor0x[12] => cor1y.IN0
cor0x[13] => Add0.IN19
cor0x[13] => cor1y.IN0
cor0x[14] => Add0.IN18
cor0x[14] => cor1y.IN0
cor0x[15] => Add0.IN17
cor0x[15] => cor1y.IN0
cor0x[15] => Add3.IN32
cor0y[0] => cor1x.IN0
cor0y[0] => Add2.IN32
cor0y[1] => cor1x.IN0
cor0y[1] => Add2.IN31
cor0y[2] => cor1x.IN0
cor0y[2] => Add2.IN30
cor0y[3] => cor1x.IN0
cor0y[3] => Add2.IN29
cor0y[4] => cor1x.IN0
cor0y[4] => Add2.IN28
cor0y[5] => cor1x.IN0
cor0y[5] => Add2.IN27
cor0y[6] => cor1x.IN0
cor0y[6] => Add2.IN26
cor0y[7] => cor1x.IN0
cor0y[7] => Add2.IN25
cor0y[8] => cor1x.IN0
cor0y[8] => Add2.IN24
cor0y[9] => cor1x.IN0
cor0y[9] => Add2.IN23
cor0y[10] => cor1x.IN0
cor0y[10] => Add2.IN22
cor0y[11] => cor1x.IN0
cor0y[11] => Add2.IN21
cor0y[12] => cor1x.IN0
cor0y[12] => Add2.IN20
cor0y[13] => cor1x.IN0
cor0y[13] => Add2.IN19
cor0y[14] => cor1x.IN0
cor0y[14] => Add2.IN18
cor0y[15] => cor1x.IN0
cor0y[15] => Add1.IN32
cor0y[15] => Add2.IN17
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor1x[0] <= cor1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[1] <= cor1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[2] <= cor1x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[3] <= cor1x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[4] <= cor1x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[5] <= cor1x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[6] <= cor1x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[7] <= cor1x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[8] <= cor1x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[9] <= cor1x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[10] <= cor1x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[11] <= cor1x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[12] <= cor1x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[13] <= cor1x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[14] <= cor1x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[15] <= cor1x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[0] <= cor1y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[1] <= cor1y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[2] <= cor1y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[3] <= cor1y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[4] <= cor1y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[5] <= cor1y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[6] <= cor1y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[7] <= cor1y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[8] <= cor1y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[9] <= cor1y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[10] <= cor1y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[11] <= cor1y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[12] <= cor1y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[13] <= cor1y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[14] <= cor1y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[15] <= cor1y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => zheld[0][0].CLK
clk => zheld[0][1].CLK
clk => zheld[1][0].CLK
clk => zheld[1][1].CLK
clk => zheld[2][0].CLK
clk => zheld[2][1].CLK
clk => zheld[3][0].CLK
clk => zheld[3][1].CLK
clk => zheld[4][0].CLK
clk => zheld[4][1].CLK
clk => zheld[5][0].CLK
clk => zheld[5][1].CLK
clk => zheld[6][0].CLK
clk => zheld[6][1].CLK
clk => zheld[7][0].CLK
clk => zheld[7][1].CLK
clk => zheld[8][0].CLK
clk => zheld[8][1].CLK
clk => zheld[9][0].CLK
clk => zheld[9][1].CLK
clk => zheld[10][0].CLK
clk => zheld[10][1].CLK
clk => zheld[11][0].CLK
clk => zheld[11][1].CLK
clk => zheld[12][0].CLK
clk => zheld[12][1].CLK
clk => zheld[13][0].CLK
clk => zheld[13][1].CLK
clk => zheld[14][0].CLK
clk => zheld[14][1].CLK
clk => zheld[15][0].CLK
clk => zheld[15][1].CLK
clk => zheld[16][0].CLK
clk => zheld[16][1].CLK
clk => zheld[17][0].CLK
clk => zheld[17][1].CLK
clk => zheld[18][0].CLK
clk => zheld[18][1].CLK
clk => zheld[19][0].CLK
clk => zheld[19][1].CLK
clk => zheld[20][0].CLK
clk => zheld[20][1].CLK
clk => zheld[21][0].CLK
clk => zheld[21][1].CLK
clk => zheld[22][0].CLK
clk => zheld[22][1].CLK
clk => zheld[23][0].CLK
clk => zheld[23][1].CLK
clk => zheld[24][0].CLK
clk => zheld[24][1].CLK
clk => zheld[25][0].CLK
clk => zheld[25][1].CLK
clk => zheld[26][0].CLK
clk => zheld[26][1].CLK
clk => zheld[27][0].CLK
clk => zheld[27][1].CLK
clk => zheld[28][0].CLK
clk => zheld[28][1].CLK
clk => zheld[29][0].CLK
clk => zheld[29][1].CLK
clk => zheld[30][0].CLK
clk => zheld[30][1].CLK
clk => zheld[31][0].CLK
clk => zheld[31][1].CLK
clk => zheld[32][0].CLK
clk => zheld[32][1].CLK
reset => seg_rot[0]~reg0.ACLR
reset => seg_rot[1]~reg0.ACLR
reset => zheld[0][0].ACLR
reset => zheld[0][1].ACLR
reset => zheld[1][0].ACLR
reset => zheld[1][1].ACLR
reset => zheld[2][0].ACLR
reset => zheld[2][1].ACLR
reset => zheld[3][0].ACLR
reset => zheld[3][1].ACLR
reset => zheld[4][0].ACLR
reset => zheld[4][1].ACLR
reset => zheld[5][0].ACLR
reset => zheld[5][1].ACLR
reset => zheld[6][0].ACLR
reset => zheld[6][1].ACLR
reset => zheld[7][0].ACLR
reset => zheld[7][1].ACLR
reset => zheld[8][0].ACLR
reset => zheld[8][1].ACLR
reset => zheld[9][0].ACLR
reset => zheld[9][1].ACLR
reset => zheld[10][0].ACLR
reset => zheld[10][1].ACLR
reset => zheld[11][0].ACLR
reset => zheld[11][1].ACLR
reset => zheld[12][0].ACLR
reset => zheld[12][1].ACLR
reset => zheld[13][0].ACLR
reset => zheld[13][1].ACLR
reset => zheld[14][0].ACLR
reset => zheld[14][1].ACLR
reset => zheld[15][0].ACLR
reset => zheld[15][1].ACLR
reset => zheld[16][0].ACLR
reset => zheld[16][1].ACLR
reset => zheld[17][0].ACLR
reset => zheld[17][1].ACLR
reset => zheld[18][0].ACLR
reset => zheld[18][1].ACLR
reset => zheld[19][0].ACLR
reset => zheld[19][1].ACLR
reset => zheld[20][0].ACLR
reset => zheld[20][1].ACLR
reset => zheld[21][0].ACLR
reset => zheld[21][1].ACLR
reset => zheld[22][0].ACLR
reset => zheld[22][1].ACLR
reset => zheld[23][0].ACLR
reset => zheld[23][1].ACLR
reset => zheld[24][0].ACLR
reset => zheld[24][1].ACLR
reset => zheld[25][0].ACLR
reset => zheld[25][1].ACLR
reset => zheld[26][0].ACLR
reset => zheld[26][1].ACLR
reset => zheld[27][0].ACLR
reset => zheld[27][1].ACLR
reset => zheld[28][0].ACLR
reset => zheld[28][1].ACLR
reset => zheld[29][0].ACLR
reset => zheld[29][1].ACLR
reset => zheld[30][0].ACLR
reset => zheld[30][1].ACLR
reset => zheld[31][0].ACLR
reset => zheld[31][1].ACLR
reset => zheld[32][0].ACLR
reset => zheld[32][1].ACLR
clken => seg_rot[0]~reg0.ENA
clken => zheld[32][1].ENA
clken => zheld[32][0].ENA
clken => zheld[31][1].ENA
clken => zheld[31][0].ENA
clken => zheld[30][1].ENA
clken => zheld[30][0].ENA
clken => zheld[29][1].ENA
clken => zheld[29][0].ENA
clken => zheld[28][1].ENA
clken => zheld[28][0].ENA
clken => zheld[27][1].ENA
clken => zheld[27][0].ENA
clken => zheld[26][1].ENA
clken => zheld[26][0].ENA
clken => zheld[25][1].ENA
clken => zheld[25][0].ENA
clken => zheld[24][1].ENA
clken => zheld[24][0].ENA
clken => zheld[23][1].ENA
clken => zheld[23][0].ENA
clken => zheld[22][1].ENA
clken => zheld[22][0].ENA
clken => zheld[21][1].ENA
clken => zheld[21][0].ENA
clken => zheld[20][1].ENA
clken => zheld[20][0].ENA
clken => zheld[19][1].ENA
clken => zheld[19][0].ENA
clken => zheld[18][1].ENA
clken => zheld[18][0].ENA
clken => zheld[17][1].ENA
clken => zheld[17][0].ENA
clken => zheld[16][1].ENA
clken => zheld[16][0].ENA
clken => zheld[15][1].ENA
clken => zheld[15][0].ENA
clken => zheld[14][1].ENA
clken => zheld[14][0].ENA
clken => zheld[13][1].ENA
clken => zheld[13][0].ENA
clken => zheld[12][1].ENA
clken => zheld[12][0].ENA
clken => zheld[11][1].ENA
clken => zheld[11][0].ENA
clken => zheld[10][1].ENA
clken => zheld[10][0].ENA
clken => zheld[9][1].ENA
clken => zheld[9][0].ENA
clken => zheld[8][1].ENA
clken => zheld[8][0].ENA
clken => zheld[7][1].ENA
clken => zheld[7][0].ENA
clken => zheld[6][1].ENA
clken => zheld[6][0].ENA
clken => zheld[5][1].ENA
clken => zheld[5][0].ENA
clken => zheld[4][1].ENA
clken => zheld[4][0].ENA
clken => zheld[3][1].ENA
clken => zheld[3][0].ENA
clken => zheld[2][1].ENA
clken => zheld[2][0].ENA
clken => zheld[1][1].ENA
clken => zheld[1][0].ENA
clken => zheld[0][1].ENA
clken => zheld[0][0].ENA
clken => seg_rot[1]~reg0.ENA
cur_seg[0] => zheld[0][0].DATAIN
cur_seg[1] => zheld[0][1].DATAIN
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => dxxrv[5]~reg0.CLK
clk => dxxrv[6]~reg0.CLK
clk => dxxrv[7]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[7]~reg0.ENA
clken => dxxrv[6]~reg0.ENA
clken => dxxrv[5]~reg0.ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => dxxrv[5]~reg0.ACLR
reset => dxxrv[6]~reg0.ACLR
reset => dxxrv[7]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[5] <= dxxrv[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[6] <= dxxrv[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[7] <= dxxrv[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN1
rval[5] => rval_w[5].IN1
rval[6] => rval_w[6].IN1
rval[7] => rval_w[7].IN14
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_cmh:auto_generated.dataa[0]
dataa[1] => add_sub_cmh:auto_generated.dataa[1]
dataa[2] => add_sub_cmh:auto_generated.dataa[2]
dataa[3] => add_sub_cmh:auto_generated.dataa[3]
dataa[4] => add_sub_cmh:auto_generated.dataa[4]
dataa[5] => add_sub_cmh:auto_generated.dataa[5]
dataa[6] => add_sub_cmh:auto_generated.dataa[6]
dataa[7] => add_sub_cmh:auto_generated.dataa[7]
dataa[8] => add_sub_cmh:auto_generated.dataa[8]
dataa[9] => add_sub_cmh:auto_generated.dataa[9]
dataa[10] => add_sub_cmh:auto_generated.dataa[10]
dataa[11] => add_sub_cmh:auto_generated.dataa[11]
dataa[12] => add_sub_cmh:auto_generated.dataa[12]
dataa[13] => add_sub_cmh:auto_generated.dataa[13]
dataa[14] => add_sub_cmh:auto_generated.dataa[14]
dataa[15] => add_sub_cmh:auto_generated.dataa[15]
dataa[16] => add_sub_cmh:auto_generated.dataa[16]
dataa[17] => add_sub_cmh:auto_generated.dataa[17]
dataa[18] => add_sub_cmh:auto_generated.dataa[18]
dataa[19] => add_sub_cmh:auto_generated.dataa[19]
dataa[20] => add_sub_cmh:auto_generated.dataa[20]
datab[0] => add_sub_cmh:auto_generated.datab[0]
datab[1] => add_sub_cmh:auto_generated.datab[1]
datab[2] => add_sub_cmh:auto_generated.datab[2]
datab[3] => add_sub_cmh:auto_generated.datab[3]
datab[4] => add_sub_cmh:auto_generated.datab[4]
datab[5] => add_sub_cmh:auto_generated.datab[5]
datab[6] => add_sub_cmh:auto_generated.datab[6]
datab[7] => add_sub_cmh:auto_generated.datab[7]
datab[8] => add_sub_cmh:auto_generated.datab[8]
datab[9] => add_sub_cmh:auto_generated.datab[9]
datab[10] => add_sub_cmh:auto_generated.datab[10]
datab[11] => add_sub_cmh:auto_generated.datab[11]
datab[12] => add_sub_cmh:auto_generated.datab[12]
datab[13] => add_sub_cmh:auto_generated.datab[13]
datab[14] => add_sub_cmh:auto_generated.datab[14]
datab[15] => add_sub_cmh:auto_generated.datab[15]
datab[16] => add_sub_cmh:auto_generated.datab[16]
datab[17] => add_sub_cmh:auto_generated.datab[17]
datab[18] => add_sub_cmh:auto_generated.datab[18]
datab[19] => add_sub_cmh:auto_generated.datab[19]
datab[20] => add_sub_cmh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cmh:auto_generated.clock
aclr => add_sub_cmh:auto_generated.aclr
clken => add_sub_cmh:auto_generated.clken
result[0] <= add_sub_cmh:auto_generated.result[0]
result[1] <= add_sub_cmh:auto_generated.result[1]
result[2] <= add_sub_cmh:auto_generated.result[2]
result[3] <= add_sub_cmh:auto_generated.result[3]
result[4] <= add_sub_cmh:auto_generated.result[4]
result[5] <= add_sub_cmh:auto_generated.result[5]
result[6] <= add_sub_cmh:auto_generated.result[6]
result[7] <= add_sub_cmh:auto_generated.result[7]
result[8] <= add_sub_cmh:auto_generated.result[8]
result[9] <= add_sub_cmh:auto_generated.result[9]
result[10] <= add_sub_cmh:auto_generated.result[10]
result[11] <= add_sub_cmh:auto_generated.result[11]
result[12] <= add_sub_cmh:auto_generated.result[12]
result[13] <= add_sub_cmh:auto_generated.result[13]
result[14] <= add_sub_cmh:auto_generated.result[14]
result[15] <= add_sub_cmh:auto_generated.result[15]
result[16] <= add_sub_cmh:auto_generated.result[16]
result[17] <= add_sub_cmh:auto_generated.result[17]
result[18] <= add_sub_cmh:auto_generated.result[18]
result[19] <= add_sub_cmh:auto_generated.result[19]
result[20] <= add_sub_cmh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv
clk => cordic_y_res_2c[0]~reg0.CLK
clk => cordic_y_res_2c[1]~reg0.CLK
clk => cordic_y_res_2c[2]~reg0.CLK
clk => cordic_y_res_2c[3]~reg0.CLK
clk => cordic_y_res_2c[4]~reg0.CLK
clk => cordic_y_res_2c[5]~reg0.CLK
clk => cordic_y_res_2c[6]~reg0.CLK
clk => cordic_y_res_2c[7]~reg0.CLK
clk => cordic_y_res_2c[8]~reg0.CLK
clk => cordic_y_res_2c[9]~reg0.CLK
clk => cordic_y_res_2c[10]~reg0.CLK
clk => cordic_y_res_2c[11]~reg0.CLK
clk => cordic_y_res_2c[12]~reg0.CLK
clk => cordic_y_res_2c[13]~reg0.CLK
clk => cordic_y_res_2c[14]~reg0.CLK
clk => cordic_y_res_2c[15]~reg0.CLK
clk => cordic_x_res_2c[0]~reg0.CLK
clk => cordic_x_res_2c[1]~reg0.CLK
clk => cordic_x_res_2c[2]~reg0.CLK
clk => cordic_x_res_2c[3]~reg0.CLK
clk => cordic_x_res_2c[4]~reg0.CLK
clk => cordic_x_res_2c[5]~reg0.CLK
clk => cordic_x_res_2c[6]~reg0.CLK
clk => cordic_x_res_2c[7]~reg0.CLK
clk => cordic_x_res_2c[8]~reg0.CLK
clk => cordic_x_res_2c[9]~reg0.CLK
clk => cordic_x_res_2c[10]~reg0.CLK
clk => cordic_x_res_2c[11]~reg0.CLK
clk => cordic_x_res_2c[12]~reg0.CLK
clk => cordic_x_res_2c[13]~reg0.CLK
clk => cordic_x_res_2c[14]~reg0.CLK
clk => cordic_x_res_2c[15]~reg0.CLK
clk => cordic_y_res_d[0]~reg0.CLK
clk => cordic_y_res_d[1]~reg0.CLK
clk => cordic_y_res_d[2]~reg0.CLK
clk => cordic_y_res_d[3]~reg0.CLK
clk => cordic_y_res_d[4]~reg0.CLK
clk => cordic_y_res_d[5]~reg0.CLK
clk => cordic_y_res_d[6]~reg0.CLK
clk => cordic_y_res_d[7]~reg0.CLK
clk => cordic_y_res_d[8]~reg0.CLK
clk => cordic_y_res_d[9]~reg0.CLK
clk => cordic_y_res_d[10]~reg0.CLK
clk => cordic_y_res_d[11]~reg0.CLK
clk => cordic_y_res_d[12]~reg0.CLK
clk => cordic_y_res_d[13]~reg0.CLK
clk => cordic_y_res_d[14]~reg0.CLK
clk => cordic_y_res_d[15]~reg0.CLK
clk => cordic_x_res_d[0]~reg0.CLK
clk => cordic_x_res_d[1]~reg0.CLK
clk => cordic_x_res_d[2]~reg0.CLK
clk => cordic_x_res_d[3]~reg0.CLK
clk => cordic_x_res_d[4]~reg0.CLK
clk => cordic_x_res_d[5]~reg0.CLK
clk => cordic_x_res_d[6]~reg0.CLK
clk => cordic_x_res_d[7]~reg0.CLK
clk => cordic_x_res_d[8]~reg0.CLK
clk => cordic_x_res_d[9]~reg0.CLK
clk => cordic_x_res_d[10]~reg0.CLK
clk => cordic_x_res_d[11]~reg0.CLK
clk => cordic_x_res_d[12]~reg0.CLK
clk => cordic_x_res_d[13]~reg0.CLK
clk => cordic_x_res_d[14]~reg0.CLK
clk => cordic_x_res_d[15]~reg0.CLK
reset => cordic_y_res_2c[0]~reg0.ACLR
reset => cordic_y_res_2c[1]~reg0.ACLR
reset => cordic_y_res_2c[2]~reg0.ACLR
reset => cordic_y_res_2c[3]~reg0.ACLR
reset => cordic_y_res_2c[4]~reg0.ACLR
reset => cordic_y_res_2c[5]~reg0.ACLR
reset => cordic_y_res_2c[6]~reg0.ACLR
reset => cordic_y_res_2c[7]~reg0.ACLR
reset => cordic_y_res_2c[8]~reg0.ACLR
reset => cordic_y_res_2c[9]~reg0.ACLR
reset => cordic_y_res_2c[10]~reg0.ACLR
reset => cordic_y_res_2c[11]~reg0.ACLR
reset => cordic_y_res_2c[12]~reg0.ACLR
reset => cordic_y_res_2c[13]~reg0.ACLR
reset => cordic_y_res_2c[14]~reg0.ACLR
reset => cordic_y_res_2c[15]~reg0.ACLR
reset => cordic_x_res_2c[0]~reg0.ACLR
reset => cordic_x_res_2c[1]~reg0.ACLR
reset => cordic_x_res_2c[2]~reg0.ACLR
reset => cordic_x_res_2c[3]~reg0.ACLR
reset => cordic_x_res_2c[4]~reg0.ACLR
reset => cordic_x_res_2c[5]~reg0.ACLR
reset => cordic_x_res_2c[6]~reg0.ACLR
reset => cordic_x_res_2c[7]~reg0.ACLR
reset => cordic_x_res_2c[8]~reg0.ACLR
reset => cordic_x_res_2c[9]~reg0.ACLR
reset => cordic_x_res_2c[10]~reg0.ACLR
reset => cordic_x_res_2c[11]~reg0.ACLR
reset => cordic_x_res_2c[12]~reg0.ACLR
reset => cordic_x_res_2c[13]~reg0.ACLR
reset => cordic_x_res_2c[14]~reg0.ACLR
reset => cordic_x_res_2c[15]~reg0.ACLR
reset => cordic_y_res_d[0]~reg0.ACLR
reset => cordic_y_res_d[1]~reg0.ACLR
reset => cordic_y_res_d[2]~reg0.ACLR
reset => cordic_y_res_d[3]~reg0.ACLR
reset => cordic_y_res_d[4]~reg0.ACLR
reset => cordic_y_res_d[5]~reg0.ACLR
reset => cordic_y_res_d[6]~reg0.ACLR
reset => cordic_y_res_d[7]~reg0.ACLR
reset => cordic_y_res_d[8]~reg0.ACLR
reset => cordic_y_res_d[9]~reg0.ACLR
reset => cordic_y_res_d[10]~reg0.ACLR
reset => cordic_y_res_d[11]~reg0.ACLR
reset => cordic_y_res_d[12]~reg0.ACLR
reset => cordic_y_res_d[13]~reg0.ACLR
reset => cordic_y_res_d[14]~reg0.ACLR
reset => cordic_y_res_d[15]~reg0.ACLR
reset => cordic_x_res_d[0]~reg0.ACLR
reset => cordic_x_res_d[1]~reg0.ACLR
reset => cordic_x_res_d[2]~reg0.ACLR
reset => cordic_x_res_d[3]~reg0.ACLR
reset => cordic_x_res_d[4]~reg0.ACLR
reset => cordic_x_res_d[5]~reg0.ACLR
reset => cordic_x_res_d[6]~reg0.ACLR
reset => cordic_x_res_d[7]~reg0.ACLR
reset => cordic_x_res_d[8]~reg0.ACLR
reset => cordic_x_res_d[9]~reg0.ACLR
reset => cordic_x_res_d[10]~reg0.ACLR
reset => cordic_x_res_d[11]~reg0.ACLR
reset => cordic_x_res_d[12]~reg0.ACLR
reset => cordic_x_res_d[13]~reg0.ACLR
reset => cordic_x_res_d[14]~reg0.ACLR
reset => cordic_x_res_d[15]~reg0.ACLR
clken => cordic_y_res_2c[0]~reg0.ENA
clken => cordic_x_res_d[15]~reg0.ENA
clken => cordic_x_res_d[14]~reg0.ENA
clken => cordic_x_res_d[13]~reg0.ENA
clken => cordic_x_res_d[12]~reg0.ENA
clken => cordic_x_res_d[11]~reg0.ENA
clken => cordic_x_res_d[10]~reg0.ENA
clken => cordic_x_res_d[9]~reg0.ENA
clken => cordic_x_res_d[8]~reg0.ENA
clken => cordic_x_res_d[7]~reg0.ENA
clken => cordic_x_res_d[6]~reg0.ENA
clken => cordic_x_res_d[5]~reg0.ENA
clken => cordic_x_res_d[4]~reg0.ENA
clken => cordic_x_res_d[3]~reg0.ENA
clken => cordic_x_res_d[2]~reg0.ENA
clken => cordic_x_res_d[1]~reg0.ENA
clken => cordic_x_res_d[0]~reg0.ENA
clken => cordic_y_res_d[15]~reg0.ENA
clken => cordic_y_res_d[14]~reg0.ENA
clken => cordic_y_res_d[13]~reg0.ENA
clken => cordic_y_res_d[12]~reg0.ENA
clken => cordic_y_res_d[11]~reg0.ENA
clken => cordic_y_res_d[10]~reg0.ENA
clken => cordic_y_res_d[9]~reg0.ENA
clken => cordic_y_res_d[8]~reg0.ENA
clken => cordic_y_res_d[7]~reg0.ENA
clken => cordic_y_res_d[6]~reg0.ENA
clken => cordic_y_res_d[5]~reg0.ENA
clken => cordic_y_res_d[4]~reg0.ENA
clken => cordic_y_res_d[3]~reg0.ENA
clken => cordic_y_res_d[2]~reg0.ENA
clken => cordic_y_res_d[1]~reg0.ENA
clken => cordic_y_res_d[0]~reg0.ENA
clken => cordic_x_res_2c[15]~reg0.ENA
clken => cordic_x_res_2c[14]~reg0.ENA
clken => cordic_x_res_2c[13]~reg0.ENA
clken => cordic_x_res_2c[12]~reg0.ENA
clken => cordic_x_res_2c[11]~reg0.ENA
clken => cordic_x_res_2c[10]~reg0.ENA
clken => cordic_x_res_2c[9]~reg0.ENA
clken => cordic_x_res_2c[8]~reg0.ENA
clken => cordic_x_res_2c[7]~reg0.ENA
clken => cordic_x_res_2c[6]~reg0.ENA
clken => cordic_x_res_2c[5]~reg0.ENA
clken => cordic_x_res_2c[4]~reg0.ENA
clken => cordic_x_res_2c[3]~reg0.ENA
clken => cordic_x_res_2c[2]~reg0.ENA
clken => cordic_x_res_2c[1]~reg0.ENA
clken => cordic_x_res_2c[0]~reg0.ENA
clken => cordic_y_res_2c[15]~reg0.ENA
clken => cordic_y_res_2c[14]~reg0.ENA
clken => cordic_y_res_2c[13]~reg0.ENA
clken => cordic_y_res_2c[12]~reg0.ENA
clken => cordic_y_res_2c[11]~reg0.ENA
clken => cordic_y_res_2c[10]~reg0.ENA
clken => cordic_y_res_2c[9]~reg0.ENA
clken => cordic_y_res_2c[8]~reg0.ENA
clken => cordic_y_res_2c[7]~reg0.ENA
clken => cordic_y_res_2c[6]~reg0.ENA
clken => cordic_y_res_2c[5]~reg0.ENA
clken => cordic_y_res_2c[4]~reg0.ENA
clken => cordic_y_res_2c[3]~reg0.ENA
clken => cordic_y_res_2c[2]~reg0.ENA
clken => cordic_y_res_2c[1]~reg0.ENA
cordic_x_res[0] => Add0.IN32
cordic_x_res[0] => cordic_x_res_d[0]~reg0.DATAIN
cordic_x_res[1] => Add0.IN31
cordic_x_res[1] => cordic_x_res_d[1]~reg0.DATAIN
cordic_x_res[2] => Add0.IN30
cordic_x_res[2] => cordic_x_res_d[2]~reg0.DATAIN
cordic_x_res[3] => Add0.IN29
cordic_x_res[3] => cordic_x_res_d[3]~reg0.DATAIN
cordic_x_res[4] => Add0.IN28
cordic_x_res[4] => cordic_x_res_d[4]~reg0.DATAIN
cordic_x_res[5] => Add0.IN27
cordic_x_res[5] => cordic_x_res_d[5]~reg0.DATAIN
cordic_x_res[6] => Add0.IN26
cordic_x_res[6] => cordic_x_res_d[6]~reg0.DATAIN
cordic_x_res[7] => Add0.IN25
cordic_x_res[7] => cordic_x_res_d[7]~reg0.DATAIN
cordic_x_res[8] => Add0.IN24
cordic_x_res[8] => cordic_x_res_d[8]~reg0.DATAIN
cordic_x_res[9] => Add0.IN23
cordic_x_res[9] => cordic_x_res_d[9]~reg0.DATAIN
cordic_x_res[10] => Add0.IN22
cordic_x_res[10] => cordic_x_res_d[10]~reg0.DATAIN
cordic_x_res[11] => Add0.IN21
cordic_x_res[11] => cordic_x_res_d[11]~reg0.DATAIN
cordic_x_res[12] => Add0.IN20
cordic_x_res[12] => cordic_x_res_d[12]~reg0.DATAIN
cordic_x_res[13] => Add0.IN19
cordic_x_res[13] => cordic_x_res_d[13]~reg0.DATAIN
cordic_x_res[14] => Add0.IN18
cordic_x_res[14] => cordic_x_res_d[14]~reg0.DATAIN
cordic_x_res[15] => Add0.IN17
cordic_x_res[15] => cordic_x_res_d[15]~reg0.DATAIN
cordic_y_res[0] => Add1.IN32
cordic_y_res[0] => cordic_y_res_d[0]~reg0.DATAIN
cordic_y_res[1] => Add1.IN31
cordic_y_res[1] => cordic_y_res_d[1]~reg0.DATAIN
cordic_y_res[2] => Add1.IN30
cordic_y_res[2] => cordic_y_res_d[2]~reg0.DATAIN
cordic_y_res[3] => Add1.IN29
cordic_y_res[3] => cordic_y_res_d[3]~reg0.DATAIN
cordic_y_res[4] => Add1.IN28
cordic_y_res[4] => cordic_y_res_d[4]~reg0.DATAIN
cordic_y_res[5] => Add1.IN27
cordic_y_res[5] => cordic_y_res_d[5]~reg0.DATAIN
cordic_y_res[6] => Add1.IN26
cordic_y_res[6] => cordic_y_res_d[6]~reg0.DATAIN
cordic_y_res[7] => Add1.IN25
cordic_y_res[7] => cordic_y_res_d[7]~reg0.DATAIN
cordic_y_res[8] => Add1.IN24
cordic_y_res[8] => cordic_y_res_d[8]~reg0.DATAIN
cordic_y_res[9] => Add1.IN23
cordic_y_res[9] => cordic_y_res_d[9]~reg0.DATAIN
cordic_y_res[10] => Add1.IN22
cordic_y_res[10] => cordic_y_res_d[10]~reg0.DATAIN
cordic_y_res[11] => Add1.IN21
cordic_y_res[11] => cordic_y_res_d[11]~reg0.DATAIN
cordic_y_res[12] => Add1.IN20
cordic_y_res[12] => cordic_y_res_d[12]~reg0.DATAIN
cordic_y_res[13] => Add1.IN19
cordic_y_res[13] => cordic_y_res_d[13]~reg0.DATAIN
cordic_y_res[14] => Add1.IN18
cordic_y_res[14] => cordic_y_res_d[14]~reg0.DATAIN
cordic_y_res[15] => Add1.IN17
cordic_y_res[15] => cordic_y_res_d[15]~reg0.DATAIN
cordic_x_res_d[0] <= cordic_x_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[1] <= cordic_x_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[2] <= cordic_x_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[3] <= cordic_x_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[4] <= cordic_x_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[5] <= cordic_x_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[6] <= cordic_x_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[7] <= cordic_x_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[8] <= cordic_x_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[9] <= cordic_x_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[10] <= cordic_x_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[11] <= cordic_x_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[12] <= cordic_x_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[13] <= cordic_x_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[14] <= cordic_x_res_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[15] <= cordic_x_res_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[0] <= cordic_y_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[1] <= cordic_y_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[2] <= cordic_y_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[3] <= cordic_y_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[4] <= cordic_y_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[5] <= cordic_y_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[6] <= cordic_y_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[7] <= cordic_y_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[8] <= cordic_y_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[9] <= cordic_y_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[10] <= cordic_y_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[11] <= cordic_y_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[12] <= cordic_y_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[13] <= cordic_y_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[14] <= cordic_y_res_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[15] <= cordic_y_res_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[0] <= cordic_x_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[1] <= cordic_x_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[2] <= cordic_x_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[3] <= cordic_x_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[4] <= cordic_x_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[5] <= cordic_x_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[6] <= cordic_x_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[7] <= cordic_x_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[8] <= cordic_x_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[9] <= cordic_x_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[10] <= cordic_x_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[11] <= cordic_x_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[12] <= cordic_x_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[13] <= cordic_x_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[14] <= cordic_x_res_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[15] <= cordic_x_res_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[0] <= cordic_y_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[1] <= cordic_y_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[2] <= cordic_y_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[3] <= cordic_y_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[4] <= cordic_y_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[5] <= cordic_y_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[6] <= cordic_y_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[7] <= cordic_y_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[8] <= cordic_y_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[9] <= cordic_y_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[10] <= cordic_y_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[11] <= cordic_y_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[12] <= cordic_y_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[13] <= cordic_y_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[14] <= cordic_y_res_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[15] <= cordic_y_res_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => sin_o[14]~reg0.ACLR
reset => sin_o[15]~reg0.ACLR
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => cos_o[14]~reg0.ACLR
reset => cos_o[15]~reg0.ACLR
clken => sin_o[0]~reg0.ENA
clken => cos_o[15]~reg0.ENA
clken => cos_o[14]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
clken => cos_o[0]~reg0.ENA
clken => sin_o[15]~reg0.ENA
clken => sin_o[14]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
qd[0] => Mux0.IN1
qd[0] => Mux1.IN1
qd[0] => Mux2.IN1
qd[0] => Mux3.IN1
qd[0] => Mux4.IN1
qd[0] => Mux5.IN1
qd[0] => Mux6.IN1
qd[0] => Mux7.IN1
qd[0] => Mux8.IN1
qd[0] => Mux9.IN1
qd[0] => Mux10.IN1
qd[0] => Mux11.IN1
qd[0] => Mux12.IN1
qd[0] => Mux13.IN1
qd[0] => Mux14.IN1
qd[0] => Mux15.IN1
qd[0] => Mux16.IN1
qd[0] => Mux17.IN1
qd[0] => Mux18.IN1
qd[0] => Mux19.IN1
qd[0] => Mux20.IN1
qd[0] => Mux21.IN1
qd[0] => Mux22.IN1
qd[0] => Mux23.IN1
qd[0] => Mux24.IN1
qd[0] => Mux25.IN1
qd[0] => Mux26.IN1
qd[0] => Mux27.IN1
qd[0] => Mux28.IN1
qd[0] => Mux29.IN1
qd[0] => Mux30.IN1
qd[0] => Mux31.IN1
qd[1] => Mux0.IN0
qd[1] => Mux1.IN0
qd[1] => Mux2.IN0
qd[1] => Mux3.IN0
qd[1] => Mux4.IN0
qd[1] => Mux5.IN0
qd[1] => Mux6.IN0
qd[1] => Mux7.IN0
qd[1] => Mux8.IN0
qd[1] => Mux9.IN0
qd[1] => Mux10.IN0
qd[1] => Mux11.IN0
qd[1] => Mux12.IN0
qd[1] => Mux13.IN0
qd[1] => Mux14.IN0
qd[1] => Mux15.IN0
qd[1] => Mux16.IN0
qd[1] => Mux17.IN0
qd[1] => Mux18.IN0
qd[1] => Mux19.IN0
qd[1] => Mux20.IN0
qd[1] => Mux21.IN0
qd[1] => Mux22.IN0
qd[1] => Mux23.IN0
qd[1] => Mux24.IN0
qd[1] => Mux25.IN0
qd[1] => Mux26.IN0
qd[1] => Mux27.IN0
qd[1] => Mux28.IN0
qd[1] => Mux29.IN0
qd[1] => Mux30.IN0
qd[1] => Mux31.IN0
cordic_x_res_d[0] => Mux15.IN2
cordic_x_res_d[0] => Mux31.IN2
cordic_x_res_d[1] => Mux14.IN2
cordic_x_res_d[1] => Mux30.IN2
cordic_x_res_d[2] => Mux13.IN2
cordic_x_res_d[2] => Mux29.IN2
cordic_x_res_d[3] => Mux12.IN2
cordic_x_res_d[3] => Mux28.IN2
cordic_x_res_d[4] => Mux11.IN2
cordic_x_res_d[4] => Mux27.IN2
cordic_x_res_d[5] => Mux10.IN2
cordic_x_res_d[5] => Mux26.IN2
cordic_x_res_d[6] => Mux9.IN2
cordic_x_res_d[6] => Mux25.IN2
cordic_x_res_d[7] => Mux8.IN2
cordic_x_res_d[7] => Mux24.IN2
cordic_x_res_d[8] => Mux7.IN2
cordic_x_res_d[8] => Mux23.IN2
cordic_x_res_d[9] => Mux6.IN2
cordic_x_res_d[9] => Mux22.IN2
cordic_x_res_d[10] => Mux5.IN2
cordic_x_res_d[10] => Mux21.IN2
cordic_x_res_d[11] => Mux4.IN2
cordic_x_res_d[11] => Mux20.IN2
cordic_x_res_d[12] => Mux3.IN2
cordic_x_res_d[12] => Mux19.IN2
cordic_x_res_d[13] => Mux2.IN2
cordic_x_res_d[13] => Mux18.IN2
cordic_x_res_d[14] => Mux1.IN2
cordic_x_res_d[14] => Mux17.IN2
cordic_x_res_d[15] => Mux0.IN2
cordic_x_res_d[15] => Mux16.IN2
cordic_y_res_d[0] => Mux15.IN3
cordic_y_res_d[0] => Mux31.IN3
cordic_y_res_d[1] => Mux14.IN3
cordic_y_res_d[1] => Mux30.IN3
cordic_y_res_d[2] => Mux13.IN3
cordic_y_res_d[2] => Mux29.IN3
cordic_y_res_d[3] => Mux12.IN3
cordic_y_res_d[3] => Mux28.IN3
cordic_y_res_d[4] => Mux11.IN3
cordic_y_res_d[4] => Mux27.IN3
cordic_y_res_d[5] => Mux10.IN3
cordic_y_res_d[5] => Mux26.IN3
cordic_y_res_d[6] => Mux9.IN3
cordic_y_res_d[6] => Mux25.IN3
cordic_y_res_d[7] => Mux8.IN3
cordic_y_res_d[7] => Mux24.IN3
cordic_y_res_d[8] => Mux7.IN3
cordic_y_res_d[8] => Mux23.IN3
cordic_y_res_d[9] => Mux6.IN3
cordic_y_res_d[9] => Mux22.IN3
cordic_y_res_d[10] => Mux5.IN3
cordic_y_res_d[10] => Mux21.IN3
cordic_y_res_d[11] => Mux4.IN3
cordic_y_res_d[11] => Mux20.IN3
cordic_y_res_d[12] => Mux3.IN3
cordic_y_res_d[12] => Mux19.IN3
cordic_y_res_d[13] => Mux2.IN3
cordic_y_res_d[13] => Mux18.IN3
cordic_y_res_d[14] => Mux1.IN3
cordic_y_res_d[14] => Mux17.IN3
cordic_y_res_d[15] => Mux0.IN3
cordic_y_res_d[15] => Mux16.IN3
cordic_x_res_2c[0] => Mux15.IN4
cordic_x_res_2c[0] => Mux31.IN4
cordic_x_res_2c[1] => Mux14.IN4
cordic_x_res_2c[1] => Mux30.IN4
cordic_x_res_2c[2] => Mux13.IN4
cordic_x_res_2c[2] => Mux29.IN4
cordic_x_res_2c[3] => Mux12.IN4
cordic_x_res_2c[3] => Mux28.IN4
cordic_x_res_2c[4] => Mux11.IN4
cordic_x_res_2c[4] => Mux27.IN4
cordic_x_res_2c[5] => Mux10.IN4
cordic_x_res_2c[5] => Mux26.IN4
cordic_x_res_2c[6] => Mux9.IN4
cordic_x_res_2c[6] => Mux25.IN4
cordic_x_res_2c[7] => Mux8.IN4
cordic_x_res_2c[7] => Mux24.IN4
cordic_x_res_2c[8] => Mux7.IN4
cordic_x_res_2c[8] => Mux23.IN4
cordic_x_res_2c[9] => Mux6.IN4
cordic_x_res_2c[9] => Mux22.IN4
cordic_x_res_2c[10] => Mux5.IN4
cordic_x_res_2c[10] => Mux21.IN4
cordic_x_res_2c[11] => Mux4.IN4
cordic_x_res_2c[11] => Mux20.IN4
cordic_x_res_2c[12] => Mux3.IN4
cordic_x_res_2c[12] => Mux19.IN4
cordic_x_res_2c[13] => Mux2.IN4
cordic_x_res_2c[13] => Mux18.IN4
cordic_x_res_2c[14] => Mux1.IN4
cordic_x_res_2c[14] => Mux17.IN4
cordic_x_res_2c[15] => Mux0.IN4
cordic_x_res_2c[15] => Mux16.IN4
cordic_y_res_2c[0] => Mux15.IN5
cordic_y_res_2c[0] => Mux31.IN5
cordic_y_res_2c[1] => Mux14.IN5
cordic_y_res_2c[1] => Mux30.IN5
cordic_y_res_2c[2] => Mux13.IN5
cordic_y_res_2c[2] => Mux29.IN5
cordic_y_res_2c[3] => Mux12.IN5
cordic_y_res_2c[3] => Mux28.IN5
cordic_y_res_2c[4] => Mux11.IN5
cordic_y_res_2c[4] => Mux27.IN5
cordic_y_res_2c[5] => Mux10.IN5
cordic_y_res_2c[5] => Mux26.IN5
cordic_y_res_2c[6] => Mux9.IN5
cordic_y_res_2c[6] => Mux25.IN5
cordic_y_res_2c[7] => Mux8.IN5
cordic_y_res_2c[7] => Mux24.IN5
cordic_y_res_2c[8] => Mux7.IN5
cordic_y_res_2c[8] => Mux23.IN5
cordic_y_res_2c[9] => Mux6.IN5
cordic_y_res_2c[9] => Mux22.IN5
cordic_y_res_2c[10] => Mux5.IN5
cordic_y_res_2c[10] => Mux21.IN5
cordic_y_res_2c[11] => Mux4.IN5
cordic_y_res_2c[11] => Mux20.IN5
cordic_y_res_2c[12] => Mux3.IN5
cordic_y_res_2c[12] => Mux19.IN5
cordic_y_res_2c[13] => Mux2.IN5
cordic_y_res_2c[13] => Mux18.IN5
cordic_y_res_2c[14] => Mux1.IN5
cordic_y_res_2c[14] => Mux17.IN5
cordic_y_res_2c[15] => Mux0.IN5
cordic_y_res_2c[15] => Mux16.IN5
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|dop_reg:dop
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => cos_o[14]~reg0.ACLR
reset => cos_o[15]~reg0.ACLR
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => sin_o[14]~reg0.ACLR
reset => sin_o[15]~reg0.ACLR
clken => cos_o[0]~reg0.ENA
clken => sin_o[15]~reg0.ENA
clken => sin_o[14]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
clken => sin_o[0]~reg0.ENA
clken => cos_o[15]~reg0.ENA
clken => cos_o[14]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
sin_i[0] => sin_o[0]~reg0.DATAIN
sin_i[1] => sin_o[1]~reg0.DATAIN
sin_i[2] => sin_o[2]~reg0.DATAIN
sin_i[3] => sin_o[3]~reg0.DATAIN
sin_i[4] => sin_o[4]~reg0.DATAIN
sin_i[5] => sin_o[5]~reg0.DATAIN
sin_i[6] => sin_o[6]~reg0.DATAIN
sin_i[7] => sin_o[7]~reg0.DATAIN
sin_i[8] => sin_o[8]~reg0.DATAIN
sin_i[9] => sin_o[9]~reg0.DATAIN
sin_i[10] => sin_o[10]~reg0.DATAIN
sin_i[11] => sin_o[11]~reg0.DATAIN
sin_i[12] => sin_o[12]~reg0.DATAIN
sin_i[13] => sin_o[13]~reg0.DATAIN
sin_i[14] => sin_o[14]~reg0.DATAIN
sin_i[15] => sin_o[15]~reg0.DATAIN
cos_i[0] => cos_o[0]~reg0.DATAIN
cos_i[1] => cos_o[1]~reg0.DATAIN
cos_i[2] => cos_o[2]~reg0.DATAIN
cos_i[3] => cos_o[3]~reg0.DATAIN
cos_i[4] => cos_o[4]~reg0.DATAIN
cos_i[5] => cos_o[5]~reg0.DATAIN
cos_i[6] => cos_o[6]~reg0.DATAIN
cos_i[7] => cos_o[7]~reg0.DATAIN
cos_i[8] => cos_o[8]~reg0.DATAIN
cos_i[9] => cos_o[9]~reg0.DATAIN
cos_i[10] => cos_o[10]~reg0.DATAIN
cos_i[11] => cos_o[11]~reg0.DATAIN
cos_i[12] => cos_o[12]~reg0.DATAIN
cos_i[13] => cos_o[13]~reg0.DATAIN
cos_i[14] => cos_o[14]~reg0.DATAIN
cos_i[15] => cos_o[15]~reg0.DATAIN
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_cki:auto_generated.clock
clk_en => cntr_cki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_cki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cki:auto_generated.q[0]
q[1] <= cntr_cki:auto_generated.q[1]
q[2] <= cntr_cki:auto_generated.q[2]
q[3] <= cntr_cki:auto_generated.q[3]
q[4] <= cntr_cki:auto_generated.q[4]
q[5] <= cntr_cki:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated
aclr => counter_reg_bit[5].IN0
clk_en => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|CIC:CIC
clk => d_d_tmp[0].CLK
clk => d_d_tmp[1].CLK
clk => d_d_tmp[2].CLK
clk => d_d_tmp[3].CLK
clk => d_d_tmp[4].CLK
clk => d_d_tmp[5].CLK
clk => d_d_tmp[6].CLK
clk => d_d_tmp[7].CLK
clk => d_d_tmp[8].CLK
clk => d_d_tmp[9].CLK
clk => d_d_tmp[10].CLK
clk => d_d_tmp[11].CLK
clk => d_d_tmp[12].CLK
clk => d_d_tmp[13].CLK
clk => d_d_tmp[14].CLK
clk => d_d_tmp[15].CLK
clk => d_d_tmp[16].CLK
clk => d_d_tmp[17].CLK
clk => d_d_tmp[18].CLK
clk => d_d_tmp[19].CLK
clk => d_d_tmp[20].CLK
clk => d_d_tmp[21].CLK
clk => d_d_tmp[22].CLK
clk => d_d_tmp[23].CLK
clk => d_d_tmp[24].CLK
clk => d_d_tmp[25].CLK
clk => d_d_tmp[26].CLK
clk => d_d_tmp[27].CLK
clk => d_d_tmp[28].CLK
clk => d_d_tmp[29].CLK
clk => d_d_tmp[30].CLK
clk => d_d_tmp[31].CLK
clk => d_d_tmp[32].CLK
clk => d_d_tmp[33].CLK
clk => d_d_tmp[34].CLK
clk => d_d_tmp[35].CLK
clk => d_d_tmp[36].CLK
clk => d_d_tmp[37].CLK
clk => d_d_tmp[38].CLK
clk => d_d_tmp[39].CLK
clk => d_d_tmp[40].CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_d9[0].CLK
clk => d_d9[1].CLK
clk => d_d9[2].CLK
clk => d_d9[3].CLK
clk => d_d9[4].CLK
clk => d_d9[5].CLK
clk => d_d9[6].CLK
clk => d_d9[7].CLK
clk => d_d9[8].CLK
clk => d_d9[9].CLK
clk => d_d9[10].CLK
clk => d_d9[11].CLK
clk => d_d9[12].CLK
clk => d_d9[13].CLK
clk => d_d9[14].CLK
clk => d_d9[15].CLK
clk => d_d9[16].CLK
clk => d_d9[17].CLK
clk => d_d9[18].CLK
clk => d_d9[19].CLK
clk => d_d9[20].CLK
clk => d_d9[21].CLK
clk => d_d9[22].CLK
clk => d_d9[23].CLK
clk => d_d9[24].CLK
clk => d_d9[25].CLK
clk => d_d9[26].CLK
clk => d_d9[27].CLK
clk => d_d9[28].CLK
clk => d_d9[29].CLK
clk => d_d9[30].CLK
clk => d_d9[31].CLK
clk => d_d9[32].CLK
clk => d_d9[33].CLK
clk => d_d9[34].CLK
clk => d_d9[35].CLK
clk => d_d9[36].CLK
clk => d_d9[37].CLK
clk => d_d9[38].CLK
clk => d_d9[39].CLK
clk => d_d9[40].CLK
clk => d_d8[0].CLK
clk => d_d8[1].CLK
clk => d_d8[2].CLK
clk => d_d8[3].CLK
clk => d_d8[4].CLK
clk => d_d8[5].CLK
clk => d_d8[6].CLK
clk => d_d8[7].CLK
clk => d_d8[8].CLK
clk => d_d8[9].CLK
clk => d_d8[10].CLK
clk => d_d8[11].CLK
clk => d_d8[12].CLK
clk => d_d8[13].CLK
clk => d_d8[14].CLK
clk => d_d8[15].CLK
clk => d_d8[16].CLK
clk => d_d8[17].CLK
clk => d_d8[18].CLK
clk => d_d8[19].CLK
clk => d_d8[20].CLK
clk => d_d8[21].CLK
clk => d_d8[22].CLK
clk => d_d8[23].CLK
clk => d_d8[24].CLK
clk => d_d8[25].CLK
clk => d_d8[26].CLK
clk => d_d8[27].CLK
clk => d_d8[28].CLK
clk => d_d8[29].CLK
clk => d_d8[30].CLK
clk => d_d8[31].CLK
clk => d_d8[32].CLK
clk => d_d8[33].CLK
clk => d_d8[34].CLK
clk => d_d8[35].CLK
clk => d_d8[36].CLK
clk => d_d8[37].CLK
clk => d_d8[38].CLK
clk => d_d8[39].CLK
clk => d_d8[40].CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d7[17].CLK
clk => d_d7[18].CLK
clk => d_d7[19].CLK
clk => d_d7[20].CLK
clk => d_d7[21].CLK
clk => d_d7[22].CLK
clk => d_d7[23].CLK
clk => d_d7[24].CLK
clk => d_d7[25].CLK
clk => d_d7[26].CLK
clk => d_d7[27].CLK
clk => d_d7[28].CLK
clk => d_d7[29].CLK
clk => d_d7[30].CLK
clk => d_d7[31].CLK
clk => d_d7[32].CLK
clk => d_d7[33].CLK
clk => d_d7[34].CLK
clk => d_d7[35].CLK
clk => d_d7[36].CLK
clk => d_d7[37].CLK
clk => d_d7[38].CLK
clk => d_d7[39].CLK
clk => d_d7[40].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d6[17].CLK
clk => d_d6[18].CLK
clk => d_d6[19].CLK
clk => d_d6[20].CLK
clk => d_d6[21].CLK
clk => d_d6[22].CLK
clk => d_d6[23].CLK
clk => d_d6[24].CLK
clk => d_d6[25].CLK
clk => d_d6[26].CLK
clk => d_d6[27].CLK
clk => d_d6[28].CLK
clk => d_d6[29].CLK
clk => d_d6[30].CLK
clk => d_d6[31].CLK
clk => d_d6[32].CLK
clk => d_d6[33].CLK
clk => d_d6[34].CLK
clk => d_d6[35].CLK
clk => d_d6[36].CLK
clk => d_d6[37].CLK
clk => d_d6[38].CLK
clk => d_d6[39].CLK
clk => d_d6[40].CLK
clk => d10[33].CLK
clk => d10[34].CLK
clk => d10[35].CLK
clk => d10[36].CLK
clk => d10[37].CLK
clk => d10[38].CLK
clk => d10[39].CLK
clk => d10[40].CLK
clk => d9[0].CLK
clk => d9[1].CLK
clk => d9[2].CLK
clk => d9[3].CLK
clk => d9[4].CLK
clk => d9[5].CLK
clk => d9[6].CLK
clk => d9[7].CLK
clk => d9[8].CLK
clk => d9[9].CLK
clk => d9[10].CLK
clk => d9[11].CLK
clk => d9[12].CLK
clk => d9[13].CLK
clk => d9[14].CLK
clk => d9[15].CLK
clk => d9[16].CLK
clk => d9[17].CLK
clk => d9[18].CLK
clk => d9[19].CLK
clk => d9[20].CLK
clk => d9[21].CLK
clk => d9[22].CLK
clk => d9[23].CLK
clk => d9[24].CLK
clk => d9[25].CLK
clk => d9[26].CLK
clk => d9[27].CLK
clk => d9[28].CLK
clk => d9[29].CLK
clk => d9[30].CLK
clk => d9[31].CLK
clk => d9[32].CLK
clk => d9[33].CLK
clk => d9[34].CLK
clk => d9[35].CLK
clk => d9[36].CLK
clk => d9[37].CLK
clk => d9[38].CLK
clk => d9[39].CLK
clk => d9[40].CLK
clk => d8[0].CLK
clk => d8[1].CLK
clk => d8[2].CLK
clk => d8[3].CLK
clk => d8[4].CLK
clk => d8[5].CLK
clk => d8[6].CLK
clk => d8[7].CLK
clk => d8[8].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d8[17].CLK
clk => d8[18].CLK
clk => d8[19].CLK
clk => d8[20].CLK
clk => d8[21].CLK
clk => d8[22].CLK
clk => d8[23].CLK
clk => d8[24].CLK
clk => d8[25].CLK
clk => d8[26].CLK
clk => d8[27].CLK
clk => d8[28].CLK
clk => d8[29].CLK
clk => d8[30].CLK
clk => d8[31].CLK
clk => d8[32].CLK
clk => d8[33].CLK
clk => d8[34].CLK
clk => d8[35].CLK
clk => d8[36].CLK
clk => d8[37].CLK
clk => d8[38].CLK
clk => d8[39].CLK
clk => d8[40].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d7[17].CLK
clk => d7[18].CLK
clk => d7[19].CLK
clk => d7[20].CLK
clk => d7[21].CLK
clk => d7[22].CLK
clk => d7[23].CLK
clk => d7[24].CLK
clk => d7[25].CLK
clk => d7[26].CLK
clk => d7[27].CLK
clk => d7[28].CLK
clk => d7[29].CLK
clk => d7[30].CLK
clk => d7[31].CLK
clk => d7[32].CLK
clk => d7[33].CLK
clk => d7[34].CLK
clk => d7[35].CLK
clk => d7[36].CLK
clk => d7[37].CLK
clk => d7[38].CLK
clk => d7[39].CLK
clk => d7[40].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d6[17].CLK
clk => d6[18].CLK
clk => d6[19].CLK
clk => d6[20].CLK
clk => d6[21].CLK
clk => d6[22].CLK
clk => d6[23].CLK
clk => d6[24].CLK
clk => d6[25].CLK
clk => d6[26].CLK
clk => d6[27].CLK
clk => d6[28].CLK
clk => d6[29].CLK
clk => d6[30].CLK
clk => d6[31].CLK
clk => d6[32].CLK
clk => d6[33].CLK
clk => d6[34].CLK
clk => d6[35].CLK
clk => d6[36].CLK
clk => d6[37].CLK
clk => d6[38].CLK
clk => d6[39].CLK
clk => d6[40].CLK
clk => d_clk~reg0.CLK
clk => v_comb.CLK
clk => d_clk_tmp.CLK
clk => d_tmp[0].CLK
clk => d_tmp[1].CLK
clk => d_tmp[2].CLK
clk => d_tmp[3].CLK
clk => d_tmp[4].CLK
clk => d_tmp[5].CLK
clk => d_tmp[6].CLK
clk => d_tmp[7].CLK
clk => d_tmp[8].CLK
clk => d_tmp[9].CLK
clk => d_tmp[10].CLK
clk => d_tmp[11].CLK
clk => d_tmp[12].CLK
clk => d_tmp[13].CLK
clk => d_tmp[14].CLK
clk => d_tmp[15].CLK
clk => d_tmp[16].CLK
clk => d_tmp[17].CLK
clk => d_tmp[18].CLK
clk => d_tmp[19].CLK
clk => d_tmp[20].CLK
clk => d_tmp[21].CLK
clk => d_tmp[22].CLK
clk => d_tmp[23].CLK
clk => d_tmp[24].CLK
clk => d_tmp[25].CLK
clk => d_tmp[26].CLK
clk => d_tmp[27].CLK
clk => d_tmp[28].CLK
clk => d_tmp[29].CLK
clk => d_tmp[30].CLK
clk => d_tmp[31].CLK
clk => d_tmp[32].CLK
clk => d_tmp[33].CLK
clk => d_tmp[34].CLK
clk => d_tmp[35].CLK
clk => d_tmp[36].CLK
clk => d_tmp[37].CLK
clk => d_tmp[38].CLK
clk => d_tmp[39].CLK
clk => d_tmp[40].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d5[17].CLK
clk => d5[18].CLK
clk => d5[19].CLK
clk => d5[20].CLK
clk => d5[21].CLK
clk => d5[22].CLK
clk => d5[23].CLK
clk => d5[24].CLK
clk => d5[25].CLK
clk => d5[26].CLK
clk => d5[27].CLK
clk => d5[28].CLK
clk => d5[29].CLK
clk => d5[30].CLK
clk => d5[31].CLK
clk => d5[32].CLK
clk => d5[33].CLK
clk => d5[34].CLK
clk => d5[35].CLK
clk => d5[36].CLK
clk => d5[37].CLK
clk => d5[38].CLK
clk => d5[39].CLK
clk => d5[40].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d4[17].CLK
clk => d4[18].CLK
clk => d4[19].CLK
clk => d4[20].CLK
clk => d4[21].CLK
clk => d4[22].CLK
clk => d4[23].CLK
clk => d4[24].CLK
clk => d4[25].CLK
clk => d4[26].CLK
clk => d4[27].CLK
clk => d4[28].CLK
clk => d4[29].CLK
clk => d4[30].CLK
clk => d4[31].CLK
clk => d4[32].CLK
clk => d4[33].CLK
clk => d4[34].CLK
clk => d4[35].CLK
clk => d4[36].CLK
clk => d4[37].CLK
clk => d4[38].CLK
clk => d4[39].CLK
clk => d4[40].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d3[17].CLK
clk => d3[18].CLK
clk => d3[19].CLK
clk => d3[20].CLK
clk => d3[21].CLK
clk => d3[22].CLK
clk => d3[23].CLK
clk => d3[24].CLK
clk => d3[25].CLK
clk => d3[26].CLK
clk => d3[27].CLK
clk => d3[28].CLK
clk => d3[29].CLK
clk => d3[30].CLK
clk => d3[31].CLK
clk => d3[32].CLK
clk => d3[33].CLK
clk => d3[34].CLK
clk => d3[35].CLK
clk => d3[36].CLK
clk => d3[37].CLK
clk => d3[38].CLK
clk => d3[39].CLK
clk => d3[40].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d2[17].CLK
clk => d2[18].CLK
clk => d2[19].CLK
clk => d2[20].CLK
clk => d2[21].CLK
clk => d2[22].CLK
clk => d2[23].CLK
clk => d2[24].CLK
clk => d2[25].CLK
clk => d2[26].CLK
clk => d2[27].CLK
clk => d2[28].CLK
clk => d2[29].CLK
clk => d2[30].CLK
clk => d2[31].CLK
clk => d2[32].CLK
clk => d2[33].CLK
clk => d2[34].CLK
clk => d2[35].CLK
clk => d2[36].CLK
clk => d2[37].CLK
clk => d2[38].CLK
clk => d2[39].CLK
clk => d2[40].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
clk => d1[17].CLK
clk => d1[18].CLK
clk => d1[19].CLK
clk => d1[20].CLK
clk => d1[21].CLK
clk => d1[22].CLK
clk => d1[23].CLK
clk => d1[24].CLK
clk => d1[25].CLK
clk => d1[26].CLK
clk => d1[27].CLK
clk => d1[28].CLK
clk => d1[29].CLK
clk => d1[30].CLK
clk => d1[31].CLK
clk => d1[32].CLK
clk => d1[33].CLK
clk => d1[34].CLK
clk => d1[35].CLK
clk => d1[36].CLK
clk => d1[37].CLK
clk => d1[38].CLK
clk => d1[39].CLK
clk => d1[40].CLK
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d6.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d7.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d8.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_d9.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_out.OUTPUTSELECT
rst => d_d_tmp[23].ENA
rst => d_d_tmp[22].ENA
rst => d_d_tmp[21].ENA
rst => d_d_tmp[20].ENA
rst => d_d_tmp[19].ENA
rst => d_d_tmp[18].ENA
rst => d_d_tmp[17].ENA
rst => d_d_tmp[16].ENA
rst => d_d_tmp[15].ENA
rst => d_d_tmp[14].ENA
rst => d_d_tmp[13].ENA
rst => d_d_tmp[12].ENA
rst => d_d_tmp[11].ENA
rst => d_d_tmp[10].ENA
rst => v_comb.ENA
rst => d_d_tmp[9].ENA
rst => d_d_tmp[8].ENA
rst => d_d_tmp[7].ENA
rst => d_d_tmp[6].ENA
rst => d_d_tmp[5].ENA
rst => d_d_tmp[4].ENA
rst => d_d_tmp[3].ENA
rst => d_d_tmp[2].ENA
rst => d_d_tmp[1].ENA
rst => d_d_tmp[0].ENA
rst => d_d_tmp[24].ENA
rst => d_d_tmp[25].ENA
rst => d_d_tmp[26].ENA
rst => d_d_tmp[27].ENA
rst => d_d_tmp[28].ENA
rst => d_d_tmp[29].ENA
rst => d_d_tmp[30].ENA
rst => d_d_tmp[31].ENA
rst => d_d_tmp[32].ENA
rst => d_d_tmp[33].ENA
rst => d_d_tmp[34].ENA
rst => d_d_tmp[35].ENA
rst => d_d_tmp[36].ENA
rst => d_d_tmp[37].ENA
rst => d_d_tmp[38].ENA
rst => d_d_tmp[39].ENA
rst => d_d_tmp[40].ENA
rst => d_clk_tmp.ENA
rst => d_tmp[0].ENA
rst => d_tmp[1].ENA
rst => d_tmp[2].ENA
rst => d_tmp[3].ENA
rst => d_tmp[4].ENA
rst => d_tmp[5].ENA
rst => d_tmp[6].ENA
rst => d_tmp[7].ENA
rst => d_tmp[8].ENA
rst => d_tmp[9].ENA
rst => d_tmp[10].ENA
rst => d_tmp[11].ENA
rst => d_tmp[12].ENA
rst => d_tmp[13].ENA
rst => d_tmp[14].ENA
rst => d_tmp[15].ENA
rst => d_tmp[16].ENA
rst => d_tmp[17].ENA
rst => d_tmp[18].ENA
rst => d_tmp[19].ENA
rst => d_tmp[20].ENA
rst => d_tmp[21].ENA
rst => d_tmp[22].ENA
rst => d_tmp[23].ENA
rst => d_tmp[24].ENA
rst => d_tmp[25].ENA
rst => d_tmp[26].ENA
rst => d_tmp[27].ENA
rst => d_tmp[28].ENA
rst => d_tmp[29].ENA
rst => d_tmp[30].ENA
rst => d_tmp[31].ENA
rst => d_tmp[32].ENA
rst => d_tmp[33].ENA
rst => d_tmp[34].ENA
rst => d_tmp[35].ENA
rst => d_tmp[36].ENA
rst => d_tmp[37].ENA
rst => d_tmp[38].ENA
rst => d_tmp[39].ENA
rst => d_tmp[40].ENA
decimation_ratio[0] => Add5.IN32
decimation_ratio[1] => Add5.IN31
decimation_ratio[1] => Equal1.IN15
decimation_ratio[2] => Add5.IN30
decimation_ratio[2] => Equal1.IN14
decimation_ratio[3] => Add5.IN29
decimation_ratio[3] => Equal1.IN13
decimation_ratio[4] => Add5.IN28
decimation_ratio[4] => Equal1.IN12
decimation_ratio[5] => Add5.IN27
decimation_ratio[5] => Equal1.IN11
decimation_ratio[6] => Add5.IN26
decimation_ratio[6] => Equal1.IN10
decimation_ratio[7] => Add5.IN25
decimation_ratio[7] => Equal1.IN9
decimation_ratio[8] => Add5.IN24
decimation_ratio[8] => Equal1.IN8
decimation_ratio[9] => Add5.IN23
decimation_ratio[9] => Equal1.IN7
decimation_ratio[10] => Add5.IN22
decimation_ratio[10] => Equal1.IN6
decimation_ratio[11] => Add5.IN21
decimation_ratio[11] => Equal1.IN5
decimation_ratio[12] => Add5.IN20
decimation_ratio[12] => Equal1.IN4
decimation_ratio[13] => Add5.IN19
decimation_ratio[13] => Equal1.IN3
decimation_ratio[14] => Add5.IN18
decimation_ratio[14] => Equal1.IN2
decimation_ratio[15] => Add5.IN17
decimation_ratio[15] => Equal1.IN1
d_in[0] => Add0.IN41
d_in[1] => Add0.IN40
d_in[2] => Add0.IN39
d_in[3] => Add0.IN38
d_in[4] => Add0.IN37
d_in[5] => Add0.IN36
d_in[6] => Add0.IN35
d_in[7] => Add0.IN1
d_in[7] => Add0.IN2
d_in[7] => Add0.IN3
d_in[7] => Add0.IN4
d_in[7] => Add0.IN5
d_in[7] => Add0.IN6
d_in[7] => Add0.IN7
d_in[7] => Add0.IN8
d_in[7] => Add0.IN9
d_in[7] => Add0.IN10
d_in[7] => Add0.IN11
d_in[7] => Add0.IN12
d_in[7] => Add0.IN13
d_in[7] => Add0.IN14
d_in[7] => Add0.IN15
d_in[7] => Add0.IN16
d_in[7] => Add0.IN17
d_in[7] => Add0.IN18
d_in[7] => Add0.IN19
d_in[7] => Add0.IN20
d_in[7] => Add0.IN21
d_in[7] => Add0.IN22
d_in[7] => Add0.IN23
d_in[7] => Add0.IN24
d_in[7] => Add0.IN25
d_in[7] => Add0.IN26
d_in[7] => Add0.IN27
d_in[7] => Add0.IN28
d_in[7] => Add0.IN29
d_in[7] => Add0.IN30
d_in[7] => Add0.IN31
d_in[7] => Add0.IN32
d_in[7] => Add0.IN33
d_in[7] => Add0.IN34
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_clk <= d_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR
clk => d21[0].CLK
clk => d21[1].CLK
clk => d21[2].CLK
clk => d21[3].CLK
clk => d21[4].CLK
clk => d21[5].CLK
clk => d21[6].CLK
clk => d21[7].CLK
clk => d20[0].CLK
clk => d20[1].CLK
clk => d20[2].CLK
clk => d20[3].CLK
clk => d20[4].CLK
clk => d20[5].CLK
clk => d20[6].CLK
clk => d20[7].CLK
clk => d19[0].CLK
clk => d19[1].CLK
clk => d19[2].CLK
clk => d19[3].CLK
clk => d19[4].CLK
clk => d19[5].CLK
clk => d19[6].CLK
clk => d19[7].CLK
clk => d18[0].CLK
clk => d18[1].CLK
clk => d18[2].CLK
clk => d18[3].CLK
clk => d18[4].CLK
clk => d18[5].CLK
clk => d18[6].CLK
clk => d18[7].CLK
clk => d17[0].CLK
clk => d17[1].CLK
clk => d17[2].CLK
clk => d17[3].CLK
clk => d17[4].CLK
clk => d17[5].CLK
clk => d17[6].CLK
clk => d17[7].CLK
clk => d16[0].CLK
clk => d16[1].CLK
clk => d16[2].CLK
clk => d16[3].CLK
clk => d16[4].CLK
clk => d16[5].CLK
clk => d16[6].CLK
clk => d16[7].CLK
clk => d15[0].CLK
clk => d15[1].CLK
clk => d15[2].CLK
clk => d15[3].CLK
clk => d15[4].CLK
clk => d15[5].CLK
clk => d15[6].CLK
clk => d15[7].CLK
clk => d14[0].CLK
clk => d14[1].CLK
clk => d14[2].CLK
clk => d14[3].CLK
clk => d14[4].CLK
clk => d14[5].CLK
clk => d14[6].CLK
clk => d14[7].CLK
clk => d13[0].CLK
clk => d13[1].CLK
clk => d13[2].CLK
clk => d13[3].CLK
clk => d13[4].CLK
clk => d13[5].CLK
clk => d13[6].CLK
clk => d13[7].CLK
clk => d12[0].CLK
clk => d12[1].CLK
clk => d12[2].CLK
clk => d12[3].CLK
clk => d12[4].CLK
clk => d12[5].CLK
clk => d12[6].CLK
clk => d12[7].CLK
clk => d11[0].CLK
clk => d11[1].CLK
clk => d11[2].CLK
clk => d11[3].CLK
clk => d11[4].CLK
clk => d11[5].CLK
clk => d11[6].CLK
clk => d11[7].CLK
clk => d10[0].CLK
clk => d10[1].CLK
clk => d10[2].CLK
clk => d10[3].CLK
clk => d10[4].CLK
clk => d10[5].CLK
clk => d10[6].CLK
clk => d10[7].CLK
clk => d9[0].CLK
clk => d9[1].CLK
clk => d9[2].CLK
clk => d9[3].CLK
clk => d9[4].CLK
clk => d9[5].CLK
clk => d9[6].CLK
clk => d9[7].CLK
clk => d8[0].CLK
clk => d8[1].CLK
clk => d8[2].CLK
clk => d8[3].CLK
clk => d8[4].CLK
clk => d8[5].CLK
clk => d8[6].CLK
clk => d8[7].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => clk_out~reg0.DATAIN
clk_25x => h_mux_out[0].CLK
clk_25x => h_mux_out[1].CLK
clk_25x => h_mux_out[2].CLK
clk_25x => h_mux_out[3].CLK
clk_25x => h_mux_out[4].CLK
clk_25x => h_mux_out[5].CLK
clk_25x => h_mux_out[6].CLK
clk_25x => h_mux_out[7].CLK
clk_25x => d_mux_out[0].CLK
clk_25x => d_mux_out[1].CLK
clk_25x => d_mux_out[2].CLK
clk_25x => d_mux_out[3].CLK
clk_25x => d_mux_out[4].CLK
clk_25x => d_mux_out[5].CLK
clk_25x => d_mux_out[6].CLK
clk_25x => d_mux_out[7].CLK
clk_25x => sum_out[0].CLK
clk_25x => sum_out[1].CLK
clk_25x => sum_out[2].CLK
clk_25x => sum_out[3].CLK
clk_25x => sum_out[4].CLK
clk_25x => sum_out[5].CLK
clk_25x => sum_out[6].CLK
clk_25x => sum_out[7].CLK
clk_25x => sum_out[8].CLK
clk_25x => sum_out[9].CLK
clk_25x => sum_out[10].CLK
clk_25x => sum_out[11].CLK
clk_25x => sum_out[12].CLK
clk_25x => sum_out[13].CLK
clk_25x => sum_out[14].CLK
clk_25x => sum_out[15].CLK
clk_25x => sum_out[16].CLK
clk_25x => sum_out[17].CLK
clk_25x => mult_out[0].CLK
clk_25x => mult_out[1].CLK
clk_25x => mult_out[2].CLK
clk_25x => mult_out[3].CLK
clk_25x => mult_out[4].CLK
clk_25x => mult_out[5].CLK
clk_25x => mult_out[6].CLK
clk_25x => mult_out[7].CLK
clk_25x => mult_out[8].CLK
clk_25x => mult_out[9].CLK
clk_25x => mult_out[10].CLK
clk_25x => mult_out[11].CLK
clk_25x => mult_out[12].CLK
clk_25x => mult_out[13].CLK
clk_25x => mult_out[14].CLK
clk_25x => mult_out[15].CLK
clk_25x => mult_out[16].CLK
clk_25x => mult_out[17].CLK
clk_25x => clk_out~reg0.CLK
clk_25x => y[0]~reg0.CLK
clk_25x => y[1]~reg0.CLK
clk_25x => y[2]~reg0.CLK
clk_25x => y[3]~reg0.CLK
clk_25x => y[4]~reg0.CLK
clk_25x => y[5]~reg0.CLK
clk_25x => y[6]~reg0.CLK
clk_25x => y[7]~reg0.CLK
clk_25x => y[8]~reg0.CLK
clk_25x => y[9]~reg0.CLK
clk_25x => y[10]~reg0.CLK
clk_25x => y[11]~reg0.CLK
clk_25x => y[12]~reg0.CLK
clk_25x => y[13]~reg0.CLK
clk_25x => y[14]~reg0.CLK
clk_25x => y[15]~reg0.CLK
clk_25x => y[16]~reg0.CLK
clk_25x => y[17]~reg0.CLK
clk_25x => sum_clr.CLK
clk_25x => select[0].CLK
clk_25x => select[1].CLK
clk_25x => select[2].CLK
clk_25x => select[3].CLK
clk_25x => select[4].CLK
clk_25x => select[5].CLK
clk_25x => select[6].CLK
clk_25x => select[7].CLK
clk_25x => select[8].CLK
clk_25x => select[9].CLK
clk_25x => select[10].CLK
clk_25x => select[11].CLK
clk_25x => select[12].CLK
clk_25x => select[13].CLK
clk_25x => select[14].CLK
clk_25x => select[15].CLK
clk_25x => state~1.DATAIN
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d1.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d2.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d3.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d4.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d5.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d6.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d7.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d8.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d9.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d10.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d11.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d12.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d13.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d14.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d15.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d16.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d17.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d18.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d19.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => d20.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => mult_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => sum_out.OUTPUTSELECT
rst => d_mux_out[5].ENA
rst => d_mux_out[4].ENA
rst => d21[0].ENA
rst => d_mux_out[3].ENA
rst => d_mux_out[2].ENA
rst => d_mux_out[1].ENA
rst => d_mux_out[0].ENA
rst => h_mux_out[7].ENA
rst => h_mux_out[6].ENA
rst => h_mux_out[5].ENA
rst => h_mux_out[4].ENA
rst => h_mux_out[3].ENA
rst => h_mux_out[2].ENA
rst => h_mux_out[1].ENA
rst => h_mux_out[0].ENA
rst => d_mux_out[6].ENA
rst => d_mux_out[7].ENA
rst => d21[1].ENA
rst => d21[2].ENA
rst => d21[3].ENA
rst => d21[4].ENA
rst => d21[5].ENA
rst => d21[6].ENA
rst => d21[7].ENA
x[0] => d1.DATAA
x[1] => d1.DATAA
x[2] => d1.DATAA
x[3] => d1.DATAA
x[4] => d1.DATAA
x[5] => d1.DATAA
x[6] => d1.DATAA
x[7] => d1.DATAA
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
fsin_o[0] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[12] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[13] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[14] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[15] <= LO_nco_ii_0:nco_ii_0.fsin_o
fcos_o[0] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[1] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[2] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[3] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[4] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[5] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[6] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[7] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[8] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[9] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[10] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[11] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[12] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[13] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[14] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[15] <= LO_nco_ii_0:nco_ii_0.fcos_o
out_valid <= LO_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0
clk => clk.IN55
reset_n => reset.IN55
clken => clken.IN55
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= dop_reg:dop.sin_o
fsin_o[1] <= dop_reg:dop.sin_o
fsin_o[2] <= dop_reg:dop.sin_o
fsin_o[3] <= dop_reg:dop.sin_o
fsin_o[4] <= dop_reg:dop.sin_o
fsin_o[5] <= dop_reg:dop.sin_o
fsin_o[6] <= dop_reg:dop.sin_o
fsin_o[7] <= dop_reg:dop.sin_o
fsin_o[8] <= dop_reg:dop.sin_o
fsin_o[9] <= dop_reg:dop.sin_o
fsin_o[10] <= dop_reg:dop.sin_o
fsin_o[11] <= dop_reg:dop.sin_o
fsin_o[12] <= dop_reg:dop.sin_o
fsin_o[13] <= dop_reg:dop.sin_o
fsin_o[14] <= dop_reg:dop.sin_o
fsin_o[15] <= dop_reg:dop.sin_o
fcos_o[0] <= dop_reg:dop.cos_o
fcos_o[1] <= dop_reg:dop.cos_o
fcos_o[2] <= dop_reg:dop.cos_o
fcos_o[3] <= dop_reg:dop.cos_o
fcos_o[4] <= dop_reg:dop.cos_o
fcos_o[5] <= dop_reg:dop.cos_o
fcos_o[6] <= dop_reg:dop.cos_o
fcos_o[7] <= dop_reg:dop.cos_o
fcos_o[8] <= dop_reg:dop.cos_o
fcos_o[9] <= dop_reg:dop.cos_o
fcos_o[10] <= dop_reg:dop.cos_o
fcos_o[11] <= dop_reg:dop.cos_o
fcos_o[12] <= dop_reg:dop.cos_o
fcos_o[13] <= dop_reg:dop.cos_o
fcos_o[14] <= dop_reg:dop.cos_o
fcos_o[15] <= dop_reg:dop.cos_o
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci
clk => corz[0]~reg0.CLK
clk => corz[1]~reg0.CLK
clk => corz[2]~reg0.CLK
clk => corz[3]~reg0.CLK
clk => corz[4]~reg0.CLK
clk => corz[5]~reg0.CLK
clk => corz[6]~reg0.CLK
clk => corz[7]~reg0.CLK
clk => corz[8]~reg0.CLK
clk => corz[9]~reg0.CLK
clk => corz[10]~reg0.CLK
clk => corz[11]~reg0.CLK
clk => corz[12]~reg0.CLK
clk => corz[13]~reg0.CLK
clk => corz[14]~reg0.CLK
clk => corz[15]~reg0.CLK
clk => cory[0]~reg0.CLK
clk => cory[1]~reg0.CLK
clk => cory[2]~reg0.CLK
clk => cory[3]~reg0.CLK
clk => cory[4]~reg0.CLK
clk => cory[5]~reg0.CLK
clk => cory[6]~reg0.CLK
clk => cory[7]~reg0.CLK
clk => cory[8]~reg0.CLK
clk => cory[9]~reg0.CLK
clk => cory[10]~reg0.CLK
clk => cory[11]~reg0.CLK
clk => cory[12]~reg0.CLK
clk => cory[13]~reg0.CLK
clk => cory[14]~reg0.CLK
clk => cory[15]~reg0.CLK
clk => corx[0]~reg0.CLK
clk => corx[1]~reg0.CLK
clk => corx[2]~reg0.CLK
clk => corx[3]~reg0.CLK
clk => corx[4]~reg0.CLK
clk => corx[5]~reg0.CLK
clk => corx[6]~reg0.CLK
clk => corx[7]~reg0.CLK
clk => corx[8]~reg0.CLK
clk => corx[9]~reg0.CLK
clk => corx[10]~reg0.CLK
clk => corx[11]~reg0.CLK
clk => corx[12]~reg0.CLK
clk => corx[13]~reg0.CLK
clk => corx[14]~reg0.CLK
clk => corx[15]~reg0.CLK
clken => corz[0]~reg0.ENA
clken => corx[15]~reg0.ENA
clken => corx[14]~reg0.ENA
clken => corx[13]~reg0.ENA
clken => corx[12]~reg0.ENA
clken => corx[11]~reg0.ENA
clken => corx[10]~reg0.ENA
clken => corx[9]~reg0.ENA
clken => corx[8]~reg0.ENA
clken => corx[7]~reg0.ENA
clken => corx[6]~reg0.ENA
clken => corx[5]~reg0.ENA
clken => corx[4]~reg0.ENA
clken => corx[3]~reg0.ENA
clken => corx[2]~reg0.ENA
clken => corx[1]~reg0.ENA
clken => corx[0]~reg0.ENA
clken => cory[15]~reg0.ENA
clken => cory[14]~reg0.ENA
clken => cory[13]~reg0.ENA
clken => cory[12]~reg0.ENA
clken => cory[11]~reg0.ENA
clken => cory[10]~reg0.ENA
clken => cory[9]~reg0.ENA
clken => cory[8]~reg0.ENA
clken => cory[7]~reg0.ENA
clken => cory[6]~reg0.ENA
clken => cory[5]~reg0.ENA
clken => cory[4]~reg0.ENA
clken => cory[3]~reg0.ENA
clken => cory[2]~reg0.ENA
clken => cory[1]~reg0.ENA
clken => cory[0]~reg0.ENA
clken => corz[15]~reg0.ENA
clken => corz[14]~reg0.ENA
clken => corz[13]~reg0.ENA
clken => corz[12]~reg0.ENA
clken => corz[11]~reg0.ENA
clken => corz[10]~reg0.ENA
clken => corz[9]~reg0.ENA
clken => corz[8]~reg0.ENA
clken => corz[7]~reg0.ENA
clken => corz[6]~reg0.ENA
clken => corz[5]~reg0.ENA
clken => corz[4]~reg0.ENA
clken => corz[3]~reg0.ENA
clken => corz[2]~reg0.ENA
clken => corz[1]~reg0.ENA
reset => corz[0]~reg0.ACLR
reset => corz[1]~reg0.ACLR
reset => corz[2]~reg0.ACLR
reset => corz[3]~reg0.ACLR
reset => corz[4]~reg0.ACLR
reset => corz[5]~reg0.ACLR
reset => corz[6]~reg0.ACLR
reset => corz[7]~reg0.ACLR
reset => corz[8]~reg0.ACLR
reset => corz[9]~reg0.ACLR
reset => corz[10]~reg0.ACLR
reset => corz[11]~reg0.ACLR
reset => corz[12]~reg0.ACLR
reset => corz[13]~reg0.ACLR
reset => corz[14]~reg0.ACLR
reset => corz[15]~reg0.ACLR
reset => cory[0]~reg0.ACLR
reset => cory[1]~reg0.ACLR
reset => cory[2]~reg0.ACLR
reset => cory[3]~reg0.ACLR
reset => cory[4]~reg0.ACLR
reset => cory[5]~reg0.ACLR
reset => cory[6]~reg0.ACLR
reset => cory[7]~reg0.ACLR
reset => cory[8]~reg0.ACLR
reset => cory[9]~reg0.ACLR
reset => cory[10]~reg0.ACLR
reset => cory[11]~reg0.ACLR
reset => cory[12]~reg0.ACLR
reset => cory[13]~reg0.ACLR
reset => cory[14]~reg0.ACLR
reset => cory[15]~reg0.ACLR
reset => corx[0]~reg0.ACLR
reset => corx[1]~reg0.ACLR
reset => corx[2]~reg0.ACLR
reset => corx[3]~reg0.ACLR
reset => corx[4]~reg0.ACLR
reset => corx[5]~reg0.ACLR
reset => corx[6]~reg0.ACLR
reset => corx[7]~reg0.ACLR
reset => corx[8]~reg0.ACLR
reset => corx[9]~reg0.ACLR
reset => corx[10]~reg0.ACLR
reset => corx[11]~reg0.ACLR
reset => corx[12]~reg0.ACLR
reset => corx[13]~reg0.ACLR
reset => corx[14]~reg0.ACLR
reset => corx[15]~reg0.ACLR
phi_acc_w[0] => ~NO_FANOUT~
phi_acc_w[1] => ~NO_FANOUT~
phi_acc_w[2] => ~NO_FANOUT~
phi_acc_w[3] => ~NO_FANOUT~
phi_acc_w[4] => corz[0]~reg0.DATAIN
phi_acc_w[5] => corz[1]~reg0.DATAIN
phi_acc_w[6] => corz[2]~reg0.DATAIN
phi_acc_w[7] => corz[3]~reg0.DATAIN
phi_acc_w[8] => corz[4]~reg0.DATAIN
phi_acc_w[9] => corz[5]~reg0.DATAIN
phi_acc_w[10] => corz[6]~reg0.DATAIN
phi_acc_w[11] => corz[7]~reg0.DATAIN
phi_acc_w[12] => corz[8]~reg0.DATAIN
phi_acc_w[13] => corz[9]~reg0.DATAIN
phi_acc_w[14] => corz[10]~reg0.DATAIN
phi_acc_w[15] => corz[11]~reg0.DATAIN
phi_acc_w[16] => corz[12]~reg0.DATAIN
phi_acc_w[17] => corz[13]~reg0.DATAIN
phi_acc_w[18] => corz[14]~reg0.DATAIN
phi_acc_w[19] => ~NO_FANOUT~
phi_acc_w[20] => ~NO_FANOUT~
corx[0] <= corx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[1] <= corx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[2] <= corx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[3] <= corx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[4] <= corx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[5] <= corx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[6] <= corx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[7] <= corx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[8] <= corx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[9] <= corx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[10] <= corx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[11] <= corx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[12] <= corx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[13] <= corx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[14] <= corx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[15] <= corx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[0] <= cory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[1] <= cory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[2] <= cory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[3] <= cory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[4] <= cory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[5] <= cory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[6] <= cory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[7] <= cory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[8] <= cory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[9] <= cory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[10] <= cory[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[11] <= cory[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[12] <= cory[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[13] <= cory[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[14] <= cory[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[15] <= cory[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[0] <= corz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[1] <= corz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[2] <= corz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[3] <= corz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[4] <= corz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[5] <= corz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[6] <= corz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[7] <= corz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[8] <= corz[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[9] <= corz[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[10] <= corz[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[11] <= corz[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[12] <= corz[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[13] <= corz[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[14] <= corz[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[15] <= corz[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs
clk => cor1y[0]~reg0.CLK
clk => cor1y[1]~reg0.CLK
clk => cor1y[2]~reg0.CLK
clk => cor1y[3]~reg0.CLK
clk => cor1y[4]~reg0.CLK
clk => cor1y[5]~reg0.CLK
clk => cor1y[6]~reg0.CLK
clk => cor1y[7]~reg0.CLK
clk => cor1y[8]~reg0.CLK
clk => cor1y[9]~reg0.CLK
clk => cor1y[10]~reg0.CLK
clk => cor1y[11]~reg0.CLK
clk => cor1y[12]~reg0.CLK
clk => cor1y[13]~reg0.CLK
clk => cor1y[14]~reg0.CLK
clk => cor1y[15]~reg0.CLK
clk => cor1x[0]~reg0.CLK
clk => cor1x[1]~reg0.CLK
clk => cor1x[2]~reg0.CLK
clk => cor1x[3]~reg0.CLK
clk => cor1x[4]~reg0.CLK
clk => cor1x[5]~reg0.CLK
clk => cor1x[6]~reg0.CLK
clk => cor1x[7]~reg0.CLK
clk => cor1x[8]~reg0.CLK
clk => cor1x[9]~reg0.CLK
clk => cor1x[10]~reg0.CLK
clk => cor1x[11]~reg0.CLK
clk => cor1x[12]~reg0.CLK
clk => cor1x[13]~reg0.CLK
clk => cor1x[14]~reg0.CLK
clk => cor1x[15]~reg0.CLK
reset => cor1y[0]~reg0.ACLR
reset => cor1y[1]~reg0.ACLR
reset => cor1y[2]~reg0.ACLR
reset => cor1y[3]~reg0.ACLR
reset => cor1y[4]~reg0.ACLR
reset => cor1y[5]~reg0.ACLR
reset => cor1y[6]~reg0.ACLR
reset => cor1y[7]~reg0.ACLR
reset => cor1y[8]~reg0.ACLR
reset => cor1y[9]~reg0.ACLR
reset => cor1y[10]~reg0.ACLR
reset => cor1y[11]~reg0.ACLR
reset => cor1y[12]~reg0.ACLR
reset => cor1y[13]~reg0.ACLR
reset => cor1y[14]~reg0.ACLR
reset => cor1y[15]~reg0.ACLR
reset => cor1x[0]~reg0.ACLR
reset => cor1x[1]~reg0.ACLR
reset => cor1x[2]~reg0.ACLR
reset => cor1x[3]~reg0.ACLR
reset => cor1x[4]~reg0.ACLR
reset => cor1x[5]~reg0.ACLR
reset => cor1x[6]~reg0.ACLR
reset => cor1x[7]~reg0.ACLR
reset => cor1x[8]~reg0.ACLR
reset => cor1x[9]~reg0.ACLR
reset => cor1x[10]~reg0.ACLR
reset => cor1x[11]~reg0.ACLR
reset => cor1x[12]~reg0.ACLR
reset => cor1x[13]~reg0.ACLR
reset => cor1x[14]~reg0.ACLR
reset => cor1x[15]~reg0.ACLR
clken => cor1y[0]~reg0.ENA
clken => cor1x[15]~reg0.ENA
clken => cor1x[14]~reg0.ENA
clken => cor1x[13]~reg0.ENA
clken => cor1x[12]~reg0.ENA
clken => cor1x[11]~reg0.ENA
clken => cor1x[10]~reg0.ENA
clken => cor1x[9]~reg0.ENA
clken => cor1x[8]~reg0.ENA
clken => cor1x[7]~reg0.ENA
clken => cor1x[6]~reg0.ENA
clken => cor1x[5]~reg0.ENA
clken => cor1x[4]~reg0.ENA
clken => cor1x[3]~reg0.ENA
clken => cor1x[2]~reg0.ENA
clken => cor1x[1]~reg0.ENA
clken => cor1x[0]~reg0.ENA
clken => cor1y[15]~reg0.ENA
clken => cor1y[14]~reg0.ENA
clken => cor1y[13]~reg0.ENA
clken => cor1y[12]~reg0.ENA
clken => cor1y[11]~reg0.ENA
clken => cor1y[10]~reg0.ENA
clken => cor1y[9]~reg0.ENA
clken => cor1y[8]~reg0.ENA
clken => cor1y[7]~reg0.ENA
clken => cor1y[6]~reg0.ENA
clken => cor1y[5]~reg0.ENA
clken => cor1y[4]~reg0.ENA
clken => cor1y[3]~reg0.ENA
clken => cor1y[2]~reg0.ENA
clken => cor1y[1]~reg0.ENA
cor0x[0] => Add0.IN32
cor0x[0] => cor1y.IN0
cor0x[1] => Add0.IN31
cor0x[1] => cor1y.IN0
cor0x[2] => Add0.IN30
cor0x[2] => cor1y.IN0
cor0x[3] => Add0.IN29
cor0x[3] => cor1y.IN0
cor0x[4] => Add0.IN28
cor0x[4] => cor1y.IN0
cor0x[5] => Add0.IN27
cor0x[5] => cor1y.IN0
cor0x[6] => Add0.IN26
cor0x[6] => cor1y.IN0
cor0x[7] => Add0.IN25
cor0x[7] => cor1y.IN0
cor0x[8] => Add0.IN24
cor0x[8] => cor1y.IN0
cor0x[9] => Add0.IN23
cor0x[9] => cor1y.IN0
cor0x[10] => Add0.IN22
cor0x[10] => cor1y.IN0
cor0x[11] => Add0.IN21
cor0x[11] => cor1y.IN0
cor0x[12] => Add0.IN20
cor0x[12] => cor1y.IN0
cor0x[13] => Add0.IN19
cor0x[13] => cor1y.IN0
cor0x[14] => Add0.IN18
cor0x[14] => cor1y.IN0
cor0x[15] => Add0.IN17
cor0x[15] => cor1y.IN0
cor0x[15] => Add3.IN32
cor0y[0] => cor1x.IN0
cor0y[0] => Add2.IN32
cor0y[1] => cor1x.IN0
cor0y[1] => Add2.IN31
cor0y[2] => cor1x.IN0
cor0y[2] => Add2.IN30
cor0y[3] => cor1x.IN0
cor0y[3] => Add2.IN29
cor0y[4] => cor1x.IN0
cor0y[4] => Add2.IN28
cor0y[5] => cor1x.IN0
cor0y[5] => Add2.IN27
cor0y[6] => cor1x.IN0
cor0y[6] => Add2.IN26
cor0y[7] => cor1x.IN0
cor0y[7] => Add2.IN25
cor0y[8] => cor1x.IN0
cor0y[8] => Add2.IN24
cor0y[9] => cor1x.IN0
cor0y[9] => Add2.IN23
cor0y[10] => cor1x.IN0
cor0y[10] => Add2.IN22
cor0y[11] => cor1x.IN0
cor0y[11] => Add2.IN21
cor0y[12] => cor1x.IN0
cor0y[12] => Add2.IN20
cor0y[13] => cor1x.IN0
cor0y[13] => Add2.IN19
cor0y[14] => cor1x.IN0
cor0y[14] => Add2.IN18
cor0y[15] => cor1x.IN0
cor0y[15] => Add1.IN32
cor0y[15] => Add2.IN17
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor1x[0] <= cor1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[1] <= cor1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[2] <= cor1x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[3] <= cor1x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[4] <= cor1x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[5] <= cor1x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[6] <= cor1x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[7] <= cor1x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[8] <= cor1x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[9] <= cor1x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[10] <= cor1x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[11] <= cor1x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[12] <= cor1x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[13] <= cor1x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[14] <= cor1x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[15] <= cor1x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[0] <= cor1y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[1] <= cor1y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[2] <= cor1y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[3] <= cor1y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[4] <= cor1y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[5] <= cor1y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[6] <= cor1y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[7] <= cor1y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[8] <= cor1y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[9] <= cor1y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[10] <= cor1y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[11] <= cor1y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[12] <= cor1y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[13] <= cor1y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[14] <= cor1y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[15] <= cor1y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => zheld[0][0].CLK
clk => zheld[0][1].CLK
clk => zheld[1][0].CLK
clk => zheld[1][1].CLK
clk => zheld[2][0].CLK
clk => zheld[2][1].CLK
clk => zheld[3][0].CLK
clk => zheld[3][1].CLK
clk => zheld[4][0].CLK
clk => zheld[4][1].CLK
clk => zheld[5][0].CLK
clk => zheld[5][1].CLK
clk => zheld[6][0].CLK
clk => zheld[6][1].CLK
clk => zheld[7][0].CLK
clk => zheld[7][1].CLK
clk => zheld[8][0].CLK
clk => zheld[8][1].CLK
clk => zheld[9][0].CLK
clk => zheld[9][1].CLK
clk => zheld[10][0].CLK
clk => zheld[10][1].CLK
clk => zheld[11][0].CLK
clk => zheld[11][1].CLK
clk => zheld[12][0].CLK
clk => zheld[12][1].CLK
clk => zheld[13][0].CLK
clk => zheld[13][1].CLK
clk => zheld[14][0].CLK
clk => zheld[14][1].CLK
clk => zheld[15][0].CLK
clk => zheld[15][1].CLK
clk => zheld[16][0].CLK
clk => zheld[16][1].CLK
clk => zheld[17][0].CLK
clk => zheld[17][1].CLK
clk => zheld[18][0].CLK
clk => zheld[18][1].CLK
clk => zheld[19][0].CLK
clk => zheld[19][1].CLK
clk => zheld[20][0].CLK
clk => zheld[20][1].CLK
clk => zheld[21][0].CLK
clk => zheld[21][1].CLK
clk => zheld[22][0].CLK
clk => zheld[22][1].CLK
clk => zheld[23][0].CLK
clk => zheld[23][1].CLK
clk => zheld[24][0].CLK
clk => zheld[24][1].CLK
clk => zheld[25][0].CLK
clk => zheld[25][1].CLK
clk => zheld[26][0].CLK
clk => zheld[26][1].CLK
clk => zheld[27][0].CLK
clk => zheld[27][1].CLK
clk => zheld[28][0].CLK
clk => zheld[28][1].CLK
clk => zheld[29][0].CLK
clk => zheld[29][1].CLK
clk => zheld[30][0].CLK
clk => zheld[30][1].CLK
clk => zheld[31][0].CLK
clk => zheld[31][1].CLK
clk => zheld[32][0].CLK
clk => zheld[32][1].CLK
reset => seg_rot[0]~reg0.ACLR
reset => seg_rot[1]~reg0.ACLR
reset => zheld[0][0].ACLR
reset => zheld[0][1].ACLR
reset => zheld[1][0].ACLR
reset => zheld[1][1].ACLR
reset => zheld[2][0].ACLR
reset => zheld[2][1].ACLR
reset => zheld[3][0].ACLR
reset => zheld[3][1].ACLR
reset => zheld[4][0].ACLR
reset => zheld[4][1].ACLR
reset => zheld[5][0].ACLR
reset => zheld[5][1].ACLR
reset => zheld[6][0].ACLR
reset => zheld[6][1].ACLR
reset => zheld[7][0].ACLR
reset => zheld[7][1].ACLR
reset => zheld[8][0].ACLR
reset => zheld[8][1].ACLR
reset => zheld[9][0].ACLR
reset => zheld[9][1].ACLR
reset => zheld[10][0].ACLR
reset => zheld[10][1].ACLR
reset => zheld[11][0].ACLR
reset => zheld[11][1].ACLR
reset => zheld[12][0].ACLR
reset => zheld[12][1].ACLR
reset => zheld[13][0].ACLR
reset => zheld[13][1].ACLR
reset => zheld[14][0].ACLR
reset => zheld[14][1].ACLR
reset => zheld[15][0].ACLR
reset => zheld[15][1].ACLR
reset => zheld[16][0].ACLR
reset => zheld[16][1].ACLR
reset => zheld[17][0].ACLR
reset => zheld[17][1].ACLR
reset => zheld[18][0].ACLR
reset => zheld[18][1].ACLR
reset => zheld[19][0].ACLR
reset => zheld[19][1].ACLR
reset => zheld[20][0].ACLR
reset => zheld[20][1].ACLR
reset => zheld[21][0].ACLR
reset => zheld[21][1].ACLR
reset => zheld[22][0].ACLR
reset => zheld[22][1].ACLR
reset => zheld[23][0].ACLR
reset => zheld[23][1].ACLR
reset => zheld[24][0].ACLR
reset => zheld[24][1].ACLR
reset => zheld[25][0].ACLR
reset => zheld[25][1].ACLR
reset => zheld[26][0].ACLR
reset => zheld[26][1].ACLR
reset => zheld[27][0].ACLR
reset => zheld[27][1].ACLR
reset => zheld[28][0].ACLR
reset => zheld[28][1].ACLR
reset => zheld[29][0].ACLR
reset => zheld[29][1].ACLR
reset => zheld[30][0].ACLR
reset => zheld[30][1].ACLR
reset => zheld[31][0].ACLR
reset => zheld[31][1].ACLR
reset => zheld[32][0].ACLR
reset => zheld[32][1].ACLR
clken => seg_rot[0]~reg0.ENA
clken => zheld[32][1].ENA
clken => zheld[32][0].ENA
clken => zheld[31][1].ENA
clken => zheld[31][0].ENA
clken => zheld[30][1].ENA
clken => zheld[30][0].ENA
clken => zheld[29][1].ENA
clken => zheld[29][0].ENA
clken => zheld[28][1].ENA
clken => zheld[28][0].ENA
clken => zheld[27][1].ENA
clken => zheld[27][0].ENA
clken => zheld[26][1].ENA
clken => zheld[26][0].ENA
clken => zheld[25][1].ENA
clken => zheld[25][0].ENA
clken => zheld[24][1].ENA
clken => zheld[24][0].ENA
clken => zheld[23][1].ENA
clken => zheld[23][0].ENA
clken => zheld[22][1].ENA
clken => zheld[22][0].ENA
clken => zheld[21][1].ENA
clken => zheld[21][0].ENA
clken => zheld[20][1].ENA
clken => zheld[20][0].ENA
clken => zheld[19][1].ENA
clken => zheld[19][0].ENA
clken => zheld[18][1].ENA
clken => zheld[18][0].ENA
clken => zheld[17][1].ENA
clken => zheld[17][0].ENA
clken => zheld[16][1].ENA
clken => zheld[16][0].ENA
clken => zheld[15][1].ENA
clken => zheld[15][0].ENA
clken => zheld[14][1].ENA
clken => zheld[14][0].ENA
clken => zheld[13][1].ENA
clken => zheld[13][0].ENA
clken => zheld[12][1].ENA
clken => zheld[12][0].ENA
clken => zheld[11][1].ENA
clken => zheld[11][0].ENA
clken => zheld[10][1].ENA
clken => zheld[10][0].ENA
clken => zheld[9][1].ENA
clken => zheld[9][0].ENA
clken => zheld[8][1].ENA
clken => zheld[8][0].ENA
clken => zheld[7][1].ENA
clken => zheld[7][0].ENA
clken => zheld[6][1].ENA
clken => zheld[6][0].ENA
clken => zheld[5][1].ENA
clken => zheld[5][0].ENA
clken => zheld[4][1].ENA
clken => zheld[4][0].ENA
clken => zheld[3][1].ENA
clken => zheld[3][0].ENA
clken => zheld[2][1].ENA
clken => zheld[2][0].ENA
clken => zheld[1][1].ENA
clken => zheld[1][0].ENA
clken => zheld[0][1].ENA
clken => zheld[0][0].ENA
clken => seg_rot[1]~reg0.ENA
cur_seg[0] => zheld[0][0].DATAIN
cur_seg[1] => zheld[0][1].DATAIN
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => dxxrv[5]~reg0.CLK
clk => dxxrv[6]~reg0.CLK
clk => dxxrv[7]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[7]~reg0.ENA
clken => dxxrv[6]~reg0.ENA
clken => dxxrv[5]~reg0.ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => dxxrv[5]~reg0.ACLR
reset => dxxrv[6]~reg0.ACLR
reset => dxxrv[7]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[5] <= dxxrv[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[6] <= dxxrv[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[7] <= dxxrv[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN1
rval[5] => rval_w[5].IN1
rval[6] => rval_w[6].IN1
rval[7] => rval_w[7].IN14
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_cmh:auto_generated.dataa[0]
dataa[1] => add_sub_cmh:auto_generated.dataa[1]
dataa[2] => add_sub_cmh:auto_generated.dataa[2]
dataa[3] => add_sub_cmh:auto_generated.dataa[3]
dataa[4] => add_sub_cmh:auto_generated.dataa[4]
dataa[5] => add_sub_cmh:auto_generated.dataa[5]
dataa[6] => add_sub_cmh:auto_generated.dataa[6]
dataa[7] => add_sub_cmh:auto_generated.dataa[7]
dataa[8] => add_sub_cmh:auto_generated.dataa[8]
dataa[9] => add_sub_cmh:auto_generated.dataa[9]
dataa[10] => add_sub_cmh:auto_generated.dataa[10]
dataa[11] => add_sub_cmh:auto_generated.dataa[11]
dataa[12] => add_sub_cmh:auto_generated.dataa[12]
dataa[13] => add_sub_cmh:auto_generated.dataa[13]
dataa[14] => add_sub_cmh:auto_generated.dataa[14]
dataa[15] => add_sub_cmh:auto_generated.dataa[15]
dataa[16] => add_sub_cmh:auto_generated.dataa[16]
dataa[17] => add_sub_cmh:auto_generated.dataa[17]
dataa[18] => add_sub_cmh:auto_generated.dataa[18]
dataa[19] => add_sub_cmh:auto_generated.dataa[19]
dataa[20] => add_sub_cmh:auto_generated.dataa[20]
datab[0] => add_sub_cmh:auto_generated.datab[0]
datab[1] => add_sub_cmh:auto_generated.datab[1]
datab[2] => add_sub_cmh:auto_generated.datab[2]
datab[3] => add_sub_cmh:auto_generated.datab[3]
datab[4] => add_sub_cmh:auto_generated.datab[4]
datab[5] => add_sub_cmh:auto_generated.datab[5]
datab[6] => add_sub_cmh:auto_generated.datab[6]
datab[7] => add_sub_cmh:auto_generated.datab[7]
datab[8] => add_sub_cmh:auto_generated.datab[8]
datab[9] => add_sub_cmh:auto_generated.datab[9]
datab[10] => add_sub_cmh:auto_generated.datab[10]
datab[11] => add_sub_cmh:auto_generated.datab[11]
datab[12] => add_sub_cmh:auto_generated.datab[12]
datab[13] => add_sub_cmh:auto_generated.datab[13]
datab[14] => add_sub_cmh:auto_generated.datab[14]
datab[15] => add_sub_cmh:auto_generated.datab[15]
datab[16] => add_sub_cmh:auto_generated.datab[16]
datab[17] => add_sub_cmh:auto_generated.datab[17]
datab[18] => add_sub_cmh:auto_generated.datab[18]
datab[19] => add_sub_cmh:auto_generated.datab[19]
datab[20] => add_sub_cmh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cmh:auto_generated.clock
aclr => add_sub_cmh:auto_generated.aclr
clken => add_sub_cmh:auto_generated.clken
result[0] <= add_sub_cmh:auto_generated.result[0]
result[1] <= add_sub_cmh:auto_generated.result[1]
result[2] <= add_sub_cmh:auto_generated.result[2]
result[3] <= add_sub_cmh:auto_generated.result[3]
result[4] <= add_sub_cmh:auto_generated.result[4]
result[5] <= add_sub_cmh:auto_generated.result[5]
result[6] <= add_sub_cmh:auto_generated.result[6]
result[7] <= add_sub_cmh:auto_generated.result[7]
result[8] <= add_sub_cmh:auto_generated.result[8]
result[9] <= add_sub_cmh:auto_generated.result[9]
result[10] <= add_sub_cmh:auto_generated.result[10]
result[11] <= add_sub_cmh:auto_generated.result[11]
result[12] <= add_sub_cmh:auto_generated.result[12]
result[13] <= add_sub_cmh:auto_generated.result[13]
result[14] <= add_sub_cmh:auto_generated.result[14]
result[15] <= add_sub_cmh:auto_generated.result[15]
result[16] <= add_sub_cmh:auto_generated.result[16]
result[17] <= add_sub_cmh:auto_generated.result[17]
result[18] <= add_sub_cmh:auto_generated.result[18]
result[19] <= add_sub_cmh:auto_generated.result[19]
result[20] <= add_sub_cmh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv
clk => cordic_y_res_2c[0]~reg0.CLK
clk => cordic_y_res_2c[1]~reg0.CLK
clk => cordic_y_res_2c[2]~reg0.CLK
clk => cordic_y_res_2c[3]~reg0.CLK
clk => cordic_y_res_2c[4]~reg0.CLK
clk => cordic_y_res_2c[5]~reg0.CLK
clk => cordic_y_res_2c[6]~reg0.CLK
clk => cordic_y_res_2c[7]~reg0.CLK
clk => cordic_y_res_2c[8]~reg0.CLK
clk => cordic_y_res_2c[9]~reg0.CLK
clk => cordic_y_res_2c[10]~reg0.CLK
clk => cordic_y_res_2c[11]~reg0.CLK
clk => cordic_y_res_2c[12]~reg0.CLK
clk => cordic_y_res_2c[13]~reg0.CLK
clk => cordic_y_res_2c[14]~reg0.CLK
clk => cordic_y_res_2c[15]~reg0.CLK
clk => cordic_x_res_2c[0]~reg0.CLK
clk => cordic_x_res_2c[1]~reg0.CLK
clk => cordic_x_res_2c[2]~reg0.CLK
clk => cordic_x_res_2c[3]~reg0.CLK
clk => cordic_x_res_2c[4]~reg0.CLK
clk => cordic_x_res_2c[5]~reg0.CLK
clk => cordic_x_res_2c[6]~reg0.CLK
clk => cordic_x_res_2c[7]~reg0.CLK
clk => cordic_x_res_2c[8]~reg0.CLK
clk => cordic_x_res_2c[9]~reg0.CLK
clk => cordic_x_res_2c[10]~reg0.CLK
clk => cordic_x_res_2c[11]~reg0.CLK
clk => cordic_x_res_2c[12]~reg0.CLK
clk => cordic_x_res_2c[13]~reg0.CLK
clk => cordic_x_res_2c[14]~reg0.CLK
clk => cordic_x_res_2c[15]~reg0.CLK
clk => cordic_y_res_d[0]~reg0.CLK
clk => cordic_y_res_d[1]~reg0.CLK
clk => cordic_y_res_d[2]~reg0.CLK
clk => cordic_y_res_d[3]~reg0.CLK
clk => cordic_y_res_d[4]~reg0.CLK
clk => cordic_y_res_d[5]~reg0.CLK
clk => cordic_y_res_d[6]~reg0.CLK
clk => cordic_y_res_d[7]~reg0.CLK
clk => cordic_y_res_d[8]~reg0.CLK
clk => cordic_y_res_d[9]~reg0.CLK
clk => cordic_y_res_d[10]~reg0.CLK
clk => cordic_y_res_d[11]~reg0.CLK
clk => cordic_y_res_d[12]~reg0.CLK
clk => cordic_y_res_d[13]~reg0.CLK
clk => cordic_y_res_d[14]~reg0.CLK
clk => cordic_y_res_d[15]~reg0.CLK
clk => cordic_x_res_d[0]~reg0.CLK
clk => cordic_x_res_d[1]~reg0.CLK
clk => cordic_x_res_d[2]~reg0.CLK
clk => cordic_x_res_d[3]~reg0.CLK
clk => cordic_x_res_d[4]~reg0.CLK
clk => cordic_x_res_d[5]~reg0.CLK
clk => cordic_x_res_d[6]~reg0.CLK
clk => cordic_x_res_d[7]~reg0.CLK
clk => cordic_x_res_d[8]~reg0.CLK
clk => cordic_x_res_d[9]~reg0.CLK
clk => cordic_x_res_d[10]~reg0.CLK
clk => cordic_x_res_d[11]~reg0.CLK
clk => cordic_x_res_d[12]~reg0.CLK
clk => cordic_x_res_d[13]~reg0.CLK
clk => cordic_x_res_d[14]~reg0.CLK
clk => cordic_x_res_d[15]~reg0.CLK
reset => cordic_y_res_2c[0]~reg0.ACLR
reset => cordic_y_res_2c[1]~reg0.ACLR
reset => cordic_y_res_2c[2]~reg0.ACLR
reset => cordic_y_res_2c[3]~reg0.ACLR
reset => cordic_y_res_2c[4]~reg0.ACLR
reset => cordic_y_res_2c[5]~reg0.ACLR
reset => cordic_y_res_2c[6]~reg0.ACLR
reset => cordic_y_res_2c[7]~reg0.ACLR
reset => cordic_y_res_2c[8]~reg0.ACLR
reset => cordic_y_res_2c[9]~reg0.ACLR
reset => cordic_y_res_2c[10]~reg0.ACLR
reset => cordic_y_res_2c[11]~reg0.ACLR
reset => cordic_y_res_2c[12]~reg0.ACLR
reset => cordic_y_res_2c[13]~reg0.ACLR
reset => cordic_y_res_2c[14]~reg0.ACLR
reset => cordic_y_res_2c[15]~reg0.ACLR
reset => cordic_x_res_2c[0]~reg0.ACLR
reset => cordic_x_res_2c[1]~reg0.ACLR
reset => cordic_x_res_2c[2]~reg0.ACLR
reset => cordic_x_res_2c[3]~reg0.ACLR
reset => cordic_x_res_2c[4]~reg0.ACLR
reset => cordic_x_res_2c[5]~reg0.ACLR
reset => cordic_x_res_2c[6]~reg0.ACLR
reset => cordic_x_res_2c[7]~reg0.ACLR
reset => cordic_x_res_2c[8]~reg0.ACLR
reset => cordic_x_res_2c[9]~reg0.ACLR
reset => cordic_x_res_2c[10]~reg0.ACLR
reset => cordic_x_res_2c[11]~reg0.ACLR
reset => cordic_x_res_2c[12]~reg0.ACLR
reset => cordic_x_res_2c[13]~reg0.ACLR
reset => cordic_x_res_2c[14]~reg0.ACLR
reset => cordic_x_res_2c[15]~reg0.ACLR
reset => cordic_y_res_d[0]~reg0.ACLR
reset => cordic_y_res_d[1]~reg0.ACLR
reset => cordic_y_res_d[2]~reg0.ACLR
reset => cordic_y_res_d[3]~reg0.ACLR
reset => cordic_y_res_d[4]~reg0.ACLR
reset => cordic_y_res_d[5]~reg0.ACLR
reset => cordic_y_res_d[6]~reg0.ACLR
reset => cordic_y_res_d[7]~reg0.ACLR
reset => cordic_y_res_d[8]~reg0.ACLR
reset => cordic_y_res_d[9]~reg0.ACLR
reset => cordic_y_res_d[10]~reg0.ACLR
reset => cordic_y_res_d[11]~reg0.ACLR
reset => cordic_y_res_d[12]~reg0.ACLR
reset => cordic_y_res_d[13]~reg0.ACLR
reset => cordic_y_res_d[14]~reg0.ACLR
reset => cordic_y_res_d[15]~reg0.ACLR
reset => cordic_x_res_d[0]~reg0.ACLR
reset => cordic_x_res_d[1]~reg0.ACLR
reset => cordic_x_res_d[2]~reg0.ACLR
reset => cordic_x_res_d[3]~reg0.ACLR
reset => cordic_x_res_d[4]~reg0.ACLR
reset => cordic_x_res_d[5]~reg0.ACLR
reset => cordic_x_res_d[6]~reg0.ACLR
reset => cordic_x_res_d[7]~reg0.ACLR
reset => cordic_x_res_d[8]~reg0.ACLR
reset => cordic_x_res_d[9]~reg0.ACLR
reset => cordic_x_res_d[10]~reg0.ACLR
reset => cordic_x_res_d[11]~reg0.ACLR
reset => cordic_x_res_d[12]~reg0.ACLR
reset => cordic_x_res_d[13]~reg0.ACLR
reset => cordic_x_res_d[14]~reg0.ACLR
reset => cordic_x_res_d[15]~reg0.ACLR
clken => cordic_y_res_2c[0]~reg0.ENA
clken => cordic_x_res_d[15]~reg0.ENA
clken => cordic_x_res_d[14]~reg0.ENA
clken => cordic_x_res_d[13]~reg0.ENA
clken => cordic_x_res_d[12]~reg0.ENA
clken => cordic_x_res_d[11]~reg0.ENA
clken => cordic_x_res_d[10]~reg0.ENA
clken => cordic_x_res_d[9]~reg0.ENA
clken => cordic_x_res_d[8]~reg0.ENA
clken => cordic_x_res_d[7]~reg0.ENA
clken => cordic_x_res_d[6]~reg0.ENA
clken => cordic_x_res_d[5]~reg0.ENA
clken => cordic_x_res_d[4]~reg0.ENA
clken => cordic_x_res_d[3]~reg0.ENA
clken => cordic_x_res_d[2]~reg0.ENA
clken => cordic_x_res_d[1]~reg0.ENA
clken => cordic_x_res_d[0]~reg0.ENA
clken => cordic_y_res_d[15]~reg0.ENA
clken => cordic_y_res_d[14]~reg0.ENA
clken => cordic_y_res_d[13]~reg0.ENA
clken => cordic_y_res_d[12]~reg0.ENA
clken => cordic_y_res_d[11]~reg0.ENA
clken => cordic_y_res_d[10]~reg0.ENA
clken => cordic_y_res_d[9]~reg0.ENA
clken => cordic_y_res_d[8]~reg0.ENA
clken => cordic_y_res_d[7]~reg0.ENA
clken => cordic_y_res_d[6]~reg0.ENA
clken => cordic_y_res_d[5]~reg0.ENA
clken => cordic_y_res_d[4]~reg0.ENA
clken => cordic_y_res_d[3]~reg0.ENA
clken => cordic_y_res_d[2]~reg0.ENA
clken => cordic_y_res_d[1]~reg0.ENA
clken => cordic_y_res_d[0]~reg0.ENA
clken => cordic_x_res_2c[15]~reg0.ENA
clken => cordic_x_res_2c[14]~reg0.ENA
clken => cordic_x_res_2c[13]~reg0.ENA
clken => cordic_x_res_2c[12]~reg0.ENA
clken => cordic_x_res_2c[11]~reg0.ENA
clken => cordic_x_res_2c[10]~reg0.ENA
clken => cordic_x_res_2c[9]~reg0.ENA
clken => cordic_x_res_2c[8]~reg0.ENA
clken => cordic_x_res_2c[7]~reg0.ENA
clken => cordic_x_res_2c[6]~reg0.ENA
clken => cordic_x_res_2c[5]~reg0.ENA
clken => cordic_x_res_2c[4]~reg0.ENA
clken => cordic_x_res_2c[3]~reg0.ENA
clken => cordic_x_res_2c[2]~reg0.ENA
clken => cordic_x_res_2c[1]~reg0.ENA
clken => cordic_x_res_2c[0]~reg0.ENA
clken => cordic_y_res_2c[15]~reg0.ENA
clken => cordic_y_res_2c[14]~reg0.ENA
clken => cordic_y_res_2c[13]~reg0.ENA
clken => cordic_y_res_2c[12]~reg0.ENA
clken => cordic_y_res_2c[11]~reg0.ENA
clken => cordic_y_res_2c[10]~reg0.ENA
clken => cordic_y_res_2c[9]~reg0.ENA
clken => cordic_y_res_2c[8]~reg0.ENA
clken => cordic_y_res_2c[7]~reg0.ENA
clken => cordic_y_res_2c[6]~reg0.ENA
clken => cordic_y_res_2c[5]~reg0.ENA
clken => cordic_y_res_2c[4]~reg0.ENA
clken => cordic_y_res_2c[3]~reg0.ENA
clken => cordic_y_res_2c[2]~reg0.ENA
clken => cordic_y_res_2c[1]~reg0.ENA
cordic_x_res[0] => Add0.IN32
cordic_x_res[0] => cordic_x_res_d[0]~reg0.DATAIN
cordic_x_res[1] => Add0.IN31
cordic_x_res[1] => cordic_x_res_d[1]~reg0.DATAIN
cordic_x_res[2] => Add0.IN30
cordic_x_res[2] => cordic_x_res_d[2]~reg0.DATAIN
cordic_x_res[3] => Add0.IN29
cordic_x_res[3] => cordic_x_res_d[3]~reg0.DATAIN
cordic_x_res[4] => Add0.IN28
cordic_x_res[4] => cordic_x_res_d[4]~reg0.DATAIN
cordic_x_res[5] => Add0.IN27
cordic_x_res[5] => cordic_x_res_d[5]~reg0.DATAIN
cordic_x_res[6] => Add0.IN26
cordic_x_res[6] => cordic_x_res_d[6]~reg0.DATAIN
cordic_x_res[7] => Add0.IN25
cordic_x_res[7] => cordic_x_res_d[7]~reg0.DATAIN
cordic_x_res[8] => Add0.IN24
cordic_x_res[8] => cordic_x_res_d[8]~reg0.DATAIN
cordic_x_res[9] => Add0.IN23
cordic_x_res[9] => cordic_x_res_d[9]~reg0.DATAIN
cordic_x_res[10] => Add0.IN22
cordic_x_res[10] => cordic_x_res_d[10]~reg0.DATAIN
cordic_x_res[11] => Add0.IN21
cordic_x_res[11] => cordic_x_res_d[11]~reg0.DATAIN
cordic_x_res[12] => Add0.IN20
cordic_x_res[12] => cordic_x_res_d[12]~reg0.DATAIN
cordic_x_res[13] => Add0.IN19
cordic_x_res[13] => cordic_x_res_d[13]~reg0.DATAIN
cordic_x_res[14] => Add0.IN18
cordic_x_res[14] => cordic_x_res_d[14]~reg0.DATAIN
cordic_x_res[15] => Add0.IN17
cordic_x_res[15] => cordic_x_res_d[15]~reg0.DATAIN
cordic_y_res[0] => Add1.IN32
cordic_y_res[0] => cordic_y_res_d[0]~reg0.DATAIN
cordic_y_res[1] => Add1.IN31
cordic_y_res[1] => cordic_y_res_d[1]~reg0.DATAIN
cordic_y_res[2] => Add1.IN30
cordic_y_res[2] => cordic_y_res_d[2]~reg0.DATAIN
cordic_y_res[3] => Add1.IN29
cordic_y_res[3] => cordic_y_res_d[3]~reg0.DATAIN
cordic_y_res[4] => Add1.IN28
cordic_y_res[4] => cordic_y_res_d[4]~reg0.DATAIN
cordic_y_res[5] => Add1.IN27
cordic_y_res[5] => cordic_y_res_d[5]~reg0.DATAIN
cordic_y_res[6] => Add1.IN26
cordic_y_res[6] => cordic_y_res_d[6]~reg0.DATAIN
cordic_y_res[7] => Add1.IN25
cordic_y_res[7] => cordic_y_res_d[7]~reg0.DATAIN
cordic_y_res[8] => Add1.IN24
cordic_y_res[8] => cordic_y_res_d[8]~reg0.DATAIN
cordic_y_res[9] => Add1.IN23
cordic_y_res[9] => cordic_y_res_d[9]~reg0.DATAIN
cordic_y_res[10] => Add1.IN22
cordic_y_res[10] => cordic_y_res_d[10]~reg0.DATAIN
cordic_y_res[11] => Add1.IN21
cordic_y_res[11] => cordic_y_res_d[11]~reg0.DATAIN
cordic_y_res[12] => Add1.IN20
cordic_y_res[12] => cordic_y_res_d[12]~reg0.DATAIN
cordic_y_res[13] => Add1.IN19
cordic_y_res[13] => cordic_y_res_d[13]~reg0.DATAIN
cordic_y_res[14] => Add1.IN18
cordic_y_res[14] => cordic_y_res_d[14]~reg0.DATAIN
cordic_y_res[15] => Add1.IN17
cordic_y_res[15] => cordic_y_res_d[15]~reg0.DATAIN
cordic_x_res_d[0] <= cordic_x_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[1] <= cordic_x_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[2] <= cordic_x_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[3] <= cordic_x_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[4] <= cordic_x_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[5] <= cordic_x_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[6] <= cordic_x_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[7] <= cordic_x_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[8] <= cordic_x_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[9] <= cordic_x_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[10] <= cordic_x_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[11] <= cordic_x_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[12] <= cordic_x_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[13] <= cordic_x_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[14] <= cordic_x_res_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[15] <= cordic_x_res_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[0] <= cordic_y_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[1] <= cordic_y_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[2] <= cordic_y_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[3] <= cordic_y_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[4] <= cordic_y_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[5] <= cordic_y_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[6] <= cordic_y_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[7] <= cordic_y_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[8] <= cordic_y_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[9] <= cordic_y_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[10] <= cordic_y_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[11] <= cordic_y_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[12] <= cordic_y_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[13] <= cordic_y_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[14] <= cordic_y_res_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[15] <= cordic_y_res_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[0] <= cordic_x_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[1] <= cordic_x_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[2] <= cordic_x_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[3] <= cordic_x_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[4] <= cordic_x_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[5] <= cordic_x_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[6] <= cordic_x_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[7] <= cordic_x_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[8] <= cordic_x_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[9] <= cordic_x_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[10] <= cordic_x_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[11] <= cordic_x_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[12] <= cordic_x_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[13] <= cordic_x_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[14] <= cordic_x_res_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[15] <= cordic_x_res_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[0] <= cordic_y_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[1] <= cordic_y_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[2] <= cordic_y_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[3] <= cordic_y_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[4] <= cordic_y_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[5] <= cordic_y_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[6] <= cordic_y_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[7] <= cordic_y_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[8] <= cordic_y_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[9] <= cordic_y_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[10] <= cordic_y_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[11] <= cordic_y_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[12] <= cordic_y_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[13] <= cordic_y_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[14] <= cordic_y_res_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[15] <= cordic_y_res_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => sin_o[14]~reg0.ACLR
reset => sin_o[15]~reg0.ACLR
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => cos_o[14]~reg0.ACLR
reset => cos_o[15]~reg0.ACLR
clken => sin_o[0]~reg0.ENA
clken => cos_o[15]~reg0.ENA
clken => cos_o[14]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
clken => cos_o[0]~reg0.ENA
clken => sin_o[15]~reg0.ENA
clken => sin_o[14]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
qd[0] => Mux0.IN1
qd[0] => Mux1.IN1
qd[0] => Mux2.IN1
qd[0] => Mux3.IN1
qd[0] => Mux4.IN1
qd[0] => Mux5.IN1
qd[0] => Mux6.IN1
qd[0] => Mux7.IN1
qd[0] => Mux8.IN1
qd[0] => Mux9.IN1
qd[0] => Mux10.IN1
qd[0] => Mux11.IN1
qd[0] => Mux12.IN1
qd[0] => Mux13.IN1
qd[0] => Mux14.IN1
qd[0] => Mux15.IN1
qd[0] => Mux16.IN1
qd[0] => Mux17.IN1
qd[0] => Mux18.IN1
qd[0] => Mux19.IN1
qd[0] => Mux20.IN1
qd[0] => Mux21.IN1
qd[0] => Mux22.IN1
qd[0] => Mux23.IN1
qd[0] => Mux24.IN1
qd[0] => Mux25.IN1
qd[0] => Mux26.IN1
qd[0] => Mux27.IN1
qd[0] => Mux28.IN1
qd[0] => Mux29.IN1
qd[0] => Mux30.IN1
qd[0] => Mux31.IN1
qd[1] => Mux0.IN0
qd[1] => Mux1.IN0
qd[1] => Mux2.IN0
qd[1] => Mux3.IN0
qd[1] => Mux4.IN0
qd[1] => Mux5.IN0
qd[1] => Mux6.IN0
qd[1] => Mux7.IN0
qd[1] => Mux8.IN0
qd[1] => Mux9.IN0
qd[1] => Mux10.IN0
qd[1] => Mux11.IN0
qd[1] => Mux12.IN0
qd[1] => Mux13.IN0
qd[1] => Mux14.IN0
qd[1] => Mux15.IN0
qd[1] => Mux16.IN0
qd[1] => Mux17.IN0
qd[1] => Mux18.IN0
qd[1] => Mux19.IN0
qd[1] => Mux20.IN0
qd[1] => Mux21.IN0
qd[1] => Mux22.IN0
qd[1] => Mux23.IN0
qd[1] => Mux24.IN0
qd[1] => Mux25.IN0
qd[1] => Mux26.IN0
qd[1] => Mux27.IN0
qd[1] => Mux28.IN0
qd[1] => Mux29.IN0
qd[1] => Mux30.IN0
qd[1] => Mux31.IN0
cordic_x_res_d[0] => Mux15.IN2
cordic_x_res_d[0] => Mux31.IN2
cordic_x_res_d[1] => Mux14.IN2
cordic_x_res_d[1] => Mux30.IN2
cordic_x_res_d[2] => Mux13.IN2
cordic_x_res_d[2] => Mux29.IN2
cordic_x_res_d[3] => Mux12.IN2
cordic_x_res_d[3] => Mux28.IN2
cordic_x_res_d[4] => Mux11.IN2
cordic_x_res_d[4] => Mux27.IN2
cordic_x_res_d[5] => Mux10.IN2
cordic_x_res_d[5] => Mux26.IN2
cordic_x_res_d[6] => Mux9.IN2
cordic_x_res_d[6] => Mux25.IN2
cordic_x_res_d[7] => Mux8.IN2
cordic_x_res_d[7] => Mux24.IN2
cordic_x_res_d[8] => Mux7.IN2
cordic_x_res_d[8] => Mux23.IN2
cordic_x_res_d[9] => Mux6.IN2
cordic_x_res_d[9] => Mux22.IN2
cordic_x_res_d[10] => Mux5.IN2
cordic_x_res_d[10] => Mux21.IN2
cordic_x_res_d[11] => Mux4.IN2
cordic_x_res_d[11] => Mux20.IN2
cordic_x_res_d[12] => Mux3.IN2
cordic_x_res_d[12] => Mux19.IN2
cordic_x_res_d[13] => Mux2.IN2
cordic_x_res_d[13] => Mux18.IN2
cordic_x_res_d[14] => Mux1.IN2
cordic_x_res_d[14] => Mux17.IN2
cordic_x_res_d[15] => Mux0.IN2
cordic_x_res_d[15] => Mux16.IN2
cordic_y_res_d[0] => Mux15.IN3
cordic_y_res_d[0] => Mux31.IN3
cordic_y_res_d[1] => Mux14.IN3
cordic_y_res_d[1] => Mux30.IN3
cordic_y_res_d[2] => Mux13.IN3
cordic_y_res_d[2] => Mux29.IN3
cordic_y_res_d[3] => Mux12.IN3
cordic_y_res_d[3] => Mux28.IN3
cordic_y_res_d[4] => Mux11.IN3
cordic_y_res_d[4] => Mux27.IN3
cordic_y_res_d[5] => Mux10.IN3
cordic_y_res_d[5] => Mux26.IN3
cordic_y_res_d[6] => Mux9.IN3
cordic_y_res_d[6] => Mux25.IN3
cordic_y_res_d[7] => Mux8.IN3
cordic_y_res_d[7] => Mux24.IN3
cordic_y_res_d[8] => Mux7.IN3
cordic_y_res_d[8] => Mux23.IN3
cordic_y_res_d[9] => Mux6.IN3
cordic_y_res_d[9] => Mux22.IN3
cordic_y_res_d[10] => Mux5.IN3
cordic_y_res_d[10] => Mux21.IN3
cordic_y_res_d[11] => Mux4.IN3
cordic_y_res_d[11] => Mux20.IN3
cordic_y_res_d[12] => Mux3.IN3
cordic_y_res_d[12] => Mux19.IN3
cordic_y_res_d[13] => Mux2.IN3
cordic_y_res_d[13] => Mux18.IN3
cordic_y_res_d[14] => Mux1.IN3
cordic_y_res_d[14] => Mux17.IN3
cordic_y_res_d[15] => Mux0.IN3
cordic_y_res_d[15] => Mux16.IN3
cordic_x_res_2c[0] => Mux15.IN4
cordic_x_res_2c[0] => Mux31.IN4
cordic_x_res_2c[1] => Mux14.IN4
cordic_x_res_2c[1] => Mux30.IN4
cordic_x_res_2c[2] => Mux13.IN4
cordic_x_res_2c[2] => Mux29.IN4
cordic_x_res_2c[3] => Mux12.IN4
cordic_x_res_2c[3] => Mux28.IN4
cordic_x_res_2c[4] => Mux11.IN4
cordic_x_res_2c[4] => Mux27.IN4
cordic_x_res_2c[5] => Mux10.IN4
cordic_x_res_2c[5] => Mux26.IN4
cordic_x_res_2c[6] => Mux9.IN4
cordic_x_res_2c[6] => Mux25.IN4
cordic_x_res_2c[7] => Mux8.IN4
cordic_x_res_2c[7] => Mux24.IN4
cordic_x_res_2c[8] => Mux7.IN4
cordic_x_res_2c[8] => Mux23.IN4
cordic_x_res_2c[9] => Mux6.IN4
cordic_x_res_2c[9] => Mux22.IN4
cordic_x_res_2c[10] => Mux5.IN4
cordic_x_res_2c[10] => Mux21.IN4
cordic_x_res_2c[11] => Mux4.IN4
cordic_x_res_2c[11] => Mux20.IN4
cordic_x_res_2c[12] => Mux3.IN4
cordic_x_res_2c[12] => Mux19.IN4
cordic_x_res_2c[13] => Mux2.IN4
cordic_x_res_2c[13] => Mux18.IN4
cordic_x_res_2c[14] => Mux1.IN4
cordic_x_res_2c[14] => Mux17.IN4
cordic_x_res_2c[15] => Mux0.IN4
cordic_x_res_2c[15] => Mux16.IN4
cordic_y_res_2c[0] => Mux15.IN5
cordic_y_res_2c[0] => Mux31.IN5
cordic_y_res_2c[1] => Mux14.IN5
cordic_y_res_2c[1] => Mux30.IN5
cordic_y_res_2c[2] => Mux13.IN5
cordic_y_res_2c[2] => Mux29.IN5
cordic_y_res_2c[3] => Mux12.IN5
cordic_y_res_2c[3] => Mux28.IN5
cordic_y_res_2c[4] => Mux11.IN5
cordic_y_res_2c[4] => Mux27.IN5
cordic_y_res_2c[5] => Mux10.IN5
cordic_y_res_2c[5] => Mux26.IN5
cordic_y_res_2c[6] => Mux9.IN5
cordic_y_res_2c[6] => Mux25.IN5
cordic_y_res_2c[7] => Mux8.IN5
cordic_y_res_2c[7] => Mux24.IN5
cordic_y_res_2c[8] => Mux7.IN5
cordic_y_res_2c[8] => Mux23.IN5
cordic_y_res_2c[9] => Mux6.IN5
cordic_y_res_2c[9] => Mux22.IN5
cordic_y_res_2c[10] => Mux5.IN5
cordic_y_res_2c[10] => Mux21.IN5
cordic_y_res_2c[11] => Mux4.IN5
cordic_y_res_2c[11] => Mux20.IN5
cordic_y_res_2c[12] => Mux3.IN5
cordic_y_res_2c[12] => Mux19.IN5
cordic_y_res_2c[13] => Mux2.IN5
cordic_y_res_2c[13] => Mux18.IN5
cordic_y_res_2c[14] => Mux1.IN5
cordic_y_res_2c[14] => Mux17.IN5
cordic_y_res_2c[15] => Mux0.IN5
cordic_y_res_2c[15] => Mux16.IN5
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|dop_reg:dop
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => cos_o[14]~reg0.ACLR
reset => cos_o[15]~reg0.ACLR
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => sin_o[14]~reg0.ACLR
reset => sin_o[15]~reg0.ACLR
clken => cos_o[0]~reg0.ENA
clken => sin_o[15]~reg0.ENA
clken => sin_o[14]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
clken => sin_o[0]~reg0.ENA
clken => cos_o[15]~reg0.ENA
clken => cos_o[14]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
sin_i[0] => sin_o[0]~reg0.DATAIN
sin_i[1] => sin_o[1]~reg0.DATAIN
sin_i[2] => sin_o[2]~reg0.DATAIN
sin_i[3] => sin_o[3]~reg0.DATAIN
sin_i[4] => sin_o[4]~reg0.DATAIN
sin_i[5] => sin_o[5]~reg0.DATAIN
sin_i[6] => sin_o[6]~reg0.DATAIN
sin_i[7] => sin_o[7]~reg0.DATAIN
sin_i[8] => sin_o[8]~reg0.DATAIN
sin_i[9] => sin_o[9]~reg0.DATAIN
sin_i[10] => sin_o[10]~reg0.DATAIN
sin_i[11] => sin_o[11]~reg0.DATAIN
sin_i[12] => sin_o[12]~reg0.DATAIN
sin_i[13] => sin_o[13]~reg0.DATAIN
sin_i[14] => sin_o[14]~reg0.DATAIN
sin_i[15] => sin_o[15]~reg0.DATAIN
cos_i[0] => cos_o[0]~reg0.DATAIN
cos_i[1] => cos_o[1]~reg0.DATAIN
cos_i[2] => cos_o[2]~reg0.DATAIN
cos_i[3] => cos_o[3]~reg0.DATAIN
cos_i[4] => cos_o[4]~reg0.DATAIN
cos_i[5] => cos_o[5]~reg0.DATAIN
cos_i[6] => cos_o[6]~reg0.DATAIN
cos_i[7] => cos_o[7]~reg0.DATAIN
cos_i[8] => cos_o[8]~reg0.DATAIN
cos_i[9] => cos_o[9]~reg0.DATAIN
cos_i[10] => cos_o[10]~reg0.DATAIN
cos_i[11] => cos_o[11]~reg0.DATAIN
cos_i[12] => cos_o[12]~reg0.DATAIN
cos_i[13] => cos_o[13]~reg0.DATAIN
cos_i[14] => cos_o[14]~reg0.DATAIN
cos_i[15] => cos_o[15]~reg0.DATAIN
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_cki:auto_generated.clock
clk_en => cntr_cki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_cki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cki:auto_generated.q[0]
q[1] <= cntr_cki:auto_generated.q[1]
q[2] <= cntr_cki:auto_generated.q[2]
q[3] <= cntr_cki:auto_generated.q[3]
q[4] <= cntr_cki:auto_generated.q[4]
q[5] <= cntr_cki:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated
aclr => counter_reg_bit[5].IN0
clk_en => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
fsin_o[0] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[12] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[13] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[14] <= LO_nco_ii_0:nco_ii_0.fsin_o
fsin_o[15] <= LO_nco_ii_0:nco_ii_0.fsin_o
fcos_o[0] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[1] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[2] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[3] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[4] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[5] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[6] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[7] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[8] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[9] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[10] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[11] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[12] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[13] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[14] <= LO_nco_ii_0:nco_ii_0.fcos_o
fcos_o[15] <= LO_nco_ii_0:nco_ii_0.fcos_o
out_valid <= LO_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0
clk => clk.IN55
reset_n => reset.IN55
clken => clken.IN55
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= dop_reg:dop.sin_o
fsin_o[1] <= dop_reg:dop.sin_o
fsin_o[2] <= dop_reg:dop.sin_o
fsin_o[3] <= dop_reg:dop.sin_o
fsin_o[4] <= dop_reg:dop.sin_o
fsin_o[5] <= dop_reg:dop.sin_o
fsin_o[6] <= dop_reg:dop.sin_o
fsin_o[7] <= dop_reg:dop.sin_o
fsin_o[8] <= dop_reg:dop.sin_o
fsin_o[9] <= dop_reg:dop.sin_o
fsin_o[10] <= dop_reg:dop.sin_o
fsin_o[11] <= dop_reg:dop.sin_o
fsin_o[12] <= dop_reg:dop.sin_o
fsin_o[13] <= dop_reg:dop.sin_o
fsin_o[14] <= dop_reg:dop.sin_o
fsin_o[15] <= dop_reg:dop.sin_o
fcos_o[0] <= dop_reg:dop.cos_o
fcos_o[1] <= dop_reg:dop.cos_o
fcos_o[2] <= dop_reg:dop.cos_o
fcos_o[3] <= dop_reg:dop.cos_o
fcos_o[4] <= dop_reg:dop.cos_o
fcos_o[5] <= dop_reg:dop.cos_o
fcos_o[6] <= dop_reg:dop.cos_o
fcos_o[7] <= dop_reg:dop.cos_o
fcos_o[8] <= dop_reg:dop.cos_o
fcos_o[9] <= dop_reg:dop.cos_o
fcos_o[10] <= dop_reg:dop.cos_o
fcos_o[11] <= dop_reg:dop.cos_o
fcos_o[12] <= dop_reg:dop.cos_o
fcos_o[13] <= dop_reg:dop.cos_o
fcos_o[14] <= dop_reg:dop.cos_o
fcos_o[15] <= dop_reg:dop.cos_o
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci
clk => corz[0]~reg0.CLK
clk => corz[1]~reg0.CLK
clk => corz[2]~reg0.CLK
clk => corz[3]~reg0.CLK
clk => corz[4]~reg0.CLK
clk => corz[5]~reg0.CLK
clk => corz[6]~reg0.CLK
clk => corz[7]~reg0.CLK
clk => corz[8]~reg0.CLK
clk => corz[9]~reg0.CLK
clk => corz[10]~reg0.CLK
clk => corz[11]~reg0.CLK
clk => corz[12]~reg0.CLK
clk => corz[13]~reg0.CLK
clk => corz[14]~reg0.CLK
clk => corz[15]~reg0.CLK
clk => cory[0]~reg0.CLK
clk => cory[1]~reg0.CLK
clk => cory[2]~reg0.CLK
clk => cory[3]~reg0.CLK
clk => cory[4]~reg0.CLK
clk => cory[5]~reg0.CLK
clk => cory[6]~reg0.CLK
clk => cory[7]~reg0.CLK
clk => cory[8]~reg0.CLK
clk => cory[9]~reg0.CLK
clk => cory[10]~reg0.CLK
clk => cory[11]~reg0.CLK
clk => cory[12]~reg0.CLK
clk => cory[13]~reg0.CLK
clk => cory[14]~reg0.CLK
clk => cory[15]~reg0.CLK
clk => corx[0]~reg0.CLK
clk => corx[1]~reg0.CLK
clk => corx[2]~reg0.CLK
clk => corx[3]~reg0.CLK
clk => corx[4]~reg0.CLK
clk => corx[5]~reg0.CLK
clk => corx[6]~reg0.CLK
clk => corx[7]~reg0.CLK
clk => corx[8]~reg0.CLK
clk => corx[9]~reg0.CLK
clk => corx[10]~reg0.CLK
clk => corx[11]~reg0.CLK
clk => corx[12]~reg0.CLK
clk => corx[13]~reg0.CLK
clk => corx[14]~reg0.CLK
clk => corx[15]~reg0.CLK
clken => corz[0]~reg0.ENA
clken => corx[15]~reg0.ENA
clken => corx[14]~reg0.ENA
clken => corx[13]~reg0.ENA
clken => corx[12]~reg0.ENA
clken => corx[11]~reg0.ENA
clken => corx[10]~reg0.ENA
clken => corx[9]~reg0.ENA
clken => corx[8]~reg0.ENA
clken => corx[7]~reg0.ENA
clken => corx[6]~reg0.ENA
clken => corx[5]~reg0.ENA
clken => corx[4]~reg0.ENA
clken => corx[3]~reg0.ENA
clken => corx[2]~reg0.ENA
clken => corx[1]~reg0.ENA
clken => corx[0]~reg0.ENA
clken => cory[15]~reg0.ENA
clken => cory[14]~reg0.ENA
clken => cory[13]~reg0.ENA
clken => cory[12]~reg0.ENA
clken => cory[11]~reg0.ENA
clken => cory[10]~reg0.ENA
clken => cory[9]~reg0.ENA
clken => cory[8]~reg0.ENA
clken => cory[7]~reg0.ENA
clken => cory[6]~reg0.ENA
clken => cory[5]~reg0.ENA
clken => cory[4]~reg0.ENA
clken => cory[3]~reg0.ENA
clken => cory[2]~reg0.ENA
clken => cory[1]~reg0.ENA
clken => cory[0]~reg0.ENA
clken => corz[15]~reg0.ENA
clken => corz[14]~reg0.ENA
clken => corz[13]~reg0.ENA
clken => corz[12]~reg0.ENA
clken => corz[11]~reg0.ENA
clken => corz[10]~reg0.ENA
clken => corz[9]~reg0.ENA
clken => corz[8]~reg0.ENA
clken => corz[7]~reg0.ENA
clken => corz[6]~reg0.ENA
clken => corz[5]~reg0.ENA
clken => corz[4]~reg0.ENA
clken => corz[3]~reg0.ENA
clken => corz[2]~reg0.ENA
clken => corz[1]~reg0.ENA
reset => corz[0]~reg0.ACLR
reset => corz[1]~reg0.ACLR
reset => corz[2]~reg0.ACLR
reset => corz[3]~reg0.ACLR
reset => corz[4]~reg0.ACLR
reset => corz[5]~reg0.ACLR
reset => corz[6]~reg0.ACLR
reset => corz[7]~reg0.ACLR
reset => corz[8]~reg0.ACLR
reset => corz[9]~reg0.ACLR
reset => corz[10]~reg0.ACLR
reset => corz[11]~reg0.ACLR
reset => corz[12]~reg0.ACLR
reset => corz[13]~reg0.ACLR
reset => corz[14]~reg0.ACLR
reset => corz[15]~reg0.ACLR
reset => cory[0]~reg0.ACLR
reset => cory[1]~reg0.ACLR
reset => cory[2]~reg0.ACLR
reset => cory[3]~reg0.ACLR
reset => cory[4]~reg0.ACLR
reset => cory[5]~reg0.ACLR
reset => cory[6]~reg0.ACLR
reset => cory[7]~reg0.ACLR
reset => cory[8]~reg0.ACLR
reset => cory[9]~reg0.ACLR
reset => cory[10]~reg0.ACLR
reset => cory[11]~reg0.ACLR
reset => cory[12]~reg0.ACLR
reset => cory[13]~reg0.ACLR
reset => cory[14]~reg0.ACLR
reset => cory[15]~reg0.ACLR
reset => corx[0]~reg0.ACLR
reset => corx[1]~reg0.ACLR
reset => corx[2]~reg0.ACLR
reset => corx[3]~reg0.ACLR
reset => corx[4]~reg0.ACLR
reset => corx[5]~reg0.ACLR
reset => corx[6]~reg0.ACLR
reset => corx[7]~reg0.ACLR
reset => corx[8]~reg0.ACLR
reset => corx[9]~reg0.ACLR
reset => corx[10]~reg0.ACLR
reset => corx[11]~reg0.ACLR
reset => corx[12]~reg0.ACLR
reset => corx[13]~reg0.ACLR
reset => corx[14]~reg0.ACLR
reset => corx[15]~reg0.ACLR
phi_acc_w[0] => ~NO_FANOUT~
phi_acc_w[1] => ~NO_FANOUT~
phi_acc_w[2] => ~NO_FANOUT~
phi_acc_w[3] => ~NO_FANOUT~
phi_acc_w[4] => corz[0]~reg0.DATAIN
phi_acc_w[5] => corz[1]~reg0.DATAIN
phi_acc_w[6] => corz[2]~reg0.DATAIN
phi_acc_w[7] => corz[3]~reg0.DATAIN
phi_acc_w[8] => corz[4]~reg0.DATAIN
phi_acc_w[9] => corz[5]~reg0.DATAIN
phi_acc_w[10] => corz[6]~reg0.DATAIN
phi_acc_w[11] => corz[7]~reg0.DATAIN
phi_acc_w[12] => corz[8]~reg0.DATAIN
phi_acc_w[13] => corz[9]~reg0.DATAIN
phi_acc_w[14] => corz[10]~reg0.DATAIN
phi_acc_w[15] => corz[11]~reg0.DATAIN
phi_acc_w[16] => corz[12]~reg0.DATAIN
phi_acc_w[17] => corz[13]~reg0.DATAIN
phi_acc_w[18] => corz[14]~reg0.DATAIN
phi_acc_w[19] => ~NO_FANOUT~
phi_acc_w[20] => ~NO_FANOUT~
corx[0] <= corx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[1] <= corx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[2] <= corx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[3] <= corx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[4] <= corx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[5] <= corx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[6] <= corx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[7] <= corx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[8] <= corx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[9] <= corx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[10] <= corx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[11] <= corx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[12] <= corx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[13] <= corx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[14] <= corx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[15] <= corx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[0] <= cory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[1] <= cory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[2] <= cory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[3] <= cory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[4] <= cory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[5] <= cory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[6] <= cory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[7] <= cory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[8] <= cory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[9] <= cory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[10] <= cory[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[11] <= cory[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[12] <= cory[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[13] <= cory[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[14] <= cory[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[15] <= cory[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[0] <= corz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[1] <= corz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[2] <= corz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[3] <= corz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[4] <= corz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[5] <= corz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[6] <= corz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[7] <= corz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[8] <= corz[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[9] <= corz[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[10] <= corz[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[11] <= corz[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[12] <= corz[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[13] <= corz[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[14] <= corz[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[15] <= corz[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs
clk => cor1y[0]~reg0.CLK
clk => cor1y[1]~reg0.CLK
clk => cor1y[2]~reg0.CLK
clk => cor1y[3]~reg0.CLK
clk => cor1y[4]~reg0.CLK
clk => cor1y[5]~reg0.CLK
clk => cor1y[6]~reg0.CLK
clk => cor1y[7]~reg0.CLK
clk => cor1y[8]~reg0.CLK
clk => cor1y[9]~reg0.CLK
clk => cor1y[10]~reg0.CLK
clk => cor1y[11]~reg0.CLK
clk => cor1y[12]~reg0.CLK
clk => cor1y[13]~reg0.CLK
clk => cor1y[14]~reg0.CLK
clk => cor1y[15]~reg0.CLK
clk => cor1x[0]~reg0.CLK
clk => cor1x[1]~reg0.CLK
clk => cor1x[2]~reg0.CLK
clk => cor1x[3]~reg0.CLK
clk => cor1x[4]~reg0.CLK
clk => cor1x[5]~reg0.CLK
clk => cor1x[6]~reg0.CLK
clk => cor1x[7]~reg0.CLK
clk => cor1x[8]~reg0.CLK
clk => cor1x[9]~reg0.CLK
clk => cor1x[10]~reg0.CLK
clk => cor1x[11]~reg0.CLK
clk => cor1x[12]~reg0.CLK
clk => cor1x[13]~reg0.CLK
clk => cor1x[14]~reg0.CLK
clk => cor1x[15]~reg0.CLK
reset => cor1y[0]~reg0.ACLR
reset => cor1y[1]~reg0.ACLR
reset => cor1y[2]~reg0.ACLR
reset => cor1y[3]~reg0.ACLR
reset => cor1y[4]~reg0.ACLR
reset => cor1y[5]~reg0.ACLR
reset => cor1y[6]~reg0.ACLR
reset => cor1y[7]~reg0.ACLR
reset => cor1y[8]~reg0.ACLR
reset => cor1y[9]~reg0.ACLR
reset => cor1y[10]~reg0.ACLR
reset => cor1y[11]~reg0.ACLR
reset => cor1y[12]~reg0.ACLR
reset => cor1y[13]~reg0.ACLR
reset => cor1y[14]~reg0.ACLR
reset => cor1y[15]~reg0.ACLR
reset => cor1x[0]~reg0.ACLR
reset => cor1x[1]~reg0.ACLR
reset => cor1x[2]~reg0.ACLR
reset => cor1x[3]~reg0.ACLR
reset => cor1x[4]~reg0.ACLR
reset => cor1x[5]~reg0.ACLR
reset => cor1x[6]~reg0.ACLR
reset => cor1x[7]~reg0.ACLR
reset => cor1x[8]~reg0.ACLR
reset => cor1x[9]~reg0.ACLR
reset => cor1x[10]~reg0.ACLR
reset => cor1x[11]~reg0.ACLR
reset => cor1x[12]~reg0.ACLR
reset => cor1x[13]~reg0.ACLR
reset => cor1x[14]~reg0.ACLR
reset => cor1x[15]~reg0.ACLR
clken => cor1y[0]~reg0.ENA
clken => cor1x[15]~reg0.ENA
clken => cor1x[14]~reg0.ENA
clken => cor1x[13]~reg0.ENA
clken => cor1x[12]~reg0.ENA
clken => cor1x[11]~reg0.ENA
clken => cor1x[10]~reg0.ENA
clken => cor1x[9]~reg0.ENA
clken => cor1x[8]~reg0.ENA
clken => cor1x[7]~reg0.ENA
clken => cor1x[6]~reg0.ENA
clken => cor1x[5]~reg0.ENA
clken => cor1x[4]~reg0.ENA
clken => cor1x[3]~reg0.ENA
clken => cor1x[2]~reg0.ENA
clken => cor1x[1]~reg0.ENA
clken => cor1x[0]~reg0.ENA
clken => cor1y[15]~reg0.ENA
clken => cor1y[14]~reg0.ENA
clken => cor1y[13]~reg0.ENA
clken => cor1y[12]~reg0.ENA
clken => cor1y[11]~reg0.ENA
clken => cor1y[10]~reg0.ENA
clken => cor1y[9]~reg0.ENA
clken => cor1y[8]~reg0.ENA
clken => cor1y[7]~reg0.ENA
clken => cor1y[6]~reg0.ENA
clken => cor1y[5]~reg0.ENA
clken => cor1y[4]~reg0.ENA
clken => cor1y[3]~reg0.ENA
clken => cor1y[2]~reg0.ENA
clken => cor1y[1]~reg0.ENA
cor0x[0] => Add0.IN32
cor0x[0] => cor1y.IN0
cor0x[1] => Add0.IN31
cor0x[1] => cor1y.IN0
cor0x[2] => Add0.IN30
cor0x[2] => cor1y.IN0
cor0x[3] => Add0.IN29
cor0x[3] => cor1y.IN0
cor0x[4] => Add0.IN28
cor0x[4] => cor1y.IN0
cor0x[5] => Add0.IN27
cor0x[5] => cor1y.IN0
cor0x[6] => Add0.IN26
cor0x[6] => cor1y.IN0
cor0x[7] => Add0.IN25
cor0x[7] => cor1y.IN0
cor0x[8] => Add0.IN24
cor0x[8] => cor1y.IN0
cor0x[9] => Add0.IN23
cor0x[9] => cor1y.IN0
cor0x[10] => Add0.IN22
cor0x[10] => cor1y.IN0
cor0x[11] => Add0.IN21
cor0x[11] => cor1y.IN0
cor0x[12] => Add0.IN20
cor0x[12] => cor1y.IN0
cor0x[13] => Add0.IN19
cor0x[13] => cor1y.IN0
cor0x[14] => Add0.IN18
cor0x[14] => cor1y.IN0
cor0x[15] => Add0.IN17
cor0x[15] => cor1y.IN0
cor0x[15] => Add3.IN32
cor0y[0] => cor1x.IN0
cor0y[0] => Add2.IN32
cor0y[1] => cor1x.IN0
cor0y[1] => Add2.IN31
cor0y[2] => cor1x.IN0
cor0y[2] => Add2.IN30
cor0y[3] => cor1x.IN0
cor0y[3] => Add2.IN29
cor0y[4] => cor1x.IN0
cor0y[4] => Add2.IN28
cor0y[5] => cor1x.IN0
cor0y[5] => Add2.IN27
cor0y[6] => cor1x.IN0
cor0y[6] => Add2.IN26
cor0y[7] => cor1x.IN0
cor0y[7] => Add2.IN25
cor0y[8] => cor1x.IN0
cor0y[8] => Add2.IN24
cor0y[9] => cor1x.IN0
cor0y[9] => Add2.IN23
cor0y[10] => cor1x.IN0
cor0y[10] => Add2.IN22
cor0y[11] => cor1x.IN0
cor0y[11] => Add2.IN21
cor0y[12] => cor1x.IN0
cor0y[12] => Add2.IN20
cor0y[13] => cor1x.IN0
cor0y[13] => Add2.IN19
cor0y[14] => cor1x.IN0
cor0y[14] => Add2.IN18
cor0y[15] => cor1x.IN0
cor0y[15] => Add1.IN32
cor0y[15] => Add2.IN17
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor1x[0] <= cor1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[1] <= cor1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[2] <= cor1x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[3] <= cor1x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[4] <= cor1x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[5] <= cor1x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[6] <= cor1x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[7] <= cor1x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[8] <= cor1x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[9] <= cor1x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[10] <= cor1x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[11] <= cor1x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[12] <= cor1x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[13] <= cor1x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[14] <= cor1x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[15] <= cor1x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[0] <= cor1y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[1] <= cor1y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[2] <= cor1y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[3] <= cor1y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[4] <= cor1y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[5] <= cor1y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[6] <= cor1y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[7] <= cor1y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[8] <= cor1y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[9] <= cor1y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[10] <= cor1y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[11] <= cor1y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[12] <= cor1y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[13] <= cor1y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[14] <= cor1y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[15] <= cor1y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => zheld[0][0].CLK
clk => zheld[0][1].CLK
clk => zheld[1][0].CLK
clk => zheld[1][1].CLK
clk => zheld[2][0].CLK
clk => zheld[2][1].CLK
clk => zheld[3][0].CLK
clk => zheld[3][1].CLK
clk => zheld[4][0].CLK
clk => zheld[4][1].CLK
clk => zheld[5][0].CLK
clk => zheld[5][1].CLK
clk => zheld[6][0].CLK
clk => zheld[6][1].CLK
clk => zheld[7][0].CLK
clk => zheld[7][1].CLK
clk => zheld[8][0].CLK
clk => zheld[8][1].CLK
clk => zheld[9][0].CLK
clk => zheld[9][1].CLK
clk => zheld[10][0].CLK
clk => zheld[10][1].CLK
clk => zheld[11][0].CLK
clk => zheld[11][1].CLK
clk => zheld[12][0].CLK
clk => zheld[12][1].CLK
clk => zheld[13][0].CLK
clk => zheld[13][1].CLK
clk => zheld[14][0].CLK
clk => zheld[14][1].CLK
clk => zheld[15][0].CLK
clk => zheld[15][1].CLK
clk => zheld[16][0].CLK
clk => zheld[16][1].CLK
clk => zheld[17][0].CLK
clk => zheld[17][1].CLK
clk => zheld[18][0].CLK
clk => zheld[18][1].CLK
clk => zheld[19][0].CLK
clk => zheld[19][1].CLK
clk => zheld[20][0].CLK
clk => zheld[20][1].CLK
clk => zheld[21][0].CLK
clk => zheld[21][1].CLK
clk => zheld[22][0].CLK
clk => zheld[22][1].CLK
clk => zheld[23][0].CLK
clk => zheld[23][1].CLK
clk => zheld[24][0].CLK
clk => zheld[24][1].CLK
clk => zheld[25][0].CLK
clk => zheld[25][1].CLK
clk => zheld[26][0].CLK
clk => zheld[26][1].CLK
clk => zheld[27][0].CLK
clk => zheld[27][1].CLK
clk => zheld[28][0].CLK
clk => zheld[28][1].CLK
clk => zheld[29][0].CLK
clk => zheld[29][1].CLK
clk => zheld[30][0].CLK
clk => zheld[30][1].CLK
clk => zheld[31][0].CLK
clk => zheld[31][1].CLK
clk => zheld[32][0].CLK
clk => zheld[32][1].CLK
reset => seg_rot[0]~reg0.ACLR
reset => seg_rot[1]~reg0.ACLR
reset => zheld[0][0].ACLR
reset => zheld[0][1].ACLR
reset => zheld[1][0].ACLR
reset => zheld[1][1].ACLR
reset => zheld[2][0].ACLR
reset => zheld[2][1].ACLR
reset => zheld[3][0].ACLR
reset => zheld[3][1].ACLR
reset => zheld[4][0].ACLR
reset => zheld[4][1].ACLR
reset => zheld[5][0].ACLR
reset => zheld[5][1].ACLR
reset => zheld[6][0].ACLR
reset => zheld[6][1].ACLR
reset => zheld[7][0].ACLR
reset => zheld[7][1].ACLR
reset => zheld[8][0].ACLR
reset => zheld[8][1].ACLR
reset => zheld[9][0].ACLR
reset => zheld[9][1].ACLR
reset => zheld[10][0].ACLR
reset => zheld[10][1].ACLR
reset => zheld[11][0].ACLR
reset => zheld[11][1].ACLR
reset => zheld[12][0].ACLR
reset => zheld[12][1].ACLR
reset => zheld[13][0].ACLR
reset => zheld[13][1].ACLR
reset => zheld[14][0].ACLR
reset => zheld[14][1].ACLR
reset => zheld[15][0].ACLR
reset => zheld[15][1].ACLR
reset => zheld[16][0].ACLR
reset => zheld[16][1].ACLR
reset => zheld[17][0].ACLR
reset => zheld[17][1].ACLR
reset => zheld[18][0].ACLR
reset => zheld[18][1].ACLR
reset => zheld[19][0].ACLR
reset => zheld[19][1].ACLR
reset => zheld[20][0].ACLR
reset => zheld[20][1].ACLR
reset => zheld[21][0].ACLR
reset => zheld[21][1].ACLR
reset => zheld[22][0].ACLR
reset => zheld[22][1].ACLR
reset => zheld[23][0].ACLR
reset => zheld[23][1].ACLR
reset => zheld[24][0].ACLR
reset => zheld[24][1].ACLR
reset => zheld[25][0].ACLR
reset => zheld[25][1].ACLR
reset => zheld[26][0].ACLR
reset => zheld[26][1].ACLR
reset => zheld[27][0].ACLR
reset => zheld[27][1].ACLR
reset => zheld[28][0].ACLR
reset => zheld[28][1].ACLR
reset => zheld[29][0].ACLR
reset => zheld[29][1].ACLR
reset => zheld[30][0].ACLR
reset => zheld[30][1].ACLR
reset => zheld[31][0].ACLR
reset => zheld[31][1].ACLR
reset => zheld[32][0].ACLR
reset => zheld[32][1].ACLR
clken => seg_rot[0]~reg0.ENA
clken => zheld[32][1].ENA
clken => zheld[32][0].ENA
clken => zheld[31][1].ENA
clken => zheld[31][0].ENA
clken => zheld[30][1].ENA
clken => zheld[30][0].ENA
clken => zheld[29][1].ENA
clken => zheld[29][0].ENA
clken => zheld[28][1].ENA
clken => zheld[28][0].ENA
clken => zheld[27][1].ENA
clken => zheld[27][0].ENA
clken => zheld[26][1].ENA
clken => zheld[26][0].ENA
clken => zheld[25][1].ENA
clken => zheld[25][0].ENA
clken => zheld[24][1].ENA
clken => zheld[24][0].ENA
clken => zheld[23][1].ENA
clken => zheld[23][0].ENA
clken => zheld[22][1].ENA
clken => zheld[22][0].ENA
clken => zheld[21][1].ENA
clken => zheld[21][0].ENA
clken => zheld[20][1].ENA
clken => zheld[20][0].ENA
clken => zheld[19][1].ENA
clken => zheld[19][0].ENA
clken => zheld[18][1].ENA
clken => zheld[18][0].ENA
clken => zheld[17][1].ENA
clken => zheld[17][0].ENA
clken => zheld[16][1].ENA
clken => zheld[16][0].ENA
clken => zheld[15][1].ENA
clken => zheld[15][0].ENA
clken => zheld[14][1].ENA
clken => zheld[14][0].ENA
clken => zheld[13][1].ENA
clken => zheld[13][0].ENA
clken => zheld[12][1].ENA
clken => zheld[12][0].ENA
clken => zheld[11][1].ENA
clken => zheld[11][0].ENA
clken => zheld[10][1].ENA
clken => zheld[10][0].ENA
clken => zheld[9][1].ENA
clken => zheld[9][0].ENA
clken => zheld[8][1].ENA
clken => zheld[8][0].ENA
clken => zheld[7][1].ENA
clken => zheld[7][0].ENA
clken => zheld[6][1].ENA
clken => zheld[6][0].ENA
clken => zheld[5][1].ENA
clken => zheld[5][0].ENA
clken => zheld[4][1].ENA
clken => zheld[4][0].ENA
clken => zheld[3][1].ENA
clken => zheld[3][0].ENA
clken => zheld[2][1].ENA
clken => zheld[2][0].ENA
clken => zheld[1][1].ENA
clken => zheld[1][0].ENA
clken => zheld[0][1].ENA
clken => zheld[0][0].ENA
clken => seg_rot[1]~reg0.ENA
cur_seg[0] => zheld[0][0].DATAIN
cur_seg[1] => zheld[0][1].DATAIN
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => dxxrv[5]~reg0.CLK
clk => dxxrv[6]~reg0.CLK
clk => dxxrv[7]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[7]~reg0.ENA
clken => dxxrv[6]~reg0.ENA
clken => dxxrv[5]~reg0.ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => dxxrv[5]~reg0.ACLR
reset => dxxrv[6]~reg0.ACLR
reset => dxxrv[7]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[5] <= dxxrv[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[6] <= dxxrv[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[7] <= dxxrv[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN1
rval[5] => rval_w[5].IN1
rval[6] => rval_w[6].IN1
rval[7] => rval_w[7].IN14
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_cmh:auto_generated.dataa[0]
dataa[1] => add_sub_cmh:auto_generated.dataa[1]
dataa[2] => add_sub_cmh:auto_generated.dataa[2]
dataa[3] => add_sub_cmh:auto_generated.dataa[3]
dataa[4] => add_sub_cmh:auto_generated.dataa[4]
dataa[5] => add_sub_cmh:auto_generated.dataa[5]
dataa[6] => add_sub_cmh:auto_generated.dataa[6]
dataa[7] => add_sub_cmh:auto_generated.dataa[7]
dataa[8] => add_sub_cmh:auto_generated.dataa[8]
dataa[9] => add_sub_cmh:auto_generated.dataa[9]
dataa[10] => add_sub_cmh:auto_generated.dataa[10]
dataa[11] => add_sub_cmh:auto_generated.dataa[11]
dataa[12] => add_sub_cmh:auto_generated.dataa[12]
dataa[13] => add_sub_cmh:auto_generated.dataa[13]
dataa[14] => add_sub_cmh:auto_generated.dataa[14]
dataa[15] => add_sub_cmh:auto_generated.dataa[15]
dataa[16] => add_sub_cmh:auto_generated.dataa[16]
dataa[17] => add_sub_cmh:auto_generated.dataa[17]
dataa[18] => add_sub_cmh:auto_generated.dataa[18]
dataa[19] => add_sub_cmh:auto_generated.dataa[19]
dataa[20] => add_sub_cmh:auto_generated.dataa[20]
datab[0] => add_sub_cmh:auto_generated.datab[0]
datab[1] => add_sub_cmh:auto_generated.datab[1]
datab[2] => add_sub_cmh:auto_generated.datab[2]
datab[3] => add_sub_cmh:auto_generated.datab[3]
datab[4] => add_sub_cmh:auto_generated.datab[4]
datab[5] => add_sub_cmh:auto_generated.datab[5]
datab[6] => add_sub_cmh:auto_generated.datab[6]
datab[7] => add_sub_cmh:auto_generated.datab[7]
datab[8] => add_sub_cmh:auto_generated.datab[8]
datab[9] => add_sub_cmh:auto_generated.datab[9]
datab[10] => add_sub_cmh:auto_generated.datab[10]
datab[11] => add_sub_cmh:auto_generated.datab[11]
datab[12] => add_sub_cmh:auto_generated.datab[12]
datab[13] => add_sub_cmh:auto_generated.datab[13]
datab[14] => add_sub_cmh:auto_generated.datab[14]
datab[15] => add_sub_cmh:auto_generated.datab[15]
datab[16] => add_sub_cmh:auto_generated.datab[16]
datab[17] => add_sub_cmh:auto_generated.datab[17]
datab[18] => add_sub_cmh:auto_generated.datab[18]
datab[19] => add_sub_cmh:auto_generated.datab[19]
datab[20] => add_sub_cmh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cmh:auto_generated.clock
aclr => add_sub_cmh:auto_generated.aclr
clken => add_sub_cmh:auto_generated.clken
result[0] <= add_sub_cmh:auto_generated.result[0]
result[1] <= add_sub_cmh:auto_generated.result[1]
result[2] <= add_sub_cmh:auto_generated.result[2]
result[3] <= add_sub_cmh:auto_generated.result[3]
result[4] <= add_sub_cmh:auto_generated.result[4]
result[5] <= add_sub_cmh:auto_generated.result[5]
result[6] <= add_sub_cmh:auto_generated.result[6]
result[7] <= add_sub_cmh:auto_generated.result[7]
result[8] <= add_sub_cmh:auto_generated.result[8]
result[9] <= add_sub_cmh:auto_generated.result[9]
result[10] <= add_sub_cmh:auto_generated.result[10]
result[11] <= add_sub_cmh:auto_generated.result[11]
result[12] <= add_sub_cmh:auto_generated.result[12]
result[13] <= add_sub_cmh:auto_generated.result[13]
result[14] <= add_sub_cmh:auto_generated.result[14]
result[15] <= add_sub_cmh:auto_generated.result[15]
result[16] <= add_sub_cmh:auto_generated.result[16]
result[17] <= add_sub_cmh:auto_generated.result[17]
result[18] <= add_sub_cmh:auto_generated.result[18]
result[19] <= add_sub_cmh:auto_generated.result[19]
result[20] <= add_sub_cmh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => xordvalue.IN0
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN16
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN31
dataa[1] => Add0.IN30
dataa[2] => Add0.IN29
dataa[3] => Add0.IN28
dataa[4] => Add0.IN27
dataa[5] => Add0.IN26
dataa[6] => Add0.IN25
dataa[7] => Add0.IN24
dataa[8] => Add0.IN23
dataa[9] => Add0.IN22
dataa[10] => Add0.IN21
dataa[11] => Add0.IN20
dataa[12] => Add0.IN19
dataa[13] => Add0.IN18
dataa[14] => Add0.IN17
dataa[15] => Add0.IN16
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN32
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0
dataa[0] => add_sub_s0h:auto_generated.dataa[0]
dataa[1] => add_sub_s0h:auto_generated.dataa[1]
dataa[2] => add_sub_s0h:auto_generated.dataa[2]
dataa[3] => add_sub_s0h:auto_generated.dataa[3]
dataa[4] => add_sub_s0h:auto_generated.dataa[4]
dataa[5] => add_sub_s0h:auto_generated.dataa[5]
dataa[6] => add_sub_s0h:auto_generated.dataa[6]
dataa[7] => add_sub_s0h:auto_generated.dataa[7]
dataa[8] => add_sub_s0h:auto_generated.dataa[8]
dataa[9] => add_sub_s0h:auto_generated.dataa[9]
dataa[10] => add_sub_s0h:auto_generated.dataa[10]
dataa[11] => add_sub_s0h:auto_generated.dataa[11]
dataa[12] => add_sub_s0h:auto_generated.dataa[12]
dataa[13] => add_sub_s0h:auto_generated.dataa[13]
dataa[14] => add_sub_s0h:auto_generated.dataa[14]
dataa[15] => add_sub_s0h:auto_generated.dataa[15]
datab[0] => add_sub_s0h:auto_generated.datab[0]
datab[1] => add_sub_s0h:auto_generated.datab[1]
datab[2] => add_sub_s0h:auto_generated.datab[2]
datab[3] => add_sub_s0h:auto_generated.datab[3]
datab[4] => add_sub_s0h:auto_generated.datab[4]
datab[5] => add_sub_s0h:auto_generated.datab[5]
datab[6] => add_sub_s0h:auto_generated.datab[6]
datab[7] => add_sub_s0h:auto_generated.datab[7]
datab[8] => add_sub_s0h:auto_generated.datab[8]
datab[9] => add_sub_s0h:auto_generated.datab[9]
datab[10] => add_sub_s0h:auto_generated.datab[10]
datab[11] => add_sub_s0h:auto_generated.datab[11]
datab[12] => add_sub_s0h:auto_generated.datab[12]
datab[13] => add_sub_s0h:auto_generated.datab[13]
datab[14] => add_sub_s0h:auto_generated.datab[14]
datab[15] => add_sub_s0h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_s0h:auto_generated.add_sub
clock => add_sub_s0h:auto_generated.clock
aclr => add_sub_s0h:auto_generated.aclr
clken => add_sub_s0h:auto_generated.clken
result[0] <= add_sub_s0h:auto_generated.result[0]
result[1] <= add_sub_s0h:auto_generated.result[1]
result[2] <= add_sub_s0h:auto_generated.result[2]
result[3] <= add_sub_s0h:auto_generated.result[3]
result[4] <= add_sub_s0h:auto_generated.result[4]
result[5] <= add_sub_s0h:auto_generated.result[5]
result[6] <= add_sub_s0h:auto_generated.result[6]
result[7] <= add_sub_s0h:auto_generated.result[7]
result[8] <= add_sub_s0h:auto_generated.result[8]
result[9] <= add_sub_s0h:auto_generated.result[9]
result[10] <= add_sub_s0h:auto_generated.result[10]
result[11] <= add_sub_s0h:auto_generated.result[11]
result[12] <= add_sub_s0h:auto_generated.result[12]
result[13] <= add_sub_s0h:auto_generated.result[13]
result[14] <= add_sub_s0h:auto_generated.result[14]
result[15] <= add_sub_s0h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_s0h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv
clk => cordic_y_res_2c[0]~reg0.CLK
clk => cordic_y_res_2c[1]~reg0.CLK
clk => cordic_y_res_2c[2]~reg0.CLK
clk => cordic_y_res_2c[3]~reg0.CLK
clk => cordic_y_res_2c[4]~reg0.CLK
clk => cordic_y_res_2c[5]~reg0.CLK
clk => cordic_y_res_2c[6]~reg0.CLK
clk => cordic_y_res_2c[7]~reg0.CLK
clk => cordic_y_res_2c[8]~reg0.CLK
clk => cordic_y_res_2c[9]~reg0.CLK
clk => cordic_y_res_2c[10]~reg0.CLK
clk => cordic_y_res_2c[11]~reg0.CLK
clk => cordic_y_res_2c[12]~reg0.CLK
clk => cordic_y_res_2c[13]~reg0.CLK
clk => cordic_y_res_2c[14]~reg0.CLK
clk => cordic_y_res_2c[15]~reg0.CLK
clk => cordic_x_res_2c[0]~reg0.CLK
clk => cordic_x_res_2c[1]~reg0.CLK
clk => cordic_x_res_2c[2]~reg0.CLK
clk => cordic_x_res_2c[3]~reg0.CLK
clk => cordic_x_res_2c[4]~reg0.CLK
clk => cordic_x_res_2c[5]~reg0.CLK
clk => cordic_x_res_2c[6]~reg0.CLK
clk => cordic_x_res_2c[7]~reg0.CLK
clk => cordic_x_res_2c[8]~reg0.CLK
clk => cordic_x_res_2c[9]~reg0.CLK
clk => cordic_x_res_2c[10]~reg0.CLK
clk => cordic_x_res_2c[11]~reg0.CLK
clk => cordic_x_res_2c[12]~reg0.CLK
clk => cordic_x_res_2c[13]~reg0.CLK
clk => cordic_x_res_2c[14]~reg0.CLK
clk => cordic_x_res_2c[15]~reg0.CLK
clk => cordic_y_res_d[0]~reg0.CLK
clk => cordic_y_res_d[1]~reg0.CLK
clk => cordic_y_res_d[2]~reg0.CLK
clk => cordic_y_res_d[3]~reg0.CLK
clk => cordic_y_res_d[4]~reg0.CLK
clk => cordic_y_res_d[5]~reg0.CLK
clk => cordic_y_res_d[6]~reg0.CLK
clk => cordic_y_res_d[7]~reg0.CLK
clk => cordic_y_res_d[8]~reg0.CLK
clk => cordic_y_res_d[9]~reg0.CLK
clk => cordic_y_res_d[10]~reg0.CLK
clk => cordic_y_res_d[11]~reg0.CLK
clk => cordic_y_res_d[12]~reg0.CLK
clk => cordic_y_res_d[13]~reg0.CLK
clk => cordic_y_res_d[14]~reg0.CLK
clk => cordic_y_res_d[15]~reg0.CLK
clk => cordic_x_res_d[0]~reg0.CLK
clk => cordic_x_res_d[1]~reg0.CLK
clk => cordic_x_res_d[2]~reg0.CLK
clk => cordic_x_res_d[3]~reg0.CLK
clk => cordic_x_res_d[4]~reg0.CLK
clk => cordic_x_res_d[5]~reg0.CLK
clk => cordic_x_res_d[6]~reg0.CLK
clk => cordic_x_res_d[7]~reg0.CLK
clk => cordic_x_res_d[8]~reg0.CLK
clk => cordic_x_res_d[9]~reg0.CLK
clk => cordic_x_res_d[10]~reg0.CLK
clk => cordic_x_res_d[11]~reg0.CLK
clk => cordic_x_res_d[12]~reg0.CLK
clk => cordic_x_res_d[13]~reg0.CLK
clk => cordic_x_res_d[14]~reg0.CLK
clk => cordic_x_res_d[15]~reg0.CLK
reset => cordic_y_res_2c[0]~reg0.ACLR
reset => cordic_y_res_2c[1]~reg0.ACLR
reset => cordic_y_res_2c[2]~reg0.ACLR
reset => cordic_y_res_2c[3]~reg0.ACLR
reset => cordic_y_res_2c[4]~reg0.ACLR
reset => cordic_y_res_2c[5]~reg0.ACLR
reset => cordic_y_res_2c[6]~reg0.ACLR
reset => cordic_y_res_2c[7]~reg0.ACLR
reset => cordic_y_res_2c[8]~reg0.ACLR
reset => cordic_y_res_2c[9]~reg0.ACLR
reset => cordic_y_res_2c[10]~reg0.ACLR
reset => cordic_y_res_2c[11]~reg0.ACLR
reset => cordic_y_res_2c[12]~reg0.ACLR
reset => cordic_y_res_2c[13]~reg0.ACLR
reset => cordic_y_res_2c[14]~reg0.ACLR
reset => cordic_y_res_2c[15]~reg0.ACLR
reset => cordic_x_res_2c[0]~reg0.ACLR
reset => cordic_x_res_2c[1]~reg0.ACLR
reset => cordic_x_res_2c[2]~reg0.ACLR
reset => cordic_x_res_2c[3]~reg0.ACLR
reset => cordic_x_res_2c[4]~reg0.ACLR
reset => cordic_x_res_2c[5]~reg0.ACLR
reset => cordic_x_res_2c[6]~reg0.ACLR
reset => cordic_x_res_2c[7]~reg0.ACLR
reset => cordic_x_res_2c[8]~reg0.ACLR
reset => cordic_x_res_2c[9]~reg0.ACLR
reset => cordic_x_res_2c[10]~reg0.ACLR
reset => cordic_x_res_2c[11]~reg0.ACLR
reset => cordic_x_res_2c[12]~reg0.ACLR
reset => cordic_x_res_2c[13]~reg0.ACLR
reset => cordic_x_res_2c[14]~reg0.ACLR
reset => cordic_x_res_2c[15]~reg0.ACLR
reset => cordic_y_res_d[0]~reg0.ACLR
reset => cordic_y_res_d[1]~reg0.ACLR
reset => cordic_y_res_d[2]~reg0.ACLR
reset => cordic_y_res_d[3]~reg0.ACLR
reset => cordic_y_res_d[4]~reg0.ACLR
reset => cordic_y_res_d[5]~reg0.ACLR
reset => cordic_y_res_d[6]~reg0.ACLR
reset => cordic_y_res_d[7]~reg0.ACLR
reset => cordic_y_res_d[8]~reg0.ACLR
reset => cordic_y_res_d[9]~reg0.ACLR
reset => cordic_y_res_d[10]~reg0.ACLR
reset => cordic_y_res_d[11]~reg0.ACLR
reset => cordic_y_res_d[12]~reg0.ACLR
reset => cordic_y_res_d[13]~reg0.ACLR
reset => cordic_y_res_d[14]~reg0.ACLR
reset => cordic_y_res_d[15]~reg0.ACLR
reset => cordic_x_res_d[0]~reg0.ACLR
reset => cordic_x_res_d[1]~reg0.ACLR
reset => cordic_x_res_d[2]~reg0.ACLR
reset => cordic_x_res_d[3]~reg0.ACLR
reset => cordic_x_res_d[4]~reg0.ACLR
reset => cordic_x_res_d[5]~reg0.ACLR
reset => cordic_x_res_d[6]~reg0.ACLR
reset => cordic_x_res_d[7]~reg0.ACLR
reset => cordic_x_res_d[8]~reg0.ACLR
reset => cordic_x_res_d[9]~reg0.ACLR
reset => cordic_x_res_d[10]~reg0.ACLR
reset => cordic_x_res_d[11]~reg0.ACLR
reset => cordic_x_res_d[12]~reg0.ACLR
reset => cordic_x_res_d[13]~reg0.ACLR
reset => cordic_x_res_d[14]~reg0.ACLR
reset => cordic_x_res_d[15]~reg0.ACLR
clken => cordic_y_res_2c[0]~reg0.ENA
clken => cordic_x_res_d[15]~reg0.ENA
clken => cordic_x_res_d[14]~reg0.ENA
clken => cordic_x_res_d[13]~reg0.ENA
clken => cordic_x_res_d[12]~reg0.ENA
clken => cordic_x_res_d[11]~reg0.ENA
clken => cordic_x_res_d[10]~reg0.ENA
clken => cordic_x_res_d[9]~reg0.ENA
clken => cordic_x_res_d[8]~reg0.ENA
clken => cordic_x_res_d[7]~reg0.ENA
clken => cordic_x_res_d[6]~reg0.ENA
clken => cordic_x_res_d[5]~reg0.ENA
clken => cordic_x_res_d[4]~reg0.ENA
clken => cordic_x_res_d[3]~reg0.ENA
clken => cordic_x_res_d[2]~reg0.ENA
clken => cordic_x_res_d[1]~reg0.ENA
clken => cordic_x_res_d[0]~reg0.ENA
clken => cordic_y_res_d[15]~reg0.ENA
clken => cordic_y_res_d[14]~reg0.ENA
clken => cordic_y_res_d[13]~reg0.ENA
clken => cordic_y_res_d[12]~reg0.ENA
clken => cordic_y_res_d[11]~reg0.ENA
clken => cordic_y_res_d[10]~reg0.ENA
clken => cordic_y_res_d[9]~reg0.ENA
clken => cordic_y_res_d[8]~reg0.ENA
clken => cordic_y_res_d[7]~reg0.ENA
clken => cordic_y_res_d[6]~reg0.ENA
clken => cordic_y_res_d[5]~reg0.ENA
clken => cordic_y_res_d[4]~reg0.ENA
clken => cordic_y_res_d[3]~reg0.ENA
clken => cordic_y_res_d[2]~reg0.ENA
clken => cordic_y_res_d[1]~reg0.ENA
clken => cordic_y_res_d[0]~reg0.ENA
clken => cordic_x_res_2c[15]~reg0.ENA
clken => cordic_x_res_2c[14]~reg0.ENA
clken => cordic_x_res_2c[13]~reg0.ENA
clken => cordic_x_res_2c[12]~reg0.ENA
clken => cordic_x_res_2c[11]~reg0.ENA
clken => cordic_x_res_2c[10]~reg0.ENA
clken => cordic_x_res_2c[9]~reg0.ENA
clken => cordic_x_res_2c[8]~reg0.ENA
clken => cordic_x_res_2c[7]~reg0.ENA
clken => cordic_x_res_2c[6]~reg0.ENA
clken => cordic_x_res_2c[5]~reg0.ENA
clken => cordic_x_res_2c[4]~reg0.ENA
clken => cordic_x_res_2c[3]~reg0.ENA
clken => cordic_x_res_2c[2]~reg0.ENA
clken => cordic_x_res_2c[1]~reg0.ENA
clken => cordic_x_res_2c[0]~reg0.ENA
clken => cordic_y_res_2c[15]~reg0.ENA
clken => cordic_y_res_2c[14]~reg0.ENA
clken => cordic_y_res_2c[13]~reg0.ENA
clken => cordic_y_res_2c[12]~reg0.ENA
clken => cordic_y_res_2c[11]~reg0.ENA
clken => cordic_y_res_2c[10]~reg0.ENA
clken => cordic_y_res_2c[9]~reg0.ENA
clken => cordic_y_res_2c[8]~reg0.ENA
clken => cordic_y_res_2c[7]~reg0.ENA
clken => cordic_y_res_2c[6]~reg0.ENA
clken => cordic_y_res_2c[5]~reg0.ENA
clken => cordic_y_res_2c[4]~reg0.ENA
clken => cordic_y_res_2c[3]~reg0.ENA
clken => cordic_y_res_2c[2]~reg0.ENA
clken => cordic_y_res_2c[1]~reg0.ENA
cordic_x_res[0] => Add0.IN32
cordic_x_res[0] => cordic_x_res_d[0]~reg0.DATAIN
cordic_x_res[1] => Add0.IN31
cordic_x_res[1] => cordic_x_res_d[1]~reg0.DATAIN
cordic_x_res[2] => Add0.IN30
cordic_x_res[2] => cordic_x_res_d[2]~reg0.DATAIN
cordic_x_res[3] => Add0.IN29
cordic_x_res[3] => cordic_x_res_d[3]~reg0.DATAIN
cordic_x_res[4] => Add0.IN28
cordic_x_res[4] => cordic_x_res_d[4]~reg0.DATAIN
cordic_x_res[5] => Add0.IN27
cordic_x_res[5] => cordic_x_res_d[5]~reg0.DATAIN
cordic_x_res[6] => Add0.IN26
cordic_x_res[6] => cordic_x_res_d[6]~reg0.DATAIN
cordic_x_res[7] => Add0.IN25
cordic_x_res[7] => cordic_x_res_d[7]~reg0.DATAIN
cordic_x_res[8] => Add0.IN24
cordic_x_res[8] => cordic_x_res_d[8]~reg0.DATAIN
cordic_x_res[9] => Add0.IN23
cordic_x_res[9] => cordic_x_res_d[9]~reg0.DATAIN
cordic_x_res[10] => Add0.IN22
cordic_x_res[10] => cordic_x_res_d[10]~reg0.DATAIN
cordic_x_res[11] => Add0.IN21
cordic_x_res[11] => cordic_x_res_d[11]~reg0.DATAIN
cordic_x_res[12] => Add0.IN20
cordic_x_res[12] => cordic_x_res_d[12]~reg0.DATAIN
cordic_x_res[13] => Add0.IN19
cordic_x_res[13] => cordic_x_res_d[13]~reg0.DATAIN
cordic_x_res[14] => Add0.IN18
cordic_x_res[14] => cordic_x_res_d[14]~reg0.DATAIN
cordic_x_res[15] => Add0.IN17
cordic_x_res[15] => cordic_x_res_d[15]~reg0.DATAIN
cordic_y_res[0] => Add1.IN32
cordic_y_res[0] => cordic_y_res_d[0]~reg0.DATAIN
cordic_y_res[1] => Add1.IN31
cordic_y_res[1] => cordic_y_res_d[1]~reg0.DATAIN
cordic_y_res[2] => Add1.IN30
cordic_y_res[2] => cordic_y_res_d[2]~reg0.DATAIN
cordic_y_res[3] => Add1.IN29
cordic_y_res[3] => cordic_y_res_d[3]~reg0.DATAIN
cordic_y_res[4] => Add1.IN28
cordic_y_res[4] => cordic_y_res_d[4]~reg0.DATAIN
cordic_y_res[5] => Add1.IN27
cordic_y_res[5] => cordic_y_res_d[5]~reg0.DATAIN
cordic_y_res[6] => Add1.IN26
cordic_y_res[6] => cordic_y_res_d[6]~reg0.DATAIN
cordic_y_res[7] => Add1.IN25
cordic_y_res[7] => cordic_y_res_d[7]~reg0.DATAIN
cordic_y_res[8] => Add1.IN24
cordic_y_res[8] => cordic_y_res_d[8]~reg0.DATAIN
cordic_y_res[9] => Add1.IN23
cordic_y_res[9] => cordic_y_res_d[9]~reg0.DATAIN
cordic_y_res[10] => Add1.IN22
cordic_y_res[10] => cordic_y_res_d[10]~reg0.DATAIN
cordic_y_res[11] => Add1.IN21
cordic_y_res[11] => cordic_y_res_d[11]~reg0.DATAIN
cordic_y_res[12] => Add1.IN20
cordic_y_res[12] => cordic_y_res_d[12]~reg0.DATAIN
cordic_y_res[13] => Add1.IN19
cordic_y_res[13] => cordic_y_res_d[13]~reg0.DATAIN
cordic_y_res[14] => Add1.IN18
cordic_y_res[14] => cordic_y_res_d[14]~reg0.DATAIN
cordic_y_res[15] => Add1.IN17
cordic_y_res[15] => cordic_y_res_d[15]~reg0.DATAIN
cordic_x_res_d[0] <= cordic_x_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[1] <= cordic_x_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[2] <= cordic_x_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[3] <= cordic_x_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[4] <= cordic_x_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[5] <= cordic_x_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[6] <= cordic_x_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[7] <= cordic_x_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[8] <= cordic_x_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[9] <= cordic_x_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[10] <= cordic_x_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[11] <= cordic_x_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[12] <= cordic_x_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[13] <= cordic_x_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[14] <= cordic_x_res_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[15] <= cordic_x_res_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[0] <= cordic_y_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[1] <= cordic_y_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[2] <= cordic_y_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[3] <= cordic_y_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[4] <= cordic_y_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[5] <= cordic_y_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[6] <= cordic_y_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[7] <= cordic_y_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[8] <= cordic_y_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[9] <= cordic_y_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[10] <= cordic_y_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[11] <= cordic_y_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[12] <= cordic_y_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[13] <= cordic_y_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[14] <= cordic_y_res_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[15] <= cordic_y_res_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[0] <= cordic_x_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[1] <= cordic_x_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[2] <= cordic_x_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[3] <= cordic_x_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[4] <= cordic_x_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[5] <= cordic_x_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[6] <= cordic_x_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[7] <= cordic_x_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[8] <= cordic_x_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[9] <= cordic_x_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[10] <= cordic_x_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[11] <= cordic_x_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[12] <= cordic_x_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[13] <= cordic_x_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[14] <= cordic_x_res_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[15] <= cordic_x_res_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[0] <= cordic_y_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[1] <= cordic_y_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[2] <= cordic_y_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[3] <= cordic_y_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[4] <= cordic_y_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[5] <= cordic_y_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[6] <= cordic_y_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[7] <= cordic_y_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[8] <= cordic_y_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[9] <= cordic_y_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[10] <= cordic_y_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[11] <= cordic_y_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[12] <= cordic_y_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[13] <= cordic_y_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[14] <= cordic_y_res_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[15] <= cordic_y_res_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => sin_o[14]~reg0.ACLR
reset => sin_o[15]~reg0.ACLR
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => cos_o[14]~reg0.ACLR
reset => cos_o[15]~reg0.ACLR
clken => sin_o[0]~reg0.ENA
clken => cos_o[15]~reg0.ENA
clken => cos_o[14]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
clken => cos_o[0]~reg0.ENA
clken => sin_o[15]~reg0.ENA
clken => sin_o[14]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
qd[0] => Mux0.IN1
qd[0] => Mux1.IN1
qd[0] => Mux2.IN1
qd[0] => Mux3.IN1
qd[0] => Mux4.IN1
qd[0] => Mux5.IN1
qd[0] => Mux6.IN1
qd[0] => Mux7.IN1
qd[0] => Mux8.IN1
qd[0] => Mux9.IN1
qd[0] => Mux10.IN1
qd[0] => Mux11.IN1
qd[0] => Mux12.IN1
qd[0] => Mux13.IN1
qd[0] => Mux14.IN1
qd[0] => Mux15.IN1
qd[0] => Mux16.IN1
qd[0] => Mux17.IN1
qd[0] => Mux18.IN1
qd[0] => Mux19.IN1
qd[0] => Mux20.IN1
qd[0] => Mux21.IN1
qd[0] => Mux22.IN1
qd[0] => Mux23.IN1
qd[0] => Mux24.IN1
qd[0] => Mux25.IN1
qd[0] => Mux26.IN1
qd[0] => Mux27.IN1
qd[0] => Mux28.IN1
qd[0] => Mux29.IN1
qd[0] => Mux30.IN1
qd[0] => Mux31.IN1
qd[1] => Mux0.IN0
qd[1] => Mux1.IN0
qd[1] => Mux2.IN0
qd[1] => Mux3.IN0
qd[1] => Mux4.IN0
qd[1] => Mux5.IN0
qd[1] => Mux6.IN0
qd[1] => Mux7.IN0
qd[1] => Mux8.IN0
qd[1] => Mux9.IN0
qd[1] => Mux10.IN0
qd[1] => Mux11.IN0
qd[1] => Mux12.IN0
qd[1] => Mux13.IN0
qd[1] => Mux14.IN0
qd[1] => Mux15.IN0
qd[1] => Mux16.IN0
qd[1] => Mux17.IN0
qd[1] => Mux18.IN0
qd[1] => Mux19.IN0
qd[1] => Mux20.IN0
qd[1] => Mux21.IN0
qd[1] => Mux22.IN0
qd[1] => Mux23.IN0
qd[1] => Mux24.IN0
qd[1] => Mux25.IN0
qd[1] => Mux26.IN0
qd[1] => Mux27.IN0
qd[1] => Mux28.IN0
qd[1] => Mux29.IN0
qd[1] => Mux30.IN0
qd[1] => Mux31.IN0
cordic_x_res_d[0] => Mux15.IN2
cordic_x_res_d[0] => Mux31.IN2
cordic_x_res_d[1] => Mux14.IN2
cordic_x_res_d[1] => Mux30.IN2
cordic_x_res_d[2] => Mux13.IN2
cordic_x_res_d[2] => Mux29.IN2
cordic_x_res_d[3] => Mux12.IN2
cordic_x_res_d[3] => Mux28.IN2
cordic_x_res_d[4] => Mux11.IN2
cordic_x_res_d[4] => Mux27.IN2
cordic_x_res_d[5] => Mux10.IN2
cordic_x_res_d[5] => Mux26.IN2
cordic_x_res_d[6] => Mux9.IN2
cordic_x_res_d[6] => Mux25.IN2
cordic_x_res_d[7] => Mux8.IN2
cordic_x_res_d[7] => Mux24.IN2
cordic_x_res_d[8] => Mux7.IN2
cordic_x_res_d[8] => Mux23.IN2
cordic_x_res_d[9] => Mux6.IN2
cordic_x_res_d[9] => Mux22.IN2
cordic_x_res_d[10] => Mux5.IN2
cordic_x_res_d[10] => Mux21.IN2
cordic_x_res_d[11] => Mux4.IN2
cordic_x_res_d[11] => Mux20.IN2
cordic_x_res_d[12] => Mux3.IN2
cordic_x_res_d[12] => Mux19.IN2
cordic_x_res_d[13] => Mux2.IN2
cordic_x_res_d[13] => Mux18.IN2
cordic_x_res_d[14] => Mux1.IN2
cordic_x_res_d[14] => Mux17.IN2
cordic_x_res_d[15] => Mux0.IN2
cordic_x_res_d[15] => Mux16.IN2
cordic_y_res_d[0] => Mux15.IN3
cordic_y_res_d[0] => Mux31.IN3
cordic_y_res_d[1] => Mux14.IN3
cordic_y_res_d[1] => Mux30.IN3
cordic_y_res_d[2] => Mux13.IN3
cordic_y_res_d[2] => Mux29.IN3
cordic_y_res_d[3] => Mux12.IN3
cordic_y_res_d[3] => Mux28.IN3
cordic_y_res_d[4] => Mux11.IN3
cordic_y_res_d[4] => Mux27.IN3
cordic_y_res_d[5] => Mux10.IN3
cordic_y_res_d[5] => Mux26.IN3
cordic_y_res_d[6] => Mux9.IN3
cordic_y_res_d[6] => Mux25.IN3
cordic_y_res_d[7] => Mux8.IN3
cordic_y_res_d[7] => Mux24.IN3
cordic_y_res_d[8] => Mux7.IN3
cordic_y_res_d[8] => Mux23.IN3
cordic_y_res_d[9] => Mux6.IN3
cordic_y_res_d[9] => Mux22.IN3
cordic_y_res_d[10] => Mux5.IN3
cordic_y_res_d[10] => Mux21.IN3
cordic_y_res_d[11] => Mux4.IN3
cordic_y_res_d[11] => Mux20.IN3
cordic_y_res_d[12] => Mux3.IN3
cordic_y_res_d[12] => Mux19.IN3
cordic_y_res_d[13] => Mux2.IN3
cordic_y_res_d[13] => Mux18.IN3
cordic_y_res_d[14] => Mux1.IN3
cordic_y_res_d[14] => Mux17.IN3
cordic_y_res_d[15] => Mux0.IN3
cordic_y_res_d[15] => Mux16.IN3
cordic_x_res_2c[0] => Mux15.IN4
cordic_x_res_2c[0] => Mux31.IN4
cordic_x_res_2c[1] => Mux14.IN4
cordic_x_res_2c[1] => Mux30.IN4
cordic_x_res_2c[2] => Mux13.IN4
cordic_x_res_2c[2] => Mux29.IN4
cordic_x_res_2c[3] => Mux12.IN4
cordic_x_res_2c[3] => Mux28.IN4
cordic_x_res_2c[4] => Mux11.IN4
cordic_x_res_2c[4] => Mux27.IN4
cordic_x_res_2c[5] => Mux10.IN4
cordic_x_res_2c[5] => Mux26.IN4
cordic_x_res_2c[6] => Mux9.IN4
cordic_x_res_2c[6] => Mux25.IN4
cordic_x_res_2c[7] => Mux8.IN4
cordic_x_res_2c[7] => Mux24.IN4
cordic_x_res_2c[8] => Mux7.IN4
cordic_x_res_2c[8] => Mux23.IN4
cordic_x_res_2c[9] => Mux6.IN4
cordic_x_res_2c[9] => Mux22.IN4
cordic_x_res_2c[10] => Mux5.IN4
cordic_x_res_2c[10] => Mux21.IN4
cordic_x_res_2c[11] => Mux4.IN4
cordic_x_res_2c[11] => Mux20.IN4
cordic_x_res_2c[12] => Mux3.IN4
cordic_x_res_2c[12] => Mux19.IN4
cordic_x_res_2c[13] => Mux2.IN4
cordic_x_res_2c[13] => Mux18.IN4
cordic_x_res_2c[14] => Mux1.IN4
cordic_x_res_2c[14] => Mux17.IN4
cordic_x_res_2c[15] => Mux0.IN4
cordic_x_res_2c[15] => Mux16.IN4
cordic_y_res_2c[0] => Mux15.IN5
cordic_y_res_2c[0] => Mux31.IN5
cordic_y_res_2c[1] => Mux14.IN5
cordic_y_res_2c[1] => Mux30.IN5
cordic_y_res_2c[2] => Mux13.IN5
cordic_y_res_2c[2] => Mux29.IN5
cordic_y_res_2c[3] => Mux12.IN5
cordic_y_res_2c[3] => Mux28.IN5
cordic_y_res_2c[4] => Mux11.IN5
cordic_y_res_2c[4] => Mux27.IN5
cordic_y_res_2c[5] => Mux10.IN5
cordic_y_res_2c[5] => Mux26.IN5
cordic_y_res_2c[6] => Mux9.IN5
cordic_y_res_2c[6] => Mux25.IN5
cordic_y_res_2c[7] => Mux8.IN5
cordic_y_res_2c[7] => Mux24.IN5
cordic_y_res_2c[8] => Mux7.IN5
cordic_y_res_2c[8] => Mux23.IN5
cordic_y_res_2c[9] => Mux6.IN5
cordic_y_res_2c[9] => Mux22.IN5
cordic_y_res_2c[10] => Mux5.IN5
cordic_y_res_2c[10] => Mux21.IN5
cordic_y_res_2c[11] => Mux4.IN5
cordic_y_res_2c[11] => Mux20.IN5
cordic_y_res_2c[12] => Mux3.IN5
cordic_y_res_2c[12] => Mux19.IN5
cordic_y_res_2c[13] => Mux2.IN5
cordic_y_res_2c[13] => Mux18.IN5
cordic_y_res_2c[14] => Mux1.IN5
cordic_y_res_2c[14] => Mux17.IN5
cordic_y_res_2c[15] => Mux0.IN5
cordic_y_res_2c[15] => Mux16.IN5
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|dop_reg:dop
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => cos_o[14]~reg0.ACLR
reset => cos_o[15]~reg0.ACLR
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => sin_o[14]~reg0.ACLR
reset => sin_o[15]~reg0.ACLR
clken => cos_o[0]~reg0.ENA
clken => sin_o[15]~reg0.ENA
clken => sin_o[14]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
clken => sin_o[0]~reg0.ENA
clken => cos_o[15]~reg0.ENA
clken => cos_o[14]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
sin_i[0] => sin_o[0]~reg0.DATAIN
sin_i[1] => sin_o[1]~reg0.DATAIN
sin_i[2] => sin_o[2]~reg0.DATAIN
sin_i[3] => sin_o[3]~reg0.DATAIN
sin_i[4] => sin_o[4]~reg0.DATAIN
sin_i[5] => sin_o[5]~reg0.DATAIN
sin_i[6] => sin_o[6]~reg0.DATAIN
sin_i[7] => sin_o[7]~reg0.DATAIN
sin_i[8] => sin_o[8]~reg0.DATAIN
sin_i[9] => sin_o[9]~reg0.DATAIN
sin_i[10] => sin_o[10]~reg0.DATAIN
sin_i[11] => sin_o[11]~reg0.DATAIN
sin_i[12] => sin_o[12]~reg0.DATAIN
sin_i[13] => sin_o[13]~reg0.DATAIN
sin_i[14] => sin_o[14]~reg0.DATAIN
sin_i[15] => sin_o[15]~reg0.DATAIN
cos_i[0] => cos_o[0]~reg0.DATAIN
cos_i[1] => cos_o[1]~reg0.DATAIN
cos_i[2] => cos_o[2]~reg0.DATAIN
cos_i[3] => cos_o[3]~reg0.DATAIN
cos_i[4] => cos_o[4]~reg0.DATAIN
cos_i[5] => cos_o[5]~reg0.DATAIN
cos_i[6] => cos_o[6]~reg0.DATAIN
cos_i[7] => cos_o[7]~reg0.DATAIN
cos_i[8] => cos_o[8]~reg0.DATAIN
cos_i[9] => cos_o[9]~reg0.DATAIN
cos_i[10] => cos_o[10]~reg0.DATAIN
cos_i[11] => cos_o[11]~reg0.DATAIN
cos_i[12] => cos_o[12]~reg0.DATAIN
cos_i[13] => cos_o[13]~reg0.DATAIN
cos_i[14] => cos_o[14]~reg0.DATAIN
cos_i[15] => cos_o[15]~reg0.DATAIN
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_cki:auto_generated.clock
clk_en => cntr_cki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_cki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cki:auto_generated.q[0]
q[1] <= cntr_cki:auto_generated.q[1]
q[2] <= cntr_cki:auto_generated.q[2]
q[3] <= cntr_cki:auto_generated.q[3]
q[4] <= cntr_cki:auto_generated.q[4]
q[5] <= cntr_cki:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated
aclr => counter_reg_bit[5].IN0
clk_en => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


