
MIDI_Synth_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e7c8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027d4  0800e978  0800e978  0000f978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801114c  0801114c  000131e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801114c  0801114c  0001214c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011154  08011154  000131e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011154  08011154  00012154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011158  08011158  00012158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0801115c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000131e8  2**0
                  CONTENTS
 10 .bss          000012f0  200001e8  200001e8  000131e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200014d8  200014d8  000131e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000131e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027f3f  00000000  00000000  00013218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005bb6  00000000  00000000  0003b157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000023a0  00000000  00000000  00040d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b82  00000000  00000000  000430b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c03a  00000000  00000000  00044c32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a7ac  00000000  00000000  00070c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f129c  00000000  00000000  0009b418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018c6b4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009e08  00000000  00000000  0018c6f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00196500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800e960 	.word	0x0800e960

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	0800e960 	.word	0x0800e960

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <AudioEngine_Init>:
extern TIM_HandleTypeDef htim6;




void AudioEngine_Init(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af02      	add	r7, sp, #8
    // Clear voices
    memset(voices, 0, sizeof(voices));
 80005c2:	2280      	movs	r2, #128	@ 0x80
 80005c4:	2100      	movs	r1, #0
 80005c6:	4811      	ldr	r0, [pc, #68]	@ (800060c <AudioEngine_Init+0x50>)
 80005c8:	f00d fd4c 	bl	800e064 <memset>

    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 80005cc:	2300      	movs	r3, #0
 80005ce:	607b      	str	r3, [r7, #4]
 80005d0:	e008      	b.n	80005e4 <AudioEngine_Init+0x28>
        audio_buffer[i] = 2048; // Silence (middle point for 12-bit DAC)
 80005d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000610 <AudioEngine_Init+0x54>)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3301      	adds	r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2bff      	cmp	r3, #255	@ 0xff
 80005e8:	ddf3      	ble.n	80005d2 <AudioEngine_Init+0x16>
    }

    // Start DAC with DMA
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)audio_buffer, AUDIO_BUFFER_SIZE, DAC_ALIGN_12B_R);
 80005ea:	2300      	movs	r3, #0
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f2:	4a07      	ldr	r2, [pc, #28]	@ (8000610 <AudioEngine_Init+0x54>)
 80005f4:	2110      	movs	r1, #16
 80005f6:	4807      	ldr	r0, [pc, #28]	@ (8000614 <AudioEngine_Init+0x58>)
 80005f8:	f003 f9a4 	bl	8003944 <HAL_DAC_Start_DMA>

    // Start timer for sample rate
    HAL_TIM_Base_Start(&htim6);
 80005fc:	4806      	ldr	r0, [pc, #24]	@ (8000618 <AudioEngine_Init+0x5c>)
 80005fe:	f008 ff21 	bl	8009444 <HAL_TIM_Base_Start>
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20000204 	.word	0x20000204
 8000610:	20000284 	.word	0x20000284
 8000614:	20000484 	.word	0x20000484
 8000618:	2000068c 	.word	0x2000068c

0800061c <GUI_Init>:
  * for the STM32F429I-Discovery board, including a workaround
  * to wake up the STMPE811 controller.
  * @param  None
  * @retval None
  */
void GUI_Init(void) {
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
    /* Initialize LCD */
    BSP_LCD_Init();
 8000620:	f002 f810 	bl	8002644 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 8000624:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8000628:	2000      	movs	r0, #0
 800062a:	f002 f88d 	bl	8002748 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(0);
 800062e:	2000      	movs	r0, #0
 8000630:	f002 f8ee 	bl	8002810 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 8000634:	f002 fb7e 	bl	8002d34 <BSP_LCD_DisplayOn>

    /* Set default screen properties */
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800063c:	f002 f944 	bl	80028c8 <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000640:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000644:	f002 f90c 	bl	8002860 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000648:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800064c:	f002 f8f0 	bl	8002830 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font16);
 8000650:	4814      	ldr	r0, [pc, #80]	@ (80006a4 <GUI_Init+0x88>)
 8000652:	f002 f91f 	bl	8002894 <BSP_LCD_SetFont>

    /* Initialize Touch Screen Driver */
    HAL_Delay(100);
 8000656:	2064      	movs	r0, #100	@ 0x64
 8000658:	f003 f81c 	bl	8003694 <HAL_Delay>
    BSP_TS_Init(240, 320);
 800065c:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000660:	20f0      	movs	r0, #240	@ 0xf0
 8000662:	f002 ff2f 	bl	80034c4 <BSP_TS_Init>

    /* STMPE811 Hardware Fix */
    I2Cx_Write(STMPE811_ADDR, 0x04, 0x00); // SYS_CTRL2: Enable Clocks
 8000666:	2200      	movs	r2, #0
 8000668:	2104      	movs	r1, #4
 800066a:	2082      	movs	r0, #130	@ 0x82
 800066c:	f000 fe4e 	bl	800130c <I2Cx_Write>
    HAL_Delay(10);
 8000670:	200a      	movs	r0, #10
 8000672:	f003 f80f 	bl	8003694 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x40, 0x01); // TSC_CTRL: Enable Touch Screen
 8000676:	2201      	movs	r2, #1
 8000678:	2140      	movs	r1, #64	@ 0x40
 800067a:	2082      	movs	r0, #130	@ 0x82
 800067c:	f000 fe46 	bl	800130c <I2Cx_Write>
    HAL_Delay(10);
 8000680:	200a      	movs	r0, #10
 8000682:	f003 f807 	bl	8003694 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x01); // FIFO_STA: Reset FIFO
 8000686:	2201      	movs	r2, #1
 8000688:	214a      	movs	r1, #74	@ 0x4a
 800068a:	2082      	movs	r0, #130	@ 0x82
 800068c:	f000 fe3e 	bl	800130c <I2Cx_Write>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x00); // FIFO_STA: Enable FIFO
 8000690:	2200      	movs	r2, #0
 8000692:	214a      	movs	r1, #74	@ 0x4a
 8000694:	2082      	movs	r0, #130	@ 0x82
 8000696:	f000 fe39 	bl	800130c <I2Cx_Write>

    /* Draw the initial UI */
    GUI_DrawInterface();
 800069a:	f000 f805 	bl	80006a8 <GUI_DrawInterface>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000074 	.word	0x20000074

080006a8 <GUI_DrawInterface>:
  * @brief  Redraws the graphical user interface elements.
  * Updates buttons colors based on the current state.
  * @param  None
  * @retval None
  */
void GUI_DrawInterface(void) {
 80006a8:	b5b0      	push	{r4, r5, r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0

    char buf[20];
    const char* waves[] = {"SIN", "SQU", "SAW", "TRI"};
 80006ae:	4b65      	ldr	r3, [pc, #404]	@ (8000844 <GUI_DrawInterface+0x19c>)
 80006b0:	f107 0420 	add.w	r4, r7, #32
 80006b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    for(int i = 0; i < 4; i++) {
 80006ba:	2300      	movs	r3, #0
 80006bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006be:	e044      	b.n	800074a <GUI_DrawInterface+0xa2>
        /* Highlight the selected waveform */
        if(synth.current_waveform == i) {
 80006c0:	4b61      	ldr	r3, [pc, #388]	@ (8000848 <GUI_DrawInterface+0x1a0>)
 80006c2:	785b      	ldrb	r3, [r3, #1]
 80006c4:	461a      	mov	r2, r3
 80006c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d104      	bne.n	80006d6 <GUI_DrawInterface+0x2e>
            BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80006cc:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80006d0:	f002 f8ae 	bl	8002830 <BSP_LCD_SetTextColor>
 80006d4:	e002      	b.n	80006dc <GUI_DrawInterface+0x34>
        } else {
            BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 80006d6:	485d      	ldr	r0, [pc, #372]	@ (800084c <GUI_DrawInterface+0x1a4>)
 80006d8:	f002 f8aa 	bl	8002830 <BSP_LCD_SetTextColor>
        }

        /* Draw button rectangle */
        BSP_LCD_FillRect(10 + (i * 55), Y_WAVE_BTNS, 50, 40);
 80006dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006de:	b29b      	uxth	r3, r3
 80006e0:	461a      	mov	r2, r3
 80006e2:	00d2      	lsls	r2, r2, #3
 80006e4:	1ad2      	subs	r2, r2, r3
 80006e6:	00d2      	lsls	r2, r2, #3
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	330a      	adds	r3, #10
 80006ee:	b298      	uxth	r0, r3
 80006f0:	2328      	movs	r3, #40	@ 0x28
 80006f2:	2232      	movs	r2, #50	@ 0x32
 80006f4:	2114      	movs	r1, #20
 80006f6:	f002 fac3 	bl	8002c80 <BSP_LCD_FillRect>

        /* Draw button text */
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80006fa:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80006fe:	f002 f897 	bl	8002830 <BSP_LCD_SetTextColor>
        BSP_LCD_SetBackColor(synth.current_waveform == i ? LCD_COLOR_GREEN : LCD_COLOR_LIGHTGRAY);
 8000702:	4b51      	ldr	r3, [pc, #324]	@ (8000848 <GUI_DrawInterface+0x1a0>)
 8000704:	785b      	ldrb	r3, [r3, #1]
 8000706:	461a      	mov	r2, r3
 8000708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800070a:	4293      	cmp	r3, r2
 800070c:	d102      	bne.n	8000714 <GUI_DrawInterface+0x6c>
 800070e:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 8000712:	e000      	b.n	8000716 <GUI_DrawInterface+0x6e>
 8000714:	4b4d      	ldr	r3, [pc, #308]	@ (800084c <GUI_DrawInterface+0x1a4>)
 8000716:	4618      	mov	r0, r3
 8000718:	f002 f8a2 	bl	8002860 <BSP_LCD_SetBackColor>
        BSP_LCD_DisplayStringAt(20 + (i * 55), Y_WAVE_BTNS + 12, (uint8_t*)waves[i], LEFT_MODE);
 800071c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800071e:	b29b      	uxth	r3, r3
 8000720:	461a      	mov	r2, r3
 8000722:	00d2      	lsls	r2, r2, #3
 8000724:	1ad2      	subs	r2, r2, r3
 8000726:	00d2      	lsls	r2, r2, #3
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	b29b      	uxth	r3, r3
 800072c:	3314      	adds	r3, #20
 800072e:	b298      	uxth	r0, r3
 8000730:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	3350      	adds	r3, #80	@ 0x50
 8000736:	443b      	add	r3, r7
 8000738:	f853 2c30 	ldr.w	r2, [r3, #-48]
 800073c:	2303      	movs	r3, #3
 800073e:	2120      	movs	r1, #32
 8000740:	f002 f92e 	bl	80029a0 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 4; i++) {
 8000744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000746:	3301      	adds	r3, #1
 8000748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800074a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800074c:	2b03      	cmp	r3, #3
 800074e:	ddb7      	ble.n	80006c0 <GUI_DrawInterface+0x18>
    }

    /* Reset background color */
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000754:	f002 f884 	bl	8002860 <BSP_LCD_SetBackColor>

    /* Draw '-' and '+' buttons */
    BSP_LCD_SetTextColor(LCD_COLOR_LIGHTBLUE);
 8000758:	483d      	ldr	r0, [pc, #244]	@ (8000850 <GUI_DrawInterface+0x1a8>)
 800075a:	f002 f869 	bl	8002830 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(10, Y_OCTAVE_BTNS, 60, 40);  // Minus button
 800075e:	2328      	movs	r3, #40	@ 0x28
 8000760:	223c      	movs	r2, #60	@ 0x3c
 8000762:	2150      	movs	r1, #80	@ 0x50
 8000764:	200a      	movs	r0, #10
 8000766:	f002 fa8b 	bl	8002c80 <BSP_LCD_FillRect>
    BSP_LCD_FillRect(170, Y_OCTAVE_BTNS, 60, 40); // Plus button
 800076a:	2328      	movs	r3, #40	@ 0x28
 800076c:	223c      	movs	r2, #60	@ 0x3c
 800076e:	2150      	movs	r1, #80	@ 0x50
 8000770:	20aa      	movs	r0, #170	@ 0xaa
 8000772:	f002 fa85 	bl	8002c80 <BSP_LCD_FillRect>

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000776:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800077a:	f002 f859 	bl	8002830 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_LIGHTBLUE);
 800077e:	4834      	ldr	r0, [pc, #208]	@ (8000850 <GUI_DrawInterface+0x1a8>)
 8000780:	f002 f86e 	bl	8002860 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(30, Y_OCTAVE_BTNS + 10, (uint8_t*)"-", LEFT_MODE);
 8000784:	2303      	movs	r3, #3
 8000786:	4a33      	ldr	r2, [pc, #204]	@ (8000854 <GUI_DrawInterface+0x1ac>)
 8000788:	215a      	movs	r1, #90	@ 0x5a
 800078a:	201e      	movs	r0, #30
 800078c:	f002 f908 	bl	80029a0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(190, Y_OCTAVE_BTNS + 10, (uint8_t*)"+", LEFT_MODE);
 8000790:	2303      	movs	r3, #3
 8000792:	4a31      	ldr	r2, [pc, #196]	@ (8000858 <GUI_DrawInterface+0x1b0>)
 8000794:	215a      	movs	r1, #90	@ 0x5a
 8000796:	20be      	movs	r0, #190	@ 0xbe
 8000798:	f002 f902 	bl	80029a0 <BSP_LCD_DisplayStringAt>

    /* Display current octave number */
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800079c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007a0:	f002 f85e 	bl	8002860 <BSP_LCD_SetBackColor>
    sprintf(buf, "OCTAVE: %d", synth.current_octave);
 80007a4:	4b28      	ldr	r3, [pc, #160]	@ (8000848 <GUI_DrawInterface+0x1a0>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007ae:	492b      	ldr	r1, [pc, #172]	@ (800085c <GUI_DrawInterface+0x1b4>)
 80007b0:	4618      	mov	r0, r3
 80007b2:	f00d fc35 	bl	800e020 <siprintf>
    BSP_LCD_DisplayStringAt(0, Y_OCTAVE_BTNS + 12, (uint8_t*)buf, CENTER_MODE);
 80007b6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80007ba:	2301      	movs	r3, #1
 80007bc:	215c      	movs	r1, #92	@ 0x5c
 80007be:	2000      	movs	r0, #0
 80007c0:	f002 f8ee 	bl	80029a0 <BSP_LCD_DisplayStringAt>

    /* Draw Piano Keys */
    const char* notes[] = {"C", "D", "E", "F", "G", "A", "H"};
 80007c4:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <GUI_DrawInterface+0x1b8>)
 80007c6:	1d3c      	adds	r4, r7, #4
 80007c8:	461d      	mov	r5, r3
 80007ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    int key_width = 34;
 80007d6:	2322      	movs	r3, #34	@ 0x22
 80007d8:	647b      	str	r3, [r7, #68]	@ 0x44

    for(int i = 0; i < 7; i++) {
 80007da:	2300      	movs	r3, #0
 80007dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80007de:	e029      	b.n	8000834 <GUI_DrawInterface+0x18c>
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80007e0:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80007e4:	f002 f824 	bl	8002830 <BSP_LCD_SetTextColor>
        /* Draw key outline */
        BSP_LCD_DrawRect(1 + (i * key_width), Y_PIANO_KEYS, key_width, H_PIANO_KEYS);
 80007e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	fb12 f303 	smulbb	r3, r2, r3
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	3301      	adds	r3, #1
 80007f8:	b298      	uxth	r0, r3
 80007fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007fc:	b29a      	uxth	r2, r3
 80007fe:	23aa      	movs	r3, #170	@ 0xaa
 8000800:	2196      	movs	r1, #150	@ 0x96
 8000802:	f002 fa0b 	bl	8002c1c <BSP_LCD_DrawRect>
        /* Draw key label */
        BSP_LCD_DisplayStringAt(10 + (i * key_width), Y_PIANO_KEYS + 140, (uint8_t*)notes[i], LEFT_MODE);
 8000806:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000808:	b29a      	uxth	r2, r3
 800080a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800080c:	b29b      	uxth	r3, r3
 800080e:	fb12 f303 	smulbb	r3, r2, r3
 8000812:	b29b      	uxth	r3, r3
 8000814:	330a      	adds	r3, #10
 8000816:	b298      	uxth	r0, r3
 8000818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	3350      	adds	r3, #80	@ 0x50
 800081e:	443b      	add	r3, r7
 8000820:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 8000824:	2303      	movs	r3, #3
 8000826:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800082a:	f002 f8b9 	bl	80029a0 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 7; i++) {
 800082e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000830:	3301      	adds	r3, #1
 8000832:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000836:	2b06      	cmp	r3, #6
 8000838:	ddd2      	ble.n	80007e0 <GUI_DrawInterface+0x138>
    }
}
 800083a:	bf00      	nop
 800083c:	bf00      	nop
 800083e:	3750      	adds	r7, #80	@ 0x50
 8000840:	46bd      	mov	sp, r7
 8000842:	bdb0      	pop	{r4, r5, r7, pc}
 8000844:	0800e99c 	.word	0x0800e99c
 8000848:	20000000 	.word	0x20000000
 800084c:	ffd3d3d3 	.word	0xffd3d3d3
 8000850:	ff8080ff 	.word	0xff8080ff
 8000854:	0800e978 	.word	0x0800e978
 8000858:	0800e97c 	.word	0x0800e97c
 800085c:	0800e980 	.word	0x0800e980
 8000860:	0800e9c8 	.word	0x0800e9c8

08000864 <GUI_HandleTouch>:
  * @brief  Polls the Touch Screen state and executes actions based on touch coordinates.
  * Manages button presses (Waveform/Octave) and piano key events.
  * @param  None
  * @retval None
  */
void GUI_HandleTouch(void) {
 8000864:	b5b0      	push	{r4, r5, r7, lr}
 8000866:	b090      	sub	sp, #64	@ 0x40
 8000868:	af00      	add	r7, sp, #0

    TS_StateTypeDef TS_State;

    /*  Get current touch state */
    BSP_TS_GetState(&TS_State);
 800086a:	f107 0320 	add.w	r3, r7, #32
 800086e:	4618      	mov	r0, r3
 8000870:	f002 fe62 	bl	8003538 <BSP_TS_GetState>

    if (TS_State.TouchDetected) {
 8000874:	8c3b      	ldrh	r3, [r7, #32]
 8000876:	2b00      	cmp	r3, #0
 8000878:	f000 80cb 	beq.w	8000a12 <GUI_HandleTouch+0x1ae>
        uint16_t x = TS_State.X;
 800087c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800087e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        uint16_t y = TS_State.Y;
 8000880:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000882:	873b      	strh	r3, [r7, #56]	@ 0x38

        /* Waveforms */
        if (y >= Y_WAVE_BTNS && y <= Y_WAVE_BTNS + 40) {
 8000884:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000886:	2b13      	cmp	r3, #19
 8000888:	d92a      	bls.n	80008e0 <GUI_HandleTouch+0x7c>
 800088a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800088c:	2b3c      	cmp	r3, #60	@ 0x3c
 800088e:	d827      	bhi.n	80008e0 <GUI_HandleTouch+0x7c>
            for(int i = 0; i < 4; i++) {
 8000890:	2300      	movs	r3, #0
 8000892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000894:	e021      	b.n	80008da <GUI_HandleTouch+0x76>
                /* Check X bounds for each button */
                if(x >= 10 + (i * 55) && x <= 60 + (i * 55)) {
 8000896:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000898:	4613      	mov	r3, r2
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	1a9b      	subs	r3, r3, r2
 800089e:	00db      	lsls	r3, r3, #3
 80008a0:	1a9b      	subs	r3, r3, r2
 80008a2:	f103 0209 	add.w	r2, r3, #9
 80008a6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80008a8:	429a      	cmp	r2, r3
 80008aa:	da13      	bge.n	80008d4 <GUI_HandleTouch+0x70>
 80008ac:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 80008ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80008b0:	4613      	mov	r3, r2
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	1a9b      	subs	r3, r3, r2
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	1a9b      	subs	r3, r3, r2
 80008ba:	333c      	adds	r3, #60	@ 0x3c
 80008bc:	4299      	cmp	r1, r3
 80008be:	dc09      	bgt.n	80008d4 <GUI_HandleTouch+0x70>
                    synth.current_waveform = i;
 80008c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	4b54      	ldr	r3, [pc, #336]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 80008c6:	705a      	strb	r2, [r3, #1]

                    /* Audio Engine func */

                    /* Refresh UI to show selection */
                    GUI_DrawInterface();
 80008c8:	f7ff feee 	bl	80006a8 <GUI_DrawInterface>

                    /* Debounce delay */
                    HAL_Delay(150);
 80008cc:	2096      	movs	r0, #150	@ 0x96
 80008ce:	f002 fee1 	bl	8003694 <HAL_Delay>
                    return;
 80008d2:	e09e      	b.n	8000a12 <GUI_HandleTouch+0x1ae>
            for(int i = 0; i < 4; i++) {
 80008d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008d6:	3301      	adds	r3, #1
 80008d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80008da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008dc:	2b03      	cmp	r3, #3
 80008de:	ddda      	ble.n	8000896 <GUI_HandleTouch+0x32>
                }
            }
        }

        /* Octave */
        if (y >= Y_OCTAVE_BTNS && y <= Y_OCTAVE_BTNS + 40) {
 80008e0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80008e2:	2b4f      	cmp	r3, #79	@ 0x4f
 80008e4:	d929      	bls.n	800093a <GUI_HandleTouch+0xd6>
 80008e6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80008e8:	2b78      	cmp	r3, #120	@ 0x78
 80008ea:	d826      	bhi.n	800093a <GUI_HandleTouch+0xd6>
            /* Check Minus Button */
            if (x >= 10 && x <= 70) {
 80008ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80008ee:	2b09      	cmp	r3, #9
 80008f0:	d90d      	bls.n	800090e <GUI_HandleTouch+0xaa>
 80008f2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80008f4:	2b46      	cmp	r3, #70	@ 0x46
 80008f6:	d80a      	bhi.n	800090e <GUI_HandleTouch+0xaa>
                if(synth.current_octave > 1) synth.current_octave--;
 80008f8:	4b47      	ldr	r3, [pc, #284]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d916      	bls.n	800092e <GUI_HandleTouch+0xca>
 8000900:	4b45      	ldr	r3, [pc, #276]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	3b01      	subs	r3, #1
 8000906:	b2da      	uxtb	r2, r3
 8000908:	4b43      	ldr	r3, [pc, #268]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 800090a:	701a      	strb	r2, [r3, #0]
 800090c:	e00f      	b.n	800092e <GUI_HandleTouch+0xca>
            }
            /* Check Plus Button */
            else if (x >= 170 && x <= 230) {
 800090e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000910:	2ba9      	cmp	r3, #169	@ 0xa9
 8000912:	d90c      	bls.n	800092e <GUI_HandleTouch+0xca>
 8000914:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000916:	2be6      	cmp	r3, #230	@ 0xe6
 8000918:	d809      	bhi.n	800092e <GUI_HandleTouch+0xca>
                if(synth.current_octave < 7) synth.current_octave++;
 800091a:	4b3f      	ldr	r3, [pc, #252]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2b06      	cmp	r3, #6
 8000920:	d805      	bhi.n	800092e <GUI_HandleTouch+0xca>
 8000922:	4b3d      	ldr	r3, [pc, #244]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	3301      	adds	r3, #1
 8000928:	b2da      	uxtb	r2, r3
 800092a:	4b3b      	ldr	r3, [pc, #236]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 800092c:	701a      	strb	r2, [r3, #0]
            }

            GUI_DrawInterface();
 800092e:	f7ff febb 	bl	80006a8 <GUI_DrawInterface>
            HAL_Delay(150);
 8000932:	2096      	movs	r0, #150	@ 0x96
 8000934:	f002 feae 	bl	8003694 <HAL_Delay>
            return;
 8000938:	e06b      	b.n	8000a12 <GUI_HandleTouch+0x1ae>
        }

        /* Piano Keys */
        if (y >= Y_PIANO_KEYS) {
 800093a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800093c:	2b95      	cmp	r3, #149	@ 0x95
 800093e:	d968      	bls.n	8000a12 <GUI_HandleTouch+0x1ae>
            int key_width = 34;
 8000940:	2322      	movs	r3, #34	@ 0x22
 8000942:	637b      	str	r3, [r7, #52]	@ 0x34
            int key_index = x / key_width; // Calculates index 0..6
 8000944:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8000946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000948:	fb92 f3f3 	sdiv	r3, r2, r3
 800094c:	633b      	str	r3, [r7, #48]	@ 0x30

            if (key_index >= 0 && key_index <= 6) {
 800094e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000950:	2b00      	cmp	r3, #0
 8000952:	db5e      	blt.n	8000a12 <GUI_HandleTouch+0x1ae>
 8000954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000956:	2b06      	cmp	r3, #6
 8000958:	dc5b      	bgt.n	8000a12 <GUI_HandleTouch+0x1ae>
                /* Adding semitones */
                int semitones[] = {0, 2, 4, 5, 7, 9, 11};
 800095a:	4b30      	ldr	r3, [pc, #192]	@ (8000a1c <GUI_HandleTouch+0x1b8>)
 800095c:	1d3c      	adds	r4, r7, #4
 800095e:	461d      	mov	r5, r3
 8000960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000964:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000968:	e884 0007 	stmia.w	r4, {r0, r1, r2}

                /* Calculate MIDI Note Number */
                uint8_t midi_note = ((synth.current_octave + 1) * 12) + semitones[key_index];
 800096c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a18 <GUI_HandleTouch+0x1b4>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	3301      	adds	r3, #1
 8000972:	b2db      	uxtb	r3, r3
 8000974:	461a      	mov	r2, r3
 8000976:	0052      	lsls	r2, r2, #1
 8000978:	4413      	add	r3, r2
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	b2da      	uxtb	r2, r3
 800097e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	3340      	adds	r3, #64	@ 0x40
 8000984:	443b      	add	r3, r7
 8000986:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	4413      	add	r3, r2
 800098e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

                /* Calculate frequency and play note */
                float freq = MIDINoteToFrequency(midi_note);
 8000992:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000996:	4618      	mov	r0, r3
 8000998:	f000 f842 	bl	8000a20 <MIDINoteToFrequency>
 800099c:	ee07 0a90 	vmov	s15, r0
 80009a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009a4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                /* Audio Enigne func */

                /* Highlight pressed key */
                BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 80009a8:	f06f 00ff 	mvn.w	r0, #255	@ 0xff
 80009ac:	f001 ff40 	bl	8002830 <BSP_LCD_SetTextColor>
                BSP_LCD_FillRect(1 + (key_index * key_width), Y_PIANO_KEYS, key_width, H_PIANO_KEYS);
 80009b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	fb12 f303 	smulbb	r3, r2, r3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	3301      	adds	r3, #1
 80009c0:	b298      	uxth	r0, r3
 80009c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	23aa      	movs	r3, #170	@ 0xaa
 80009c8:	2196      	movs	r1, #150	@ 0x96
 80009ca:	f002 f959 	bl	8002c80 <BSP_LCD_FillRect>

                /* Hold the note */
                do {
                    BSP_TS_GetState(&TS_State);
 80009ce:	f107 0320 	add.w	r3, r7, #32
 80009d2:	4618      	mov	r0, r3
 80009d4:	f002 fdb0 	bl	8003538 <BSP_TS_GetState>
                    HAL_Delay(5);
 80009d8:	2005      	movs	r0, #5
 80009da:	f002 fe5b 	bl	8003694 <HAL_Delay>
                } while(TS_State.TouchDetected);
 80009de:	8c3b      	ldrh	r3, [r7, #32]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d1f4      	bne.n	80009ce <GUI_HandleTouch+0x16a>

                /* Stop the note */
                /* Audio Engine func */

                /* Remove visual highlight */
                BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80009e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009e8:	f001 ff22 	bl	8002830 <BSP_LCD_SetTextColor>
                BSP_LCD_FillRect(1 + (key_index * key_width) + 1, Y_PIANO_KEYS + 1, key_width - 2, H_PIANO_KEYS - 2);
 80009ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	fb12 f303 	smulbb	r3, r2, r3
 80009f8:	b29b      	uxth	r3, r3
 80009fa:	3302      	adds	r3, #2
 80009fc:	b298      	uxth	r0, r3
 80009fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	3b02      	subs	r3, #2
 8000a04:	b29a      	uxth	r2, r3
 8000a06:	23a8      	movs	r3, #168	@ 0xa8
 8000a08:	2197      	movs	r1, #151	@ 0x97
 8000a0a:	f002 f939 	bl	8002c80 <BSP_LCD_FillRect>

                /* Restore grid */
                GUI_DrawInterface();
 8000a0e:	f7ff fe4b 	bl	80006a8 <GUI_DrawInterface>
            }
        }
    }
}
 8000a12:	3740      	adds	r7, #64	@ 0x40
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bdb0      	pop	{r4, r5, r7, pc}
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	0800e9e4 	.word	0x0800e9e4

08000a20 <MIDINoteToFrequency>:
void I2C3_ClearBusyFlagErratum(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float MIDINoteToFrequency(uint8_t note){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
	return 440.0f*powf(2.0f, (note - 69.0f)/12.0f);
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	ee07 3a90 	vmov	s15, r3
 8000a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a34:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000a68 <MIDINoteToFrequency+0x48>
 8000a38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a3c:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8000a40:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000a44:	eef0 0a47 	vmov.f32	s1, s14
 8000a48:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8000a4c:	f00c ff20 	bl	800d890 <powf>
 8000a50:	eef0 7a40 	vmov.f32	s15, s0
 8000a54:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8000a6c <MIDINoteToFrequency+0x4c>
 8000a58:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000a5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	428a0000 	.word	0x428a0000
 8000a6c:	43dc0000 	.word	0x43dc0000

08000a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a74:	f002 fd9c 	bl	80035b0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a78:	f000 f834 	bl	8000ae4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7c:	f000 fac0 	bl	8001000 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a80:	f000 fa4e 	bl	8000f20 <MX_DMA_Init>
  MX_DAC_Init();
 8000a84:	f000 f898 	bl	8000bb8 <MX_DAC_Init>
  MX_TIM6_Init();
 8000a88:	f000 f9ea 	bl	8000e60 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000a8c:	f000 fa1e 	bl	8000ecc <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 8000a90:	f000 f8bc 	bl	8000c0c <MX_DMA2D_Init>
  MX_FMC_Init();
 8000a94:	f000 fa64 	bl	8000f60 <MX_FMC_Init>

  /* Reset I2C3 */
  I2C3_ClearBusyFlagErratum();
 8000a98:	f000 fbc2 	bl	8001220 <I2C3_ClearBusyFlagErratum>
  __HAL_RCC_I2C3_FORCE_RESET();
 8000a9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ae0 <main+0x70>)
 8000a9e:	6a1b      	ldr	r3, [r3, #32]
 8000aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ae0 <main+0x70>)
 8000aa2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000aa6:	6213      	str	r3, [r2, #32]
  HAL_Delay(2);
 8000aa8:	2002      	movs	r0, #2
 8000aaa:	f002 fdf3 	bl	8003694 <HAL_Delay>
  __HAL_RCC_I2C3_RELEASE_RESET();
 8000aae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <main+0x70>)
 8000ab0:	6a1b      	ldr	r3, [r3, #32]
 8000ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae0 <main+0x70>)
 8000ab4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000ab8:	6213      	str	r3, [r2, #32]


  MX_I2C3_Init();
 8000aba:	f000 f8d9 	bl	8000c70 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000abe:	f000 f917 	bl	8000cf0 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 8000ac2:	f00c fa9d 	bl	800d000 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 8000ac6:	f000 f995 	bl	8000df4 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  AudioEngine_Init();
 8000aca:	f7ff fd77 	bl	80005bc <AudioEngine_Init>
  GUI_Init();
 8000ace:	f7ff fda5 	bl	800061c <GUI_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  GUI_HandleTouch();
 8000ad2:	f7ff fec7 	bl	8000864 <GUI_HandleTouch>
	  HAL_Delay(10);
 8000ad6:	200a      	movs	r0, #10
 8000ad8:	f002 fddc 	bl	8003694 <HAL_Delay>
	  GUI_HandleTouch();
 8000adc:	bf00      	nop
 8000ade:	e7f8      	b.n	8000ad2 <main+0x62>
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b094      	sub	sp, #80	@ 0x50
 8000ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aea:	f107 0320 	add.w	r3, r7, #32
 8000aee:	2230      	movs	r2, #48	@ 0x30
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f00d fab6 	bl	800e064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60bb      	str	r3, [r7, #8]
 8000b0c:	4b28      	ldr	r3, [pc, #160]	@ (8000bb0 <SystemClock_Config+0xcc>)
 8000b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b10:	4a27      	ldr	r2, [pc, #156]	@ (8000bb0 <SystemClock_Config+0xcc>)
 8000b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b16:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b18:	4b25      	ldr	r3, [pc, #148]	@ (8000bb0 <SystemClock_Config+0xcc>)
 8000b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b24:	2300      	movs	r3, #0
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <SystemClock_Config+0xd0>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a21      	ldr	r2, [pc, #132]	@ (8000bb4 <SystemClock_Config+0xd0>)
 8000b2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <SystemClock_Config+0xd0>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b40:	2301      	movs	r3, #1
 8000b42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b48:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b4e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b54:	2304      	movs	r3, #4
 8000b56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000b58:	23a8      	movs	r3, #168	@ 0xa8
 8000b5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b60:	2307      	movs	r3, #7
 8000b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b64:	f107 0320 	add.w	r3, r7, #32
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f006 ff2b 	bl	80079c4 <HAL_RCC_OscConfig>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b74:	f000 fc2e 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b78:	230f      	movs	r3, #15
 8000b7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b84:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b90:	f107 030c 	add.w	r3, r7, #12
 8000b94:	2105      	movs	r1, #5
 8000b96:	4618      	mov	r0, r3
 8000b98:	f007 f98c 	bl	8007eb4 <HAL_RCC_ClockConfig>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ba2:	f000 fc17 	bl	80013d4 <Error_Handler>
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	3750      	adds	r7, #80	@ 0x50
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40007000 	.word	0x40007000

08000bb8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c04 <MX_DAC_Init+0x4c>)
 8000bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8000c08 <MX_DAC_Init+0x50>)
 8000bca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000bcc:	480d      	ldr	r0, [pc, #52]	@ (8000c04 <MX_DAC_Init+0x4c>)
 8000bce:	f002 fe96 	bl	80038fe <HAL_DAC_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000bd8:	f000 fbfc 	bl	80013d4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000be0:	2300      	movs	r3, #0
 8000be2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000be4:	463b      	mov	r3, r7
 8000be6:	2210      	movs	r2, #16
 8000be8:	4619      	mov	r1, r3
 8000bea:	4806      	ldr	r0, [pc, #24]	@ (8000c04 <MX_DAC_Init+0x4c>)
 8000bec:	f002 ff88 	bl	8003b00 <HAL_DAC_ConfigChannel>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000bf6:	f000 fbed 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000484 	.word	0x20000484
 8000c08:	40007400 	.word	0x40007400

08000c0c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000c10:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c12:	4a16      	ldr	r2, [pc, #88]	@ (8000c6c <MX_DMA2D_Init+0x60>)
 8000c14:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000c16:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000c1c:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000c22:	4b11      	ldr	r3, [pc, #68]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000c34:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000c40:	4809      	ldr	r0, [pc, #36]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c42:	f003 fc0f 	bl	8004464 <HAL_DMA2D_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000c4c:	f000 fbc2 	bl	80013d4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000c50:	2101      	movs	r1, #1
 8000c52:	4805      	ldr	r0, [pc, #20]	@ (8000c68 <MX_DMA2D_Init+0x5c>)
 8000c54:	f003 fd64 	bl	8004720 <HAL_DMA2D_ConfigLayer>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000c5e:	f000 fbb9 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	200004f8 	.word	0x200004f8
 8000c6c:	4002b000 	.word	0x4002b000

08000c70 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000c74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c76:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce8 <MX_I2C3_Init+0x78>)
 8000c78:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000c7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cec <MX_I2C3_Init+0x7c>)
 8000c7e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c80:	4b18      	ldr	r3, [pc, #96]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000c86:	4b17      	ldr	r3, [pc, #92]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c8c:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c8e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c92:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000c9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ca0:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000cac:	480d      	ldr	r0, [pc, #52]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000cae:	f004 f937 	bl	8004f20 <HAL_I2C_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000cb8:	f000 fb8c 	bl	80013d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4809      	ldr	r0, [pc, #36]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000cc0:	f005 f952 	bl	8005f68 <HAL_I2CEx_ConfigAnalogFilter>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000cca:	f000 fb83 	bl	80013d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000cce:	2100      	movs	r1, #0
 8000cd0:	4804      	ldr	r0, [pc, #16]	@ (8000ce4 <MX_I2C3_Init+0x74>)
 8000cd2:	f005 f985 	bl	8005fe0 <HAL_I2CEx_ConfigDigitalFilter>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000cdc:	f000 fb7a 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000538 	.word	0x20000538
 8000ce8:	40005c00 	.word	0x40005c00
 8000cec:	000186a0 	.word	0x000186a0

08000cf0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08e      	sub	sp, #56	@ 0x38
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2234      	movs	r2, #52	@ 0x34
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f00d f9b1 	bl	800e064 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000d02:	4b3a      	ldr	r3, [pc, #232]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d04:	4a3a      	ldr	r2, [pc, #232]	@ (8000df0 <MX_LTDC_Init+0x100>)
 8000d06:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000d08:	4b38      	ldr	r3, [pc, #224]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000d0e:	4b37      	ldr	r3, [pc, #220]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 8000d14:	4b35      	ldr	r3, [pc, #212]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d16:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000d1a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000d1c:	4b33      	ldr	r3, [pc, #204]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000d22:	4b32      	ldr	r3, [pc, #200]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d24:	2209      	movs	r2, #9
 8000d26:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 8000d28:	4b30      	ldr	r3, [pc, #192]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 30;
 8000d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d30:	221e      	movs	r2, #30
 8000d32:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 4;
 8000d34:	4b2d      	ldr	r3, [pc, #180]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d36:	2204      	movs	r2, #4
 8000d38:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 280;
 8000d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d3c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000d40:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 328;
 8000d42:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d44:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000d48:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 280;
 8000d4a:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d4c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000d50:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 328;
 8000d52:	4b26      	ldr	r3, [pc, #152]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d54:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000d58:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000d5a:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000d62:	4b22      	ldr	r3, [pc, #136]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000d6a:	4b20      	ldr	r3, [pc, #128]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000d72:	481e      	ldr	r0, [pc, #120]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000d74:	f005 f973 	bl	800605e <HAL_LTDC_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 8000d7e:	f000 fb29 	bl	80013d4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000d86:	23f0      	movs	r3, #240	@ 0xf0
 8000d88:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000d8e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d92:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000d94:	2302      	movs	r3, #2
 8000d96:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000d98:	23ff      	movs	r3, #255	@ 0xff
 8000d9a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000da4:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000da6:	2305      	movs	r3, #5
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000daa:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000dae:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8000db0:	23f0      	movs	r3, #240	@ 0xf0
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8000db4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000db8:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4806      	ldr	r0, [pc, #24]	@ (8000dec <MX_LTDC_Init+0xfc>)
 8000dd4:	f005 f9e0 	bl	8006198 <HAL_LTDC_ConfigLayer>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 8000dde:	f000 faf9 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000de2:	bf00      	nop
 8000de4:	3738      	adds	r7, #56	@ 0x38
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	2000058c 	.word	0x2000058c
 8000df0:	40016800 	.word	0x40016800

08000df4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000df8:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000dfa:	4a18      	ldr	r2, [pc, #96]	@ (8000e5c <MX_SPI5_Init+0x68>)
 8000dfc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000dfe:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e04:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e12:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e18:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e24:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000e26:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e28:	2218      	movs	r2, #24
 8000e2a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e32:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e38:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000e3e:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e40:	220a      	movs	r2, #10
 8000e42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000e44:	4804      	ldr	r0, [pc, #16]	@ (8000e58 <MX_SPI5_Init+0x64>)
 8000e46:	f007 fca6 	bl	8008796 <HAL_SPI_Init>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000e50:	f000 fac0 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000634 	.word	0x20000634
 8000e5c:	40015000 	.word	0x40015000

08000e60 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e66:	463b      	mov	r3, r7
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000e6e:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000e70:	4a15      	ldr	r2, [pc, #84]	@ (8000ec8 <MX_TIM6_Init+0x68>)
 8000e72:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 62;
 8000e74:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000e76:	223e      	movs	r2, #62	@ 0x3e
 8000e78:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7a:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000e80:	4b10      	ldr	r3, [pc, #64]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000e82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e86:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e8e:	480d      	ldr	r0, [pc, #52]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000e90:	f008 fa88 	bl	80093a4 <HAL_TIM_Base_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000e9a:	f000 fa9b 	bl	80013d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e9e:	2320      	movs	r3, #32
 8000ea0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4806      	ldr	r0, [pc, #24]	@ (8000ec4 <MX_TIM6_Init+0x64>)
 8000eac:	f008 fbd8 	bl	8009660 <HAL_TIMEx_MasterConfigSynchronization>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000eb6:	f000 fa8d 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	2000068c 	.word	0x2000068c
 8000ec8:	40001000 	.word	0x40001000

08000ecc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ed0:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ed2:	4a12      	ldr	r2, [pc, #72]	@ (8000f1c <MX_USART1_UART_Init+0x50>)
 8000ed4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ed8:	f647 2212 	movw	r2, #31250	@ 0x7a12
 8000edc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eea:	4b0b      	ldr	r3, [pc, #44]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000efc:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f02:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000f04:	f008 fc28 	bl	8009758 <HAL_UART_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f0e:	f000 fa61 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200006d4 	.word	0x200006d4
 8000f1c:	40011000 	.word	0x40011000

08000f20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_DMA_Init+0x3c>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f5c <MX_DMA_Init+0x3c>)
 8000f30:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_DMA_Init+0x3c>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000f42:	2200      	movs	r2, #0
 8000f44:	2100      	movs	r1, #0
 8000f46:	2011      	movs	r0, #17
 8000f48:	f002 fca3 	bl	8003892 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000f4c:	2011      	movs	r0, #17
 8000f4e:	f002 fcbc 	bl	80038ca <HAL_NVIC_EnableIRQ>

}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40023800 	.word	0x40023800

08000f60 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
 8000f74:	615a      	str	r2, [r3, #20]
 8000f76:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000f78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f7a:	4a20      	ldr	r2, [pc, #128]	@ (8000ffc <MX_FMC_Init+0x9c>)
 8000f7c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000f84:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f8c:	2208      	movs	r2, #8
 8000f8e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f92:	2210      	movs	r2, #16
 8000f94:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000f96:	4b18      	ldr	r3, [pc, #96]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f98:	2240      	movs	r2, #64	@ 0x40
 8000f9a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000f9e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000fa2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000fac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fb0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000fba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fbe:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000fc4:	2307      	movs	r3, #7
 8000fc6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000fc8:	2304      	movs	r3, #4
 8000fca:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000fcc:	2307      	movs	r3, #7
 8000fce:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_FMC_Init+0x98>)
 8000fe2:	f007 fb47 	bl	8008674 <HAL_SDRAM_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000fec:	f000 f9f2 	bl	80013d4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000ff0:	bf00      	nop
 8000ff2:	3720      	adds	r7, #32
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	2000071c 	.word	0x2000071c
 8000ffc:	a0000140 	.word	0xa0000140

08001000 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08e      	sub	sp, #56	@ 0x38
 8001004:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
 800101a:	4b7b      	ldr	r3, [pc, #492]	@ (8001208 <MX_GPIO_Init+0x208>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	4a7a      	ldr	r2, [pc, #488]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001020:	f043 0304 	orr.w	r3, r3, #4
 8001024:	6313      	str	r3, [r2, #48]	@ 0x30
 8001026:	4b78      	ldr	r3, [pc, #480]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	623b      	str	r3, [r7, #32]
 8001030:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	4b74      	ldr	r3, [pc, #464]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	4a73      	ldr	r2, [pc, #460]	@ (8001208 <MX_GPIO_Init+0x208>)
 800103c:	f043 0320 	orr.w	r3, r3, #32
 8001040:	6313      	str	r3, [r2, #48]	@ 0x30
 8001042:	4b71      	ldr	r3, [pc, #452]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	f003 0320 	and.w	r3, r3, #32
 800104a:	61fb      	str	r3, [r7, #28]
 800104c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	61bb      	str	r3, [r7, #24]
 8001052:	4b6d      	ldr	r3, [pc, #436]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	4a6c      	ldr	r2, [pc, #432]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001058:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800105c:	6313      	str	r3, [r2, #48]	@ 0x30
 800105e:	4b6a      	ldr	r3, [pc, #424]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001066:	61bb      	str	r3, [r7, #24]
 8001068:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	4b66      	ldr	r3, [pc, #408]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	4a65      	ldr	r2, [pc, #404]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6313      	str	r3, [r2, #48]	@ 0x30
 800107a:	4b63      	ldr	r3, [pc, #396]	@ (8001208 <MX_GPIO_Init+0x208>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	4b5f      	ldr	r3, [pc, #380]	@ (8001208 <MX_GPIO_Init+0x208>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	4a5e      	ldr	r2, [pc, #376]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001090:	f043 0302 	orr.w	r3, r3, #2
 8001094:	6313      	str	r3, [r2, #48]	@ 0x30
 8001096:	4b5c      	ldr	r3, [pc, #368]	@ (8001208 <MX_GPIO_Init+0x208>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	613b      	str	r3, [r7, #16]
 80010a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	4b58      	ldr	r3, [pc, #352]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	4a57      	ldr	r2, [pc, #348]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b2:	4b55      	ldr	r3, [pc, #340]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	4b51      	ldr	r3, [pc, #324]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a50      	ldr	r2, [pc, #320]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010c8:	f043 0310 	orr.w	r3, r3, #16
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b4e      	ldr	r3, [pc, #312]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f003 0310 	and.w	r3, r3, #16
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	4b4a      	ldr	r3, [pc, #296]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	4a49      	ldr	r2, [pc, #292]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010e4:	f043 0308 	orr.w	r3, r3, #8
 80010e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ea:	4b47      	ldr	r3, [pc, #284]	@ (8001208 <MX_GPIO_Init+0x208>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	f003 0308 	and.w	r3, r3, #8
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2116      	movs	r1, #22
 80010fa:	4844      	ldr	r0, [pc, #272]	@ (800120c <MX_GPIO_Init+0x20c>)
 80010fc:	f003 fef6 	bl	8004eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2180      	movs	r1, #128	@ 0x80
 8001104:	4842      	ldr	r0, [pc, #264]	@ (8001210 <MX_GPIO_Init+0x210>)
 8001106:	f003 fef1 	bl	8004eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001110:	4840      	ldr	r0, [pc, #256]	@ (8001214 <MX_GPIO_Init+0x214>)
 8001112:	f003 feeb 	bl	8004eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800111c:	483e      	ldr	r0, [pc, #248]	@ (8001218 <MX_GPIO_Init+0x218>)
 800111e:	f003 fee5 	bl	8004eec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001122:	2316      	movs	r3, #22
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	2301      	movs	r3, #1
 8001128:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001136:	4619      	mov	r1, r3
 8001138:	4834      	ldr	r0, [pc, #208]	@ (800120c <MX_GPIO_Init+0x20c>)
 800113a:	f003 fc1f 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800113e:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001142:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001144:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001148:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001152:	4619      	mov	r1, r3
 8001154:	482e      	ldr	r0, [pc, #184]	@ (8001210 <MX_GPIO_Init+0x210>)
 8001156:	f003 fc11 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800115a:	2380      	movs	r3, #128	@ 0x80
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115e:	2301      	movs	r3, #1
 8001160:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001166:	2303      	movs	r3, #3
 8001168:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800116e:	4619      	mov	r1, r3
 8001170:	4827      	ldr	r0, [pc, #156]	@ (8001210 <MX_GPIO_Init+0x210>)
 8001172:	f003 fc03 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001176:	2320      	movs	r3, #32
 8001178:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800117a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001184:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001188:	4619      	mov	r1, r3
 800118a:	4820      	ldr	r0, [pc, #128]	@ (800120c <MX_GPIO_Init+0x20c>)
 800118c:	f003 fbf6 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001190:	2304      	movs	r3, #4
 8001192:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001194:	2300      	movs	r3, #0
 8001196:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a0:	4619      	mov	r1, r3
 80011a2:	481e      	ldr	r0, [pc, #120]	@ (800121c <MX_GPIO_Init+0x21c>)
 80011a4:	f003 fbea 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80011a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ae:	2300      	movs	r3, #0
 80011b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ba:	4619      	mov	r1, r3
 80011bc:	4815      	ldr	r0, [pc, #84]	@ (8001214 <MX_GPIO_Init+0x214>)
 80011be:	f003 fbdd 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80011c2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d8:	4619      	mov	r1, r3
 80011da:	480e      	ldr	r0, [pc, #56]	@ (8001214 <MX_GPIO_Init+0x214>)
 80011dc:	f003 fbce 	bl	800497c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80011e0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e6:	2301      	movs	r3, #1
 80011e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ee:	2303      	movs	r3, #3
 80011f0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f6:	4619      	mov	r1, r3
 80011f8:	4807      	ldr	r0, [pc, #28]	@ (8001218 <MX_GPIO_Init+0x218>)
 80011fa:	f003 fbbf 	bl	800497c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011fe:	bf00      	nop
 8001200:	3738      	adds	r7, #56	@ 0x38
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40023800 	.word	0x40023800
 800120c:	40020800 	.word	0x40020800
 8001210:	40020000 	.word	0x40020000
 8001214:	40020c00 	.word	0x40020c00
 8001218:	40021800 	.word	0x40021800
 800121c:	40020400 	.word	0x40020400

08001220 <I2C3_ClearBusyFlagErratum>:
  * the bus if a slave device (e.g., STMPE811) holds the data line low.
  * @param  None
  * @retval None
  */
void I2C3_ClearBusyFlagErratum(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	f107 0308 	add.w	r3, r7, #8
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
 8001234:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b31      	ldr	r3, [pc, #196]	@ (8001300 <I2C3_ClearBusyFlagErratum+0xe0>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	4a30      	ldr	r2, [pc, #192]	@ (8001300 <I2C3_ClearBusyFlagErratum+0xe0>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6313      	str	r3, [r2, #48]	@ 0x30
 8001246:	4b2e      	ldr	r3, [pc, #184]	@ (8001300 <I2C3_ClearBusyFlagErratum+0xe0>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b2a      	ldr	r3, [pc, #168]	@ (8001300 <I2C3_ClearBusyFlagErratum+0xe0>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a29      	ldr	r2, [pc, #164]	@ (8001300 <I2C3_ClearBusyFlagErratum+0xe0>)
 800125c:	f043 0304 	orr.w	r3, r3, #4
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b27      	ldr	r3, [pc, #156]	@ (8001300 <I2C3_ClearBusyFlagErratum+0xe0>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]

    /* Configure SCL (PA8) as Output Open-Drain */
    GPIO_InitStruct.Pin = GPIO_PIN_8; // SCL
 800126e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001272:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001274:	2311      	movs	r3, #17
 8001276:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800127c:	2302      	movs	r3, #2
 800127e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001280:	f107 0308 	add.w	r3, r7, #8
 8001284:	4619      	mov	r1, r3
 8001286:	481f      	ldr	r0, [pc, #124]	@ (8001304 <I2C3_ClearBusyFlagErratum+0xe4>)
 8001288:	f003 fb78 	bl	800497c <HAL_GPIO_Init>

    /* Configure SDA (PC9) as Output Open-Drain */
    GPIO_InitStruct.Pin = GPIO_PIN_9; // SDA
 800128c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001290:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001292:	f107 0308 	add.w	r3, r7, #8
 8001296:	4619      	mov	r1, r3
 8001298:	481b      	ldr	r0, [pc, #108]	@ (8001308 <I2C3_ClearBusyFlagErratum+0xe8>)
 800129a:	f003 fb6f 	bl	800497c <HAL_GPIO_Init>

    /* Generate 9 clock pulses to release the SDA line */
    for (uint8_t i = 0; i < 9; i++) {
 800129e:	2300      	movs	r3, #0
 80012a0:	77fb      	strb	r3, [r7, #31]
 80012a2:	e014      	b.n	80012ce <I2C3_ClearBusyFlagErratum+0xae>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80012a4:	2201      	movs	r2, #1
 80012a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012aa:	4816      	ldr	r0, [pc, #88]	@ (8001304 <I2C3_ClearBusyFlagErratum+0xe4>)
 80012ac:	f003 fe1e 	bl	8004eec <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f002 f9ef 	bl	8003694 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012bc:	4811      	ldr	r0, [pc, #68]	@ (8001304 <I2C3_ClearBusyFlagErratum+0xe4>)
 80012be:	f003 fe15 	bl	8004eec <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80012c2:	2001      	movs	r0, #1
 80012c4:	f002 f9e6 	bl	8003694 <HAL_Delay>
    for (uint8_t i = 0; i < 9; i++) {
 80012c8:	7ffb      	ldrb	r3, [r7, #31]
 80012ca:	3301      	adds	r3, #1
 80012cc:	77fb      	strb	r3, [r7, #31]
 80012ce:	7ffb      	ldrb	r3, [r7, #31]
 80012d0:	2b08      	cmp	r3, #8
 80012d2:	d9e7      	bls.n	80012a4 <I2C3_ClearBusyFlagErratum+0x84>
    }

    /* Generate STOP condition */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012da:	480a      	ldr	r0, [pc, #40]	@ (8001304 <I2C3_ClearBusyFlagErratum+0xe4>)
 80012dc:	f003 fe06 	bl	8004eec <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80012e0:	2001      	movs	r0, #1
 80012e2:	f002 f9d7 	bl	8003694 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80012e6:	2201      	movs	r2, #1
 80012e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012ec:	4806      	ldr	r0, [pc, #24]	@ (8001308 <I2C3_ClearBusyFlagErratum+0xe8>)
 80012ee:	f003 fdfd 	bl	8004eec <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f002 f9ce 	bl	8003694 <HAL_Delay>
}
 80012f8:	bf00      	nop
 80012fa:	3720      	adds	r7, #32
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40023800 	.word	0x40023800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020800 	.word	0x40020800

0800130c <I2Cx_Write>:
  * @param  Addr: I2C device address (7-bit, left-aligned).
  * @param  Reg: Internal register address to write to.
  * @param  Value: Data value to write.
  * @retval None
  */
void I2Cx_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af04      	add	r7, sp, #16
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
 8001316:	460b      	mov	r3, r1
 8001318:	71bb      	strb	r3, [r7, #6]
 800131a:	4613      	mov	r3, r2
 800131c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000);
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	b299      	uxth	r1, r3
 8001322:	79bb      	ldrb	r3, [r7, #6]
 8001324:	b29a      	uxth	r2, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132a:	9302      	str	r3, [sp, #8]
 800132c:	2301      	movs	r3, #1
 800132e:	9301      	str	r3, [sp, #4]
 8001330:	1d7b      	adds	r3, r7, #5
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	2301      	movs	r3, #1
 8001336:	4803      	ldr	r0, [pc, #12]	@ (8001344 <I2Cx_Write+0x38>)
 8001338:	f003 ff36 	bl	80051a8 <HAL_I2C_Mem_Write>
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000538 	.word	0x20000538

08001348 <I2Cx_Read>:
  * @brief  Reads a single data byte from a specific register of an I2C device.
  * @param  Addr: I2C device address.
  * @param  Reg: Internal register address to read from.
  * @retval Read value (uint8_t). Returns 0 if a communication error occurs.
  */
uint8_t I2Cx_Read(uint8_t Addr, uint8_t Reg) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b088      	sub	sp, #32
 800134c:	af04      	add	r7, sp, #16
 800134e:	4603      	mov	r3, r0
 8001350:	460a      	mov	r2, r1
 8001352:	71fb      	strb	r3, [r7, #7]
 8001354:	4613      	mov	r3, r2
 8001356:	71bb      	strb	r3, [r7, #6]
    uint8_t Value = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
    /* Check if the read operation is successful */
    if(HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000) != HAL_OK) return 0;
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	b299      	uxth	r1, r3
 8001360:	79bb      	ldrb	r3, [r7, #6]
 8001362:	b29a      	uxth	r2, r3
 8001364:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001368:	9302      	str	r3, [sp, #8]
 800136a:	2301      	movs	r3, #1
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	f107 030f 	add.w	r3, r7, #15
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	2301      	movs	r3, #1
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <I2Cx_Read+0x48>)
 8001378:	f004 f810 	bl	800539c <HAL_I2C_Mem_Read>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <I2Cx_Read+0x3e>
 8001382:	2300      	movs	r3, #0
 8001384:	e000      	b.n	8001388 <I2Cx_Read+0x40>
    return Value;
 8001386:	7bfb      	ldrb	r3, [r7, #15]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000538 	.word	0x20000538

08001394 <I2Cx_ReadBuffer>:
  * @param  Reg: Start register address to read from.
  * @param  pBuffer: Pointer to the buffer where the read data will be stored.
  * @param  Length: Number of bytes to read.
  * @retval None
  */
void I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af04      	add	r7, sp, #16
 800139a:	603a      	str	r2, [r7, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
 80013a2:	460b      	mov	r3, r1
 80013a4:	71bb      	strb	r3, [r7, #6]
 80013a6:	4613      	mov	r3, r2
 80013a8:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, 1000);
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	b299      	uxth	r1, r3
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013b6:	9302      	str	r3, [sp, #8]
 80013b8:	88bb      	ldrh	r3, [r7, #4]
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <I2Cx_ReadBuffer+0x3c>)
 80013c4:	f003 ffea 	bl	800539c <HAL_I2C_Mem_Read>
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000538 	.word	0x20000538

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <Error_Handler+0x8>

080013e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <HAL_MspInit+0x4c>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ee:	4a0f      	ldr	r2, [pc, #60]	@ (800142c <HAL_MspInit+0x4c>)
 80013f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <HAL_MspInit+0x4c>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	603b      	str	r3, [r7, #0]
 8001406:	4b09      	ldr	r3, [pc, #36]	@ (800142c <HAL_MspInit+0x4c>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	4a08      	ldr	r2, [pc, #32]	@ (800142c <HAL_MspInit+0x4c>)
 800140c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001410:	6413      	str	r3, [r2, #64]	@ 0x40
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <HAL_MspInit+0x4c>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141a:	603b      	str	r3, [r7, #0]
 800141c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800141e:	2007      	movs	r0, #7
 8001420:	f002 fa2c 	bl	800387c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800

08001430 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	@ 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a30      	ldr	r2, [pc, #192]	@ (8001510 <HAL_DAC_MspInit+0xe0>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d159      	bne.n	8001506 <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	4b2f      	ldr	r3, [pc, #188]	@ (8001514 <HAL_DAC_MspInit+0xe4>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145a:	4a2e      	ldr	r2, [pc, #184]	@ (8001514 <HAL_DAC_MspInit+0xe4>)
 800145c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001460:	6413      	str	r3, [r2, #64]	@ 0x40
 8001462:	4b2c      	ldr	r3, [pc, #176]	@ (8001514 <HAL_DAC_MspInit+0xe4>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	4b28      	ldr	r3, [pc, #160]	@ (8001514 <HAL_DAC_MspInit+0xe4>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a27      	ldr	r2, [pc, #156]	@ (8001514 <HAL_DAC_MspInit+0xe4>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <HAL_DAC_MspInit+0xe4>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800148a:	2320      	movs	r3, #32
 800148c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800148e:	2303      	movs	r3, #3
 8001490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	4619      	mov	r1, r3
 800149c:	481e      	ldr	r0, [pc, #120]	@ (8001518 <HAL_DAC_MspInit+0xe8>)
 800149e:	f003 fa6d 	bl	800497c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001520 <HAL_DAC_MspInit+0xf0>)
 80014a6:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80014a8:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014aa:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80014ae:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014b0:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014b2:	2240      	movs	r2, #64	@ 0x40
 80014b4:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b6:	4b19      	ldr	r3, [pc, #100]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80014bc:	4b17      	ldr	r3, [pc, #92]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014c2:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014c4:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014ca:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014cc:	4b13      	ldr	r3, [pc, #76]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80014d4:	4b11      	ldr	r3, [pc, #68]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014da:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80014e2:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014ec:	f002 fbec 	bl	8003cc8 <HAL_DMA_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 80014f6:	f7ff ff6d 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a07      	ldr	r2, [pc, #28]	@ (800151c <HAL_DAC_MspInit+0xec>)
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	4a06      	ldr	r2, [pc, #24]	@ (800151c <HAL_DAC_MspInit+0xec>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	@ 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40007400 	.word	0x40007400
 8001514:	40023800 	.word	0x40023800
 8001518:	40020000 	.word	0x40020000
 800151c:	20000498 	.word	0x20000498
 8001520:	400260a0 	.word	0x400260a0

08001524 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0b      	ldr	r2, [pc, #44]	@ (8001560 <HAL_DMA2D_MspInit+0x3c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d10d      	bne.n	8001552 <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_DMA2D_MspInit+0x40>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a09      	ldr	r2, [pc, #36]	@ (8001564 <HAL_DMA2D_MspInit+0x40>)
 8001540:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <HAL_DMA2D_MspInit+0x40>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	4002b000 	.word	0x4002b000
 8001564:	40023800 	.word	0x40023800

08001568 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	@ 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a29      	ldr	r2, [pc, #164]	@ (800162c <HAL_I2C_MspInit+0xc4>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d14b      	bne.n	8001622 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	4b28      	ldr	r3, [pc, #160]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a27      	ldr	r2, [pc, #156]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0304 	and.w	r3, r3, #4
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	4a20      	ldr	r2, [pc, #128]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80015c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c8:	2312      	movs	r3, #18
 80015ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015d4:	2304      	movs	r3, #4
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	4619      	mov	r1, r3
 80015de:	4815      	ldr	r0, [pc, #84]	@ (8001634 <HAL_I2C_MspInit+0xcc>)
 80015e0:	f003 f9cc 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80015e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ea:	2312      	movs	r3, #18
 80015ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015f6:	2304      	movs	r3, #4
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	480d      	ldr	r0, [pc, #52]	@ (8001638 <HAL_I2C_MspInit+0xd0>)
 8001602:	f003 f9bb 	bl	800497c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160e:	4a08      	ldr	r2, [pc, #32]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 8001610:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001614:	6413      	str	r3, [r2, #64]	@ 0x40
 8001616:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <HAL_I2C_MspInit+0xc8>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001622:	bf00      	nop
 8001624:	3728      	adds	r7, #40	@ 0x28
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40005c00 	.word	0x40005c00
 8001630:	40023800 	.word	0x40023800
 8001634:	40020800 	.word	0x40020800
 8001638:	40020000 	.word	0x40020000

0800163c <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b09a      	sub	sp, #104	@ 0x68
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001644:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001658:	2230      	movs	r2, #48	@ 0x30
 800165a:	2100      	movs	r1, #0
 800165c:	4618      	mov	r0, r3
 800165e:	f00c fd01 	bl	800e064 <memset>
  if(hltdc->Instance==LTDC)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a81      	ldr	r2, [pc, #516]	@ (800186c <HAL_LTDC_MspInit+0x230>)
 8001668:	4293      	cmp	r3, r2
 800166a:	f040 80fb 	bne.w	8001864 <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800166e:	2308      	movs	r3, #8
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001672:	2332      	movs	r3, #50	@ 0x32
 8001674:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001676:	2305      	movs	r3, #5
 8001678:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800167a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800167e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001684:	4618      	mov	r0, r3
 8001686:	f006 fe35 	bl	80082f4 <HAL_RCCEx_PeriphCLKConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001690:	f7ff fea0 	bl	80013d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001694:	2300      	movs	r3, #0
 8001696:	623b      	str	r3, [r7, #32]
 8001698:	4b75      	ldr	r3, [pc, #468]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 800169a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169c:	4a74      	ldr	r2, [pc, #464]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 800169e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a4:	4b72      	ldr	r3, [pc, #456]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016ac:	623b      	str	r3, [r7, #32]
 80016ae:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
 80016b4:	4b6e      	ldr	r3, [pc, #440]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b8:	4a6d      	ldr	r2, [pc, #436]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016ba:	f043 0320 	orr.w	r3, r3, #32
 80016be:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c0:	4b6b      	ldr	r3, [pc, #428]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c4:	f003 0320 	and.w	r3, r3, #32
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
 80016d0:	4b67      	ldr	r3, [pc, #412]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d4:	4a66      	ldr	r2, [pc, #408]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	6313      	str	r3, [r2, #48]	@ 0x30
 80016dc:	4b64      	ldr	r3, [pc, #400]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	4b60      	ldr	r3, [pc, #384]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f0:	4a5f      	ldr	r2, [pc, #380]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016f2:	f043 0302 	orr.w	r3, r3, #2
 80016f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f8:	4b5d      	ldr	r3, [pc, #372]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 80016fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fc:	f003 0302 	and.w	r3, r3, #2
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	613b      	str	r3, [r7, #16]
 8001708:	4b59      	ldr	r3, [pc, #356]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 800170a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170c:	4a58      	ldr	r2, [pc, #352]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 800170e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001712:	6313      	str	r3, [r2, #48]	@ 0x30
 8001714:	4b56      	ldr	r3, [pc, #344]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 8001716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	4b52      	ldr	r3, [pc, #328]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001728:	4a51      	ldr	r2, [pc, #324]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 800172a:	f043 0304 	orr.w	r3, r3, #4
 800172e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001730:	4b4f      	ldr	r3, [pc, #316]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 8001732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	4b4b      	ldr	r3, [pc, #300]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 8001742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001744:	4a4a      	ldr	r2, [pc, #296]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 8001746:	f043 0308 	orr.w	r3, r3, #8
 800174a:	6313      	str	r3, [r2, #48]	@ 0x30
 800174c:	4b48      	ldr	r3, [pc, #288]	@ (8001870 <HAL_LTDC_MspInit+0x234>)
 800174e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001750:	f003 0308 	and.w	r3, r3, #8
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001758:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800175c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800176a:	230e      	movs	r3, #14
 800176c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001772:	4619      	mov	r1, r3
 8001774:	483f      	ldr	r0, [pc, #252]	@ (8001874 <HAL_LTDC_MspInit+0x238>)
 8001776:	f003 f901 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800177a:	f641 0358 	movw	r3, #6232	@ 0x1858
 800177e:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800178c:	230e      	movs	r3, #14
 800178e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001794:	4619      	mov	r1, r3
 8001796:	4838      	ldr	r0, [pc, #224]	@ (8001878 <HAL_LTDC_MspInit+0x23c>)
 8001798:	f003 f8f0 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800179c:	2303      	movs	r3, #3
 800179e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80017ac:	2309      	movs	r3, #9
 80017ae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017b4:	4619      	mov	r1, r3
 80017b6:	4831      	ldr	r0, [pc, #196]	@ (800187c <HAL_LTDC_MspInit+0x240>)
 80017b8:	f003 f8e0 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80017bc:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80017c0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2300      	movs	r3, #0
 80017cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017ce:	230e      	movs	r3, #14
 80017d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017d6:	4619      	mov	r1, r3
 80017d8:	4828      	ldr	r0, [pc, #160]	@ (800187c <HAL_LTDC_MspInit+0x240>)
 80017da:	f003 f8cf 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80017de:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80017e2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2300      	movs	r3, #0
 80017ee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017f0:	230e      	movs	r3, #14
 80017f2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017f8:	4619      	mov	r1, r3
 80017fa:	4821      	ldr	r0, [pc, #132]	@ (8001880 <HAL_LTDC_MspInit+0x244>)
 80017fc:	f003 f8be 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001800:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001804:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001812:	230e      	movs	r3, #14
 8001814:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001816:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800181a:	4619      	mov	r1, r3
 800181c:	4819      	ldr	r0, [pc, #100]	@ (8001884 <HAL_LTDC_MspInit+0x248>)
 800181e:	f003 f8ad 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001822:	2348      	movs	r3, #72	@ 0x48
 8001824:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001826:	2302      	movs	r3, #2
 8001828:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182e:	2300      	movs	r3, #0
 8001830:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001832:	230e      	movs	r3, #14
 8001834:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001836:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800183a:	4619      	mov	r1, r3
 800183c:	4812      	ldr	r0, [pc, #72]	@ (8001888 <HAL_LTDC_MspInit+0x24c>)
 800183e:	f003 f89d 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001842:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001846:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001848:	2302      	movs	r3, #2
 800184a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001850:	2300      	movs	r3, #0
 8001852:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001854:	2309      	movs	r3, #9
 8001856:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001858:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800185c:	4619      	mov	r1, r3
 800185e:	4808      	ldr	r0, [pc, #32]	@ (8001880 <HAL_LTDC_MspInit+0x244>)
 8001860:	f003 f88c 	bl	800497c <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001864:	bf00      	nop
 8001866:	3768      	adds	r7, #104	@ 0x68
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40016800 	.word	0x40016800
 8001870:	40023800 	.word	0x40023800
 8001874:	40021400 	.word	0x40021400
 8001878:	40020000 	.word	0x40020000
 800187c:	40020400 	.word	0x40020400
 8001880:	40021800 	.word	0x40021800
 8001884:	40020800 	.word	0x40020800
 8001888:	40020c00 	.word	0x40020c00

0800188c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	@ 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a19      	ldr	r2, [pc, #100]	@ (8001910 <HAL_SPI_MspInit+0x84>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d12c      	bne.n	8001908 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	4b18      	ldr	r3, [pc, #96]	@ (8001914 <HAL_SPI_MspInit+0x88>)
 80018b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b6:	4a17      	ldr	r2, [pc, #92]	@ (8001914 <HAL_SPI_MspInit+0x88>)
 80018b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_SPI_MspInit+0x88>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <HAL_SPI_MspInit+0x88>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a10      	ldr	r2, [pc, #64]	@ (8001914 <HAL_SPI_MspInit+0x88>)
 80018d4:	f043 0320 	orr.w	r3, r3, #32
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <HAL_SPI_MspInit+0x88>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0320 	and.w	r3, r3, #32
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80018e6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80018ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80018f8:	2305      	movs	r3, #5
 80018fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4805      	ldr	r0, [pc, #20]	@ (8001918 <HAL_SPI_MspInit+0x8c>)
 8001904:	f003 f83a 	bl	800497c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001908:	bf00      	nop
 800190a:	3728      	adds	r7, #40	@ 0x28
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40015000 	.word	0x40015000
 8001914:	40023800 	.word	0x40023800
 8001918:	40021400 	.word	0x40021400

0800191c <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a08      	ldr	r2, [pc, #32]	@ (800194c <HAL_SPI_MspDeInit+0x30>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d10a      	bne.n	8001944 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <HAL_SPI_MspDeInit+0x34>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	4a07      	ldr	r2, [pc, #28]	@ (8001950 <HAL_SPI_MspDeInit+0x34>)
 8001934:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001938:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800193a:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800193e:	4805      	ldr	r0, [pc, #20]	@ (8001954 <HAL_SPI_MspDeInit+0x38>)
 8001940:	f003 f9c8 	bl	8004cd4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40015000 	.word	0x40015000
 8001950:	40023800 	.word	0x40023800
 8001954:	40021400 	.word	0x40021400

08001958 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a0b      	ldr	r2, [pc, #44]	@ (8001994 <HAL_TIM_Base_MspInit+0x3c>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d10d      	bne.n	8001986 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <HAL_TIM_Base_MspInit+0x40>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	4a09      	ldr	r2, [pc, #36]	@ (8001998 <HAL_TIM_Base_MspInit+0x40>)
 8001974:	f043 0310 	orr.w	r3, r3, #16
 8001978:	6413      	str	r3, [r2, #64]	@ 0x40
 800197a:	4b07      	ldr	r3, [pc, #28]	@ (8001998 <HAL_TIM_Base_MspInit+0x40>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	f003 0310 	and.w	r3, r3, #16
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40001000 	.word	0x40001000
 8001998:	40023800 	.word	0x40023800

0800199c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	@ 0x28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a19      	ldr	r2, [pc, #100]	@ (8001a20 <HAL_UART_MspInit+0x84>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d12c      	bne.n	8001a18 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	4b18      	ldr	r3, [pc, #96]	@ (8001a24 <HAL_UART_MspInit+0x88>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	4a17      	ldr	r2, [pc, #92]	@ (8001a24 <HAL_UART_MspInit+0x88>)
 80019c8:	f043 0310 	orr.w	r3, r3, #16
 80019cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ce:	4b15      	ldr	r3, [pc, #84]	@ (8001a24 <HAL_UART_MspInit+0x88>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	f003 0310 	and.w	r3, r3, #16
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <HAL_UART_MspInit+0x88>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a10      	ldr	r2, [pc, #64]	@ (8001a24 <HAL_UART_MspInit+0x88>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <HAL_UART_MspInit+0x88>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80019f6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a08:	2307      	movs	r3, #7
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4619      	mov	r1, r3
 8001a12:	4805      	ldr	r0, [pc, #20]	@ (8001a28 <HAL_UART_MspInit+0x8c>)
 8001a14:	f002 ffb2 	bl	800497c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a18:	bf00      	nop
 8001a1a:	3728      	adds	r7, #40	@ 0x28
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40011000 	.word	0x40011000
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40020000 	.word	0x40020000

08001a2c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001a40:	4b3b      	ldr	r3, [pc, #236]	@ (8001b30 <HAL_FMC_MspInit+0x104>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d16f      	bne.n	8001b28 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001a48:	4b39      	ldr	r3, [pc, #228]	@ (8001b30 <HAL_FMC_MspInit+0x104>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	603b      	str	r3, [r7, #0]
 8001a52:	4b38      	ldr	r3, [pc, #224]	@ (8001b34 <HAL_FMC_MspInit+0x108>)
 8001a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a56:	4a37      	ldr	r2, [pc, #220]	@ (8001b34 <HAL_FMC_MspInit+0x108>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6393      	str	r3, [r2, #56]	@ 0x38
 8001a5e:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <HAL_FMC_MspInit+0x108>)
 8001a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001a6a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001a6e:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a7c:	230c      	movs	r3, #12
 8001a7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	4619      	mov	r1, r3
 8001a84:	482c      	ldr	r0, [pc, #176]	@ (8001b38 <HAL_FMC_MspInit+0x10c>)
 8001a86:	f002 ff79 	bl	800497c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a96:	2303      	movs	r3, #3
 8001a98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a9a:	230c      	movs	r3, #12
 8001a9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4826      	ldr	r0, [pc, #152]	@ (8001b3c <HAL_FMC_MspInit+0x110>)
 8001aa4:	f002 ff6a 	bl	800497c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 8001aa8:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001aac:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001aba:	230c      	movs	r3, #12
 8001abc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	481f      	ldr	r0, [pc, #124]	@ (8001b40 <HAL_FMC_MspInit+0x114>)
 8001ac4:	f002 ff5a 	bl	800497c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001ac8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001acc:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ada:	230c      	movs	r3, #12
 8001adc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4818      	ldr	r0, [pc, #96]	@ (8001b44 <HAL_FMC_MspInit+0x118>)
 8001ae4:	f002 ff4a 	bl	800497c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001ae8:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001aec:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aee:	2302      	movs	r3, #2
 8001af0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af6:	2303      	movs	r3, #3
 8001af8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001afa:	230c      	movs	r3, #12
 8001afc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001afe:	1d3b      	adds	r3, r7, #4
 8001b00:	4619      	mov	r1, r3
 8001b02:	4811      	ldr	r0, [pc, #68]	@ (8001b48 <HAL_FMC_MspInit+0x11c>)
 8001b04:	f002 ff3a 	bl	800497c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001b08:	2360      	movs	r3, #96	@ 0x60
 8001b0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b14:	2303      	movs	r3, #3
 8001b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b18:	230c      	movs	r3, #12
 8001b1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	480a      	ldr	r0, [pc, #40]	@ (8001b4c <HAL_FMC_MspInit+0x120>)
 8001b22:	f002 ff2b 	bl	800497c <HAL_GPIO_Init>
 8001b26:	e000      	b.n	8001b2a <HAL_FMC_MspInit+0xfe>
    return;
 8001b28:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000750 	.word	0x20000750
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40021400 	.word	0x40021400
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	40021800 	.word	0x40021800
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40020c00 	.word	0x40020c00
 8001b4c:	40020400 	.word	0x40020400

08001b50 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001b58:	f7ff ff68 	bl	8001a2c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <NMI_Handler+0x4>

08001b6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <HardFault_Handler+0x4>

08001b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <MemManage_Handler+0x4>

08001b7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <BusFault_Handler+0x4>

08001b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <UsageFault_Handler+0x4>

08001b8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bba:	f001 fd4b 	bl	8003654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8001bc8:	4802      	ldr	r0, [pc, #8]	@ (8001bd4 <DMA1_Stream6_IRQHandler+0x10>)
 8001bca:	f002 f9e1 	bl	8003f90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000498 	.word	0x20000498

08001bd8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <OTG_HS_IRQHandler+0x10>)
 8001bde:	f004 fdfa 	bl	80067d6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000e98 	.word	0x20000e98

08001bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf4:	4a14      	ldr	r2, [pc, #80]	@ (8001c48 <_sbrk+0x5c>)
 8001bf6:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <_sbrk+0x60>)
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c00:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <_sbrk+0x64>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d102      	bne.n	8001c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <_sbrk+0x64>)
 8001c0a:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <_sbrk+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0e:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d207      	bcs.n	8001c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c1c:	f00c fa2a 	bl	800e074 <__errno>
 8001c20:	4603      	mov	r3, r0
 8001c22:	220c      	movs	r2, #12
 8001c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c2a:	e009      	b.n	8001c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <_sbrk+0x64>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c32:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	4a05      	ldr	r2, [pc, #20]	@ (8001c50 <_sbrk+0x64>)
 8001c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20030000 	.word	0x20030000
 8001c4c:	00000400 	.word	0x00000400
 8001c50:	20000754 	.word	0x20000754
 8001c54:	200014d8 	.word	0x200014d8

08001c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <SystemInit+0x20>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <SystemInit+0x20>)
 8001c64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cb4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c80:	f7ff ffea 	bl	8001c58 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c84:	480c      	ldr	r0, [pc, #48]	@ (8001cb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c86:	490d      	ldr	r1, [pc, #52]	@ (8001cbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c88:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c8c:	e002      	b.n	8001c94 <LoopCopyDataInit>

08001c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c92:	3304      	adds	r3, #4

08001c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c98:	d3f9      	bcc.n	8001c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001cc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca0:	e001      	b.n	8001ca6 <LoopFillZerobss>

08001ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca4:	3204      	adds	r2, #4

08001ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca8:	d3fb      	bcc.n	8001ca2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001caa:	f00c f9e9 	bl	800e080 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cae:	f7fe fedf 	bl	8000a70 <main>
  bx  lr    
 8001cb2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001cb4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cbc:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001cc0:	0801115c 	.word	0x0801115c
  ldr r2, =_sbss
 8001cc4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001cc8:	200014d8 	.word	0x200014d8

08001ccc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ccc:	e7fe      	b.n	8001ccc <ADC_IRQHandler>

08001cce <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001cd2:	f000 fbbd 	bl	8002450 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001cd6:	20ca      	movs	r0, #202	@ 0xca
 8001cd8:	f000 f95d 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001cdc:	20c3      	movs	r0, #195	@ 0xc3
 8001cde:	f000 f967 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001ce2:	2008      	movs	r0, #8
 8001ce4:	f000 f964 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001ce8:	2050      	movs	r0, #80	@ 0x50
 8001cea:	f000 f961 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001cee:	20cf      	movs	r0, #207	@ 0xcf
 8001cf0:	f000 f951 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f000 f95b 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001cfa:	20c1      	movs	r0, #193	@ 0xc1
 8001cfc:	f000 f958 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001d00:	2030      	movs	r0, #48	@ 0x30
 8001d02:	f000 f955 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001d06:	20ed      	movs	r0, #237	@ 0xed
 8001d08:	f000 f945 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001d0c:	2064      	movs	r0, #100	@ 0x64
 8001d0e:	f000 f94f 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001d12:	2003      	movs	r0, #3
 8001d14:	f000 f94c 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001d18:	2012      	movs	r0, #18
 8001d1a:	f000 f949 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001d1e:	2081      	movs	r0, #129	@ 0x81
 8001d20:	f000 f946 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001d24:	20e8      	movs	r0, #232	@ 0xe8
 8001d26:	f000 f936 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001d2a:	2085      	movs	r0, #133	@ 0x85
 8001d2c:	f000 f940 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d30:	2000      	movs	r0, #0
 8001d32:	f000 f93d 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001d36:	2078      	movs	r0, #120	@ 0x78
 8001d38:	f000 f93a 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001d3c:	20cb      	movs	r0, #203	@ 0xcb
 8001d3e:	f000 f92a 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001d42:	2039      	movs	r0, #57	@ 0x39
 8001d44:	f000 f934 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001d48:	202c      	movs	r0, #44	@ 0x2c
 8001d4a:	f000 f931 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f000 f92e 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001d54:	2034      	movs	r0, #52	@ 0x34
 8001d56:	f000 f92b 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001d5a:	2002      	movs	r0, #2
 8001d5c:	f000 f928 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001d60:	20f7      	movs	r0, #247	@ 0xf7
 8001d62:	f000 f918 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001d66:	2020      	movs	r0, #32
 8001d68:	f000 f922 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001d6c:	20ea      	movs	r0, #234	@ 0xea
 8001d6e:	f000 f912 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d72:	2000      	movs	r0, #0
 8001d74:	f000 f91c 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f000 f919 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001d7e:	20b1      	movs	r0, #177	@ 0xb1
 8001d80:	f000 f909 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f000 f913 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001d8a:	201b      	movs	r0, #27
 8001d8c:	f000 f910 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001d90:	20b6      	movs	r0, #182	@ 0xb6
 8001d92:	f000 f900 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001d96:	200a      	movs	r0, #10
 8001d98:	f000 f90a 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001d9c:	20a2      	movs	r0, #162	@ 0xa2
 8001d9e:	f000 f907 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001da2:	20c0      	movs	r0, #192	@ 0xc0
 8001da4:	f000 f8f7 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001da8:	2010      	movs	r0, #16
 8001daa:	f000 f901 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001dae:	20c1      	movs	r0, #193	@ 0xc1
 8001db0:	f000 f8f1 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001db4:	2010      	movs	r0, #16
 8001db6:	f000 f8fb 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001dba:	20c5      	movs	r0, #197	@ 0xc5
 8001dbc:	f000 f8eb 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001dc0:	2045      	movs	r0, #69	@ 0x45
 8001dc2:	f000 f8f5 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001dc6:	2015      	movs	r0, #21
 8001dc8:	f000 f8f2 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001dcc:	20c7      	movs	r0, #199	@ 0xc7
 8001dce:	f000 f8e2 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001dd2:	2090      	movs	r0, #144	@ 0x90
 8001dd4:	f000 f8ec 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001dd8:	2036      	movs	r0, #54	@ 0x36
 8001dda:	f000 f8dc 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001dde:	20c8      	movs	r0, #200	@ 0xc8
 8001de0:	f000 f8e6 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001de4:	20f2      	movs	r0, #242	@ 0xf2
 8001de6:	f000 f8d6 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001dea:	2000      	movs	r0, #0
 8001dec:	f000 f8e0 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001df0:	20b0      	movs	r0, #176	@ 0xb0
 8001df2:	f000 f8d0 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001df6:	20c2      	movs	r0, #194	@ 0xc2
 8001df8:	f000 f8da 	bl	8001fb0 <ili9341_WriteData>
  //ili9341_WriteReg(LCD_PIXEL_FORMAT); // added
  //ili9341_WriteData(0x55);
  ili9341_WriteReg(LCD_DFC);
 8001dfc:	20b6      	movs	r0, #182	@ 0xb6
 8001dfe:	f000 f8ca 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001e02:	200a      	movs	r0, #10
 8001e04:	f000 f8d4 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001e08:	20a7      	movs	r0, #167	@ 0xa7
 8001e0a:	f000 f8d1 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001e0e:	2027      	movs	r0, #39	@ 0x27
 8001e10:	f000 f8ce 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001e14:	2004      	movs	r0, #4
 8001e16:	f000 f8cb 	bl	8001fb0 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001e1a:	202a      	movs	r0, #42	@ 0x2a
 8001e1c:	f000 f8bb 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e20:	2000      	movs	r0, #0
 8001e22:	f000 f8c5 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e26:	2000      	movs	r0, #0
 8001e28:	f000 f8c2 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f000 f8bf 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001e32:	20ef      	movs	r0, #239	@ 0xef
 8001e34:	f000 f8bc 	bl	8001fb0 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001e38:	202b      	movs	r0, #43	@ 0x2b
 8001e3a:	f000 f8ac 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e3e:	2000      	movs	r0, #0
 8001e40:	f000 f8b6 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f000 f8b3 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001e4a:	2001      	movs	r0, #1
 8001e4c:	f000 f8b0 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001e50:	203f      	movs	r0, #63	@ 0x3f
 8001e52:	f000 f8ad 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001e56:	20f6      	movs	r0, #246	@ 0xf6
 8001e58:	f000 f89d 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	f000 f8a7 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e62:	2000      	movs	r0, #0
 8001e64:	f000 f8a4 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001e68:	2006      	movs	r0, #6
 8001e6a:	f000 f8a1 	bl	8001fb0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001e6e:	202c      	movs	r0, #44	@ 0x2c
 8001e70:	f000 f891 	bl	8001f96 <ili9341_WriteReg>
  LCD_Delay(200);
 8001e74:	20c8      	movs	r0, #200	@ 0xc8
 8001e76:	f000 fbd9 	bl	800262c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001e7a:	2026      	movs	r0, #38	@ 0x26
 8001e7c:	f000 f88b 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001e80:	2001      	movs	r0, #1
 8001e82:	f000 f895 	bl	8001fb0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001e86:	20e0      	movs	r0, #224	@ 0xe0
 8001e88:	f000 f885 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001e8c:	200f      	movs	r0, #15
 8001e8e:	f000 f88f 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001e92:	2029      	movs	r0, #41	@ 0x29
 8001e94:	f000 f88c 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001e98:	2024      	movs	r0, #36	@ 0x24
 8001e9a:	f000 f889 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001e9e:	200c      	movs	r0, #12
 8001ea0:	f000 f886 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001ea4:	200e      	movs	r0, #14
 8001ea6:	f000 f883 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001eaa:	2009      	movs	r0, #9
 8001eac:	f000 f880 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001eb0:	204e      	movs	r0, #78	@ 0x4e
 8001eb2:	f000 f87d 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001eb6:	2078      	movs	r0, #120	@ 0x78
 8001eb8:	f000 f87a 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001ebc:	203c      	movs	r0, #60	@ 0x3c
 8001ebe:	f000 f877 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001ec2:	2009      	movs	r0, #9
 8001ec4:	f000 f874 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001ec8:	2013      	movs	r0, #19
 8001eca:	f000 f871 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001ece:	2005      	movs	r0, #5
 8001ed0:	f000 f86e 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001ed4:	2017      	movs	r0, #23
 8001ed6:	f000 f86b 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001eda:	2011      	movs	r0, #17
 8001edc:	f000 f868 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f000 f865 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001ee6:	20e1      	movs	r0, #225	@ 0xe1
 8001ee8:	f000 f855 	bl	8001f96 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001eec:	2000      	movs	r0, #0
 8001eee:	f000 f85f 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001ef2:	2016      	movs	r0, #22
 8001ef4:	f000 f85c 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001ef8:	201b      	movs	r0, #27
 8001efa:	f000 f859 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001efe:	2004      	movs	r0, #4
 8001f00:	f000 f856 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001f04:	2011      	movs	r0, #17
 8001f06:	f000 f853 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001f0a:	2007      	movs	r0, #7
 8001f0c:	f000 f850 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001f10:	2031      	movs	r0, #49	@ 0x31
 8001f12:	f000 f84d 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001f16:	2033      	movs	r0, #51	@ 0x33
 8001f18:	f000 f84a 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001f1c:	2042      	movs	r0, #66	@ 0x42
 8001f1e:	f000 f847 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001f22:	2005      	movs	r0, #5
 8001f24:	f000 f844 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001f28:	200c      	movs	r0, #12
 8001f2a:	f000 f841 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001f2e:	200a      	movs	r0, #10
 8001f30:	f000 f83e 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001f34:	2028      	movs	r0, #40	@ 0x28
 8001f36:	f000 f83b 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001f3a:	202f      	movs	r0, #47	@ 0x2f
 8001f3c:	f000 f838 	bl	8001fb0 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001f40:	200f      	movs	r0, #15
 8001f42:	f000 f835 	bl	8001fb0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001f46:	2011      	movs	r0, #17
 8001f48:	f000 f825 	bl	8001f96 <ili9341_WriteReg>
  LCD_Delay(200);
 8001f4c:	20c8      	movs	r0, #200	@ 0xc8
 8001f4e:	f000 fb6d 	bl	800262c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001f52:	2029      	movs	r0, #41	@ 0x29
 8001f54:	f000 f81f 	bl	8001f96 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001f58:	202c      	movs	r0, #44	@ 0x2c
 8001f5a:	f000 f81c 	bl	8001f96 <ili9341_WriteReg>
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001f66:	f000 fa73 	bl	8002450 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001f6a:	2103      	movs	r1, #3
 8001f6c:	20d3      	movs	r0, #211	@ 0xd3
 8001f6e:	f000 f82c 	bl	8001fca <ili9341_ReadData>
 8001f72:	4603      	mov	r3, r0
 8001f74:	b29b      	uxth	r3, r3
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001f7e:	2029      	movs	r0, #41	@ 0x29
 8001f80:	f000 f809 	bl	8001f96 <ili9341_WriteReg>
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001f8c:	2028      	movs	r0, #40	@ 0x28
 8001f8e:	f000 f802 	bl	8001f96 <ili9341_WriteReg>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 faee 	bl	8002584 <LCD_IO_WriteReg>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fabf 	bl	8002540 <LCD_IO_WriteData>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	460a      	mov	r2, r1
 8001fd4:	80fb      	strh	r3, [r7, #6]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001fda:	797a      	ldrb	r2, [r7, #5]
 8001fdc:	88fb      	ldrh	r3, [r7, #6]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 faf1 	bl	80025c8 <LCD_IO_ReadData>
 8001fe6:	4603      	mov	r3, r0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001ff4:	23f0      	movs	r3, #240	@ 0xf0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002004:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8002008:	4618      	mov	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <stmpe811_WriteReg>:
extern uint8_t  I2Cx_Read(uint8_t Addr, uint8_t Reg);
extern void     I2Cx_Error(uint8_t Addr);

/* Helpery */
void stmpe811_WriteReg(uint16_t DeviceAddr, uint8_t Reg, uint8_t Value)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b082      	sub	sp, #8
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	80fb      	strh	r3, [r7, #6]
 800201c:	460b      	mov	r3, r1
 800201e:	717b      	strb	r3, [r7, #5]
 8002020:	4613      	mov	r3, r2
 8002022:	713b      	strb	r3, [r7, #4]
  I2Cx_Write((uint8_t)DeviceAddr, Reg, Value);
 8002024:	88fb      	ldrh	r3, [r7, #6]
 8002026:	b2db      	uxtb	r3, r3
 8002028:	793a      	ldrb	r2, [r7, #4]
 800202a:	7979      	ldrb	r1, [r7, #5]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff f96d 	bl	800130c <I2Cx_Write>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <stmpe811_ReadReg>:

uint8_t stmpe811_ReadReg(uint16_t DeviceAddr, uint8_t Reg)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	460a      	mov	r2, r1
 8002044:	80fb      	strh	r3, [r7, #6]
 8002046:	4613      	mov	r3, r2
 8002048:	717b      	strb	r3, [r7, #5]
  return I2Cx_Read((uint8_t)DeviceAddr, Reg);
 800204a:	88fb      	ldrh	r3, [r7, #6]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	797a      	ldrb	r2, [r7, #5]
 8002050:	4611      	mov	r1, r2
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff f978 	bl	8001348 <I2Cx_Read>
 8002058:	4603      	mov	r3, r0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <stmpe811_Init>:

/* --- Touch Screen Functions --- */

void stmpe811_Init(uint16_t DeviceAddr)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	4603      	mov	r3, r0
 800206a:	80fb      	strh	r3, [r7, #6]
  stmpe811_Reset(DeviceAddr);
 800206c:	88fb      	ldrh	r3, [r7, #6]
 800206e:	4618      	mov	r0, r3
 8002070:	f000 f804 	bl	800207c <stmpe811_Reset>
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <stmpe811_Reset>:

void stmpe811_Reset(uint16_t DeviceAddr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	80fb      	strh	r3, [r7, #6]
  /* SYS_CTRL1: SOFT_RESET */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x02);
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	2202      	movs	r2, #2
 800208a:	2103      	movs	r1, #3
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ffc0 	bl	8002012 <stmpe811_WriteReg>
  HAL_Delay(10);
 8002092:	200a      	movs	r0, #10
 8002094:	f001 fafe 	bl	8003694 <HAL_Delay>
  /* Reset bitu resetu */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x00);
 8002098:	88fb      	ldrh	r3, [r7, #6]
 800209a:	2200      	movs	r2, #0
 800209c:	2103      	movs	r1, #3
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff ffb7 	bl	8002012 <stmpe811_WriteReg>
  HAL_Delay(2);
 80020a4:	2002      	movs	r0, #2
 80020a6:	f001 faf5 	bl	8003694 <HAL_Delay>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <stmpe811_ReadID>:

uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b084      	sub	sp, #16
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	4603      	mov	r3, r0
 80020ba:	80fb      	strh	r3, [r7, #6]
  uint16_t id = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	81fb      	strh	r3, [r7, #14]
  /* Odczyt ID (MSB i LSB) - POPRAWNA KOLEJNO */
  id = (stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_MSB_REG) << 8);
 80020c0:	88fb      	ldrh	r3, [r7, #6]
 80020c2:	2100      	movs	r1, #0
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ffb8 	bl	800203a <stmpe811_ReadReg>
 80020ca:	4603      	mov	r3, r0
 80020cc:	021b      	lsls	r3, r3, #8
 80020ce:	81fb      	strh	r3, [r7, #14]
  id |= stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_LSB_REG);
 80020d0:	88fb      	ldrh	r3, [r7, #6]
 80020d2:	2101      	movs	r1, #1
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ffb0 	bl	800203a <stmpe811_ReadReg>
 80020da:	4603      	mov	r3, r0
 80020dc:	461a      	mov	r2, r3
 80020de:	89fb      	ldrh	r3, [r7, #14]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	81fb      	strh	r3, [r7, #14]
  return id;
 80020e4:	89fb      	ldrh	r3, [r7, #14]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <stmpe811_TS_Start>:

void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b084      	sub	sp, #16
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	4603      	mov	r3, r0
 80020f6:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* 1. Wcz zegar ADC i TSC (SYS_CTRL2) */
  mode = stmpe811_ReadReg(DeviceAddr, STMPE811_SYS_CTRL2_REG);
 80020f8:	88fb      	ldrh	r3, [r7, #6]
 80020fa:	2104      	movs	r1, #4
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff ff9c 	bl	800203a <stmpe811_ReadReg>
 8002102:	4603      	mov	r3, r0
 8002104:	73fb      	strb	r3, [r7, #15]
  /* Zerujemy bity 0 (ADC_OFF) i 3 (TSC_OFF) */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL2_REG, mode & ~(0x01 | 0x08));
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	f023 0309 	bic.w	r3, r3, #9
 800210c:	b2da      	uxtb	r2, r3
 800210e:	88fb      	ldrh	r3, [r7, #6]
 8002110:	2104      	movs	r1, #4
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff ff7d 	bl	8002012 <stmpe811_WriteReg>

  /* 2. Konfiguracja ADC */
  /* ADC_CTRL1: Sample time = 80, 12-bit mod */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL1_REG, 0x49);
 8002118:	88fb      	ldrh	r3, [r7, #6]
 800211a:	2249      	movs	r2, #73	@ 0x49
 800211c:	2120      	movs	r1, #32
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff ff77 	bl	8002012 <stmpe811_WriteReg>
  HAL_Delay(2);
 8002124:	2002      	movs	r0, #2
 8002126:	f001 fab5 	bl	8003694 <HAL_Delay>
  /* ADC_CTRL2: ADC freq = 3.25 MHz */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL2_REG, 0x01);
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	2201      	movs	r2, #1
 800212e:	2121      	movs	r1, #33	@ 0x21
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff6e 	bl	8002012 <stmpe811_WriteReg>

  /* 3. Konfiguracja Panelu Dotykowego (TSC) */
  /* TSC_CFG: Ave=4, Touch Delay=500us, Settling=500us */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CFG_REG, 0x9A);
 8002136:	88fb      	ldrh	r3, [r7, #6]
 8002138:	229a      	movs	r2, #154	@ 0x9a
 800213a:	2141      	movs	r1, #65	@ 0x41
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff68 	bl	8002012 <stmpe811_WriteReg>

  /* TSC_FRACT_XYZ: Format danych */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_FRACT_XYZ_REG, 0x01);
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	2201      	movs	r2, #1
 8002146:	2156      	movs	r1, #86	@ 0x56
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff62 	bl	8002012 <stmpe811_WriteReg>

  /* TSC_I_DRIVE: Prd 50mA */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_I_DRIVE_REG, 0x01);
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	2201      	movs	r2, #1
 8002152:	2158      	movs	r1, #88	@ 0x58
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff ff5c 	bl	8002012 <stmpe811_WriteReg>

  /* 4. Konfiguracja FIFO */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_TH_REG, 0x01);
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	2201      	movs	r2, #1
 800215e:	214a      	movs	r1, #74	@ 0x4a
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff56 	bl	8002012 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset FIFO */
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	2201      	movs	r2, #1
 800216a:	214b      	movs	r1, #75	@ 0x4b
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff50 	bl	8002012 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable FIFO */
 8002172:	88fb      	ldrh	r3, [r7, #6]
 8002174:	2200      	movs	r2, #0
 8002176:	214b      	movs	r1, #75	@ 0x4b
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ff4a 	bl	8002012 <stmpe811_WriteReg>

  /* 5. Wcz globalnie TS */
  /* TSC_CTRL: Enable TSC, Tryb XYZ */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CTRL_REG, 0x01);
 800217e:	88fb      	ldrh	r3, [r7, #6]
 8002180:	2201      	movs	r2, #1
 8002182:	2140      	movs	r1, #64	@ 0x40
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff ff44 	bl	8002012 <stmpe811_WriteReg>

  /* Wyczy przerwania */
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 800218a:	88fb      	ldrh	r3, [r7, #6]
 800218c:	22ff      	movs	r2, #255	@ 0xff
 800218e:	210b      	movs	r1, #11
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff ff3e 	bl	8002012 <stmpe811_WriteReg>
}
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <stmpe811_TS_DetectTouch>:

uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b084      	sub	sp, #16
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	4603      	mov	r3, r0
 80021a6:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t fifo_size;

  /* Metoda 1: Sprawd status w rejestrze kontrolnym (bit 7) */
  state = (stmpe811_ReadReg(DeviceAddr, STMPE811_TSC_CTRL_REG) & 0x80);
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	2140      	movs	r1, #64	@ 0x40
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff44 	bl	800203a <stmpe811_ReadReg>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80021b8:	73fb      	strb	r3, [r7, #15]

  /* Metoda 2 (Pewniejsza): Sprawd czy jest co w FIFO */
  fifo_size = stmpe811_ReadReg(DeviceAddr, STMPE811_FIFO_SIZE_REG);
 80021ba:	88fb      	ldrh	r3, [r7, #6]
 80021bc:	214c      	movs	r1, #76	@ 0x4c
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ff3b 	bl	800203a <stmpe811_ReadReg>
 80021c4:	4603      	mov	r3, r0
 80021c6:	73bb      	strb	r3, [r7, #14]

  /* Uznajemy dotyk, jeli flaga jest ustawiona LUB s dane w FIFO */
  if(state > 0 || fifo_size > 0)
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <stmpe811_TS_DetectTouch+0x36>
 80021ce:	7bbb      	ldrb	r3, [r7, #14]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <stmpe811_TS_DetectTouch+0x3a>
  {
      return 1;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e000      	b.n	80021da <stmpe811_TS_DetectTouch+0x3c>
  }
  return 0;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <stmpe811_TS_GetXY>:

void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b088      	sub	sp, #32
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
 80021ee:	81fb      	strh	r3, [r7, #14]
  uint8_t dataXYZ[4];

  /* WANE: Czytamy 4 bajty w JEDNEJ transakcji (Burst Read).
     Czytanie ich osobno (po 1 bajcie) powoduje bdy pozycji!
     Startujemy od rejestru 0x4D (TSC_DATA_X) */
  I2Cx_ReadBuffer(DeviceAddr, STMPE811_TSC_DATA_X_REG, dataXYZ, 4);
 80021f0:	89f8      	ldrh	r0, [r7, #14]
 80021f2:	f107 0214 	add.w	r2, r7, #20
 80021f6:	2304      	movs	r3, #4
 80021f8:	214d      	movs	r1, #77	@ 0x4d
 80021fa:	f7ff f8cb 	bl	8001394 <I2Cx_ReadBuffer>
  /* Obliczenia:
     Byte 0: X [11:4]
     Byte 1: X [3:0] | Y [11:8]
     Byte 2: Y [7:0]
  */
  uint32_t valX = (dataXYZ[0] << 4) | ((dataXYZ[1] & 0xF0) >> 4);
 80021fe:	7d3b      	ldrb	r3, [r7, #20]
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	7d7a      	ldrb	r2, [r7, #21]
 8002204:	0912      	lsrs	r2, r2, #4
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	4313      	orrs	r3, r2
 800220a:	61fb      	str	r3, [r7, #28]
  uint32_t valY = ((dataXYZ[1] & 0x0F) << 8) | dataXYZ[2];
 800220c:	7d7b      	ldrb	r3, [r7, #21]
 800220e:	021b      	lsls	r3, r3, #8
 8002210:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002214:	7dba      	ldrb	r2, [r7, #22]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]

  /* Przypisanie do wskanikw */
  *X = (uint16_t)valX;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	b29a      	uxth	r2, r3
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	801a      	strh	r2, [r3, #0]
  *Y = (uint16_t)valY;
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	b29a      	uxth	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	801a      	strh	r2, [r3, #0]

  /* Reset FIFO, aby przygotowa ukad na kolejny odczyt */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset */
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	2201      	movs	r2, #1
 800222e:	214b      	movs	r1, #75	@ 0x4b
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff feee 	bl	8002012 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable */
 8002236:	89fb      	ldrh	r3, [r7, #14]
 8002238:	2200      	movs	r2, #0
 800223a:	214b      	movs	r1, #75	@ 0x4b
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fee8 	bl	8002012 <stmpe811_WriteReg>
}
 8002242:	bf00      	nop
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <stmpe811_TS_EnableIT>:

void stmpe811_TS_EnableIT(uint16_t DeviceAddr) {
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x01);
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	2201      	movs	r2, #1
 8002258:	210a      	movs	r1, #10
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff fed9 	bl	8002012 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_CTRL_REG, 0x01);
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	2201      	movs	r2, #1
 8002264:	2109      	movs	r1, #9
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fed3 	bl	8002012 <stmpe811_WriteReg>
}
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <stmpe811_TS_DisableIT>:
void stmpe811_TS_DisableIT(uint16_t DeviceAddr) {
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x00);
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	2200      	movs	r2, #0
 8002282:	210a      	movs	r1, #10
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fec4 	bl	8002012 <stmpe811_WriteReg>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <stmpe811_TS_ITStatus>:
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr) {
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	4603      	mov	r3, r0
 800229a:	80fb      	strh	r3, [r7, #6]
  return (stmpe811_ReadReg(DeviceAddr, STMPE811_INT_STA_REG) & 0x01);
 800229c:	88fb      	ldrh	r3, [r7, #6]
 800229e:	210b      	movs	r1, #11
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff feca 	bl	800203a <stmpe811_ReadReg>
 80022a6:	4603      	mov	r3, r0
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	b2db      	uxtb	r3, r3
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <stmpe811_TS_ClearIT>:
void stmpe811_TS_ClearIT(uint16_t DeviceAddr) {
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	4603      	mov	r3, r0
 80022be:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 80022c0:	88fb      	ldrh	r3, [r7, #6]
 80022c2:	22ff      	movs	r2, #255	@ 0xff
 80022c4:	210b      	movs	r1, #11
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff fea3 	bl	8002012 <stmpe811_WriteReg>
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80022d8:	4819      	ldr	r0, [pc, #100]	@ (8002340 <SPIx_Init+0x6c>)
 80022da:	f006 ff13 	bl	8009104 <HAL_SPI_GetState>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d12b      	bne.n	800233c <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80022e4:	4b16      	ldr	r3, [pc, #88]	@ (8002340 <SPIx_Init+0x6c>)
 80022e6:	4a17      	ldr	r2, [pc, #92]	@ (8002344 <SPIx_Init+0x70>)
 80022e8:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <SPIx_Init+0x6c>)
 80022ec:	2218      	movs	r2, #24
 80022ee:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80022f0:	4b13      	ldr	r3, [pc, #76]	@ (8002340 <SPIx_Init+0x6c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80022f6:	4b12      	ldr	r3, [pc, #72]	@ (8002340 <SPIx_Init+0x6c>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80022fc:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <SPIx_Init+0x6c>)
 80022fe:	2200      	movs	r2, #0
 8002300:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002302:	4b0f      	ldr	r3, [pc, #60]	@ (8002340 <SPIx_Init+0x6c>)
 8002304:	2200      	movs	r2, #0
 8002306:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002308:	4b0d      	ldr	r3, [pc, #52]	@ (8002340 <SPIx_Init+0x6c>)
 800230a:	2207      	movs	r2, #7
 800230c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800230e:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <SPIx_Init+0x6c>)
 8002310:	2200      	movs	r2, #0
 8002312:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002314:	4b0a      	ldr	r3, [pc, #40]	@ (8002340 <SPIx_Init+0x6c>)
 8002316:	2200      	movs	r2, #0
 8002318:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800231a:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <SPIx_Init+0x6c>)
 800231c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002320:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002322:	4b07      	ldr	r3, [pc, #28]	@ (8002340 <SPIx_Init+0x6c>)
 8002324:	2200      	movs	r2, #0
 8002326:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002328:	4b05      	ldr	r3, [pc, #20]	@ (8002340 <SPIx_Init+0x6c>)
 800232a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800232e:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8002330:	4803      	ldr	r0, [pc, #12]	@ (8002340 <SPIx_Init+0x6c>)
 8002332:	f000 f853 	bl	80023dc <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002336:	4802      	ldr	r0, [pc, #8]	@ (8002340 <SPIx_Init+0x6c>)
 8002338:	f006 fa2d 	bl	8008796 <HAL_SPI_Init>
  }
}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000758 	.word	0x20000758
 8002344:	40015000 	.word	0x40015000

08002348 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	b29a      	uxth	r2, r3
 800235a:	4b09      	ldr	r3, [pc, #36]	@ (8002380 <SPIx_Read+0x38>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f107 0108 	add.w	r1, r7, #8
 8002362:	4808      	ldr	r0, [pc, #32]	@ (8002384 <SPIx_Read+0x3c>)
 8002364:	f006 fc0c 	bl	8008b80 <HAL_SPI_Receive>
 8002368:	4603      	mov	r3, r0
 800236a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002372:	f000 f827 	bl	80023c4 <SPIx_Error>
  }

  return readvalue;
 8002376:	68bb      	ldr	r3, [r7, #8]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000068 	.word	0x20000068
 8002384:	20000758 	.word	0x20000758

08002388 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002392:	2300      	movs	r3, #0
 8002394:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8002396:	4b09      	ldr	r3, [pc, #36]	@ (80023bc <SPIx_Write+0x34>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	1db9      	adds	r1, r7, #6
 800239c:	2201      	movs	r2, #1
 800239e:	4808      	ldr	r0, [pc, #32]	@ (80023c0 <SPIx_Write+0x38>)
 80023a0:	f006 faaa 	bl	80088f8 <HAL_SPI_Transmit>
 80023a4:	4603      	mov	r3, r0
 80023a6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80023ae:	f000 f809 	bl	80023c4 <SPIx_Error>
  }
}
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000068 	.word	0x20000068
 80023c0:	20000758 	.word	0x20000758

080023c4 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80023c8:	4803      	ldr	r0, [pc, #12]	@ (80023d8 <SPIx_Error+0x14>)
 80023ca:	f006 fa6d 	bl	80088a8 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80023ce:	f7ff ff81 	bl	80022d4 <SPIx_Init>
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000758 	.word	0x20000758

080023dc <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	@ 0x28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80023e4:	2300      	movs	r3, #0
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <SPIx_MspInit+0x6c>)
 80023ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ec:	4a16      	ldr	r2, [pc, #88]	@ (8002448 <SPIx_MspInit+0x6c>)
 80023ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023f2:	6453      	str	r3, [r2, #68]	@ 0x44
 80023f4:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <SPIx_MspInit+0x6c>)
 80023f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	4b10      	ldr	r3, [pc, #64]	@ (8002448 <SPIx_MspInit+0x6c>)
 8002406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002408:	4a0f      	ldr	r2, [pc, #60]	@ (8002448 <SPIx_MspInit+0x6c>)
 800240a:	f043 0320 	orr.w	r3, r3, #32
 800240e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002410:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <SPIx_MspInit+0x6c>)
 8002412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002414:	f003 0320 	and.w	r3, r3, #32
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800241c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002420:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002426:	2302      	movs	r3, #2
 8002428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800242a:	2301      	movs	r3, #1
 800242c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800242e:	2305      	movs	r3, #5
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8002432:	f107 0314 	add.w	r3, r7, #20
 8002436:	4619      	mov	r1, r3
 8002438:	4804      	ldr	r0, [pc, #16]	@ (800244c <SPIx_MspInit+0x70>)
 800243a:	f002 fa9f 	bl	800497c <HAL_GPIO_Init>
}
 800243e:	bf00      	nop
 8002440:	3728      	adds	r7, #40	@ 0x28
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40023800 	.word	0x40023800
 800244c:	40021400 	.word	0x40021400

08002450 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8002456:	4b36      	ldr	r3, [pc, #216]	@ (8002530 <LCD_IO_Init+0xe0>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d164      	bne.n	8002528 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800245e:	4b34      	ldr	r3, [pc, #208]	@ (8002530 <LCD_IO_Init+0xe0>)
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002464:	2300      	movs	r3, #0
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	4b32      	ldr	r3, [pc, #200]	@ (8002534 <LCD_IO_Init+0xe4>)
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	4a31      	ldr	r2, [pc, #196]	@ (8002534 <LCD_IO_Init+0xe4>)
 800246e:	f043 0308 	orr.w	r3, r3, #8
 8002472:	6313      	str	r3, [r2, #48]	@ 0x30
 8002474:	4b2f      	ldr	r3, [pc, #188]	@ (8002534 <LCD_IO_Init+0xe4>)
 8002476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002484:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002486:	2301      	movs	r3, #1
 8002488:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800248e:	2302      	movs	r3, #2
 8002490:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002492:	f107 030c 	add.w	r3, r7, #12
 8002496:	4619      	mov	r1, r3
 8002498:	4827      	ldr	r0, [pc, #156]	@ (8002538 <LCD_IO_Init+0xe8>)
 800249a:	f002 fa6f 	bl	800497c <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	607b      	str	r3, [r7, #4]
 80024a2:	4b24      	ldr	r3, [pc, #144]	@ (8002534 <LCD_IO_Init+0xe4>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	4a23      	ldr	r2, [pc, #140]	@ (8002534 <LCD_IO_Init+0xe4>)
 80024a8:	f043 0308 	orr.w	r3, r3, #8
 80024ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ae:	4b21      	ldr	r3, [pc, #132]	@ (8002534 <LCD_IO_Init+0xe4>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	607b      	str	r3, [r7, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80024ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80024c0:	2301      	movs	r3, #1
 80024c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80024c8:	2302      	movs	r3, #2
 80024ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	4619      	mov	r1, r3
 80024d2:	4819      	ldr	r0, [pc, #100]	@ (8002538 <LCD_IO_Init+0xe8>)
 80024d4:	f002 fa52 	bl	800497c <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <LCD_IO_Init+0xe4>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e0:	4a14      	ldr	r2, [pc, #80]	@ (8002534 <LCD_IO_Init+0xe4>)
 80024e2:	f043 0304 	orr.w	r3, r3, #4
 80024e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e8:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <LCD_IO_Init+0xe4>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	603b      	str	r3, [r7, #0]
 80024f2:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80024f4:	2304      	movs	r3, #4
 80024f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80024f8:	2301      	movs	r3, #1
 80024fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002500:	2302      	movs	r3, #2
 8002502:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002504:	f107 030c 	add.w	r3, r7, #12
 8002508:	4619      	mov	r1, r3
 800250a:	480c      	ldr	r0, [pc, #48]	@ (800253c <LCD_IO_Init+0xec>)
 800250c:	f002 fa36 	bl	800497c <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002510:	2200      	movs	r2, #0
 8002512:	2104      	movs	r1, #4
 8002514:	4809      	ldr	r0, [pc, #36]	@ (800253c <LCD_IO_Init+0xec>)
 8002516:	f002 fce9 	bl	8004eec <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800251a:	2201      	movs	r2, #1
 800251c:	2104      	movs	r1, #4
 800251e:	4807      	ldr	r0, [pc, #28]	@ (800253c <LCD_IO_Init+0xec>)
 8002520:	f002 fce4 	bl	8004eec <HAL_GPIO_WritePin>

    SPIx_Init();
 8002524:	f7ff fed6 	bl	80022d4 <SPIx_Init>
  }
}
 8002528:	bf00      	nop
 800252a:	3720      	adds	r7, #32
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	200007b0 	.word	0x200007b0
 8002534:	40023800 	.word	0x40023800
 8002538:	40020c00 	.word	0x40020c00
 800253c:	40020800 	.word	0x40020800

08002540 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800254a:	2201      	movs	r2, #1
 800254c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002550:	480a      	ldr	r0, [pc, #40]	@ (800257c <LCD_IO_WriteData+0x3c>)
 8002552:	f002 fccb 	bl	8004eec <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8002556:	2200      	movs	r2, #0
 8002558:	2104      	movs	r1, #4
 800255a:	4809      	ldr	r0, [pc, #36]	@ (8002580 <LCD_IO_WriteData+0x40>)
 800255c:	f002 fcc6 	bl	8004eec <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ff10 	bl	8002388 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002568:	2201      	movs	r2, #1
 800256a:	2104      	movs	r1, #4
 800256c:	4804      	ldr	r0, [pc, #16]	@ (8002580 <LCD_IO_WriteData+0x40>)
 800256e:	f002 fcbd 	bl	8004eec <HAL_GPIO_WritePin>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40020c00 	.word	0x40020c00
 8002580:	40020800 	.word	0x40020800

08002584 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800258e:	2200      	movs	r2, #0
 8002590:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002594:	480a      	ldr	r0, [pc, #40]	@ (80025c0 <LCD_IO_WriteReg+0x3c>)
 8002596:	f002 fca9 	bl	8004eec <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800259a:	2200      	movs	r2, #0
 800259c:	2104      	movs	r1, #4
 800259e:	4809      	ldr	r0, [pc, #36]	@ (80025c4 <LCD_IO_WriteReg+0x40>)
 80025a0:	f002 fca4 	bl	8004eec <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff feed 	bl	8002388 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80025ae:	2201      	movs	r2, #1
 80025b0:	2104      	movs	r1, #4
 80025b2:	4804      	ldr	r0, [pc, #16]	@ (80025c4 <LCD_IO_WriteReg+0x40>)
 80025b4:	f002 fc9a 	bl	8004eec <HAL_GPIO_WritePin>
}
 80025b8:	bf00      	nop
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40020c00 	.word	0x40020c00
 80025c4:	40020800 	.word	0x40020800

080025c8 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	460a      	mov	r2, r1
 80025d2:	80fb      	strh	r3, [r7, #6]
 80025d4:	4613      	mov	r3, r2
 80025d6:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80025dc:	2200      	movs	r2, #0
 80025de:	2104      	movs	r1, #4
 80025e0:	4810      	ldr	r0, [pc, #64]	@ (8002624 <LCD_IO_ReadData+0x5c>)
 80025e2:	f002 fc83 	bl	8004eec <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80025e6:	2200      	movs	r2, #0
 80025e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025ec:	480e      	ldr	r0, [pc, #56]	@ (8002628 <LCD_IO_ReadData+0x60>)
 80025ee:	f002 fc7d 	bl	8004eec <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff fec7 	bl	8002388 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 80025fa:	797b      	ldrb	r3, [r7, #5]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff fea3 	bl	8002348 <SPIx_Read>
 8002602:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002604:	2201      	movs	r2, #1
 8002606:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800260a:	4807      	ldr	r0, [pc, #28]	@ (8002628 <LCD_IO_ReadData+0x60>)
 800260c:	f002 fc6e 	bl	8004eec <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002610:	2201      	movs	r2, #1
 8002612:	2104      	movs	r1, #4
 8002614:	4803      	ldr	r0, [pc, #12]	@ (8002624 <LCD_IO_ReadData+0x5c>)
 8002616:	f002 fc69 	bl	8004eec <HAL_GPIO_WritePin>

  return readvalue;
 800261a:	68fb      	ldr	r3, [r7, #12]
}
 800261c:	4618      	mov	r0, r3
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00

0800262c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f001 f82d 	bl	8003694 <HAL_Delay>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8002648:	4b2d      	ldr	r3, [pc, #180]	@ (8002700 <BSP_LCD_Init+0xbc>)
 800264a:	4a2e      	ldr	r2, [pc, #184]	@ (8002704 <BSP_LCD_Init+0xc0>)
 800264c:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800264e:	4b2c      	ldr	r3, [pc, #176]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002650:	2209      	movs	r2, #9
 8002652:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002654:	4b2a      	ldr	r3, [pc, #168]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002656:	2201      	movs	r2, #1
 8002658:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800265a:	4b29      	ldr	r3, [pc, #164]	@ (8002700 <BSP_LCD_Init+0xbc>)
 800265c:	221d      	movs	r2, #29
 800265e:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002660:	4b27      	ldr	r3, [pc, #156]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002662:	2203      	movs	r2, #3
 8002664:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8002666:	4b26      	ldr	r3, [pc, #152]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002668:	f240 120d 	movw	r2, #269	@ 0x10d
 800266c:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 800266e:	4b24      	ldr	r3, [pc, #144]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002670:	f240 1243 	movw	r2, #323	@ 0x143
 8002674:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8002676:	4b22      	ldr	r3, [pc, #136]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002678:	f240 1217 	movw	r2, #279	@ 0x117
 800267c:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 800267e:	4b20      	ldr	r3, [pc, #128]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002680:	f240 1247 	movw	r2, #327	@ 0x147
 8002684:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8002686:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 800268e:	4b1c      	ldr	r3, [pc, #112]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8002696:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <BSP_LCD_Init+0xbc>)
 8002698:	2200      	movs	r2, #0
 800269a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800269e:	4b1a      	ldr	r3, [pc, #104]	@ (8002708 <BSP_LCD_Init+0xc4>)
 80026a0:	2208      	movs	r2, #8
 80026a2:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80026a4:	4b18      	ldr	r3, [pc, #96]	@ (8002708 <BSP_LCD_Init+0xc4>)
 80026a6:	22c0      	movs	r2, #192	@ 0xc0
 80026a8:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80026aa:	4b17      	ldr	r3, [pc, #92]	@ (8002708 <BSP_LCD_Init+0xc4>)
 80026ac:	2204      	movs	r2, #4
 80026ae:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80026b0:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <BSP_LCD_Init+0xc4>)
 80026b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026b6:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80026b8:	4813      	ldr	r0, [pc, #76]	@ (8002708 <BSP_LCD_Init+0xc4>)
 80026ba:	f005 fe1b 	bl	80082f4 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80026be:	4b10      	ldr	r3, [pc, #64]	@ (8002700 <BSP_LCD_Init+0xbc>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80026c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002700 <BSP_LCD_Init+0xbc>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80026ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002700 <BSP_LCD_Init+0xbc>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80026d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <BSP_LCD_Init+0xbc>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 80026d6:	f000 fb3d 	bl	8002d54 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 80026da:	4809      	ldr	r0, [pc, #36]	@ (8002700 <BSP_LCD_Init+0xbc>)
 80026dc:	f003 fcbf 	bl	800605e <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 80026e0:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <BSP_LCD_Init+0xc8>)
 80026e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002710 <BSP_LCD_Init+0xcc>)
 80026e4:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 80026e6:	4b09      	ldr	r3, [pc, #36]	@ (800270c <BSP_LCD_Init+0xc8>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80026ee:	f000 fd1f 	bl	8003130 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80026f2:	4808      	ldr	r0, [pc, #32]	@ (8002714 <BSP_LCD_Init+0xd0>)
 80026f4:	f000 f8ce 	bl	8002894 <BSP_LCD_SetFont>

  return LCD_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200007b4 	.word	0x200007b4
 8002704:	40016800 	.word	0x40016800
 8002708:	2000089c 	.word	0x2000089c
 800270c:	200008e8 	.word	0x200008e8
 8002710:	20000004 	.word	0x20000004
 8002714:	2000006c 	.word	0x2000006c

08002718 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 800271c:	4b03      	ldr	r3, [pc, #12]	@ (800272c <BSP_LCD_GetXSize+0x14>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002722:	4798      	blx	r3
 8002724:	4603      	mov	r3, r0
}
 8002726:	4618      	mov	r0, r3
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	200008e8 	.word	0x200008e8

08002730 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002734:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <BSP_LCD_GetYSize+0x14>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800273a:	4798      	blx	r3
 800273c:	4603      	mov	r3, r0
}
 800273e:	4618      	mov	r0, r3
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200008e8 	.word	0x200008e8

08002748 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b090      	sub	sp, #64	@ 0x40
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	6039      	str	r1, [r7, #0]
 8002752:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002758:	f7ff ffde 	bl	8002718 <BSP_LCD_GetXSize>
 800275c:	4603      	mov	r3, r0
 800275e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8002764:	f7ff ffe4 	bl	8002730 <BSP_LCD_GetYSize>
 8002768:	4603      	mov	r3, r0
 800276a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800276c:	2300      	movs	r3, #0
 800276e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8002774:	23ff      	movs	r3, #255	@ 0xff
 8002776:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002778:	2300      	movs	r3, #0
 800277a:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8002782:	2300      	movs	r3, #0
 8002784:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800278e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002792:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002794:	2307      	movs	r3, #7
 8002796:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002798:	f7ff ffbe 	bl	8002718 <BSP_LCD_GetXSize>
 800279c:	4603      	mov	r3, r0
 800279e:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80027a0:	f7ff ffc6 	bl	8002730 <BSP_LCD_GetYSize>
 80027a4:	4603      	mov	r3, r0
 80027a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 80027a8:	88fa      	ldrh	r2, [r7, #6]
 80027aa:	f107 030c 	add.w	r3, r7, #12
 80027ae:	4619      	mov	r1, r3
 80027b0:	4814      	ldr	r0, [pc, #80]	@ (8002804 <BSP_LCD_LayerDefaultInit+0xbc>)
 80027b2:	f003 fcf1 	bl	8006198 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80027b6:	88fa      	ldrh	r2, [r7, #6]
 80027b8:	4913      	ldr	r1, [pc, #76]	@ (8002808 <BSP_LCD_LayerDefaultInit+0xc0>)
 80027ba:	4613      	mov	r3, r2
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	4413      	add	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	3304      	adds	r3, #4
 80027c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027ca:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80027cc:	88fa      	ldrh	r2, [r7, #6]
 80027ce:	490e      	ldr	r1, [pc, #56]	@ (8002808 <BSP_LCD_LayerDefaultInit+0xc0>)
 80027d0:	4613      	mov	r3, r2
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	4413      	add	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	3308      	adds	r3, #8
 80027dc:	4a0b      	ldr	r2, [pc, #44]	@ (800280c <BSP_LCD_LayerDefaultInit+0xc4>)
 80027de:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 80027e0:	88fa      	ldrh	r2, [r7, #6]
 80027e2:	4909      	ldr	r1, [pc, #36]	@ (8002808 <BSP_LCD_LayerDefaultInit+0xc0>)
 80027e4:	4613      	mov	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 80027f2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80027f4:	4803      	ldr	r0, [pc, #12]	@ (8002804 <BSP_LCD_LayerDefaultInit+0xbc>)
 80027f6:	f003 fd0d 	bl	8006214 <HAL_LTDC_EnableDither>
}
 80027fa:	bf00      	nop
 80027fc:	3740      	adds	r7, #64	@ 0x40
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	200007b4 	.word	0x200007b4
 8002808:	200008d0 	.word	0x200008d0
 800280c:	2000006c 	.word	0x2000006c

08002810 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002818:	4a04      	ldr	r2, [pc, #16]	@ (800282c <BSP_LCD_SelectLayer+0x1c>)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6013      	str	r3, [r2, #0]
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	200008cc 	.word	0x200008cc

08002830 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002838:	4b07      	ldr	r3, [pc, #28]	@ (8002858 <BSP_LCD_SetTextColor+0x28>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4907      	ldr	r1, [pc, #28]	@ (800285c <BSP_LCD_SetTextColor+0x2c>)
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	440b      	add	r3, r1
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	601a      	str	r2, [r3, #0]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	200008cc 	.word	0x200008cc
 800285c:	200008d0 	.word	0x200008d0

08002860 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002868:	4b08      	ldr	r3, [pc, #32]	@ (800288c <BSP_LCD_SetBackColor+0x2c>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4908      	ldr	r1, [pc, #32]	@ (8002890 <BSP_LCD_SetBackColor+0x30>)
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3304      	adds	r3, #4
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	601a      	str	r2, [r3, #0]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	200008cc 	.word	0x200008cc
 8002890:	200008d0 	.word	0x200008d0

08002894 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800289c:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <BSP_LCD_SetFont+0x2c>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	4908      	ldr	r1, [pc, #32]	@ (80028c4 <BSP_LCD_SetFont+0x30>)
 80028a2:	4613      	mov	r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	3308      	adds	r3, #8
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	601a      	str	r2, [r3, #0]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	200008cc 	.word	0x200008cc
 80028c4:	200008d0 	.word	0x200008d0

080028c8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80028c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 80028d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002910 <BSP_LCD_Clear+0x48>)
 80028d2:	681c      	ldr	r4, [r3, #0]
 80028d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <BSP_LCD_Clear+0x48>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0e      	ldr	r2, [pc, #56]	@ (8002914 <BSP_LCD_Clear+0x4c>)
 80028da:	2134      	movs	r1, #52	@ 0x34
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	4413      	add	r3, r2
 80028e2:	335c      	adds	r3, #92	@ 0x5c
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	461e      	mov	r6, r3
 80028e8:	f7ff ff16 	bl	8002718 <BSP_LCD_GetXSize>
 80028ec:	4605      	mov	r5, r0
 80028ee:	f7ff ff1f 	bl	8002730 <BSP_LCD_GetYSize>
 80028f2:	4602      	mov	r2, r0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	9301      	str	r3, [sp, #4]
 80028f8:	2300      	movs	r3, #0
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	4613      	mov	r3, r2
 80028fe:	462a      	mov	r2, r5
 8002900:	4631      	mov	r1, r6
 8002902:	4620      	mov	r0, r4
 8002904:	f000 fbdc 	bl	80030c0 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002910:	200008cc 	.word	0x200008cc
 8002914:	200007b4 	.word	0x200007b4

08002918 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002918:	b590      	push	{r4, r7, lr}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	80fb      	strh	r3, [r7, #6]
 8002922:	460b      	mov	r3, r1
 8002924:	80bb      	strh	r3, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800292a:	4b1b      	ldr	r3, [pc, #108]	@ (8002998 <BSP_LCD_DisplayChar+0x80>)
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	491b      	ldr	r1, [pc, #108]	@ (800299c <BSP_LCD_DisplayChar+0x84>)
 8002930:	4613      	mov	r3, r2
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	3308      	adds	r3, #8
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6819      	ldr	r1, [r3, #0]
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002946:	4b14      	ldr	r3, [pc, #80]	@ (8002998 <BSP_LCD_DisplayChar+0x80>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	4c14      	ldr	r4, [pc, #80]	@ (800299c <BSP_LCD_DisplayChar+0x84>)
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4423      	add	r3, r4
 8002956:	3308      	adds	r3, #8
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800295c:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002960:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <BSP_LCD_DisplayChar+0x80>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4c0d      	ldr	r4, [pc, #52]	@ (800299c <BSP_LCD_DisplayChar+0x84>)
 8002966:	4613      	mov	r3, r2
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4423      	add	r3, r4
 8002970:	3308      	adds	r3, #8
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	889b      	ldrh	r3, [r3, #4]
 8002976:	3307      	adds	r3, #7
 8002978:	2b00      	cmp	r3, #0
 800297a:	da00      	bge.n	800297e <BSP_LCD_DisplayChar+0x66>
 800297c:	3307      	adds	r3, #7
 800297e:	10db      	asrs	r3, r3, #3
 8002980:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002984:	18ca      	adds	r2, r1, r3
 8002986:	88b9      	ldrh	r1, [r7, #4]
 8002988:	88fb      	ldrh	r3, [r7, #6]
 800298a:	4618      	mov	r0, r3
 800298c:	f000 fade 	bl	8002f4c <DrawChar>
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	bd90      	pop	{r4, r7, pc}
 8002998:	200008cc 	.word	0x200008cc
 800299c:	200008d0 	.word	0x200008d0

080029a0 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80029a0:	b5b0      	push	{r4, r5, r7, lr}
 80029a2:	b088      	sub	sp, #32
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60ba      	str	r2, [r7, #8]
 80029a8:	461a      	mov	r2, r3
 80029aa:	4603      	mov	r3, r0
 80029ac:	81fb      	strh	r3, [r7, #14]
 80029ae:	460b      	mov	r3, r1
 80029b0:	81bb      	strh	r3, [r7, #12]
 80029b2:	4613      	mov	r3, r2
 80029b4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80029b6:	2301      	movs	r3, #1
 80029b8:	83fb      	strh	r3, [r7, #30]
 80029ba:	2300      	movs	r3, #0
 80029bc:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 80029ca:	e002      	b.n	80029d2 <BSP_LCD_DisplayStringAt+0x32>
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	3301      	adds	r3, #1
 80029d0:	61bb      	str	r3, [r7, #24]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	617a      	str	r2, [r7, #20]
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f6      	bne.n	80029cc <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 80029de:	f7ff fe9b 	bl	8002718 <BSP_LCD_GetXSize>
 80029e2:	4601      	mov	r1, r0
 80029e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002b14 <BSP_LCD_DisplayStringAt+0x174>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	484b      	ldr	r0, [pc, #300]	@ (8002b18 <BSP_LCD_DisplayStringAt+0x178>)
 80029ea:	4613      	mov	r3, r2
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	4413      	add	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4403      	add	r3, r0
 80029f4:	3308      	adds	r3, #8
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	889b      	ldrh	r3, [r3, #4]
 80029fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80029fe:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d01c      	beq.n	8002a40 <BSP_LCD_DisplayStringAt+0xa0>
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	dc33      	bgt.n	8002a72 <BSP_LCD_DisplayStringAt+0xd2>
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d002      	beq.n	8002a14 <BSP_LCD_DisplayStringAt+0x74>
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d019      	beq.n	8002a46 <BSP_LCD_DisplayStringAt+0xa6>
 8002a12:	e02e      	b.n	8002a72 <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	1ad1      	subs	r1, r2, r3
 8002a1a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b14 <BSP_LCD_DisplayStringAt+0x174>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	483e      	ldr	r0, [pc, #248]	@ (8002b18 <BSP_LCD_DisplayStringAt+0x178>)
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4403      	add	r3, r0
 8002a2a:	3308      	adds	r3, #8
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	889b      	ldrh	r3, [r3, #4]
 8002a30:	fb01 f303 	mul.w	r3, r1, r3
 8002a34:	085b      	lsrs	r3, r3, #1
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	89fb      	ldrh	r3, [r7, #14]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	83fb      	strh	r3, [r7, #30]
      break;
 8002a3e:	e01b      	b.n	8002a78 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 8002a40:	89fb      	ldrh	r3, [r7, #14]
 8002a42:	83fb      	strh	r3, [r7, #30]
      break;
 8002a44:	e018      	b.n	8002a78 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	b299      	uxth	r1, r3
 8002a4e:	4b31      	ldr	r3, [pc, #196]	@ (8002b14 <BSP_LCD_DisplayStringAt+0x174>)
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	4831      	ldr	r0, [pc, #196]	@ (8002b18 <BSP_LCD_DisplayStringAt+0x178>)
 8002a54:	4613      	mov	r3, r2
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4413      	add	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4403      	add	r3, r0
 8002a5e:	3308      	adds	r3, #8
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	889b      	ldrh	r3, [r3, #4]
 8002a64:	fb11 f303 	smulbb	r3, r1, r3
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	89fb      	ldrh	r3, [r7, #14]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	83fb      	strh	r3, [r7, #30]
      break;
 8002a70:	e002      	b.n	8002a78 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 8002a72:	89fb      	ldrh	r3, [r7, #14]
 8002a74:	83fb      	strh	r3, [r7, #30]
      break;
 8002a76:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002a78:	e01a      	b.n	8002ab0 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	781a      	ldrb	r2, [r3, #0]
 8002a7e:	89b9      	ldrh	r1, [r7, #12]
 8002a80:	8bfb      	ldrh	r3, [r7, #30]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff ff48 	bl	8002918 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002a88:	4b22      	ldr	r3, [pc, #136]	@ (8002b14 <BSP_LCD_DisplayStringAt+0x174>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4922      	ldr	r1, [pc, #136]	@ (8002b18 <BSP_LCD_DisplayStringAt+0x178>)
 8002a8e:	4613      	mov	r3, r2
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	440b      	add	r3, r1
 8002a98:	3308      	adds	r3, #8
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	889a      	ldrh	r2, [r3, #4]
 8002a9e:	8bfb      	ldrh	r3, [r7, #30]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	60bb      	str	r3, [r7, #8]
    i++;
 8002aaa:	8bbb      	ldrh	r3, [r7, #28]
 8002aac:	3301      	adds	r3, #1
 8002aae:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	bf14      	ite	ne
 8002ab8:	2301      	movne	r3, #1
 8002aba:	2300      	moveq	r3, #0
 8002abc:	b2dc      	uxtb	r4, r3
 8002abe:	f7ff fe2b 	bl	8002718 <BSP_LCD_GetXSize>
 8002ac2:	8bb9      	ldrh	r1, [r7, #28]
 8002ac4:	4b13      	ldr	r3, [pc, #76]	@ (8002b14 <BSP_LCD_DisplayStringAt+0x174>)
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	4d13      	ldr	r5, [pc, #76]	@ (8002b18 <BSP_LCD_DisplayStringAt+0x178>)
 8002aca:	4613      	mov	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	442b      	add	r3, r5
 8002ad4:	3308      	adds	r3, #8
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	889b      	ldrh	r3, [r3, #4]
 8002ada:	fb01 f303 	mul.w	r3, r1, r3
 8002ade:	1ac3      	subs	r3, r0, r3
 8002ae0:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <BSP_LCD_DisplayStringAt+0x174>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	480c      	ldr	r0, [pc, #48]	@ (8002b18 <BSP_LCD_DisplayStringAt+0x178>)
 8002ae8:	4613      	mov	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4413      	add	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4403      	add	r3, r0
 8002af2:	3308      	adds	r3, #8
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002af8:	4299      	cmp	r1, r3
 8002afa:	bf2c      	ite	cs
 8002afc:	2301      	movcs	r3, #1
 8002afe:	2300      	movcc	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	4023      	ands	r3, r4
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1b7      	bne.n	8002a7a <BSP_LCD_DisplayStringAt+0xda>
  }
}
 8002b0a:	bf00      	nop
 8002b0c:	bf00      	nop
 8002b0e:	3720      	adds	r7, #32
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bdb0      	pop	{r4, r5, r7, pc}
 8002b14:	200008cc 	.word	0x200008cc
 8002b18:	200008d0 	.word	0x200008d0

08002b1c <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002b1c:	b5b0      	push	{r4, r5, r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	4603      	mov	r3, r0
 8002b24:	80fb      	strh	r3, [r7, #6]
 8002b26:	460b      	mov	r3, r1
 8002b28:	80bb      	strh	r3, [r7, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002b32:	4b16      	ldr	r3, [pc, #88]	@ (8002b8c <BSP_LCD_DrawHLine+0x70>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a16      	ldr	r2, [pc, #88]	@ (8002b90 <BSP_LCD_DrawHLine+0x74>)
 8002b38:	2134      	movs	r1, #52	@ 0x34
 8002b3a:	fb01 f303 	mul.w	r3, r1, r3
 8002b3e:	4413      	add	r3, r2
 8002b40:	335c      	adds	r3, #92	@ 0x5c
 8002b42:	681c      	ldr	r4, [r3, #0]
 8002b44:	f7ff fde8 	bl	8002718 <BSP_LCD_GetXSize>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	88bb      	ldrh	r3, [r7, #4]
 8002b4c:	fb03 f202 	mul.w	r2, r3, r2
 8002b50:	88fb      	ldrh	r3, [r7, #6]
 8002b52:	4413      	add	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4423      	add	r3, r4
 8002b58:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b8c <BSP_LCD_DrawHLine+0x70>)
 8002b5c:	6818      	ldr	r0, [r3, #0]
 8002b5e:	68f9      	ldr	r1, [r7, #12]
 8002b60:	887c      	ldrh	r4, [r7, #2]
 8002b62:	4b0a      	ldr	r3, [pc, #40]	@ (8002b8c <BSP_LCD_DrawHLine+0x70>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	4d0b      	ldr	r5, [pc, #44]	@ (8002b94 <BSP_LCD_DrawHLine+0x78>)
 8002b68:	4613      	mov	r3, r2
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	442b      	add	r3, r5
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	9301      	str	r3, [sp, #4]
 8002b76:	2300      	movs	r3, #0
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	4622      	mov	r2, r4
 8002b7e:	f000 fa9f 	bl	80030c0 <FillBuffer>
}
 8002b82:	bf00      	nop
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bdb0      	pop	{r4, r5, r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	200008cc 	.word	0x200008cc
 8002b90:	200007b4 	.word	0x200007b4
 8002b94:	200008d0 	.word	0x200008d0

08002b98 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80fb      	strh	r3, [r7, #6]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	80bb      	strh	r3, [r7, #4]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002bae:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <BSP_LCD_DrawVLine+0x78>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a18      	ldr	r2, [pc, #96]	@ (8002c14 <BSP_LCD_DrawVLine+0x7c>)
 8002bb4:	2134      	movs	r1, #52	@ 0x34
 8002bb6:	fb01 f303 	mul.w	r3, r1, r3
 8002bba:	4413      	add	r3, r2
 8002bbc:	335c      	adds	r3, #92	@ 0x5c
 8002bbe:	681c      	ldr	r4, [r3, #0]
 8002bc0:	f7ff fdaa 	bl	8002718 <BSP_LCD_GetXSize>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	88bb      	ldrh	r3, [r7, #4]
 8002bc8:	fb03 f202 	mul.w	r2, r3, r2
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	4413      	add	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4423      	add	r3, r4
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <BSP_LCD_DrawVLine+0x78>)
 8002bd8:	681c      	ldr	r4, [r3, #0]
 8002bda:	68fd      	ldr	r5, [r7, #12]
 8002bdc:	887e      	ldrh	r6, [r7, #2]
 8002bde:	f7ff fd9b 	bl	8002718 <BSP_LCD_GetXSize>
 8002be2:	4603      	mov	r3, r0
 8002be4:	1e59      	subs	r1, r3, #1
 8002be6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <BSP_LCD_DrawVLine+0x78>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	480b      	ldr	r0, [pc, #44]	@ (8002c18 <BSP_LCD_DrawVLine+0x80>)
 8002bec:	4613      	mov	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4403      	add	r3, r0
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	9301      	str	r3, [sp, #4]
 8002bfa:	9100      	str	r1, [sp, #0]
 8002bfc:	4633      	mov	r3, r6
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4629      	mov	r1, r5
 8002c02:	4620      	mov	r0, r4
 8002c04:	f000 fa5c 	bl	80030c0 <FillBuffer>
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c10:	200008cc 	.word	0x200008cc
 8002c14:	200007b4 	.word	0x200007b4
 8002c18:	200008d0 	.word	0x200008d0

08002c1c <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002c1c:	b590      	push	{r4, r7, lr}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4604      	mov	r4, r0
 8002c24:	4608      	mov	r0, r1
 8002c26:	4611      	mov	r1, r2
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4623      	mov	r3, r4
 8002c2c:	80fb      	strh	r3, [r7, #6]
 8002c2e:	4603      	mov	r3, r0
 8002c30:	80bb      	strh	r3, [r7, #4]
 8002c32:	460b      	mov	r3, r1
 8002c34:	807b      	strh	r3, [r7, #2]
 8002c36:	4613      	mov	r3, r2
 8002c38:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8002c3a:	887a      	ldrh	r2, [r7, #2]
 8002c3c:	88b9      	ldrh	r1, [r7, #4]
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff6b 	bl	8002b1c <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 8002c46:	88ba      	ldrh	r2, [r7, #4]
 8002c48:	883b      	ldrh	r3, [r7, #0]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	b299      	uxth	r1, r3
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff62 	bl	8002b1c <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8002c58:	883a      	ldrh	r2, [r7, #0]
 8002c5a:	88b9      	ldrh	r1, [r7, #4]
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff ff9a 	bl	8002b98 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8002c64:	88fa      	ldrh	r2, [r7, #6]
 8002c66:	887b      	ldrh	r3, [r7, #2]
 8002c68:	4413      	add	r3, r2
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	883a      	ldrh	r2, [r7, #0]
 8002c6e:	88b9      	ldrh	r1, [r7, #4]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff91 	bl	8002b98 <BSP_LCD_DrawVLine>
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd90      	pop	{r4, r7, pc}
	...

08002c80 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c84:	b086      	sub	sp, #24
 8002c86:	af02      	add	r7, sp, #8
 8002c88:	4604      	mov	r4, r0
 8002c8a:	4608      	mov	r0, r1
 8002c8c:	4611      	mov	r1, r2
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4623      	mov	r3, r4
 8002c92:	80fb      	strh	r3, [r7, #6]
 8002c94:	4603      	mov	r3, r0
 8002c96:	80bb      	strh	r3, [r7, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	807b      	strh	r3, [r7, #2]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002ca4:	4b20      	ldr	r3, [pc, #128]	@ (8002d28 <BSP_LCD_FillRect+0xa8>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4920      	ldr	r1, [pc, #128]	@ (8002d2c <BSP_LCD_FillRect+0xac>)
 8002caa:	4613      	mov	r3, r2
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	440b      	add	r3, r1
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff fdba 	bl	8002830 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d28 <BSP_LCD_FillRect+0xa8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d30 <BSP_LCD_FillRect+0xb0>)
 8002cc2:	2134      	movs	r1, #52	@ 0x34
 8002cc4:	fb01 f303 	mul.w	r3, r1, r3
 8002cc8:	4413      	add	r3, r2
 8002cca:	335c      	adds	r3, #92	@ 0x5c
 8002ccc:	681c      	ldr	r4, [r3, #0]
 8002cce:	f7ff fd23 	bl	8002718 <BSP_LCD_GetXSize>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	88bb      	ldrh	r3, [r7, #4]
 8002cd6:	fb03 f202 	mul.w	r2, r3, r2
 8002cda:	88fb      	ldrh	r3, [r7, #6]
 8002cdc:	4413      	add	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4423      	add	r3, r4
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8002ce4:	4b10      	ldr	r3, [pc, #64]	@ (8002d28 <BSP_LCD_FillRect+0xa8>)
 8002ce6:	681c      	ldr	r4, [r3, #0]
 8002ce8:	68fd      	ldr	r5, [r7, #12]
 8002cea:	887e      	ldrh	r6, [r7, #2]
 8002cec:	f8b7 8000 	ldrh.w	r8, [r7]
 8002cf0:	f7ff fd12 	bl	8002718 <BSP_LCD_GetXSize>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	887b      	ldrh	r3, [r7, #2]
 8002cf8:	1ad1      	subs	r1, r2, r3
 8002cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002d28 <BSP_LCD_FillRect+0xa8>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	480b      	ldr	r0, [pc, #44]	@ (8002d2c <BSP_LCD_FillRect+0xac>)
 8002d00:	4613      	mov	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4413      	add	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4403      	add	r3, r0
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	9301      	str	r3, [sp, #4]
 8002d0e:	9100      	str	r1, [sp, #0]
 8002d10:	4643      	mov	r3, r8
 8002d12:	4632      	mov	r2, r6
 8002d14:	4629      	mov	r1, r5
 8002d16:	4620      	mov	r0, r4
 8002d18:	f000 f9d2 	bl	80030c0 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8002d1c:	bf00      	nop
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d26:	bf00      	nop
 8002d28:	200008cc 	.word	0x200008cc
 8002d2c:	200008d0 	.word	0x200008d0
 8002d30:	200007b4 	.word	0x200007b4

08002d34 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002d38:	4b05      	ldr	r3, [pc, #20]	@ (8002d50 <BSP_LCD_DisplayOn+0x1c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002d42:	4b03      	ldr	r3, [pc, #12]	@ (8002d50 <BSP_LCD_DisplayOn+0x1c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	4798      	blx	r3
  }
}
 8002d4a:	bf00      	nop
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	200008e8 	.word	0x200008e8

08002d54 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08e      	sub	sp, #56	@ 0x38
 8002d58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	623b      	str	r3, [r7, #32]
 8002d5e:	4b61      	ldr	r3, [pc, #388]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	4a60      	ldr	r2, [pc, #384]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d6a:	4b5e      	ldr	r3, [pc, #376]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d72:	623b      	str	r3, [r7, #32]
 8002d74:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
 8002d7a:	4b5a      	ldr	r3, [pc, #360]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	4a59      	ldr	r2, [pc, #356]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d86:	4b57      	ldr	r3, [pc, #348]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d8e:	61fb      	str	r3, [r7, #28]
 8002d90:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	4b53      	ldr	r3, [pc, #332]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	4a52      	ldr	r2, [pc, #328]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002da2:	4b50      	ldr	r3, [pc, #320]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	4a4b      	ldr	r2, [pc, #300]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002db8:	f043 0302 	orr.w	r3, r3, #2
 8002dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dbe:	4b49      	ldr	r3, [pc, #292]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	4b45      	ldr	r3, [pc, #276]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	4a44      	ldr	r2, [pc, #272]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002dd4:	f043 0304 	orr.w	r3, r3, #4
 8002dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dda:	4b42      	ldr	r3, [pc, #264]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	4b3e      	ldr	r3, [pc, #248]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a3d      	ldr	r2, [pc, #244]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002df0:	f043 0308 	orr.w	r3, r3, #8
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	4b37      	ldr	r3, [pc, #220]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a36      	ldr	r2, [pc, #216]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002e0c:	f043 0320 	orr.w	r3, r3, #32
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b34      	ldr	r3, [pc, #208]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0320 	and.w	r3, r3, #32
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	607b      	str	r3, [r7, #4]
 8002e22:	4b30      	ldr	r3, [pc, #192]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	4a2f      	ldr	r2, [pc, #188]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002e28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <BSP_LCD_MspInit+0x190>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e36:	607b      	str	r3, [r7, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002e3a:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002e3e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002e4c:	230e      	movs	r3, #14
 8002e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002e50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e54:	4619      	mov	r1, r3
 8002e56:	4824      	ldr	r0, [pc, #144]	@ (8002ee8 <BSP_LCD_MspInit+0x194>)
 8002e58:	f001 fd90 	bl	800497c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002e5c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002e60:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002e62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e66:	4619      	mov	r1, r3
 8002e68:	4820      	ldr	r0, [pc, #128]	@ (8002eec <BSP_LCD_MspInit+0x198>)
 8002e6a:	f001 fd87 	bl	800497c <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002e6e:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002e72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002e74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e78:	4619      	mov	r1, r3
 8002e7a:	481d      	ldr	r0, [pc, #116]	@ (8002ef0 <BSP_LCD_MspInit+0x19c>)
 8002e7c:	f001 fd7e 	bl	800497c <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002e80:	2348      	movs	r3, #72	@ 0x48
 8002e82:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002e84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e88:	4619      	mov	r1, r3
 8002e8a:	481a      	ldr	r0, [pc, #104]	@ (8002ef4 <BSP_LCD_MspInit+0x1a0>)
 8002e8c:	f001 fd76 	bl	800497c <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002e90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4816      	ldr	r0, [pc, #88]	@ (8002ef8 <BSP_LCD_MspInit+0x1a4>)
 8002e9e:	f001 fd6d 	bl	800497c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002ea2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eac:	4619      	mov	r1, r3
 8002eae:	4813      	ldr	r0, [pc, #76]	@ (8002efc <BSP_LCD_MspInit+0x1a8>)
 8002eb0:	f001 fd64 	bl	800497c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002eb8:	2309      	movs	r3, #9
 8002eba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	480a      	ldr	r0, [pc, #40]	@ (8002eec <BSP_LCD_MspInit+0x198>)
 8002ec4:	f001 fd5a 	bl	800497c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002ec8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002ece:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4809      	ldr	r0, [pc, #36]	@ (8002efc <BSP_LCD_MspInit+0x1a8>)
 8002ed6:	f001 fd51 	bl	800497c <HAL_GPIO_Init>
}
 8002eda:	bf00      	nop
 8002edc:	3738      	adds	r7, #56	@ 0x38
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40020000 	.word	0x40020000
 8002eec:	40020400 	.word	0x40020400
 8002ef0:	40020800 	.word	0x40020800
 8002ef4:	40020c00 	.word	0x40020c00
 8002ef8:	40021400 	.word	0x40021400
 8002efc:	40021800 	.word	0x40021800

08002f00 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002f00:	b5b0      	push	{r4, r5, r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	603a      	str	r2, [r7, #0]
 8002f0a:	80fb      	strh	r3, [r7, #6]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002f10:	4b0c      	ldr	r3, [pc, #48]	@ (8002f44 <BSP_LCD_DrawPixel+0x44>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a0c      	ldr	r2, [pc, #48]	@ (8002f48 <BSP_LCD_DrawPixel+0x48>)
 8002f16:	2134      	movs	r1, #52	@ 0x34
 8002f18:	fb01 f303 	mul.w	r3, r1, r3
 8002f1c:	4413      	add	r3, r2
 8002f1e:	335c      	adds	r3, #92	@ 0x5c
 8002f20:	681c      	ldr	r4, [r3, #0]
 8002f22:	88bd      	ldrh	r5, [r7, #4]
 8002f24:	f7ff fbf8 	bl	8002718 <BSP_LCD_GetXSize>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	fb03 f205 	mul.w	r2, r3, r5
 8002f2e:	88fb      	ldrh	r3, [r7, #6]
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4423      	add	r3, r4
 8002f36:	461a      	mov	r2, r3
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	6013      	str	r3, [r2, #0]
}
 8002f3c:	bf00      	nop
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bdb0      	pop	{r4, r5, r7, pc}
 8002f44:	200008cc 	.word	0x200008cc
 8002f48:	200007b4 	.word	0x200007b4

08002f4c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b088      	sub	sp, #32
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	603a      	str	r2, [r7, #0]
 8002f56:	80fb      	strh	r3, [r7, #6]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	61fb      	str	r3, [r7, #28]
 8002f60:	2300      	movs	r3, #0
 8002f62:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002f68:	4b53      	ldr	r3, [pc, #332]	@ (80030b8 <DrawChar+0x16c>)
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	4953      	ldr	r1, [pc, #332]	@ (80030bc <DrawChar+0x170>)
 8002f6e:	4613      	mov	r3, r2
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	4413      	add	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	440b      	add	r3, r1
 8002f78:	3308      	adds	r3, #8
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	88db      	ldrh	r3, [r3, #6]
 8002f7e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002f80:	4b4d      	ldr	r3, [pc, #308]	@ (80030b8 <DrawChar+0x16c>)
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	494d      	ldr	r1, [pc, #308]	@ (80030bc <DrawChar+0x170>)
 8002f86:	4613      	mov	r3, r2
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4413      	add	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	440b      	add	r3, r1
 8002f90:	3308      	adds	r3, #8
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	889b      	ldrh	r3, [r3, #4]
 8002f96:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002f98:	8a3b      	ldrh	r3, [r7, #16]
 8002f9a:	3307      	adds	r3, #7
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	da00      	bge.n	8002fa2 <DrawChar+0x56>
 8002fa0:	3307      	adds	r3, #7
 8002fa2:	10db      	asrs	r3, r3, #3
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	00db      	lsls	r3, r3, #3
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	8a3b      	ldrh	r3, [r7, #16]
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61fb      	str	r3, [r7, #28]
 8002fb6:	e076      	b.n	80030a6 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002fb8:	8a3b      	ldrh	r3, [r7, #16]
 8002fba:	3307      	adds	r3, #7
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	da00      	bge.n	8002fc2 <DrawChar+0x76>
 8002fc0:	3307      	adds	r3, #7
 8002fc2:	10db      	asrs	r3, r3, #3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fb02 f303 	mul.w	r3, r2, r3
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	4413      	add	r3, r2
 8002fd0:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8002fd2:	8a3b      	ldrh	r3, [r7, #16]
 8002fd4:	3307      	adds	r3, #7
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	da00      	bge.n	8002fdc <DrawChar+0x90>
 8002fda:	3307      	adds	r3, #7
 8002fdc:	10db      	asrs	r3, r3, #3
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d002      	beq.n	8002fe8 <DrawChar+0x9c>
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d004      	beq.n	8002ff0 <DrawChar+0xa4>
 8002fe6:	e00c      	b.n	8003002 <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	617b      	str	r3, [r7, #20]
        break;
 8002fee:	e016      	b.n	800301e <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	021b      	lsls	r3, r3, #8
 8002ff6:	68ba      	ldr	r2, [r7, #8]
 8002ff8:	3201      	adds	r2, #1
 8002ffa:	7812      	ldrb	r2, [r2, #0]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	617b      	str	r3, [r7, #20]
        break;
 8003000:	e00d      	b.n	800301e <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	041a      	lsls	r2, r3, #16
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	3301      	adds	r3, #1
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	021b      	lsls	r3, r3, #8
 8003010:	4313      	orrs	r3, r2
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	3202      	adds	r2, #2
 8003016:	7812      	ldrb	r2, [r2, #0]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
        break;
 800301c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800301e:	2300      	movs	r3, #0
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	e036      	b.n	8003092 <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 8003024:	8a3a      	ldrh	r2, [r7, #16]
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	1ad2      	subs	r2, r2, r3
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	4413      	add	r3, r2
 800302e:	3b01      	subs	r3, #1
 8003030:	2201      	movs	r2, #1
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	461a      	mov	r2, r3
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	4013      	ands	r3, r2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d012      	beq.n	8003066 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	b29a      	uxth	r2, r3
 8003044:	88fb      	ldrh	r3, [r7, #6]
 8003046:	4413      	add	r3, r2
 8003048:	b298      	uxth	r0, r3
 800304a:	4b1b      	ldr	r3, [pc, #108]	@ (80030b8 <DrawChar+0x16c>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	491b      	ldr	r1, [pc, #108]	@ (80030bc <DrawChar+0x170>)
 8003050:	4613      	mov	r3, r2
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	88bb      	ldrh	r3, [r7, #4]
 800305e:	4619      	mov	r1, r3
 8003060:	f7ff ff4e 	bl	8002f00 <BSP_LCD_DrawPixel>
 8003064:	e012      	b.n	800308c <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	b29a      	uxth	r2, r3
 800306a:	88fb      	ldrh	r3, [r7, #6]
 800306c:	4413      	add	r3, r2
 800306e:	b298      	uxth	r0, r3
 8003070:	4b11      	ldr	r3, [pc, #68]	@ (80030b8 <DrawChar+0x16c>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4911      	ldr	r1, [pc, #68]	@ (80030bc <DrawChar+0x170>)
 8003076:	4613      	mov	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	4413      	add	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	440b      	add	r3, r1
 8003080:	3304      	adds	r3, #4
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	88bb      	ldrh	r3, [r7, #4]
 8003086:	4619      	mov	r1, r3
 8003088:	f7ff ff3a 	bl	8002f00 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	3301      	adds	r3, #1
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	8a3b      	ldrh	r3, [r7, #16]
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	429a      	cmp	r2, r3
 8003098:	d3c4      	bcc.n	8003024 <DrawChar+0xd8>
      }
    }
    Ypos++;
 800309a:	88bb      	ldrh	r3, [r7, #4]
 800309c:	3301      	adds	r3, #1
 800309e:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	3301      	adds	r3, #1
 80030a4:	61fb      	str	r3, [r7, #28]
 80030a6:	8a7b      	ldrh	r3, [r7, #18]
 80030a8:	69fa      	ldr	r2, [r7, #28]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d384      	bcc.n	8002fb8 <DrawChar+0x6c>
  }
}
 80030ae:	bf00      	nop
 80030b0:	bf00      	nop
 80030b2:	3720      	adds	r7, #32
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	200008cc 	.word	0x200008cc
 80030bc:	200008d0 	.word	0x200008d0

080030c0 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af02      	add	r7, sp, #8
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80030ce:	4b16      	ldr	r3, [pc, #88]	@ (8003128 <FillBuffer+0x68>)
 80030d0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80030d4:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80030d6:	4b14      	ldr	r3, [pc, #80]	@ (8003128 <FillBuffer+0x68>)
 80030d8:	2200      	movs	r2, #0
 80030da:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 80030dc:	4a12      	ldr	r2, [pc, #72]	@ (8003128 <FillBuffer+0x68>)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 80030e2:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <FillBuffer+0x68>)
 80030e4:	4a11      	ldr	r2, [pc, #68]	@ (800312c <FillBuffer+0x6c>)
 80030e6:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 80030e8:	480f      	ldr	r0, [pc, #60]	@ (8003128 <FillBuffer+0x68>)
 80030ea:	f001 f9bb 	bl	8004464 <HAL_DMA2D_Init>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d115      	bne.n	8003120 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 80030f4:	68f9      	ldr	r1, [r7, #12]
 80030f6:	480c      	ldr	r0, [pc, #48]	@ (8003128 <FillBuffer+0x68>)
 80030f8:	f001 fb12 	bl	8004720 <HAL_DMA2D_ConfigLayer>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10e      	bne.n	8003120 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69f9      	ldr	r1, [r7, #28]
 800310c:	4806      	ldr	r0, [pc, #24]	@ (8003128 <FillBuffer+0x68>)
 800310e:	f001 f9f2 	bl	80044f6 <HAL_DMA2D_Start>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d103      	bne.n	8003120 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003118:	210a      	movs	r1, #10
 800311a:	4803      	ldr	r0, [pc, #12]	@ (8003128 <FillBuffer+0x68>)
 800311c:	f001 fa16 	bl	800454c <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	2000085c 	.word	0x2000085c
 800312c:	4002b000 	.word	0x4002b000

08003130 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003134:	4b29      	ldr	r3, [pc, #164]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 8003136:	4a2a      	ldr	r2, [pc, #168]	@ (80031e0 <BSP_SDRAM_Init+0xb0>)
 8003138:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800313a:	4b2a      	ldr	r3, [pc, #168]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 800313c:	2202      	movs	r2, #2
 800313e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003140:	4b28      	ldr	r3, [pc, #160]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 8003142:	2207      	movs	r2, #7
 8003144:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003146:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 8003148:	2204      	movs	r2, #4
 800314a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 800314c:	4b25      	ldr	r3, [pc, #148]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 800314e:	2207      	movs	r2, #7
 8003150:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003152:	4b24      	ldr	r3, [pc, #144]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 8003154:	2202      	movs	r2, #2
 8003156:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003158:	4b22      	ldr	r3, [pc, #136]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 800315a:	2202      	movs	r2, #2
 800315c:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800315e:	4b21      	ldr	r3, [pc, #132]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 8003160:	2202      	movs	r2, #2
 8003162:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003164:	4b1d      	ldr	r3, [pc, #116]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 8003166:	2201      	movs	r2, #1
 8003168:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800316a:	4b1c      	ldr	r3, [pc, #112]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003170:	4b1a      	ldr	r3, [pc, #104]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 8003172:	2204      	movs	r2, #4
 8003174:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003176:	4b19      	ldr	r3, [pc, #100]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 8003178:	2210      	movs	r2, #16
 800317a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800317c:	4b17      	ldr	r3, [pc, #92]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 800317e:	2240      	movs	r2, #64	@ 0x40
 8003180:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003182:	4b16      	ldr	r3, [pc, #88]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 8003184:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8003188:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800318a:	4b14      	ldr	r3, [pc, #80]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 800318c:	2200      	movs	r2, #0
 800318e:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003190:	4b12      	ldr	r3, [pc, #72]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 8003192:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003196:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003198:	4b10      	ldr	r3, [pc, #64]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 800319a:	2200      	movs	r2, #0
 800319c:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800319e:	4b0f      	ldr	r3, [pc, #60]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 80031a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031a4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80031a6:	2100      	movs	r1, #0
 80031a8:	480c      	ldr	r0, [pc, #48]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 80031aa:	f000 f87f 	bl	80032ac <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80031ae:	490d      	ldr	r1, [pc, #52]	@ (80031e4 <BSP_SDRAM_Init+0xb4>)
 80031b0:	480a      	ldr	r0, [pc, #40]	@ (80031dc <BSP_SDRAM_Init+0xac>)
 80031b2:	f005 fa5f 	bl	8008674 <HAL_SDRAM_Init>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d003      	beq.n	80031c4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80031bc:	4b0a      	ldr	r3, [pc, #40]	@ (80031e8 <BSP_SDRAM_Init+0xb8>)
 80031be:	2201      	movs	r2, #1
 80031c0:	701a      	strb	r2, [r3, #0]
 80031c2:	e002      	b.n	80031ca <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80031c4:	4b08      	ldr	r3, [pc, #32]	@ (80031e8 <BSP_SDRAM_Init+0xb8>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80031ca:	f240 506a 	movw	r0, #1386	@ 0x56a
 80031ce:	f000 f80d 	bl	80031ec <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 80031d2:	4b05      	ldr	r3, [pc, #20]	@ (80031e8 <BSP_SDRAM_Init+0xb8>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200008ec 	.word	0x200008ec
 80031e0:	a0000140 	.word	0xa0000140
 80031e4:	20000920 	.word	0x20000920
 80031e8:	2000007c 	.word	0x2000007c

080031ec <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80031f8:	4b2a      	ldr	r3, [pc, #168]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80031fe:	4b29      	ldr	r3, [pc, #164]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003200:	2208      	movs	r2, #8
 8003202:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003204:	4b27      	ldr	r3, [pc, #156]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003206:	2201      	movs	r2, #1
 8003208:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800320a:	4b26      	ldr	r3, [pc, #152]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800320c:	2200      	movs	r2, #0
 800320e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003210:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003214:	4923      	ldr	r1, [pc, #140]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003216:	4824      	ldr	r0, [pc, #144]	@ (80032a8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003218:	f005 fa60 	bl	80086dc <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 800321c:	2001      	movs	r0, #1
 800321e:	f000 fa39 	bl	8003694 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003222:	4b20      	ldr	r3, [pc, #128]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003224:	2202      	movs	r2, #2
 8003226:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003228:	4b1e      	ldr	r3, [pc, #120]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800322a:	2208      	movs	r2, #8
 800322c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800322e:	4b1d      	ldr	r3, [pc, #116]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003230:	2201      	movs	r2, #1
 8003232:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003234:	4b1b      	ldr	r3, [pc, #108]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003236:	2200      	movs	r2, #0
 8003238:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800323a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800323e:	4919      	ldr	r1, [pc, #100]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003240:	4819      	ldr	r0, [pc, #100]	@ (80032a8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003242:	f005 fa4b 	bl	80086dc <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003246:	4b17      	ldr	r3, [pc, #92]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003248:	2203      	movs	r2, #3
 800324a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800324c:	4b15      	ldr	r3, [pc, #84]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800324e:	2208      	movs	r2, #8
 8003250:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003252:	4b14      	ldr	r3, [pc, #80]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003254:	2204      	movs	r2, #4
 8003256:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003258:	4b12      	ldr	r3, [pc, #72]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800325a:	2200      	movs	r2, #0
 800325c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800325e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003262:	4910      	ldr	r1, [pc, #64]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003264:	4810      	ldr	r0, [pc, #64]	@ (80032a8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003266:	f005 fa39 	bl	80086dc <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800326a:	f44f 730c 	mov.w	r3, #560	@ 0x230
 800326e:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003270:	4b0c      	ldr	r3, [pc, #48]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003272:	2204      	movs	r2, #4
 8003274:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003276:	4b0b      	ldr	r3, [pc, #44]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003278:	2208      	movs	r2, #8
 800327a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800327c:	4b09      	ldr	r3, [pc, #36]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800327e:	2201      	movs	r2, #1
 8003280:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4a07      	ldr	r2, [pc, #28]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003286:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003288:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800328c:	4905      	ldr	r1, [pc, #20]	@ (80032a4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800328e:	4806      	ldr	r0, [pc, #24]	@ (80032a8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003290:	f005 fa24 	bl	80086dc <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4804      	ldr	r0, [pc, #16]	@ (80032a8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003298:	f005 fa55 	bl	8008746 <HAL_SDRAM_ProgramRefreshRate>
}
 800329c:	bf00      	nop
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	2000093c 	.word	0x2000093c
 80032a8:	200008ec 	.word	0x200008ec

080032ac <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b090      	sub	sp, #64	@ 0x40
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80ec 	beq.w	8003496 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032c2:	4b77      	ldr	r3, [pc, #476]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c6:	4a76      	ldr	r2, [pc, #472]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6393      	str	r3, [r2, #56]	@ 0x38
 80032ce:	4b74      	ldr	r3, [pc, #464]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80032de:	4b70      	ldr	r3, [pc, #448]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e2:	4a6f      	ldr	r2, [pc, #444]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ea:	4b6d      	ldr	r3, [pc, #436]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	623b      	str	r3, [r7, #32]
 80032fa:	4b69      	ldr	r3, [pc, #420]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fe:	4a68      	ldr	r2, [pc, #416]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003300:	f043 0302 	orr.w	r3, r3, #2
 8003304:	6313      	str	r3, [r2, #48]	@ 0x30
 8003306:	4b66      	ldr	r3, [pc, #408]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	623b      	str	r3, [r7, #32]
 8003310:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
 8003316:	4b62      	ldr	r3, [pc, #392]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	4a61      	ldr	r2, [pc, #388]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 800331c:	f043 0304 	orr.w	r3, r3, #4
 8003320:	6313      	str	r3, [r2, #48]	@ 0x30
 8003322:	4b5f      	ldr	r3, [pc, #380]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	61fb      	str	r3, [r7, #28]
 800332c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	61bb      	str	r3, [r7, #24]
 8003332:	4b5b      	ldr	r3, [pc, #364]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	4a5a      	ldr	r2, [pc, #360]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003338:	f043 0308 	orr.w	r3, r3, #8
 800333c:	6313      	str	r3, [r2, #48]	@ 0x30
 800333e:	4b58      	ldr	r3, [pc, #352]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	61bb      	str	r3, [r7, #24]
 8003348:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800334a:	2300      	movs	r3, #0
 800334c:	617b      	str	r3, [r7, #20]
 800334e:	4b54      	ldr	r3, [pc, #336]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	4a53      	ldr	r2, [pc, #332]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003354:	f043 0310 	orr.w	r3, r3, #16
 8003358:	6313      	str	r3, [r2, #48]	@ 0x30
 800335a:	4b51      	ldr	r3, [pc, #324]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	f003 0310 	and.w	r3, r3, #16
 8003362:	617b      	str	r3, [r7, #20]
 8003364:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	613b      	str	r3, [r7, #16]
 800336a:	4b4d      	ldr	r3, [pc, #308]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 800336c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336e:	4a4c      	ldr	r2, [pc, #304]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003370:	f043 0320 	orr.w	r3, r3, #32
 8003374:	6313      	str	r3, [r2, #48]	@ 0x30
 8003376:	4b4a      	ldr	r3, [pc, #296]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	f003 0320 	and.w	r3, r3, #32
 800337e:	613b      	str	r3, [r7, #16]
 8003380:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	4b46      	ldr	r3, [pc, #280]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338a:	4a45      	ldr	r2, [pc, #276]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 800338c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003390:	6313      	str	r3, [r2, #48]	@ 0x30
 8003392:	4b43      	ldr	r3, [pc, #268]	@ (80034a0 <BSP_SDRAM_MspInit+0x1f4>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800339e:	2302      	movs	r3, #2
 80033a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80033a2:	2302      	movs	r3, #2
 80033a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80033a6:	2300      	movs	r3, #0
 80033a8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80033aa:	230c      	movs	r3, #12
 80033ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80033ae:	2360      	movs	r3, #96	@ 0x60
 80033b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033b6:	4619      	mov	r1, r3
 80033b8:	483a      	ldr	r0, [pc, #232]	@ (80034a4 <BSP_SDRAM_MspInit+0x1f8>)
 80033ba:	f001 fadf 	bl	800497c <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 80033be:	2301      	movs	r3, #1
 80033c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80033c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033c6:	4619      	mov	r1, r3
 80033c8:	4837      	ldr	r0, [pc, #220]	@ (80034a8 <BSP_SDRAM_MspInit+0x1fc>)
 80033ca:	f001 fad7 	bl	800497c <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80033ce:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80033d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80033d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033d8:	4619      	mov	r1, r3
 80033da:	4834      	ldr	r0, [pc, #208]	@ (80034ac <BSP_SDRAM_MspInit+0x200>)
 80033dc:	f001 face 	bl	800497c <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80033e0:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80033e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80033e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033ea:	4619      	mov	r1, r3
 80033ec:	4830      	ldr	r0, [pc, #192]	@ (80034b0 <BSP_SDRAM_MspInit+0x204>)
 80033ee:	f001 fac5 	bl	800497c <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 80033f2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80033f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80033f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033fc:	4619      	mov	r1, r3
 80033fe:	482d      	ldr	r0, [pc, #180]	@ (80034b4 <BSP_SDRAM_MspInit+0x208>)
 8003400:	f001 fabc 	bl	800497c <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003404:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003408:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800340a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800340e:	4619      	mov	r1, r3
 8003410:	4829      	ldr	r0, [pc, #164]	@ (80034b8 <BSP_SDRAM_MspInit+0x20c>)
 8003412:	f001 fab3 	bl	800497c <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003416:	4b29      	ldr	r3, [pc, #164]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003418:	2200      	movs	r2, #0
 800341a:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800341c:	4b27      	ldr	r3, [pc, #156]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800341e:	2280      	movs	r2, #128	@ 0x80
 8003420:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003422:	4b26      	ldr	r3, [pc, #152]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003424:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003428:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800342a:	4b24      	ldr	r3, [pc, #144]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800342c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003430:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003432:	4b22      	ldr	r3, [pc, #136]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003434:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003438:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800343a:	4b20      	ldr	r3, [pc, #128]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800343c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003440:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 8003442:	4b1e      	ldr	r3, [pc, #120]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003444:	2200      	movs	r2, #0
 8003446:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003448:	4b1c      	ldr	r3, [pc, #112]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800344a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800344e:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003450:	4b1a      	ldr	r3, [pc, #104]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003452:	2200      	movs	r2, #0
 8003454:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003456:	4b19      	ldr	r3, [pc, #100]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003458:	2203      	movs	r2, #3
 800345a:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800345c:	4b17      	ldr	r3, [pc, #92]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800345e:	2200      	movs	r2, #0
 8003460:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8003462:	4b16      	ldr	r3, [pc, #88]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003464:	2200      	movs	r2, #0
 8003466:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003468:	4b14      	ldr	r3, [pc, #80]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800346a:	4a15      	ldr	r2, [pc, #84]	@ (80034c0 <BSP_SDRAM_MspInit+0x214>)
 800346c:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a12      	ldr	r2, [pc, #72]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
 8003474:	4a11      	ldr	r2, [pc, #68]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 800347a:	4810      	ldr	r0, [pc, #64]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 800347c:	f000 fcd2 	bl	8003e24 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8003480:	480e      	ldr	r0, [pc, #56]	@ (80034bc <BSP_SDRAM_MspInit+0x210>)
 8003482:	f000 fc21 	bl	8003cc8 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003486:	2200      	movs	r2, #0
 8003488:	210f      	movs	r1, #15
 800348a:	2038      	movs	r0, #56	@ 0x38
 800348c:	f000 fa01 	bl	8003892 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003490:	2038      	movs	r0, #56	@ 0x38
 8003492:	f000 fa1a 	bl	80038ca <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003496:	bf00      	nop
 8003498:	3740      	adds	r7, #64	@ 0x40
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	40023800 	.word	0x40023800
 80034a4:	40020400 	.word	0x40020400
 80034a8:	40020800 	.word	0x40020800
 80034ac:	40020c00 	.word	0x40020c00
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40021400 	.word	0x40021400
 80034b8:	40021800 	.word	0x40021800
 80034bc:	2000094c 	.word	0x2000094c
 80034c0:	40026410 	.word	0x40026410

080034c4 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	4603      	mov	r3, r0
 80034cc:	460a      	mov	r2, r1
 80034ce:	80fb      	strh	r3, [r7, #6]
 80034d0:	4613      	mov	r3, r2
 80034d2:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80034d8:	4a13      	ldr	r2, [pc, #76]	@ (8003528 <BSP_TS_Init+0x64>)
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80034de:	4a13      	ldr	r2, [pc, #76]	@ (800352c <BSP_TS_Init+0x68>)
 80034e0:	88bb      	ldrh	r3, [r7, #4]
 80034e2:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if (stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80034e4:	4b12      	ldr	r3, [pc, #72]	@ (8003530 <BSP_TS_Init+0x6c>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	2082      	movs	r0, #130	@ 0x82
 80034ea:	4798      	blx	r3
 80034ec:	4603      	mov	r3, r0
 80034ee:	461a      	mov	r2, r3
 80034f0:	f640 0311 	movw	r3, #2065	@ 0x811
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d104      	bne.n	8003502 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 80034f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003534 <BSP_TS_Init+0x70>)
 80034fa:	4a0d      	ldr	r2, [pc, #52]	@ (8003530 <BSP_TS_Init+0x6c>)
 80034fc:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 80034fe:	2300      	movs	r3, #0
 8003500:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == TS_OK)
 8003502:	7bfb      	ldrb	r3, [r7, #15]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d109      	bne.n	800351c <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003508:	4b0a      	ldr	r3, [pc, #40]	@ (8003534 <BSP_TS_Init+0x70>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2082      	movs	r0, #130	@ 0x82
 8003510:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003512:	4b08      	ldr	r3, [pc, #32]	@ (8003534 <BSP_TS_Init+0x70>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	2082      	movs	r0, #130	@ 0x82
 800351a:	4798      	blx	r3
  }

  return ret;
 800351c:	7bfb      	ldrb	r3, [r7, #15]
}
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	200009b0 	.word	0x200009b0
 800352c:	200009b2 	.word	0x200009b2
 8003530:	20000040 	.word	0x20000040
 8003534:	200009ac 	.word	0x200009ac

08003538 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef *TsState)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint16_t x_raw, y_raw;

  /* Chech if touched  */
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003540:	4b1a      	ldr	r3, [pc, #104]	@ (80035ac <BSP_TS_GetState+0x74>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	2082      	movs	r0, #130	@ 0x82
 8003548:	4798      	blx	r3
 800354a:	4603      	mov	r3, r0
 800354c:	461a      	mov	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	801a      	strh	r2, [r3, #0]

  if (TsState->TouchDetected)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d01d      	beq.n	8003596 <BSP_TS_GetState+0x5e>
  {
    /* Get raw data */
    TsDrv->GetXY(TS_I2C_ADDRESS, &x_raw, &y_raw);
 800355a:	4b14      	ldr	r3, [pc, #80]	@ (80035ac <BSP_TS_GetState+0x74>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	f107 020c 	add.w	r2, r7, #12
 8003564:	f107 010e 	add.w	r1, r7, #14
 8003568:	2082      	movs	r0, #130	@ 0x82
 800356a:	4798      	blx	r3

    /* Convert data */
    TsState->X = (uint16_t)((uint32_t)x_raw * 240 / 4096);
 800356c:	89fb      	ldrh	r3, [r7, #14]
 800356e:	461a      	mov	r2, r3
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	0b1b      	lsrs	r3, r3, #12
 800357a:	b29a      	uxth	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	805a      	strh	r2, [r3, #2]
    TsState->Y = (uint16_t)((uint32_t)y_raw * 320 / 4096);
 8003580:	89bb      	ldrh	r3, [r7, #12]
 8003582:	461a      	mov	r2, r3
 8003584:	4613      	mov	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4413      	add	r3, r2
 800358a:	019b      	lsls	r3, r3, #6
 800358c:	0b1b      	lsrs	r3, r3, #12
 800358e:	b29a      	uxth	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	809a      	strh	r2, [r3, #4]
  {
	/* No touch */
    TsState->X = 0;
    TsState->Y = 0;
  }
}
 8003594:	e005      	b.n	80035a2 <BSP_TS_GetState+0x6a>
    TsState->X = 0;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	805a      	strh	r2, [r3, #2]
    TsState->Y = 0;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	809a      	strh	r2, [r3, #4]
}
 80035a2:	bf00      	nop
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	200009ac 	.word	0x200009ac

080035b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035b4:	4b0e      	ldr	r3, [pc, #56]	@ (80035f0 <HAL_Init+0x40>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a0d      	ldr	r2, [pc, #52]	@ (80035f0 <HAL_Init+0x40>)
 80035ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035c0:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <HAL_Init+0x40>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a0a      	ldr	r2, [pc, #40]	@ (80035f0 <HAL_Init+0x40>)
 80035c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035cc:	4b08      	ldr	r3, [pc, #32]	@ (80035f0 <HAL_Init+0x40>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a07      	ldr	r2, [pc, #28]	@ (80035f0 <HAL_Init+0x40>)
 80035d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035d8:	2003      	movs	r0, #3
 80035da:	f000 f94f 	bl	800387c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035de:	2000      	movs	r0, #0
 80035e0:	f000 f808 	bl	80035f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035e4:	f7fd fefc 	bl	80013e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023c00 	.word	0x40023c00

080035f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035fc:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <HAL_InitTick+0x54>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	4b12      	ldr	r3, [pc, #72]	@ (800364c <HAL_InitTick+0x58>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	4619      	mov	r1, r3
 8003606:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800360a:	fbb3 f3f1 	udiv	r3, r3, r1
 800360e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003612:	4618      	mov	r0, r3
 8003614:	f000 f967 	bl	80038e6 <HAL_SYSTICK_Config>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e00e      	b.n	8003640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b0f      	cmp	r3, #15
 8003626:	d80a      	bhi.n	800363e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003628:	2200      	movs	r2, #0
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003630:	f000 f92f 	bl	8003892 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003634:	4a06      	ldr	r2, [pc, #24]	@ (8003650 <HAL_InitTick+0x5c>)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	e000      	b.n	8003640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
}
 8003640:	4618      	mov	r0, r3
 8003642:	3708      	adds	r7, #8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	2000003c 	.word	0x2000003c
 800364c:	20000084 	.word	0x20000084
 8003650:	20000080 	.word	0x20000080

08003654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003658:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <HAL_IncTick+0x20>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	4b06      	ldr	r3, [pc, #24]	@ (8003678 <HAL_IncTick+0x24>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4413      	add	r3, r2
 8003664:	4a04      	ldr	r2, [pc, #16]	@ (8003678 <HAL_IncTick+0x24>)
 8003666:	6013      	str	r3, [r2, #0]
}
 8003668:	bf00      	nop
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000084 	.word	0x20000084
 8003678:	200009b4 	.word	0x200009b4

0800367c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
  return uwTick;
 8003680:	4b03      	ldr	r3, [pc, #12]	@ (8003690 <HAL_GetTick+0x14>)
 8003682:	681b      	ldr	r3, [r3, #0]
}
 8003684:	4618      	mov	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	200009b4 	.word	0x200009b4

08003694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800369c:	f7ff ffee 	bl	800367c <HAL_GetTick>
 80036a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036ac:	d005      	beq.n	80036ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036ae:	4b0a      	ldr	r3, [pc, #40]	@ (80036d8 <HAL_Delay+0x44>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	461a      	mov	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4413      	add	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036ba:	bf00      	nop
 80036bc:	f7ff ffde 	bl	800367c <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d8f7      	bhi.n	80036bc <HAL_Delay+0x28>
  {
  }
}
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000084 	.word	0x20000084

080036dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f003 0307 	and.w	r3, r3, #7
 80036ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003720 <__NVIC_SetPriorityGrouping+0x44>)
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036f8:	4013      	ands	r3, r2
 80036fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003704:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003708:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800370c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800370e:	4a04      	ldr	r2, [pc, #16]	@ (8003720 <__NVIC_SetPriorityGrouping+0x44>)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	60d3      	str	r3, [r2, #12]
}
 8003714:	bf00      	nop
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr
 8003720:	e000ed00 	.word	0xe000ed00

08003724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003728:	4b04      	ldr	r3, [pc, #16]	@ (800373c <__NVIC_GetPriorityGrouping+0x18>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	0a1b      	lsrs	r3, r3, #8
 800372e:	f003 0307 	and.w	r3, r3, #7
}
 8003732:	4618      	mov	r0, r3
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	e000ed00 	.word	0xe000ed00

08003740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	4603      	mov	r3, r0
 8003748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800374a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374e:	2b00      	cmp	r3, #0
 8003750:	db0b      	blt.n	800376a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003752:	79fb      	ldrb	r3, [r7, #7]
 8003754:	f003 021f 	and.w	r2, r3, #31
 8003758:	4907      	ldr	r1, [pc, #28]	@ (8003778 <__NVIC_EnableIRQ+0x38>)
 800375a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375e:	095b      	lsrs	r3, r3, #5
 8003760:	2001      	movs	r0, #1
 8003762:	fa00 f202 	lsl.w	r2, r0, r2
 8003766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	e000e100 	.word	0xe000e100

0800377c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	6039      	str	r1, [r7, #0]
 8003786:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378c:	2b00      	cmp	r3, #0
 800378e:	db0a      	blt.n	80037a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	b2da      	uxtb	r2, r3
 8003794:	490c      	ldr	r1, [pc, #48]	@ (80037c8 <__NVIC_SetPriority+0x4c>)
 8003796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379a:	0112      	lsls	r2, r2, #4
 800379c:	b2d2      	uxtb	r2, r2
 800379e:	440b      	add	r3, r1
 80037a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037a4:	e00a      	b.n	80037bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	4908      	ldr	r1, [pc, #32]	@ (80037cc <__NVIC_SetPriority+0x50>)
 80037ac:	79fb      	ldrb	r3, [r7, #7]
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	3b04      	subs	r3, #4
 80037b4:	0112      	lsls	r2, r2, #4
 80037b6:	b2d2      	uxtb	r2, r2
 80037b8:	440b      	add	r3, r1
 80037ba:	761a      	strb	r2, [r3, #24]
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	e000e100 	.word	0xe000e100
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b089      	sub	sp, #36	@ 0x24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f1c3 0307 	rsb	r3, r3, #7
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	bf28      	it	cs
 80037ee:	2304      	movcs	r3, #4
 80037f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	3304      	adds	r3, #4
 80037f6:	2b06      	cmp	r3, #6
 80037f8:	d902      	bls.n	8003800 <NVIC_EncodePriority+0x30>
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	3b03      	subs	r3, #3
 80037fe:	e000      	b.n	8003802 <NVIC_EncodePriority+0x32>
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003804:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	43da      	mvns	r2, r3
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	401a      	ands	r2, r3
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003818:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	fa01 f303 	lsl.w	r3, r1, r3
 8003822:	43d9      	mvns	r1, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003828:	4313      	orrs	r3, r2
         );
}
 800382a:	4618      	mov	r0, r3
 800382c:	3724      	adds	r7, #36	@ 0x24
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
	...

08003838 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3b01      	subs	r3, #1
 8003844:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003848:	d301      	bcc.n	800384e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800384a:	2301      	movs	r3, #1
 800384c:	e00f      	b.n	800386e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800384e:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <SysTick_Config+0x40>)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3b01      	subs	r3, #1
 8003854:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003856:	210f      	movs	r1, #15
 8003858:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800385c:	f7ff ff8e 	bl	800377c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <SysTick_Config+0x40>)
 8003862:	2200      	movs	r2, #0
 8003864:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003866:	4b04      	ldr	r3, [pc, #16]	@ (8003878 <SysTick_Config+0x40>)
 8003868:	2207      	movs	r2, #7
 800386a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	e000e010 	.word	0xe000e010

0800387c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff ff29 	bl	80036dc <__NVIC_SetPriorityGrouping>
}
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003892:	b580      	push	{r7, lr}
 8003894:	b086      	sub	sp, #24
 8003896:	af00      	add	r7, sp, #0
 8003898:	4603      	mov	r3, r0
 800389a:	60b9      	str	r1, [r7, #8]
 800389c:	607a      	str	r2, [r7, #4]
 800389e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038a4:	f7ff ff3e 	bl	8003724 <__NVIC_GetPriorityGrouping>
 80038a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	68b9      	ldr	r1, [r7, #8]
 80038ae:	6978      	ldr	r0, [r7, #20]
 80038b0:	f7ff ff8e 	bl	80037d0 <NVIC_EncodePriority>
 80038b4:	4602      	mov	r2, r0
 80038b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ba:	4611      	mov	r1, r2
 80038bc:	4618      	mov	r0, r3
 80038be:	f7ff ff5d 	bl	800377c <__NVIC_SetPriority>
}
 80038c2:	bf00      	nop
 80038c4:	3718      	adds	r7, #24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b082      	sub	sp, #8
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	4603      	mov	r3, r0
 80038d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d8:	4618      	mov	r0, r3
 80038da:	f7ff ff31 	bl	8003740 <__NVIC_EnableIRQ>
}
 80038de:	bf00      	nop
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b082      	sub	sp, #8
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7ff ffa2 	bl	8003838 <SysTick_Config>
 80038f4:	4603      	mov	r3, r0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e014      	b.n	800393a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	791b      	ldrb	r3, [r3, #4]
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d105      	bne.n	8003926 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7fd fd85 	bl	8001430 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2202      	movs	r2, #2
 800392a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e0a2      	b.n	8003aa2 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	795b      	ldrb	r3, [r3, #5]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d101      	bne.n	8003968 <HAL_DAC_Start_DMA+0x24>
 8003964:	2302      	movs	r3, #2
 8003966:	e09c      	b.n	8003aa2 <HAL_DAC_Start_DMA+0x15e>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2201      	movs	r2, #1
 800396c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2202      	movs	r2, #2
 8003972:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d129      	bne.n	80039ce <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	4a4b      	ldr	r2, [pc, #300]	@ (8003aac <HAL_DAC_Start_DMA+0x168>)
 8003980:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	4a4a      	ldr	r2, [pc, #296]	@ (8003ab0 <HAL_DAC_Start_DMA+0x16c>)
 8003988:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	4a49      	ldr	r2, [pc, #292]	@ (8003ab4 <HAL_DAC_Start_DMA+0x170>)
 8003990:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80039a0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80039a2:	6a3b      	ldr	r3, [r7, #32]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <HAL_DAC_Start_DMA+0x6c>
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d005      	beq.n	80039ba <HAL_DAC_Start_DMA+0x76>
 80039ae:	e009      	b.n	80039c4 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	3308      	adds	r3, #8
 80039b6:	613b      	str	r3, [r7, #16]
        break;
 80039b8:	e033      	b.n	8003a22 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	330c      	adds	r3, #12
 80039c0:	613b      	str	r3, [r7, #16]
        break;
 80039c2:	e02e      	b.n	8003a22 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	3310      	adds	r3, #16
 80039ca:	613b      	str	r3, [r7, #16]
        break;
 80039cc:	e029      	b.n	8003a22 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	4a39      	ldr	r2, [pc, #228]	@ (8003ab8 <HAL_DAC_Start_DMA+0x174>)
 80039d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	4a38      	ldr	r2, [pc, #224]	@ (8003abc <HAL_DAC_Start_DMA+0x178>)
 80039dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	4a37      	ldr	r2, [pc, #220]	@ (8003ac0 <HAL_DAC_Start_DMA+0x17c>)
 80039e4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80039f4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_DAC_Start_DMA+0xc0>
 80039fc:	6a3b      	ldr	r3, [r7, #32]
 80039fe:	2b04      	cmp	r3, #4
 8003a00:	d005      	beq.n	8003a0e <HAL_DAC_Start_DMA+0xca>
 8003a02:	e009      	b.n	8003a18 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3314      	adds	r3, #20
 8003a0a:	613b      	str	r3, [r7, #16]
        break;
 8003a0c:	e009      	b.n	8003a22 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	3318      	adds	r3, #24
 8003a14:	613b      	str	r3, [r7, #16]
        break;
 8003a16:	e004      	b.n	8003a22 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	331c      	adds	r3, #28
 8003a1e:	613b      	str	r3, [r7, #16]
        break;
 8003a20:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d111      	bne.n	8003a4c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a36:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6898      	ldr	r0, [r3, #8]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	f000 fa4d 	bl	8003ee0 <HAL_DMA_Start_IT>
 8003a46:	4603      	mov	r3, r0
 8003a48:	75fb      	strb	r3, [r7, #23]
 8003a4a:	e010      	b.n	8003a6e <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003a5a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	68d8      	ldr	r0, [r3, #12]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	f000 fa3b 	bl	8003ee0 <HAL_DMA_Start_IT>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003a74:	7dfb      	ldrb	r3, [r7, #23]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10c      	bne.n	8003a94 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6819      	ldr	r1, [r3, #0]
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2201      	movs	r2, #1
 8003a88:	409a      	lsls	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e005      	b.n	8003aa0 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	f043 0204 	orr.w	r2, r3, #4
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	08003bb3 	.word	0x08003bb3
 8003ab0:	08003bd5 	.word	0x08003bd5
 8003ab4:	08003bf1 	.word	0x08003bf1
 8003ab8:	08003c5b 	.word	0x08003c5b
 8003abc:	08003c7d 	.word	0x08003c7d
 8003ac0:	08003c99 	.word	0x08003c99

08003ac4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b089      	sub	sp, #36	@ 0x24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <HAL_DAC_ConfigChannel+0x1c>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e042      	b.n	8003ba6 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	795b      	ldrb	r3, [r3, #5]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_DAC_ConfigChannel+0x2c>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e03c      	b.n	8003ba6 <HAL_DAC_ConfigChannel+0xa6>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2202      	movs	r2, #2
 8003b36:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4013      	ands	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6819      	ldr	r1, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f003 0310 	and.w	r3, r3, #16
 8003b88:	22c0      	movs	r2, #192	@ 0xc0
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	43da      	mvns	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	400a      	ands	r2, r1
 8003b96:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003ba4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3724      	adds	r7, #36	@ 0x24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b084      	sub	sp, #16
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbe:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f7ff ff7f 	bl	8003ac4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	711a      	strb	r2, [r3, #4]
}
 8003bcc:	bf00      	nop
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f7ff ff78 	bl	8003ad8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003be8:	bf00      	nop
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	f043 0204 	orr.w	r2, r3, #4
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f7ff ff6e 	bl	8003aec <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2201      	movs	r2, #1
 8003c14:	711a      	strb	r2, [r3, #4]
}
 8003c16:	bf00      	nop
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr

08003c46 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b084      	sub	sp, #16
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c66:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f7ff ffd8 	bl	8003c1e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2201      	movs	r2, #1
 8003c72:	711a      	strb	r2, [r3, #4]
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c88:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f7ff ffd1 	bl	8003c32 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003c90:	bf00      	nop
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	f043 0204 	orr.w	r2, r3, #4
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f7ff ffc7 	bl	8003c46 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	711a      	strb	r2, [r3, #4]
}
 8003cbe:	bf00      	nop
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
	...

08003cc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cd4:	f7ff fcd2 	bl	800367c <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e099      	b.n	8003e18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0201 	bic.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d04:	e00f      	b.n	8003d26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d06:	f7ff fcb9 	bl	800367c <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b05      	cmp	r3, #5
 8003d12:	d908      	bls.n	8003d26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2220      	movs	r2, #32
 8003d18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2203      	movs	r2, #3
 8003d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e078      	b.n	8003e18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1e8      	bne.n	8003d06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	4b38      	ldr	r3, [pc, #224]	@ (8003e20 <HAL_DMA_Init+0x158>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d107      	bne.n	8003d90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f023 0307 	bic.w	r3, r3, #7
 8003da6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d117      	bne.n	8003dea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00e      	beq.n	8003dea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 facd 	bl	800436c <DMA_CheckFifoParam>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d008      	beq.n	8003dea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2240      	movs	r2, #64	@ 0x40
 8003ddc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003de6:	2301      	movs	r3, #1
 8003de8:	e016      	b.n	8003e18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 fa84 	bl	8004300 <DMA_CalcBaseAndBitshift>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e00:	223f      	movs	r2, #63	@ 0x3f
 8003e02:	409a      	lsls	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3718      	adds	r7, #24
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	f010803f 	.word	0xf010803f

08003e24 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e050      	b.n	8003ed8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d101      	bne.n	8003e46 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003e42:	2302      	movs	r3, #2
 8003e44:	e048      	b.n	8003ed8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2200      	movs	r2, #0
 8003e74:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2221      	movs	r2, #33	@ 0x21
 8003e84:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f000 fa3a 	bl	8004300 <DMA_CalcBaseAndBitshift>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb8:	223f      	movs	r2, #63	@ 0x3f
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
 8003eec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_DMA_Start_IT+0x26>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e040      	b.n	8003f88 <HAL_DMA_Start_IT+0xa8>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d12f      	bne.n	8003f7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	68b9      	ldr	r1, [r7, #8]
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f000 f9b8 	bl	80042a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f38:	223f      	movs	r2, #63	@ 0x3f
 8003f3a:	409a      	lsls	r2, r3
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 0216 	orr.w	r2, r2, #22
 8003f4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d007      	beq.n	8003f68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0208 	orr.w	r2, r2, #8
 8003f66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	e005      	b.n	8003f86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f82:	2302      	movs	r3, #2
 8003f84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f9c:	4b8e      	ldr	r3, [pc, #568]	@ (80041d8 <HAL_DMA_IRQHandler+0x248>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a8e      	ldr	r2, [pc, #568]	@ (80041dc <HAL_DMA_IRQHandler+0x24c>)
 8003fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa6:	0a9b      	lsrs	r3, r3, #10
 8003fa8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fba:	2208      	movs	r2, #8
 8003fbc:	409a      	lsls	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d01a      	beq.n	8003ffc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d013      	beq.n	8003ffc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0204 	bic.w	r2, r2, #4
 8003fe2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe8:	2208      	movs	r2, #8
 8003fea:	409a      	lsls	r2, r3
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff4:	f043 0201 	orr.w	r2, r3, #1
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004000:	2201      	movs	r2, #1
 8004002:	409a      	lsls	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4013      	ands	r3, r2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d012      	beq.n	8004032 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800401e:	2201      	movs	r2, #1
 8004020:	409a      	lsls	r2, r3
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800402a:	f043 0202 	orr.w	r2, r3, #2
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004036:	2204      	movs	r2, #4
 8004038:	409a      	lsls	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	4013      	ands	r3, r2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d012      	beq.n	8004068 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00b      	beq.n	8004068 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004054:	2204      	movs	r2, #4
 8004056:	409a      	lsls	r2, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004060:	f043 0204 	orr.w	r2, r3, #4
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800406c:	2210      	movs	r2, #16
 800406e:	409a      	lsls	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4013      	ands	r3, r2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d043      	beq.n	8004100 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b00      	cmp	r3, #0
 8004084:	d03c      	beq.n	8004100 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800408a:	2210      	movs	r2, #16
 800408c:	409a      	lsls	r2, r3
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d018      	beq.n	80040d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d108      	bne.n	80040c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d024      	beq.n	8004100 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	4798      	blx	r3
 80040be:	e01f      	b.n	8004100 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d01b      	beq.n	8004100 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	4798      	blx	r3
 80040d0:	e016      	b.n	8004100 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d107      	bne.n	80040f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f022 0208 	bic.w	r2, r2, #8
 80040ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004104:	2220      	movs	r2, #32
 8004106:	409a      	lsls	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4013      	ands	r3, r2
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 808f 	beq.w	8004230 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0310 	and.w	r3, r3, #16
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 8087 	beq.w	8004230 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004126:	2220      	movs	r2, #32
 8004128:	409a      	lsls	r2, r3
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b05      	cmp	r3, #5
 8004138:	d136      	bne.n	80041a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 0216 	bic.w	r2, r2, #22
 8004148:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695a      	ldr	r2, [r3, #20]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004158:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	2b00      	cmp	r3, #0
 8004160:	d103      	bne.n	800416a <HAL_DMA_IRQHandler+0x1da>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004166:	2b00      	cmp	r3, #0
 8004168:	d007      	beq.n	800417a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0208 	bic.w	r2, r2, #8
 8004178:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800417e:	223f      	movs	r2, #63	@ 0x3f
 8004180:	409a      	lsls	r2, r3
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800419a:	2b00      	cmp	r3, #0
 800419c:	d07e      	beq.n	800429c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	4798      	blx	r3
        }
        return;
 80041a6:	e079      	b.n	800429c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d01d      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10d      	bne.n	80041e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d031      	beq.n	8004230 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
 80041d4:	e02c      	b.n	8004230 <HAL_DMA_IRQHandler+0x2a0>
 80041d6:	bf00      	nop
 80041d8:	2000003c 	.word	0x2000003c
 80041dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d023      	beq.n	8004230 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	4798      	blx	r3
 80041f0:	e01e      	b.n	8004230 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10f      	bne.n	8004220 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0210 	bic.w	r2, r2, #16
 800420e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004234:	2b00      	cmp	r3, #0
 8004236:	d032      	beq.n	800429e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	d022      	beq.n	800428a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2205      	movs	r2, #5
 8004248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f022 0201 	bic.w	r2, r2, #1
 800425a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	3301      	adds	r3, #1
 8004260:	60bb      	str	r3, [r7, #8]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	429a      	cmp	r2, r3
 8004266:	d307      	bcc.n	8004278 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1f2      	bne.n	800425c <HAL_DMA_IRQHandler+0x2cc>
 8004276:	e000      	b.n	800427a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004278:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	4798      	blx	r3
 800429a:	e000      	b.n	800429e <HAL_DMA_IRQHandler+0x30e>
        return;
 800429c:	bf00      	nop
    }
  }
}
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
 80042b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b40      	cmp	r3, #64	@ 0x40
 80042d0:	d108      	bne.n	80042e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80042e2:	e007      	b.n	80042f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	60da      	str	r2, [r3, #12]
}
 80042f4:	bf00      	nop
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	3b10      	subs	r3, #16
 8004310:	4a14      	ldr	r2, [pc, #80]	@ (8004364 <DMA_CalcBaseAndBitshift+0x64>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	091b      	lsrs	r3, r3, #4
 8004318:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800431a:	4a13      	ldr	r2, [pc, #76]	@ (8004368 <DMA_CalcBaseAndBitshift+0x68>)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4413      	add	r3, r2
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b03      	cmp	r3, #3
 800432c:	d909      	bls.n	8004342 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004336:	f023 0303 	bic.w	r3, r3, #3
 800433a:	1d1a      	adds	r2, r3, #4
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004340:	e007      	b.n	8004352 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800434a:	f023 0303 	bic.w	r3, r3, #3
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	aaaaaaab 	.word	0xaaaaaaab
 8004368:	080110f8 	.word	0x080110f8

0800436c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004374:	2300      	movs	r3, #0
 8004376:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d11f      	bne.n	80043c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b03      	cmp	r3, #3
 800438a:	d856      	bhi.n	800443a <DMA_CheckFifoParam+0xce>
 800438c:	a201      	add	r2, pc, #4	@ (adr r2, 8004394 <DMA_CheckFifoParam+0x28>)
 800438e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004392:	bf00      	nop
 8004394:	080043a5 	.word	0x080043a5
 8004398:	080043b7 	.word	0x080043b7
 800439c:	080043a5 	.word	0x080043a5
 80043a0:	0800443b 	.word	0x0800443b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d046      	beq.n	800443e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043b4:	e043      	b.n	800443e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043be:	d140      	bne.n	8004442 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043c4:	e03d      	b.n	8004442 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ce:	d121      	bne.n	8004414 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b03      	cmp	r3, #3
 80043d4:	d837      	bhi.n	8004446 <DMA_CheckFifoParam+0xda>
 80043d6:	a201      	add	r2, pc, #4	@ (adr r2, 80043dc <DMA_CheckFifoParam+0x70>)
 80043d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043dc:	080043ed 	.word	0x080043ed
 80043e0:	080043f3 	.word	0x080043f3
 80043e4:	080043ed 	.word	0x080043ed
 80043e8:	08004405 	.word	0x08004405
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	73fb      	strb	r3, [r7, #15]
      break;
 80043f0:	e030      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d025      	beq.n	800444a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004402:	e022      	b.n	800444a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004408:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800440c:	d11f      	bne.n	800444e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004412:	e01c      	b.n	800444e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	2b02      	cmp	r3, #2
 8004418:	d903      	bls.n	8004422 <DMA_CheckFifoParam+0xb6>
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b03      	cmp	r3, #3
 800441e:	d003      	beq.n	8004428 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004420:	e018      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	73fb      	strb	r3, [r7, #15]
      break;
 8004426:	e015      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00e      	beq.n	8004452 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	73fb      	strb	r3, [r7, #15]
      break;
 8004438:	e00b      	b.n	8004452 <DMA_CheckFifoParam+0xe6>
      break;
 800443a:	bf00      	nop
 800443c:	e00a      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      break;
 800443e:	bf00      	nop
 8004440:	e008      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      break;
 8004442:	bf00      	nop
 8004444:	e006      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      break;
 8004446:	bf00      	nop
 8004448:	e004      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      break;
 800444a:	bf00      	nop
 800444c:	e002      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      break;   
 800444e:	bf00      	nop
 8004450:	e000      	b.n	8004454 <DMA_CheckFifoParam+0xe8>
      break;
 8004452:	bf00      	nop
    }
  } 
  
  return status; 
 8004454:	7bfb      	ldrb	r3, [r7, #15]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3714      	adds	r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop

08004464 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e03b      	b.n	80044ee <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fd f84a 	bl	8001524 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044b4:	f023 0107 	bic.w	r1, r3, #7
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80044ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	68d1      	ldr	r1, [r2, #12]
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	430b      	orrs	r3, r1
 80044dc:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af02      	add	r7, sp, #8
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	607a      	str	r2, [r7, #4]
 8004502:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800450a:	2b01      	cmp	r3, #1
 800450c:	d101      	bne.n	8004512 <HAL_DMA2D_Start+0x1c>
 800450e:	2302      	movs	r3, #2
 8004510:	e018      	b.n	8004544 <HAL_DMA2D_Start+0x4e>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2202      	movs	r2, #2
 800451e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	68b9      	ldr	r1, [r7, #8]
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f989 	bl	8004844 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f042 0201 	orr.w	r2, r2, #1
 8004540:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d056      	beq.n	8004616 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004568:	f7ff f888 	bl	800367c <HAL_GetTick>
 800456c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800456e:	e04b      	b.n	8004608 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800457e:	2b00      	cmp	r3, #0
 8004580:	d023      	beq.n	80045ca <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0320 	and.w	r3, r3, #32
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004590:	f043 0202 	orr.w	r2, r3, #2
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a6:	f043 0201 	orr.w	r2, r3, #1
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2221      	movs	r2, #33	@ 0x21
 80045b4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2204      	movs	r2, #4
 80045ba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e0a5      	b.n	8004716 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045d0:	d01a      	beq.n	8004608 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045d2:	f7ff f853 	bl	800367c <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d302      	bcc.n	80045e8 <HAL_DMA2D_PollForTransfer+0x9c>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10f      	bne.n	8004608 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ec:	f043 0220 	orr.w	r2, r3, #32
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2203      	movs	r2, #3
 80045f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e086      	b.n	8004716 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0ac      	beq.n	8004570 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	f003 0320 	and.w	r3, r3, #32
 8004620:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	f003 0320 	and.w	r3, r3, #32
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4313      	orrs	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d061      	beq.n	80046fc <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004638:	f7ff f820 	bl	800367c <HAL_GetTick>
 800463c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800463e:	e056      	b.n	80046ee <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 800464e:	2b00      	cmp	r3, #0
 8004650:	d02e      	beq.n	80046b0 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0308 	and.w	r3, r3, #8
 8004658:	2b00      	cmp	r3, #0
 800465a:	d005      	beq.n	8004668 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004660:	f043 0204 	orr.w	r2, r3, #4
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d005      	beq.n	800467e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004676:	f043 0202 	orr.w	r2, r3, #2
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f003 0301 	and.w	r3, r3, #1
 8004684:	2b00      	cmp	r3, #0
 8004686:	d005      	beq.n	8004694 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468c:	f043 0201 	orr.w	r2, r3, #1
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2229      	movs	r2, #41	@ 0x29
 800469a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2204      	movs	r2, #4
 80046a0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e032      	b.n	8004716 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046b6:	d01a      	beq.n	80046ee <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80046b8:	f7fe ffe0 	bl	800367c <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d302      	bcc.n	80046ce <HAL_DMA2D_PollForTransfer+0x182>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10f      	bne.n	80046ee <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d2:	f043 0220 	orr.w	r2, r3, #32
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2203      	movs	r2, #3
 80046de:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e013      	b.n	8004716 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0a1      	beq.n	8004640 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2212      	movs	r2, #18
 8004702:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
	...

08004720 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_DMA2D_ConfigLayer+0x20>
 800473c:	2302      	movs	r3, #2
 800473e:	e079      	b.n	8004834 <HAL_DMA2D_ConfigLayer+0x114>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	3318      	adds	r3, #24
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	4413      	add	r3, r2
 800475a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	685a      	ldr	r2, [r3, #4]
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	041b      	lsls	r3, r3, #16
 8004766:	4313      	orrs	r3, r2
 8004768:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800476a:	4b35      	ldr	r3, [pc, #212]	@ (8004840 <HAL_DMA2D_ConfigLayer+0x120>)
 800476c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2b0a      	cmp	r3, #10
 8004774:	d003      	beq.n	800477e <HAL_DMA2D_ConfigLayer+0x5e>
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b09      	cmp	r3, #9
 800477c:	d107      	bne.n	800478e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	4313      	orrs	r3, r2
 800478a:	617b      	str	r3, [r7, #20]
 800478c:	e005      	b.n	800479a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	061b      	lsls	r3, r3, #24
 8004794:	697a      	ldr	r2, [r7, #20]
 8004796:	4313      	orrs	r3, r2
 8004798:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d120      	bne.n	80047e2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	43db      	mvns	r3, r3
 80047aa:	ea02 0103 	and.w	r1, r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	2b0a      	cmp	r3, #10
 80047c8:	d003      	beq.n	80047d2 <HAL_DMA2D_ConfigLayer+0xb2>
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b09      	cmp	r3, #9
 80047d0:	d127      	bne.n	8004822 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	68da      	ldr	r2, [r3, #12]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80047de:	629a      	str	r2, [r3, #40]	@ 0x28
 80047e0:	e01f      	b.n	8004822 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	69da      	ldr	r2, [r3, #28]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	43db      	mvns	r3, r3
 80047ec:	ea02 0103 	and.w	r1, r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	6812      	ldr	r2, [r2, #0]
 8004802:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b0a      	cmp	r3, #10
 800480a:	d003      	beq.n	8004814 <HAL_DMA2D_ConfigLayer+0xf4>
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2b09      	cmp	r3, #9
 8004812:	d106      	bne.n	8004822 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004820:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	371c      	adds	r7, #28
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr
 8004840:	ff03000f 	.word	0xff03000f

08004844 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004844:	b480      	push	{r7}
 8004846:	b08b      	sub	sp, #44	@ 0x2c
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004858:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	041a      	lsls	r2, r3, #16
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	431a      	orrs	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800487c:	d174      	bne.n	8004968 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004884:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800488c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004894:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	b2db      	uxtb	r3, r3
 800489a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d108      	bne.n	80048b6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	431a      	orrs	r2, r3
 80048aa:	6a3b      	ldr	r3, [r7, #32]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048b4:	e053      	b.n	800495e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d106      	bne.n	80048cc <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ca:	e048      	b.n	800495e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d111      	bne.n	80048f8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	0cdb      	lsrs	r3, r3, #19
 80048d8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	0a9b      	lsrs	r3, r3, #10
 80048de:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	08db      	lsrs	r3, r3, #3
 80048e4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	015a      	lsls	r2, r3, #5
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	02db      	lsls	r3, r3, #11
 80048ee:	4313      	orrs	r3, r2
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f6:	e032      	b.n	800495e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	d117      	bne.n	8004930 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	0fdb      	lsrs	r3, r3, #31
 8004904:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	0cdb      	lsrs	r3, r3, #19
 800490a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	0adb      	lsrs	r3, r3, #11
 8004910:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	08db      	lsrs	r3, r3, #3
 8004916:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	015a      	lsls	r2, r3, #5
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	029b      	lsls	r3, r3, #10
 8004920:	431a      	orrs	r2, r3
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	03db      	lsls	r3, r3, #15
 8004926:	4313      	orrs	r3, r2
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	4313      	orrs	r3, r2
 800492c:	627b      	str	r3, [r7, #36]	@ 0x24
 800492e:	e016      	b.n	800495e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004930:	6a3b      	ldr	r3, [r7, #32]
 8004932:	0f1b      	lsrs	r3, r3, #28
 8004934:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	0d1b      	lsrs	r3, r3, #20
 800493a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	0b1b      	lsrs	r3, r3, #12
 8004940:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	091b      	lsrs	r3, r3, #4
 8004946:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	011a      	lsls	r2, r3, #4
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	431a      	orrs	r2, r3
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	031b      	lsls	r3, r3, #12
 8004956:	4313      	orrs	r3, r2
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	4313      	orrs	r3, r2
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004964:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004966:	e003      	b.n	8004970 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	60da      	str	r2, [r3, #12]
}
 8004970:	bf00      	nop
 8004972:	372c      	adds	r7, #44	@ 0x2c
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800497c:	b480      	push	{r7}
 800497e:	b089      	sub	sp, #36	@ 0x24
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800498a:	2300      	movs	r3, #0
 800498c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800498e:	2300      	movs	r3, #0
 8004990:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004992:	2300      	movs	r3, #0
 8004994:	61fb      	str	r3, [r7, #28]
 8004996:	e177      	b.n	8004c88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004998:	2201      	movs	r2, #1
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	4013      	ands	r3, r2
 80049aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	f040 8166 	bne.w	8004c82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d005      	beq.n	80049ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d130      	bne.n	8004a30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	2203      	movs	r2, #3
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	43db      	mvns	r3, r3
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	4013      	ands	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	005b      	lsls	r3, r3, #1
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	69ba      	ldr	r2, [r7, #24]
 80049fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a04:	2201      	movs	r2, #1
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	091b      	lsrs	r3, r3, #4
 8004a1a:	f003 0201 	and.w	r2, r3, #1
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	fa02 f303 	lsl.w	r3, r2, r3
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 0303 	and.w	r3, r3, #3
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d017      	beq.n	8004a6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	2203      	movs	r2, #3
 8004a48:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4c:	43db      	mvns	r3, r3
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	4013      	ands	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f003 0303 	and.w	r3, r3, #3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d123      	bne.n	8004ac0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	08da      	lsrs	r2, r3, #3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3208      	adds	r2, #8
 8004a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	f003 0307 	and.w	r3, r3, #7
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	220f      	movs	r2, #15
 8004a90:	fa02 f303 	lsl.w	r3, r2, r3
 8004a94:	43db      	mvns	r3, r3
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	691a      	ldr	r2, [r3, #16]
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	08da      	lsrs	r2, r3, #3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	3208      	adds	r2, #8
 8004aba:	69b9      	ldr	r1, [r7, #24]
 8004abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	2203      	movs	r2, #3
 8004acc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f003 0203 	and.w	r2, r3, #3
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80c0 	beq.w	8004c82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	4b66      	ldr	r3, [pc, #408]	@ (8004ca0 <HAL_GPIO_Init+0x324>)
 8004b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b0a:	4a65      	ldr	r2, [pc, #404]	@ (8004ca0 <HAL_GPIO_Init+0x324>)
 8004b0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b12:	4b63      	ldr	r3, [pc, #396]	@ (8004ca0 <HAL_GPIO_Init+0x324>)
 8004b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b1a:	60fb      	str	r3, [r7, #12]
 8004b1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b1e:	4a61      	ldr	r2, [pc, #388]	@ (8004ca4 <HAL_GPIO_Init+0x328>)
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	089b      	lsrs	r3, r3, #2
 8004b24:	3302      	adds	r3, #2
 8004b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	220f      	movs	r2, #15
 8004b36:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3a:	43db      	mvns	r3, r3
 8004b3c:	69ba      	ldr	r2, [r7, #24]
 8004b3e:	4013      	ands	r3, r2
 8004b40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a58      	ldr	r2, [pc, #352]	@ (8004ca8 <HAL_GPIO_Init+0x32c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d037      	beq.n	8004bba <HAL_GPIO_Init+0x23e>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a57      	ldr	r2, [pc, #348]	@ (8004cac <HAL_GPIO_Init+0x330>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d031      	beq.n	8004bb6 <HAL_GPIO_Init+0x23a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a56      	ldr	r2, [pc, #344]	@ (8004cb0 <HAL_GPIO_Init+0x334>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d02b      	beq.n	8004bb2 <HAL_GPIO_Init+0x236>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a55      	ldr	r2, [pc, #340]	@ (8004cb4 <HAL_GPIO_Init+0x338>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d025      	beq.n	8004bae <HAL_GPIO_Init+0x232>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a54      	ldr	r2, [pc, #336]	@ (8004cb8 <HAL_GPIO_Init+0x33c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d01f      	beq.n	8004baa <HAL_GPIO_Init+0x22e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a53      	ldr	r2, [pc, #332]	@ (8004cbc <HAL_GPIO_Init+0x340>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d019      	beq.n	8004ba6 <HAL_GPIO_Init+0x22a>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a52      	ldr	r2, [pc, #328]	@ (8004cc0 <HAL_GPIO_Init+0x344>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d013      	beq.n	8004ba2 <HAL_GPIO_Init+0x226>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a51      	ldr	r2, [pc, #324]	@ (8004cc4 <HAL_GPIO_Init+0x348>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d00d      	beq.n	8004b9e <HAL_GPIO_Init+0x222>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a50      	ldr	r2, [pc, #320]	@ (8004cc8 <HAL_GPIO_Init+0x34c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d007      	beq.n	8004b9a <HAL_GPIO_Init+0x21e>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a4f      	ldr	r2, [pc, #316]	@ (8004ccc <HAL_GPIO_Init+0x350>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d101      	bne.n	8004b96 <HAL_GPIO_Init+0x21a>
 8004b92:	2309      	movs	r3, #9
 8004b94:	e012      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004b96:	230a      	movs	r3, #10
 8004b98:	e010      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004b9a:	2308      	movs	r3, #8
 8004b9c:	e00e      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004b9e:	2307      	movs	r3, #7
 8004ba0:	e00c      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004ba2:	2306      	movs	r3, #6
 8004ba4:	e00a      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004ba6:	2305      	movs	r3, #5
 8004ba8:	e008      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004baa:	2304      	movs	r3, #4
 8004bac:	e006      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e004      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	e002      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e000      	b.n	8004bbc <HAL_GPIO_Init+0x240>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	f002 0203 	and.w	r2, r2, #3
 8004bc2:	0092      	lsls	r2, r2, #2
 8004bc4:	4093      	lsls	r3, r2
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bcc:	4935      	ldr	r1, [pc, #212]	@ (8004ca4 <HAL_GPIO_Init+0x328>)
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	089b      	lsrs	r3, r3, #2
 8004bd2:	3302      	adds	r3, #2
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bda:	4b3d      	ldr	r3, [pc, #244]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	43db      	mvns	r3, r3
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	4013      	ands	r3, r2
 8004be8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d003      	beq.n	8004bfe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004bfe:	4a34      	ldr	r2, [pc, #208]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c04:	4b32      	ldr	r3, [pc, #200]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	43db      	mvns	r3, r3
 8004c0e:	69ba      	ldr	r2, [r7, #24]
 8004c10:	4013      	ands	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c28:	4a29      	ldr	r2, [pc, #164]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c2e:	4b28      	ldr	r3, [pc, #160]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	43db      	mvns	r3, r3
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c52:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c58:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	43db      	mvns	r3, r3
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	4013      	ands	r3, r2
 8004c66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d003      	beq.n	8004c7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c7c:	4a14      	ldr	r2, [pc, #80]	@ (8004cd0 <HAL_GPIO_Init+0x354>)
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	3301      	adds	r3, #1
 8004c86:	61fb      	str	r3, [r7, #28]
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	2b0f      	cmp	r3, #15
 8004c8c:	f67f ae84 	bls.w	8004998 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c90:	bf00      	nop
 8004c92:	bf00      	nop
 8004c94:	3724      	adds	r7, #36	@ 0x24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40023800 	.word	0x40023800
 8004ca4:	40013800 	.word	0x40013800
 8004ca8:	40020000 	.word	0x40020000
 8004cac:	40020400 	.word	0x40020400
 8004cb0:	40020800 	.word	0x40020800
 8004cb4:	40020c00 	.word	0x40020c00
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40021400 	.word	0x40021400
 8004cc0:	40021800 	.word	0x40021800
 8004cc4:	40021c00 	.word	0x40021c00
 8004cc8:	40022000 	.word	0x40022000
 8004ccc:	40022400 	.word	0x40022400
 8004cd0:	40013c00 	.word	0x40013c00

08004cd4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cea:	2300      	movs	r3, #0
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	e0d9      	b.n	8004ea4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	f040 80c9 	bne.w	8004e9e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004d0c:	4a6b      	ldr	r2, [pc, #428]	@ (8004ebc <HAL_GPIO_DeInit+0x1e8>)
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	089b      	lsrs	r3, r3, #2
 8004d12:	3302      	adds	r3, #2
 8004d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d18:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f003 0303 	and.w	r3, r3, #3
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	220f      	movs	r2, #15
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a63      	ldr	r2, [pc, #396]	@ (8004ec0 <HAL_GPIO_DeInit+0x1ec>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d037      	beq.n	8004da6 <HAL_GPIO_DeInit+0xd2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a62      	ldr	r2, [pc, #392]	@ (8004ec4 <HAL_GPIO_DeInit+0x1f0>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d031      	beq.n	8004da2 <HAL_GPIO_DeInit+0xce>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a61      	ldr	r2, [pc, #388]	@ (8004ec8 <HAL_GPIO_DeInit+0x1f4>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d02b      	beq.n	8004d9e <HAL_GPIO_DeInit+0xca>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a60      	ldr	r2, [pc, #384]	@ (8004ecc <HAL_GPIO_DeInit+0x1f8>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d025      	beq.n	8004d9a <HAL_GPIO_DeInit+0xc6>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a5f      	ldr	r2, [pc, #380]	@ (8004ed0 <HAL_GPIO_DeInit+0x1fc>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d01f      	beq.n	8004d96 <HAL_GPIO_DeInit+0xc2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a5e      	ldr	r2, [pc, #376]	@ (8004ed4 <HAL_GPIO_DeInit+0x200>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d019      	beq.n	8004d92 <HAL_GPIO_DeInit+0xbe>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a5d      	ldr	r2, [pc, #372]	@ (8004ed8 <HAL_GPIO_DeInit+0x204>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d013      	beq.n	8004d8e <HAL_GPIO_DeInit+0xba>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a5c      	ldr	r2, [pc, #368]	@ (8004edc <HAL_GPIO_DeInit+0x208>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00d      	beq.n	8004d8a <HAL_GPIO_DeInit+0xb6>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a5b      	ldr	r2, [pc, #364]	@ (8004ee0 <HAL_GPIO_DeInit+0x20c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d007      	beq.n	8004d86 <HAL_GPIO_DeInit+0xb2>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a5a      	ldr	r2, [pc, #360]	@ (8004ee4 <HAL_GPIO_DeInit+0x210>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d101      	bne.n	8004d82 <HAL_GPIO_DeInit+0xae>
 8004d7e:	2309      	movs	r3, #9
 8004d80:	e012      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d82:	230a      	movs	r3, #10
 8004d84:	e010      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d86:	2308      	movs	r3, #8
 8004d88:	e00e      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d8a:	2307      	movs	r3, #7
 8004d8c:	e00c      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d8e:	2306      	movs	r3, #6
 8004d90:	e00a      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d92:	2305      	movs	r3, #5
 8004d94:	e008      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d96:	2304      	movs	r3, #4
 8004d98:	e006      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e004      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004d9e:	2302      	movs	r3, #2
 8004da0:	e002      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <HAL_GPIO_DeInit+0xd4>
 8004da6:	2300      	movs	r3, #0
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	f002 0203 	and.w	r2, r2, #3
 8004dae:	0092      	lsls	r2, r2, #2
 8004db0:	4093      	lsls	r3, r2
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d132      	bne.n	8004e1e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004db8:	4b4b      	ldr	r3, [pc, #300]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	43db      	mvns	r3, r3
 8004dc0:	4949      	ldr	r1, [pc, #292]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004dc6:	4b48      	ldr	r3, [pc, #288]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	43db      	mvns	r3, r3
 8004dce:	4946      	ldr	r1, [pc, #280]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004dd4:	4b44      	ldr	r3, [pc, #272]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dd6:	68da      	ldr	r2, [r3, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	43db      	mvns	r3, r3
 8004ddc:	4942      	ldr	r1, [pc, #264]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dde:	4013      	ands	r3, r2
 8004de0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004de2:	4b41      	ldr	r3, [pc, #260]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	43db      	mvns	r3, r3
 8004dea:	493f      	ldr	r1, [pc, #252]	@ (8004ee8 <HAL_GPIO_DeInit+0x214>)
 8004dec:	4013      	ands	r3, r2
 8004dee:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	220f      	movs	r2, #15
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004e00:	4a2e      	ldr	r2, [pc, #184]	@ (8004ebc <HAL_GPIO_DeInit+0x1e8>)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	089b      	lsrs	r3, r3, #2
 8004e06:	3302      	adds	r3, #2
 8004e08:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	43da      	mvns	r2, r3
 8004e10:	482a      	ldr	r0, [pc, #168]	@ (8004ebc <HAL_GPIO_DeInit+0x1e8>)
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	089b      	lsrs	r3, r3, #2
 8004e16:	400a      	ands	r2, r1
 8004e18:	3302      	adds	r3, #2
 8004e1a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	2103      	movs	r1, #3
 8004e28:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2c:	43db      	mvns	r3, r3
 8004e2e:	401a      	ands	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	08da      	lsrs	r2, r3, #3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	3208      	adds	r2, #8
 8004e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f003 0307 	and.w	r3, r3, #7
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	220f      	movs	r2, #15
 8004e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4e:	43db      	mvns	r3, r3
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	08d2      	lsrs	r2, r2, #3
 8004e54:	4019      	ands	r1, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	3208      	adds	r2, #8
 8004e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68da      	ldr	r2, [r3, #12]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	2103      	movs	r1, #3
 8004e68:	fa01 f303 	lsl.w	r3, r1, r3
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	401a      	ands	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	2101      	movs	r1, #1
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e80:	43db      	mvns	r3, r3
 8004e82:	401a      	ands	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	2103      	movs	r1, #3
 8004e92:	fa01 f303 	lsl.w	r3, r1, r3
 8004e96:	43db      	mvns	r3, r3
 8004e98:	401a      	ands	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	617b      	str	r3, [r7, #20]
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	2b0f      	cmp	r3, #15
 8004ea8:	f67f af22 	bls.w	8004cf0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004eac:	bf00      	nop
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40013800 	.word	0x40013800
 8004ec0:	40020000 	.word	0x40020000
 8004ec4:	40020400 	.word	0x40020400
 8004ec8:	40020800 	.word	0x40020800
 8004ecc:	40020c00 	.word	0x40020c00
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	40021400 	.word	0x40021400
 8004ed8:	40021800 	.word	0x40021800
 8004edc:	40021c00 	.word	0x40021c00
 8004ee0:	40022000 	.word	0x40022000
 8004ee4:	40022400 	.word	0x40022400
 8004ee8:	40013c00 	.word	0x40013c00

08004eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	807b      	strh	r3, [r7, #2]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004efc:	787b      	ldrb	r3, [r7, #1]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f02:	887a      	ldrh	r2, [r7, #2]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f08:	e003      	b.n	8004f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f0a:	887b      	ldrh	r3, [r7, #2]
 8004f0c:	041a      	lsls	r2, r3, #16
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	619a      	str	r2, [r3, #24]
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
	...

08004f20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e12b      	b.n	800518a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7fc fb0e 	bl	8001568 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2224      	movs	r2, #36	@ 0x24
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0201 	bic.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f84:	f003 f98e 	bl	80082a4 <HAL_RCC_GetPCLK1Freq>
 8004f88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	4a81      	ldr	r2, [pc, #516]	@ (8005194 <HAL_I2C_Init+0x274>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d807      	bhi.n	8004fa4 <HAL_I2C_Init+0x84>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4a80      	ldr	r2, [pc, #512]	@ (8005198 <HAL_I2C_Init+0x278>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	bf94      	ite	ls
 8004f9c:	2301      	movls	r3, #1
 8004f9e:	2300      	movhi	r3, #0
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	e006      	b.n	8004fb2 <HAL_I2C_Init+0x92>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4a7d      	ldr	r2, [pc, #500]	@ (800519c <HAL_I2C_Init+0x27c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	bf94      	ite	ls
 8004fac:	2301      	movls	r3, #1
 8004fae:	2300      	movhi	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e0e7      	b.n	800518a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4a78      	ldr	r2, [pc, #480]	@ (80051a0 <HAL_I2C_Init+0x280>)
 8004fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc2:	0c9b      	lsrs	r3, r3, #18
 8004fc4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	4a6a      	ldr	r2, [pc, #424]	@ (8005194 <HAL_I2C_Init+0x274>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d802      	bhi.n	8004ff4 <HAL_I2C_Init+0xd4>
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	e009      	b.n	8005008 <HAL_I2C_Init+0xe8>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ffa:	fb02 f303 	mul.w	r3, r2, r3
 8004ffe:	4a69      	ldr	r2, [pc, #420]	@ (80051a4 <HAL_I2C_Init+0x284>)
 8005000:	fba2 2303 	umull	r2, r3, r2, r3
 8005004:	099b      	lsrs	r3, r3, #6
 8005006:	3301      	adds	r3, #1
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	6812      	ldr	r2, [r2, #0]
 800500c:	430b      	orrs	r3, r1
 800500e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	69db      	ldr	r3, [r3, #28]
 8005016:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800501a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	495c      	ldr	r1, [pc, #368]	@ (8005194 <HAL_I2C_Init+0x274>)
 8005024:	428b      	cmp	r3, r1
 8005026:	d819      	bhi.n	800505c <HAL_I2C_Init+0x13c>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	1e59      	subs	r1, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	fbb1 f3f3 	udiv	r3, r1, r3
 8005036:	1c59      	adds	r1, r3, #1
 8005038:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800503c:	400b      	ands	r3, r1
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00a      	beq.n	8005058 <HAL_I2C_Init+0x138>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	1e59      	subs	r1, r3, #1
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005050:	3301      	adds	r3, #1
 8005052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005056:	e051      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 8005058:	2304      	movs	r3, #4
 800505a:	e04f      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d111      	bne.n	8005088 <HAL_I2C_Init+0x168>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	1e58      	subs	r0, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	460b      	mov	r3, r1
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	440b      	add	r3, r1
 8005072:	fbb0 f3f3 	udiv	r3, r0, r3
 8005076:	3301      	adds	r3, #1
 8005078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800507c:	2b00      	cmp	r3, #0
 800507e:	bf0c      	ite	eq
 8005080:	2301      	moveq	r3, #1
 8005082:	2300      	movne	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	e012      	b.n	80050ae <HAL_I2C_Init+0x18e>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	1e58      	subs	r0, r3, #1
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6859      	ldr	r1, [r3, #4]
 8005090:	460b      	mov	r3, r1
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	0099      	lsls	r1, r3, #2
 8005098:	440b      	add	r3, r1
 800509a:	fbb0 f3f3 	udiv	r3, r0, r3
 800509e:	3301      	adds	r3, #1
 80050a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	bf0c      	ite	eq
 80050a8:	2301      	moveq	r3, #1
 80050aa:	2300      	movne	r3, #0
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <HAL_I2C_Init+0x196>
 80050b2:	2301      	movs	r3, #1
 80050b4:	e022      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10e      	bne.n	80050dc <HAL_I2C_Init+0x1bc>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	1e58      	subs	r0, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6859      	ldr	r1, [r3, #4]
 80050c6:	460b      	mov	r3, r1
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	440b      	add	r3, r1
 80050cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80050d0:	3301      	adds	r3, #1
 80050d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050da:	e00f      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1e58      	subs	r0, r3, #1
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6859      	ldr	r1, [r3, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	0099      	lsls	r1, r3, #2
 80050ec:	440b      	add	r3, r1
 80050ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80050f2:	3301      	adds	r3, #1
 80050f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050fc:	6879      	ldr	r1, [r7, #4]
 80050fe:	6809      	ldr	r1, [r1, #0]
 8005100:	4313      	orrs	r3, r2
 8005102:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	69da      	ldr	r2, [r3, #28]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800512a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6911      	ldr	r1, [r2, #16]
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	68d2      	ldr	r2, [r2, #12]
 8005136:	4311      	orrs	r1, r2
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	430b      	orrs	r3, r1
 800513e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695a      	ldr	r2, [r3, #20]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0201 	orr.w	r2, r2, #1
 800516a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2220      	movs	r2, #32
 8005176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	000186a0 	.word	0x000186a0
 8005198:	001e847f 	.word	0x001e847f
 800519c:	003d08ff 	.word	0x003d08ff
 80051a0:	431bde83 	.word	0x431bde83
 80051a4:	10624dd3 	.word	0x10624dd3

080051a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af02      	add	r7, sp, #8
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	4608      	mov	r0, r1
 80051b2:	4611      	mov	r1, r2
 80051b4:	461a      	mov	r2, r3
 80051b6:	4603      	mov	r3, r0
 80051b8:	817b      	strh	r3, [r7, #10]
 80051ba:	460b      	mov	r3, r1
 80051bc:	813b      	strh	r3, [r7, #8]
 80051be:	4613      	mov	r3, r2
 80051c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051c2:	f7fe fa5b 	bl	800367c <HAL_GetTick>
 80051c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	f040 80d9 	bne.w	8005388 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	2319      	movs	r3, #25
 80051dc:	2201      	movs	r2, #1
 80051de:	496d      	ldr	r1, [pc, #436]	@ (8005394 <HAL_I2C_Mem_Write+0x1ec>)
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 fc8b 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80051ec:	2302      	movs	r3, #2
 80051ee:	e0cc      	b.n	800538a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_I2C_Mem_Write+0x56>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e0c5      	b.n	800538a <HAL_I2C_Mem_Write+0x1e2>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b01      	cmp	r3, #1
 8005212:	d007      	beq.n	8005224 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0201 	orr.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005232:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2221      	movs	r2, #33	@ 0x21
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2240      	movs	r2, #64	@ 0x40
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a3a      	ldr	r2, [r7, #32]
 800524e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005254:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525a:	b29a      	uxth	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4a4d      	ldr	r2, [pc, #308]	@ (8005398 <HAL_I2C_Mem_Write+0x1f0>)
 8005264:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005266:	88f8      	ldrh	r0, [r7, #6]
 8005268:	893a      	ldrh	r2, [r7, #8]
 800526a:	8979      	ldrh	r1, [r7, #10]
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	9301      	str	r3, [sp, #4]
 8005270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	4603      	mov	r3, r0
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fac2 	bl	8005800 <I2C_RequestMemoryWrite>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d052      	beq.n	8005328 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e081      	b.n	800538a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 fd50 	bl	8005d30 <I2C_WaitOnTXEFlagUntilTimeout>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00d      	beq.n	80052b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529a:	2b04      	cmp	r3, #4
 800529c:	d107      	bne.n	80052ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e06b      	b.n	800538a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	781a      	ldrb	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052cc:	3b01      	subs	r3, #1
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d8:	b29b      	uxth	r3, r3
 80052da:	3b01      	subs	r3, #1
 80052dc:	b29a      	uxth	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d11b      	bne.n	8005328 <HAL_I2C_Mem_Write+0x180>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d017      	beq.n	8005328 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fc:	781a      	ldrb	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005312:	3b01      	subs	r3, #1
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1aa      	bne.n	8005286 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f000 fd43 	bl	8005dc0 <I2C_WaitOnBTFFlagUntilTimeout>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00d      	beq.n	800535c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005344:	2b04      	cmp	r3, #4
 8005346:	d107      	bne.n	8005358 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005356:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e016      	b.n	800538a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800536a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2220      	movs	r2, #32
 8005370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	e000      	b.n	800538a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005388:	2302      	movs	r3, #2
  }
}
 800538a:	4618      	mov	r0, r3
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	00100002 	.word	0x00100002
 8005398:	ffff0000 	.word	0xffff0000

0800539c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08c      	sub	sp, #48	@ 0x30
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	4608      	mov	r0, r1
 80053a6:	4611      	mov	r1, r2
 80053a8:	461a      	mov	r2, r3
 80053aa:	4603      	mov	r3, r0
 80053ac:	817b      	strh	r3, [r7, #10]
 80053ae:	460b      	mov	r3, r1
 80053b0:	813b      	strh	r3, [r7, #8]
 80053b2:	4613      	mov	r3, r2
 80053b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053b6:	f7fe f961 	bl	800367c <HAL_GetTick>
 80053ba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b20      	cmp	r3, #32
 80053c6:	f040 8214 	bne.w	80057f2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	2319      	movs	r3, #25
 80053d0:	2201      	movs	r2, #1
 80053d2:	497b      	ldr	r1, [pc, #492]	@ (80055c0 <HAL_I2C_Mem_Read+0x224>)
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 fb91 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80053e0:	2302      	movs	r3, #2
 80053e2:	e207      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d101      	bne.n	80053f2 <HAL_I2C_Mem_Read+0x56>
 80053ee:	2302      	movs	r3, #2
 80053f0:	e200      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b01      	cmp	r3, #1
 8005406:	d007      	beq.n	8005418 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0201 	orr.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005426:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2222      	movs	r2, #34	@ 0x22
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2240      	movs	r2, #64	@ 0x40
 8005434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005442:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005448:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544e:	b29a      	uxth	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	4a5b      	ldr	r2, [pc, #364]	@ (80055c4 <HAL_I2C_Mem_Read+0x228>)
 8005458:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800545a:	88f8      	ldrh	r0, [r7, #6]
 800545c:	893a      	ldrh	r2, [r7, #8]
 800545e:	8979      	ldrh	r1, [r7, #10]
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	9301      	str	r3, [sp, #4]
 8005464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005466:	9300      	str	r3, [sp, #0]
 8005468:	4603      	mov	r3, r0
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 fa5e 	bl	800592c <I2C_RequestMemoryRead>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e1bc      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800547e:	2b00      	cmp	r3, #0
 8005480:	d113      	bne.n	80054aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005482:	2300      	movs	r3, #0
 8005484:	623b      	str	r3, [r7, #32]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	623b      	str	r3, [r7, #32]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	623b      	str	r3, [r7, #32]
 8005496:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	e190      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d11b      	bne.n	80054ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c2:	2300      	movs	r3, #0
 80054c4:	61fb      	str	r3, [r7, #28]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	61fb      	str	r3, [r7, #28]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	61fb      	str	r3, [r7, #28]
 80054d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	e170      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d11b      	bne.n	800552a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005500:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005510:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005512:	2300      	movs	r3, #0
 8005514:	61bb      	str	r3, [r7, #24]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	61bb      	str	r3, [r7, #24]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	61bb      	str	r3, [r7, #24]
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	e150      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800552a:	2300      	movs	r3, #0
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	617b      	str	r3, [r7, #20]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005540:	e144      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005546:	2b03      	cmp	r3, #3
 8005548:	f200 80f1 	bhi.w	800572e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005550:	2b01      	cmp	r3, #1
 8005552:	d123      	bne.n	800559c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005556:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 fc79 	bl	8005e50 <I2C_WaitOnRXNEFlagUntilTimeout>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d001      	beq.n	8005568 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e145      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557a:	1c5a      	adds	r2, r3, #1
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005584:	3b01      	subs	r3, #1
 8005586:	b29a      	uxth	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	3b01      	subs	r3, #1
 8005594:	b29a      	uxth	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800559a:	e117      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d14e      	bne.n	8005642 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055aa:	2200      	movs	r2, #0
 80055ac:	4906      	ldr	r1, [pc, #24]	@ (80055c8 <HAL_I2C_Mem_Read+0x22c>)
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 faa4 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d008      	beq.n	80055cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e11a      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
 80055be:	bf00      	nop
 80055c0:	00100002 	.word	0x00100002
 80055c4:	ffff0000 	.word	0xffff0000
 80055c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	691a      	ldr	r2, [r3, #16]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	691a      	ldr	r2, [r3, #16]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005618:	b2d2      	uxtb	r2, r2
 800561a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005636:	b29b      	uxth	r3, r3
 8005638:	3b01      	subs	r3, #1
 800563a:	b29a      	uxth	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005640:	e0c4      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005648:	2200      	movs	r2, #0
 800564a:	496c      	ldr	r1, [pc, #432]	@ (80057fc <HAL_I2C_Mem_Read+0x460>)
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 fa55 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0cb      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800566a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	691a      	ldr	r2, [r3, #16]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567e:	1c5a      	adds	r2, r3, #1
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800569e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a4:	2200      	movs	r2, #0
 80056a6:	4955      	ldr	r1, [pc, #340]	@ (80057fc <HAL_I2C_Mem_Read+0x460>)
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 fa27 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e09d      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691a      	ldr	r2, [r3, #16]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691a      	ldr	r2, [r3, #16]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800572c:	e04e      	b.n	80057cc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800572e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005730:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 fb8c 	bl	8005e50 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e058      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	691a      	ldr	r2, [r3, #16]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005754:	1c5a      	adds	r2, r3, #1
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800575e:	3b01      	subs	r3, #1
 8005760:	b29a      	uxth	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	f003 0304 	and.w	r3, r3, #4
 800577e:	2b04      	cmp	r3, #4
 8005780:	d124      	bne.n	80057cc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005786:	2b03      	cmp	r3, #3
 8005788:	d107      	bne.n	800579a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005798:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	691a      	ldr	r2, [r3, #16]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ac:	1c5a      	adds	r2, r3, #1
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f47f aeb6 	bne.w	8005542 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	e000      	b.n	80057f4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80057f2:	2302      	movs	r3, #2
  }
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3728      	adds	r7, #40	@ 0x28
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	00010004 	.word	0x00010004

08005800 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	4608      	mov	r0, r1
 800580a:	4611      	mov	r1, r2
 800580c:	461a      	mov	r2, r3
 800580e:	4603      	mov	r3, r0
 8005810:	817b      	strh	r3, [r7, #10]
 8005812:	460b      	mov	r3, r1
 8005814:	813b      	strh	r3, [r7, #8]
 8005816:	4613      	mov	r3, r2
 8005818:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005828:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	2200      	movs	r2, #0
 8005832:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 f960 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00d      	beq.n	800585e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005850:	d103      	bne.n	800585a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005858:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e05f      	b.n	800591e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800585e:	897b      	ldrh	r3, [r7, #10]
 8005860:	b2db      	uxtb	r3, r3
 8005862:	461a      	mov	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800586c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800586e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005870:	6a3a      	ldr	r2, [r7, #32]
 8005872:	492d      	ldr	r1, [pc, #180]	@ (8005928 <I2C_RequestMemoryWrite+0x128>)
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f9bb 	bl	8005bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e04c      	b.n	800591e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005884:	2300      	movs	r3, #0
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800589a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800589c:	6a39      	ldr	r1, [r7, #32]
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 fa46 	bl	8005d30 <I2C_WaitOnTXEFlagUntilTimeout>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00d      	beq.n	80058c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	d107      	bne.n	80058c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e02b      	b.n	800591e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058c6:	88fb      	ldrh	r3, [r7, #6]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d105      	bne.n	80058d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058cc:	893b      	ldrh	r3, [r7, #8]
 80058ce:	b2da      	uxtb	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	611a      	str	r2, [r3, #16]
 80058d6:	e021      	b.n	800591c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80058d8:	893b      	ldrh	r3, [r7, #8]
 80058da:	0a1b      	lsrs	r3, r3, #8
 80058dc:	b29b      	uxth	r3, r3
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e8:	6a39      	ldr	r1, [r7, #32]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 fa20 	bl	8005d30 <I2C_WaitOnTXEFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00d      	beq.n	8005912 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d107      	bne.n	800590e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800590c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e005      	b.n	800591e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005912:	893b      	ldrh	r3, [r7, #8]
 8005914:	b2da      	uxtb	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	00010002 	.word	0x00010002

0800592c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b088      	sub	sp, #32
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	4608      	mov	r0, r1
 8005936:	4611      	mov	r1, r2
 8005938:	461a      	mov	r2, r3
 800593a:	4603      	mov	r3, r0
 800593c:	817b      	strh	r3, [r7, #10]
 800593e:	460b      	mov	r3, r1
 8005940:	813b      	strh	r3, [r7, #8]
 8005942:	4613      	mov	r3, r2
 8005944:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005954:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005964:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	9300      	str	r3, [sp, #0]
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	2200      	movs	r2, #0
 800596e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 f8c2 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00d      	beq.n	800599a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005988:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800598c:	d103      	bne.n	8005996 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005994:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e0aa      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800599a:	897b      	ldrh	r3, [r7, #10]
 800599c:	b2db      	uxtb	r3, r3
 800599e:	461a      	mov	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80059a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	6a3a      	ldr	r2, [r7, #32]
 80059ae:	4952      	ldr	r1, [pc, #328]	@ (8005af8 <I2C_RequestMemoryRead+0x1cc>)
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f000 f91d 	bl	8005bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e097      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059c0:	2300      	movs	r3, #0
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	617b      	str	r3, [r7, #20]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059d8:	6a39      	ldr	r1, [r7, #32]
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f000 f9a8 	bl	8005d30 <I2C_WaitOnTXEFlagUntilTimeout>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00d      	beq.n	8005a02 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	d107      	bne.n	80059fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e076      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a02:	88fb      	ldrh	r3, [r7, #6]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d105      	bne.n	8005a14 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a08:	893b      	ldrh	r3, [r7, #8]
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	611a      	str	r2, [r3, #16]
 8005a12:	e021      	b.n	8005a58 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a14:	893b      	ldrh	r3, [r7, #8]
 8005a16:	0a1b      	lsrs	r3, r3, #8
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	b2da      	uxtb	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a24:	6a39      	ldr	r1, [r7, #32]
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 f982 	bl	8005d30 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00d      	beq.n	8005a4e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	d107      	bne.n	8005a4a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a48:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e050      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a4e:	893b      	ldrh	r3, [r7, #8]
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a5a:	6a39      	ldr	r1, [r7, #32]
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 f967 	bl	8005d30 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00d      	beq.n	8005a84 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a6c:	2b04      	cmp	r3, #4
 8005a6e:	d107      	bne.n	8005a80 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a7e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e035      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a92:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	6a3b      	ldr	r3, [r7, #32]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 f82b 	bl	8005afc <I2C_WaitOnFlagUntilTimeout>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00d      	beq.n	8005ac8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aba:	d103      	bne.n	8005ac4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ac2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e013      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005ac8:	897b      	ldrh	r3, [r7, #10]
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	f043 0301 	orr.w	r3, r3, #1
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ada:	6a3a      	ldr	r2, [r7, #32]
 8005adc:	4906      	ldr	r1, [pc, #24]	@ (8005af8 <I2C_RequestMemoryRead+0x1cc>)
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 f886 	bl	8005bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e000      	b.n	8005af0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3718      	adds	r7, #24
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	00010002 	.word	0x00010002

08005afc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	603b      	str	r3, [r7, #0]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b0c:	e048      	b.n	8005ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b14:	d044      	beq.n	8005ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b16:	f7fd fdb1 	bl	800367c <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d302      	bcc.n	8005b2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d139      	bne.n	8005ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	0c1b      	lsrs	r3, r3, #16
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d10d      	bne.n	8005b52 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	43da      	mvns	r2, r3
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	4013      	ands	r3, r2
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	bf0c      	ite	eq
 8005b48:	2301      	moveq	r3, #1
 8005b4a:	2300      	movne	r3, #0
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	461a      	mov	r2, r3
 8005b50:	e00c      	b.n	8005b6c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	43da      	mvns	r2, r3
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	bf0c      	ite	eq
 8005b64:	2301      	moveq	r3, #1
 8005b66:	2300      	movne	r3, #0
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	79fb      	ldrb	r3, [r7, #7]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d116      	bne.n	8005ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e023      	b.n	8005be8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	0c1b      	lsrs	r3, r3, #16
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d10d      	bne.n	8005bc6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	43da      	mvns	r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	bf0c      	ite	eq
 8005bbc:	2301      	moveq	r3, #1
 8005bbe:	2300      	movne	r3, #0
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	e00c      	b.n	8005be0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	43da      	mvns	r2, r3
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	bf0c      	ite	eq
 8005bd8:	2301      	moveq	r3, #1
 8005bda:	2300      	movne	r3, #0
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	461a      	mov	r2, r3
 8005be0:	79fb      	ldrb	r3, [r7, #7]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d093      	beq.n	8005b0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
 8005bfc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005bfe:	e071      	b.n	8005ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c0e:	d123      	bne.n	8005c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c1e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c44:	f043 0204 	orr.w	r2, r3, #4
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e067      	b.n	8005d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c5e:	d041      	beq.n	8005ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c60:	f7fd fd0c 	bl	800367c <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d302      	bcc.n	8005c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d136      	bne.n	8005ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	0c1b      	lsrs	r3, r3, #16
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d10c      	bne.n	8005c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	43da      	mvns	r2, r3
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	bf14      	ite	ne
 8005c92:	2301      	movne	r3, #1
 8005c94:	2300      	moveq	r3, #0
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	e00b      	b.n	8005cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	43da      	mvns	r2, r3
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	bf14      	ite	ne
 8005cac:	2301      	movne	r3, #1
 8005cae:	2300      	moveq	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d016      	beq.n	8005ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd0:	f043 0220 	orr.w	r2, r3, #32
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e021      	b.n	8005d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	0c1b      	lsrs	r3, r3, #16
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d10c      	bne.n	8005d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	43da      	mvns	r2, r3
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	bf14      	ite	ne
 8005d00:	2301      	movne	r3, #1
 8005d02:	2300      	moveq	r3, #0
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	e00b      	b.n	8005d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	43da      	mvns	r2, r3
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	4013      	ands	r3, r2
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	bf14      	ite	ne
 8005d1a:	2301      	movne	r3, #1
 8005d1c:	2300      	moveq	r3, #0
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f47f af6d 	bne.w	8005c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d3c:	e034      	b.n	8005da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 f8e3 	bl	8005f0a <I2C_IsAcknowledgeFailed>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e034      	b.n	8005db8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d54:	d028      	beq.n	8005da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d56:	f7fd fc91 	bl	800367c <HAL_GetTick>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d302      	bcc.n	8005d6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d11d      	bne.n	8005da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d76:	2b80      	cmp	r3, #128	@ 0x80
 8005d78:	d016      	beq.n	8005da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d94:	f043 0220 	orr.w	r2, r3, #32
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e007      	b.n	8005db8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db2:	2b80      	cmp	r3, #128	@ 0x80
 8005db4:	d1c3      	bne.n	8005d3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3710      	adds	r7, #16
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005dcc:	e034      	b.n	8005e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 f89b 	bl	8005f0a <I2C_IsAcknowledgeFailed>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d001      	beq.n	8005dde <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e034      	b.n	8005e48 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005de4:	d028      	beq.n	8005e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005de6:	f7fd fc49 	bl	800367c <HAL_GetTick>
 8005dea:	4602      	mov	r2, r0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d302      	bcc.n	8005dfc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d11d      	bne.n	8005e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	f003 0304 	and.w	r3, r3, #4
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d016      	beq.n	8005e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2220      	movs	r2, #32
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e24:	f043 0220 	orr.w	r2, r3, #32
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e007      	b.n	8005e48 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	f003 0304 	and.w	r3, r3, #4
 8005e42:	2b04      	cmp	r3, #4
 8005e44:	d1c3      	bne.n	8005dce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e5c:	e049      	b.n	8005ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	f003 0310 	and.w	r3, r3, #16
 8005e68:	2b10      	cmp	r3, #16
 8005e6a:	d119      	bne.n	8005ea0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f06f 0210 	mvn.w	r2, #16
 8005e74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e030      	b.n	8005f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea0:	f7fd fbec 	bl	800367c <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d302      	bcc.n	8005eb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d11d      	bne.n	8005ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec0:	2b40      	cmp	r3, #64	@ 0x40
 8005ec2:	d016      	beq.n	8005ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ede:	f043 0220 	orr.w	r2, r3, #32
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e007      	b.n	8005f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	695b      	ldr	r3, [r3, #20]
 8005ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005efc:	2b40      	cmp	r3, #64	@ 0x40
 8005efe:	d1ae      	bne.n	8005e5e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3710      	adds	r7, #16
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}

08005f0a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	b083      	sub	sp, #12
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f20:	d11b      	bne.n	8005f5a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005f2a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2220      	movs	r2, #32
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f46:	f043 0204 	orr.w	r2, r3, #4
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e000      	b.n	8005f5c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d129      	bne.n	8005fd2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2224      	movs	r2, #36	@ 0x24
 8005f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0201 	bic.w	r2, r2, #1
 8005f94:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0210 	bic.w	r2, r2, #16
 8005fa4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0201 	orr.w	r2, r2, #1
 8005fc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	e000      	b.n	8005fd4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005fd2:	2302      	movs	r3, #2
  }
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005fea:	2300      	movs	r3, #0
 8005fec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b20      	cmp	r3, #32
 8005ff8:	d12a      	bne.n	8006050 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2224      	movs	r2, #36	@ 0x24
 8005ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0201 	bic.w	r2, r2, #1
 8006010:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800601a:	89fb      	ldrh	r3, [r7, #14]
 800601c:	f023 030f 	bic.w	r3, r3, #15
 8006020:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	b29a      	uxth	r2, r3
 8006026:	89fb      	ldrh	r3, [r7, #14]
 8006028:	4313      	orrs	r3, r2
 800602a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	89fa      	ldrh	r2, [r7, #14]
 8006032:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f042 0201 	orr.w	r2, r2, #1
 8006042:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	e000      	b.n	8006052 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006050:	2302      	movs	r3, #2
  }
}
 8006052:	4618      	mov	r0, r3
 8006054:	3714      	adds	r7, #20
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr

0800605e <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e08f      	b.n	8006190 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b00      	cmp	r3, #0
 800607a:	d106      	bne.n	800608a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f7fb fad9 	bl	800163c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2202      	movs	r2, #2
 800608e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699a      	ldr	r2, [r3, #24]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80060a0:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6999      	ldr	r1, [r3, #24]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80060b6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	041b      	lsls	r3, r3, #16
 80060cc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6999      	ldr	r1, [r3, #24]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	430a      	orrs	r2, r1
 80060da:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	69db      	ldr	r3, [r3, #28]
 80060e0:	041b      	lsls	r3, r3, #16
 80060e2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a19      	ldr	r1, [r3, #32]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	430a      	orrs	r2, r1
 80060f0:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f6:	041b      	lsls	r3, r3, #16
 80060f8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	430a      	orrs	r2, r1
 8006106:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610c:	041b      	lsls	r3, r3, #16
 800610e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	430a      	orrs	r2, r1
 800611c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006124:	021b      	lsls	r3, r3, #8
 8006126:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800612e:	041b      	lsls	r3, r3, #16
 8006130:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006140:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006148:	68ba      	ldr	r2, [r7, #8]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	4313      	orrs	r3, r2
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006154:	431a      	orrs	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	430a      	orrs	r2, r1
 800615c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f042 0206 	orr.w	r2, r2, #6
 800616c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	699a      	ldr	r2, [r3, #24]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f042 0201 	orr.w	r2, r2, #1
 800617c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006198:	b5b0      	push	{r4, r5, r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_LTDC_ConfigLayer+0x1a>
 80061ae:	2302      	movs	r3, #2
 80061b0:	e02c      	b.n	800620c <HAL_LTDC_ConfigLayer+0x74>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2202      	movs	r2, #2
 80061be:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2134      	movs	r1, #52	@ 0x34
 80061c8:	fb01 f303 	mul.w	r3, r1, r3
 80061cc:	4413      	add	r3, r2
 80061ce:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	4614      	mov	r4, r2
 80061d6:	461d      	mov	r5, r3
 80061d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061e4:	682b      	ldr	r3, [r5, #0]
 80061e6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	68b9      	ldr	r1, [r7, #8]
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f000 f83b 	bl	8006268 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2201      	movs	r2, #1
 80061f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bdb0      	pop	{r4, r5, r7, pc}

08006214 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006222:	2b01      	cmp	r3, #1
 8006224:	d101      	bne.n	800622a <HAL_LTDC_EnableDither+0x16>
 8006226:	2302      	movs	r3, #2
 8006228:	e016      	b.n	8006258 <HAL_LTDC_EnableDither+0x44>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2202      	movs	r2, #2
 8006236:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 800623a:	4b0a      	ldr	r3, [pc, #40]	@ (8006264 <HAL_LTDC_EnableDither+0x50>)
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	4a09      	ldr	r2, [pc, #36]	@ (8006264 <HAL_LTDC_EnableDither+0x50>)
 8006240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006244:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr
 8006264:	40016800 	.word	0x40016800

08006268 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006268:	b480      	push	{r7}
 800626a:	b089      	sub	sp, #36	@ 0x24
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	0c1b      	lsrs	r3, r3, #16
 8006280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006284:	4413      	add	r3, r2
 8006286:	041b      	lsls	r3, r3, #16
 8006288:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	01db      	lsls	r3, r3, #7
 8006294:	4413      	add	r3, r2
 8006296:	3384      	adds	r3, #132	@ 0x84
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	6812      	ldr	r2, [r2, #0]
 800629e:	4611      	mov	r1, r2
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	01d2      	lsls	r2, r2, #7
 80062a4:	440a      	add	r2, r1
 80062a6:	3284      	adds	r2, #132	@ 0x84
 80062a8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80062ac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	0c1b      	lsrs	r3, r3, #16
 80062ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062be:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062c0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4619      	mov	r1, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	01db      	lsls	r3, r3, #7
 80062cc:	440b      	add	r3, r1
 80062ce:	3384      	adds	r3, #132	@ 0x84
 80062d0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062d6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	68da      	ldr	r2, [r3, #12]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062e6:	4413      	add	r3, r2
 80062e8:	041b      	lsls	r3, r3, #16
 80062ea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	01db      	lsls	r3, r3, #7
 80062f6:	4413      	add	r3, r2
 80062f8:	3384      	adds	r3, #132	@ 0x84
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	6812      	ldr	r2, [r2, #0]
 8006300:	4611      	mov	r1, r2
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	01d2      	lsls	r2, r2, #7
 8006306:	440a      	add	r2, r1
 8006308:	3284      	adds	r2, #132	@ 0x84
 800630a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800630e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	689a      	ldr	r2, [r3, #8]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800631e:	4413      	add	r3, r2
 8006320:	1c5a      	adds	r2, r3, #1
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4619      	mov	r1, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	01db      	lsls	r3, r3, #7
 800632c:	440b      	add	r3, r1
 800632e:	3384      	adds	r3, #132	@ 0x84
 8006330:	4619      	mov	r1, r3
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	4313      	orrs	r3, r2
 8006336:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	461a      	mov	r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	01db      	lsls	r3, r3, #7
 8006342:	4413      	add	r3, r2
 8006344:	3384      	adds	r3, #132	@ 0x84
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	4611      	mov	r1, r2
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	01d2      	lsls	r2, r2, #7
 8006352:	440a      	add	r2, r1
 8006354:	3284      	adds	r2, #132	@ 0x84
 8006356:	f023 0307 	bic.w	r3, r3, #7
 800635a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	461a      	mov	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	01db      	lsls	r3, r3, #7
 8006366:	4413      	add	r3, r2
 8006368:	3384      	adds	r3, #132	@ 0x84
 800636a:	461a      	mov	r2, r3
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006378:	021b      	lsls	r3, r3, #8
 800637a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006382:	041b      	lsls	r3, r3, #16
 8006384:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	061b      	lsls	r3, r3, #24
 800638c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006394:	461a      	mov	r2, r3
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	431a      	orrs	r2, r3
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	431a      	orrs	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4619      	mov	r1, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	01db      	lsls	r3, r3, #7
 80063a8:	440b      	add	r3, r1
 80063aa:	3384      	adds	r3, #132	@ 0x84
 80063ac:	4619      	mov	r1, r3
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	461a      	mov	r2, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	01db      	lsls	r3, r3, #7
 80063be:	4413      	add	r3, r2
 80063c0:	3384      	adds	r3, #132	@ 0x84
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	6812      	ldr	r2, [r2, #0]
 80063c8:	4611      	mov	r1, r2
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	01d2      	lsls	r2, r2, #7
 80063ce:	440a      	add	r2, r1
 80063d0:	3284      	adds	r2, #132	@ 0x84
 80063d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80063d6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	01db      	lsls	r3, r3, #7
 80063e2:	4413      	add	r3, r2
 80063e4:	3384      	adds	r3, #132	@ 0x84
 80063e6:	461a      	mov	r2, r3
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	01db      	lsls	r3, r3, #7
 80063f8:	4413      	add	r3, r2
 80063fa:	3384      	adds	r3, #132	@ 0x84
 80063fc:	69db      	ldr	r3, [r3, #28]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	4611      	mov	r1, r2
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	01d2      	lsls	r2, r2, #7
 8006408:	440a      	add	r2, r1
 800640a:	3284      	adds	r2, #132	@ 0x84
 800640c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006410:	f023 0307 	bic.w	r3, r3, #7
 8006414:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	69da      	ldr	r2, [r3, #28]
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	68f9      	ldr	r1, [r7, #12]
 8006420:	6809      	ldr	r1, [r1, #0]
 8006422:	4608      	mov	r0, r1
 8006424:	6879      	ldr	r1, [r7, #4]
 8006426:	01c9      	lsls	r1, r1, #7
 8006428:	4401      	add	r1, r0
 800642a:	3184      	adds	r1, #132	@ 0x84
 800642c:	4313      	orrs	r3, r2
 800642e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	461a      	mov	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	01db      	lsls	r3, r3, #7
 800643a:	4413      	add	r3, r2
 800643c:	3384      	adds	r3, #132	@ 0x84
 800643e:	461a      	mov	r2, r3
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d102      	bne.n	8006454 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800644e:	2304      	movs	r3, #4
 8006450:	61fb      	str	r3, [r7, #28]
 8006452:	e01b      	b.n	800648c <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d102      	bne.n	8006462 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 800645c:	2303      	movs	r3, #3
 800645e:	61fb      	str	r3, [r7, #28]
 8006460:	e014      	b.n	800648c <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b04      	cmp	r3, #4
 8006468:	d00b      	beq.n	8006482 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800646e:	2b02      	cmp	r3, #2
 8006470:	d007      	beq.n	8006482 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006476:	2b03      	cmp	r3, #3
 8006478:	d003      	beq.n	8006482 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800647e:	2b07      	cmp	r3, #7
 8006480:	d102      	bne.n	8006488 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8006482:	2302      	movs	r3, #2
 8006484:	61fb      	str	r3, [r7, #28]
 8006486:	e001      	b.n	800648c <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8006488:	2301      	movs	r3, #1
 800648a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	01db      	lsls	r3, r3, #7
 8006496:	4413      	add	r3, r2
 8006498:	3384      	adds	r3, #132	@ 0x84
 800649a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	6812      	ldr	r2, [r2, #0]
 80064a0:	4611      	mov	r1, r2
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	01d2      	lsls	r2, r2, #7
 80064a6:	440a      	add	r2, r1
 80064a8:	3284      	adds	r2, #132	@ 0x84
 80064aa:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80064ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	69fa      	ldr	r2, [r7, #28]
 80064b6:	fb02 f303 	mul.w	r3, r2, r3
 80064ba:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	6859      	ldr	r1, [r3, #4]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	1acb      	subs	r3, r1, r3
 80064c6:	69f9      	ldr	r1, [r7, #28]
 80064c8:	fb01 f303 	mul.w	r3, r1, r3
 80064cc:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80064ce:	68f9      	ldr	r1, [r7, #12]
 80064d0:	6809      	ldr	r1, [r1, #0]
 80064d2:	4608      	mov	r0, r1
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	01c9      	lsls	r1, r1, #7
 80064d8:	4401      	add	r1, r0
 80064da:	3184      	adds	r1, #132	@ 0x84
 80064dc:	4313      	orrs	r3, r2
 80064de:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	461a      	mov	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	01db      	lsls	r3, r3, #7
 80064ea:	4413      	add	r3, r2
 80064ec:	3384      	adds	r3, #132	@ 0x84
 80064ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	4611      	mov	r1, r2
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	01d2      	lsls	r2, r2, #7
 80064fa:	440a      	add	r2, r1
 80064fc:	3284      	adds	r2, #132	@ 0x84
 80064fe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006502:	f023 0307 	bic.w	r3, r3, #7
 8006506:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	01db      	lsls	r3, r3, #7
 8006512:	4413      	add	r3, r2
 8006514:	3384      	adds	r3, #132	@ 0x84
 8006516:	461a      	mov	r2, r3
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	01db      	lsls	r3, r3, #7
 8006528:	4413      	add	r3, r2
 800652a:	3384      	adds	r3, #132	@ 0x84
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	6812      	ldr	r2, [r2, #0]
 8006532:	4611      	mov	r1, r2
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	01d2      	lsls	r2, r2, #7
 8006538:	440a      	add	r2, r1
 800653a:	3284      	adds	r2, #132	@ 0x84
 800653c:	f043 0301 	orr.w	r3, r3, #1
 8006540:	6013      	str	r3, [r2, #0]
}
 8006542:	bf00      	nop
 8006544:	3724      	adds	r7, #36	@ 0x24
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b086      	sub	sp, #24
 8006552:	af02      	add	r7, sp, #8
 8006554:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e101      	b.n	8006764 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d106      	bne.n	8006580 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f006 fe76 	bl	800d26c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2203      	movs	r2, #3
 8006584:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800658e:	d102      	bne.n	8006596 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4618      	mov	r0, r3
 800659c:	f003 fdd1 	bl	800a142 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6818      	ldr	r0, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	7c1a      	ldrb	r2, [r3, #16]
 80065a8:	f88d 2000 	strb.w	r2, [sp]
 80065ac:	3304      	adds	r3, #4
 80065ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80065b0:	f003 fcb0 	bl	8009f14 <USB_CoreInit>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d005      	beq.n	80065c6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2202      	movs	r2, #2
 80065be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e0ce      	b.n	8006764 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2100      	movs	r1, #0
 80065cc:	4618      	mov	r0, r3
 80065ce:	f003 fdc9 	bl	800a164 <USB_SetCurrentMode>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d005      	beq.n	80065e4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2202      	movs	r2, #2
 80065dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e0bf      	b.n	8006764 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065e4:	2300      	movs	r3, #0
 80065e6:	73fb      	strb	r3, [r7, #15]
 80065e8:	e04a      	b.n	8006680 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80065ea:	7bfa      	ldrb	r2, [r7, #15]
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	4613      	mov	r3, r2
 80065f0:	00db      	lsls	r3, r3, #3
 80065f2:	4413      	add	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	440b      	add	r3, r1
 80065f8:	3315      	adds	r3, #21
 80065fa:	2201      	movs	r2, #1
 80065fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80065fe:	7bfa      	ldrb	r2, [r7, #15]
 8006600:	6879      	ldr	r1, [r7, #4]
 8006602:	4613      	mov	r3, r2
 8006604:	00db      	lsls	r3, r3, #3
 8006606:	4413      	add	r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	440b      	add	r3, r1
 800660c:	3314      	adds	r3, #20
 800660e:	7bfa      	ldrb	r2, [r7, #15]
 8006610:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006612:	7bfa      	ldrb	r2, [r7, #15]
 8006614:	7bfb      	ldrb	r3, [r7, #15]
 8006616:	b298      	uxth	r0, r3
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	4613      	mov	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	4413      	add	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	332e      	adds	r3, #46	@ 0x2e
 8006626:	4602      	mov	r2, r0
 8006628:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800662a:	7bfa      	ldrb	r2, [r7, #15]
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	4613      	mov	r3, r2
 8006630:	00db      	lsls	r3, r3, #3
 8006632:	4413      	add	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	440b      	add	r3, r1
 8006638:	3318      	adds	r3, #24
 800663a:	2200      	movs	r2, #0
 800663c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800663e:	7bfa      	ldrb	r2, [r7, #15]
 8006640:	6879      	ldr	r1, [r7, #4]
 8006642:	4613      	mov	r3, r2
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	4413      	add	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	440b      	add	r3, r1
 800664c:	331c      	adds	r3, #28
 800664e:	2200      	movs	r2, #0
 8006650:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006652:	7bfa      	ldrb	r2, [r7, #15]
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	4613      	mov	r3, r2
 8006658:	00db      	lsls	r3, r3, #3
 800665a:	4413      	add	r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	440b      	add	r3, r1
 8006660:	3320      	adds	r3, #32
 8006662:	2200      	movs	r2, #0
 8006664:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006666:	7bfa      	ldrb	r2, [r7, #15]
 8006668:	6879      	ldr	r1, [r7, #4]
 800666a:	4613      	mov	r3, r2
 800666c:	00db      	lsls	r3, r3, #3
 800666e:	4413      	add	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	440b      	add	r3, r1
 8006674:	3324      	adds	r3, #36	@ 0x24
 8006676:	2200      	movs	r2, #0
 8006678:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	3301      	adds	r3, #1
 800667e:	73fb      	strb	r3, [r7, #15]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	791b      	ldrb	r3, [r3, #4]
 8006684:	7bfa      	ldrb	r2, [r7, #15]
 8006686:	429a      	cmp	r2, r3
 8006688:	d3af      	bcc.n	80065ea <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800668a:	2300      	movs	r3, #0
 800668c:	73fb      	strb	r3, [r7, #15]
 800668e:	e044      	b.n	800671a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006690:	7bfa      	ldrb	r2, [r7, #15]
 8006692:	6879      	ldr	r1, [r7, #4]
 8006694:	4613      	mov	r3, r2
 8006696:	00db      	lsls	r3, r3, #3
 8006698:	4413      	add	r3, r2
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	440b      	add	r3, r1
 800669e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80066a2:	2200      	movs	r2, #0
 80066a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80066a6:	7bfa      	ldrb	r2, [r7, #15]
 80066a8:	6879      	ldr	r1, [r7, #4]
 80066aa:	4613      	mov	r3, r2
 80066ac:	00db      	lsls	r3, r3, #3
 80066ae:	4413      	add	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	440b      	add	r3, r1
 80066b4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80066b8:	7bfa      	ldrb	r2, [r7, #15]
 80066ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80066bc:	7bfa      	ldrb	r2, [r7, #15]
 80066be:	6879      	ldr	r1, [r7, #4]
 80066c0:	4613      	mov	r3, r2
 80066c2:	00db      	lsls	r3, r3, #3
 80066c4:	4413      	add	r3, r2
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	440b      	add	r3, r1
 80066ca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80066ce:	2200      	movs	r2, #0
 80066d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80066d2:	7bfa      	ldrb	r2, [r7, #15]
 80066d4:	6879      	ldr	r1, [r7, #4]
 80066d6:	4613      	mov	r3, r2
 80066d8:	00db      	lsls	r3, r3, #3
 80066da:	4413      	add	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	440b      	add	r3, r1
 80066e0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80066e4:	2200      	movs	r2, #0
 80066e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80066e8:	7bfa      	ldrb	r2, [r7, #15]
 80066ea:	6879      	ldr	r1, [r7, #4]
 80066ec:	4613      	mov	r3, r2
 80066ee:	00db      	lsls	r3, r3, #3
 80066f0:	4413      	add	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	440b      	add	r3, r1
 80066f6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80066fa:	2200      	movs	r2, #0
 80066fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80066fe:	7bfa      	ldrb	r2, [r7, #15]
 8006700:	6879      	ldr	r1, [r7, #4]
 8006702:	4613      	mov	r3, r2
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	4413      	add	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	440b      	add	r3, r1
 800670c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006710:	2200      	movs	r2, #0
 8006712:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006714:	7bfb      	ldrb	r3, [r7, #15]
 8006716:	3301      	adds	r3, #1
 8006718:	73fb      	strb	r3, [r7, #15]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	791b      	ldrb	r3, [r3, #4]
 800671e:	7bfa      	ldrb	r2, [r7, #15]
 8006720:	429a      	cmp	r2, r3
 8006722:	d3b5      	bcc.n	8006690 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6818      	ldr	r0, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	7c1a      	ldrb	r2, [r3, #16]
 800672c:	f88d 2000 	strb.w	r2, [sp]
 8006730:	3304      	adds	r3, #4
 8006732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006734:	f003 fd62 	bl	800a1fc <USB_DevInit>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d005      	beq.n	800674a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2202      	movs	r2, #2
 8006742:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e00c      	b.n	8006764 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4618      	mov	r0, r3
 800675e:	f004 fdac 	bl	800b2ba <USB_DevDisconnect>

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <HAL_PCD_Start+0x1c>
 8006784:	2302      	movs	r3, #2
 8006786:	e022      	b.n	80067ce <HAL_PCD_Start+0x62>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006798:	2b00      	cmp	r3, #0
 800679a:	d009      	beq.n	80067b0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d105      	bne.n	80067b0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f003 fcb3 	bl	800a120 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4618      	mov	r0, r3
 80067c0:	f004 fd5a 	bl	800b278 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80067d6:	b590      	push	{r4, r7, lr}
 80067d8:	b08d      	sub	sp, #52	@ 0x34
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067e4:	6a3b      	ldr	r3, [r7, #32]
 80067e6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4618      	mov	r0, r3
 80067ee:	f004 fe18 	bl	800b422 <USB_GetMode>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f040 848c 	bne.w	8007112 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4618      	mov	r0, r3
 8006800:	f004 fd7c 	bl	800b2fc <USB_ReadInterrupts>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 8482 	beq.w	8007110 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	0a1b      	lsrs	r3, r3, #8
 8006816:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4618      	mov	r0, r3
 8006826:	f004 fd69 	bl	800b2fc <USB_ReadInterrupts>
 800682a:	4603      	mov	r3, r0
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b02      	cmp	r3, #2
 8006832:	d107      	bne.n	8006844 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	695a      	ldr	r2, [r3, #20]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f002 0202 	and.w	r2, r2, #2
 8006842:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4618      	mov	r0, r3
 800684a:	f004 fd57 	bl	800b2fc <USB_ReadInterrupts>
 800684e:	4603      	mov	r3, r0
 8006850:	f003 0310 	and.w	r3, r3, #16
 8006854:	2b10      	cmp	r3, #16
 8006856:	d161      	bne.n	800691c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	699a      	ldr	r2, [r3, #24]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0210 	bic.w	r2, r2, #16
 8006866:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	f003 020f 	and.w	r2, r3, #15
 8006874:	4613      	mov	r3, r2
 8006876:	00db      	lsls	r3, r3, #3
 8006878:	4413      	add	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	4413      	add	r3, r2
 8006884:	3304      	adds	r3, #4
 8006886:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800688e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006892:	d124      	bne.n	80068de <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006894:	69ba      	ldr	r2, [r7, #24]
 8006896:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800689a:	4013      	ands	r3, r2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d035      	beq.n	800690c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	091b      	lsrs	r3, r3, #4
 80068a8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80068aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	6a38      	ldr	r0, [r7, #32]
 80068b4:	f004 fb8e 	bl	800afd4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	68da      	ldr	r2, [r3, #12]
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	091b      	lsrs	r3, r3, #4
 80068c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068c4:	441a      	add	r2, r3
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	695a      	ldr	r2, [r3, #20]
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	091b      	lsrs	r3, r3, #4
 80068d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068d6:	441a      	add	r2, r3
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	615a      	str	r2, [r3, #20]
 80068dc:	e016      	b.n	800690c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80068e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80068e8:	d110      	bne.n	800690c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80068f0:	2208      	movs	r2, #8
 80068f2:	4619      	mov	r1, r3
 80068f4:	6a38      	ldr	r0, [r7, #32]
 80068f6:	f004 fb6d 	bl	800afd4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	695a      	ldr	r2, [r3, #20]
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	091b      	lsrs	r3, r3, #4
 8006902:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006906:	441a      	add	r2, r3
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	699a      	ldr	r2, [r3, #24]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0210 	orr.w	r2, r2, #16
 800691a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4618      	mov	r0, r3
 8006922:	f004 fceb 	bl	800b2fc <USB_ReadInterrupts>
 8006926:	4603      	mov	r3, r0
 8006928:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800692c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006930:	f040 80a7 	bne.w	8006a82 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4618      	mov	r0, r3
 800693e:	f004 fcf0 	bl	800b322 <USB_ReadDevAllOutEpInterrupt>
 8006942:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006944:	e099      	b.n	8006a7a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	2b00      	cmp	r3, #0
 800694e:	f000 808e 	beq.w	8006a6e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006958:	b2d2      	uxtb	r2, r2
 800695a:	4611      	mov	r1, r2
 800695c:	4618      	mov	r0, r3
 800695e:	f004 fd14 	bl	800b38a <USB_ReadDevOutEPInterrupt>
 8006962:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00c      	beq.n	8006988 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800697a:	461a      	mov	r2, r3
 800697c:	2301      	movs	r3, #1
 800697e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006980:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 fe8c 	bl	80076a0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f003 0308 	and.w	r3, r3, #8
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00c      	beq.n	80069ac <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	4413      	add	r3, r2
 800699a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800699e:	461a      	mov	r2, r3
 80069a0:	2308      	movs	r3, #8
 80069a2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80069a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 ff62 	bl	8007870 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	f003 0310 	and.w	r3, r3, #16
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d008      	beq.n	80069c8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	015a      	lsls	r2, r3, #5
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	4413      	add	r3, r2
 80069be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069c2:	461a      	mov	r2, r3
 80069c4:	2310      	movs	r3, #16
 80069c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	f003 0302 	and.w	r3, r3, #2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d030      	beq.n	8006a34 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069da:	2b80      	cmp	r3, #128	@ 0x80
 80069dc:	d109      	bne.n	80069f2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	69fa      	ldr	r2, [r7, #28]
 80069e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069f0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80069f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f4:	4613      	mov	r3, r2
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	4413      	add	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	4413      	add	r3, r2
 8006a04:	3304      	adds	r3, #4
 8006a06:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	78db      	ldrb	r3, [r3, #3]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d108      	bne.n	8006a22 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	2200      	movs	r2, #0
 8006a14:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f006 fd35 	bl	800d48c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	015a      	lsls	r2, r3, #5
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	4413      	add	r3, r2
 8006a2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2e:	461a      	mov	r2, r3
 8006a30:	2302      	movs	r3, #2
 8006a32:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d008      	beq.n	8006a50 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	015a      	lsls	r2, r3, #5
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	4413      	add	r3, r2
 8006a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	2320      	movs	r3, #32
 8006a4e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d009      	beq.n	8006a6e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	015a      	lsls	r2, r3, #5
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	4413      	add	r3, r2
 8006a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a66:	461a      	mov	r2, r3
 8006a68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006a6c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a70:	3301      	adds	r3, #1
 8006a72:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a76:	085b      	lsrs	r3, r3, #1
 8006a78:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f47f af62 	bne.w	8006946 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4618      	mov	r0, r3
 8006a88:	f004 fc38 	bl	800b2fc <USB_ReadInterrupts>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a96:	f040 80db 	bne.w	8006c50 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f004 fc59 	bl	800b356 <USB_ReadDevAllInEpInterrupt>
 8006aa4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006aaa:	e0cd      	b.n	8006c48 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f000 80c2 	beq.w	8006c3c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006abe:	b2d2      	uxtb	r2, r2
 8006ac0:	4611      	mov	r1, r2
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f004 fc7f 	bl	800b3c6 <USB_ReadDevInEPInterrupt>
 8006ac8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f003 0301 	and.w	r3, r3, #1
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d057      	beq.n	8006b84 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad6:	f003 030f 	and.w	r3, r3, #15
 8006ada:	2201      	movs	r2, #1
 8006adc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ae8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	43db      	mvns	r3, r3
 8006aee:	69f9      	ldr	r1, [r7, #28]
 8006af0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006af4:	4013      	ands	r3, r2
 8006af6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b04:	461a      	mov	r2, r3
 8006b06:	2301      	movs	r3, #1
 8006b08:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	799b      	ldrb	r3, [r3, #6]
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d132      	bne.n	8006b78 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006b12:	6879      	ldr	r1, [r7, #4]
 8006b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b16:	4613      	mov	r3, r2
 8006b18:	00db      	lsls	r3, r3, #3
 8006b1a:	4413      	add	r3, r2
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	440b      	add	r3, r1
 8006b20:	3320      	adds	r3, #32
 8006b22:	6819      	ldr	r1, [r3, #0]
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b28:	4613      	mov	r3, r2
 8006b2a:	00db      	lsls	r3, r3, #3
 8006b2c:	4413      	add	r3, r2
 8006b2e:	009b      	lsls	r3, r3, #2
 8006b30:	4403      	add	r3, r0
 8006b32:	331c      	adds	r3, #28
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4419      	add	r1, r3
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	00db      	lsls	r3, r3, #3
 8006b40:	4413      	add	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	4403      	add	r3, r0
 8006b46:	3320      	adds	r3, #32
 8006b48:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d113      	bne.n	8006b78 <HAL_PCD_IRQHandler+0x3a2>
 8006b50:	6879      	ldr	r1, [r7, #4]
 8006b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b54:	4613      	mov	r3, r2
 8006b56:	00db      	lsls	r3, r3, #3
 8006b58:	4413      	add	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	440b      	add	r3, r1
 8006b5e:	3324      	adds	r3, #36	@ 0x24
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d108      	bne.n	8006b78 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6818      	ldr	r0, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b70:	461a      	mov	r2, r3
 8006b72:	2101      	movs	r1, #1
 8006b74:	f004 fc86 	bl	800b484 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f006 fbff 	bl	800d382 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	f003 0308 	and.w	r3, r3, #8
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d008      	beq.n	8006ba0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	015a      	lsls	r2, r3, #5
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	4413      	add	r3, r2
 8006b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	2308      	movs	r3, #8
 8006b9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	f003 0310 	and.w	r3, r3, #16
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d008      	beq.n	8006bbc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	015a      	lsls	r2, r3, #5
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	2310      	movs	r3, #16
 8006bba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d008      	beq.n	8006bd8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	2340      	movs	r3, #64	@ 0x40
 8006bd6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f003 0302 	and.w	r3, r3, #2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d023      	beq.n	8006c2a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006be2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006be4:	6a38      	ldr	r0, [r7, #32]
 8006be6:	f003 fc6d 	bl	800a4c4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bec:	4613      	mov	r3, r2
 8006bee:	00db      	lsls	r3, r3, #3
 8006bf0:	4413      	add	r3, r2
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	3310      	adds	r3, #16
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	3304      	adds	r3, #4
 8006bfc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	78db      	ldrb	r3, [r3, #3]
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d108      	bne.n	8006c18 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	4619      	mov	r1, r3
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f006 fc4c 	bl	800d4b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c24:	461a      	mov	r2, r3
 8006c26:	2302      	movs	r3, #2
 8006c28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d003      	beq.n	8006c3c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006c34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 fca5 	bl	8007586 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	3301      	adds	r3, #1
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c44:	085b      	lsrs	r3, r3, #1
 8006c46:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	f47f af2e 	bne.w	8006aac <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f004 fb51 	bl	800b2fc <USB_ReadInterrupts>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c64:	d122      	bne.n	8006cac <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	69fa      	ldr	r2, [r7, #28]
 8006c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c74:	f023 0301 	bic.w	r3, r3, #1
 8006c78:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d108      	bne.n	8006c96 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 fe8c 	bl	80079ac <HAL_PCDEx_LPM_Callback>
 8006c94:	e002      	b.n	8006c9c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f006 fbea 	bl	800d470 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	695a      	ldr	r2, [r3, #20]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006caa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f004 fb23 	bl	800b2fc <USB_ReadInterrupts>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006cbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cc0:	d112      	bne.n	8006ce8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d102      	bne.n	8006cd8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f006 fba6 	bl	800d424 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	695a      	ldr	r2, [r3, #20]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006ce6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f004 fb05 	bl	800b2fc <USB_ReadInterrupts>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cfc:	f040 80b7 	bne.w	8006e6e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	69fa      	ldr	r2, [r7, #28]
 8006d0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d0e:	f023 0301 	bic.w	r3, r3, #1
 8006d12:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2110      	movs	r1, #16
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f003 fbd2 	bl	800a4c4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d20:	2300      	movs	r3, #0
 8006d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d24:	e046      	b.n	8006db4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d28:	015a      	lsls	r2, r3, #5
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d32:	461a      	mov	r2, r3
 8006d34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006d38:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3c:	015a      	lsls	r2, r3, #5
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d4a:	0151      	lsls	r1, r2, #5
 8006d4c:	69fa      	ldr	r2, [r7, #28]
 8006d4e:	440a      	add	r2, r1
 8006d50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d54:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006d58:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d66:	461a      	mov	r2, r3
 8006d68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006d6c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d70:	015a      	lsls	r2, r3, #5
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	4413      	add	r3, r2
 8006d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d7e:	0151      	lsls	r1, r2, #5
 8006d80:	69fa      	ldr	r2, [r7, #28]
 8006d82:	440a      	add	r2, r1
 8006d84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006d8c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d9e:	0151      	lsls	r1, r2, #5
 8006da0:	69fa      	ldr	r2, [r7, #28]
 8006da2:	440a      	add	r2, r1
 8006da4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006da8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006dac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db0:	3301      	adds	r3, #1
 8006db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	791b      	ldrb	r3, [r3, #4]
 8006db8:	461a      	mov	r2, r3
 8006dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d3b2      	bcc.n	8006d26 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	69fa      	ldr	r2, [r7, #28]
 8006dca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006dce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006dd2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	7bdb      	ldrb	r3, [r3, #15]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d016      	beq.n	8006e0a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006de6:	69fa      	ldr	r2, [r7, #28]
 8006de8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006dec:	f043 030b 	orr.w	r3, r3, #11
 8006df0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfc:	69fa      	ldr	r2, [r7, #28]
 8006dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e02:	f043 030b 	orr.w	r3, r3, #11
 8006e06:	6453      	str	r3, [r2, #68]	@ 0x44
 8006e08:	e015      	b.n	8006e36 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	69fa      	ldr	r2, [r7, #28]
 8006e14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006e1c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006e20:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	69fa      	ldr	r2, [r7, #28]
 8006e2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e30:	f043 030b 	orr.w	r3, r3, #11
 8006e34:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	69fa      	ldr	r2, [r7, #28]
 8006e40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e44:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006e48:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6818      	ldr	r0, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006e58:	461a      	mov	r2, r3
 8006e5a:	f004 fb13 	bl	800b484 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	695a      	ldr	r2, [r3, #20]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006e6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f004 fa42 	bl	800b2fc <USB_ReadInterrupts>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e82:	d123      	bne.n	8006ecc <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f004 fad8 	bl	800b43e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f003 fb8f 	bl	800a5b6 <USB_GetDevSpeed>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681c      	ldr	r4, [r3, #0]
 8006ea4:	f001 f9f2 	bl	800828c <HAL_RCC_GetHCLKFreq>
 8006ea8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006eae:	461a      	mov	r2, r3
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f003 f893 	bl	8009fdc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f006 fa8b 	bl	800d3d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695a      	ldr	r2, [r3, #20]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006eca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f004 fa13 	bl	800b2fc <USB_ReadInterrupts>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	f003 0308 	and.w	r3, r3, #8
 8006edc:	2b08      	cmp	r3, #8
 8006ede:	d10a      	bne.n	8006ef6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f006 fa68 	bl	800d3b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	695a      	ldr	r2, [r3, #20]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f002 0208 	and.w	r2, r2, #8
 8006ef4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4618      	mov	r0, r3
 8006efc:	f004 f9fe 	bl	800b2fc <USB_ReadInterrupts>
 8006f00:	4603      	mov	r3, r0
 8006f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f06:	2b80      	cmp	r3, #128	@ 0x80
 8006f08:	d123      	bne.n	8006f52 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006f0a:	6a3b      	ldr	r3, [r7, #32]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f12:	6a3b      	ldr	r3, [r7, #32]
 8006f14:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006f16:	2301      	movs	r3, #1
 8006f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f1a:	e014      	b.n	8006f46 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006f1c:	6879      	ldr	r1, [r7, #4]
 8006f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f20:	4613      	mov	r3, r2
 8006f22:	00db      	lsls	r3, r3, #3
 8006f24:	4413      	add	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	440b      	add	r3, r1
 8006f2a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d105      	bne.n	8006f40 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	4619      	mov	r1, r3
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 faf2 	bl	8007524 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f42:	3301      	adds	r3, #1
 8006f44:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	791b      	ldrb	r3, [r3, #4]
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d3e4      	bcc.n	8006f1c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f004 f9d0 	bl	800b2fc <USB_ReadInterrupts>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f66:	d13c      	bne.n	8006fe2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006f68:	2301      	movs	r3, #1
 8006f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f6c:	e02b      	b.n	8006fc6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f70:	015a      	lsls	r2, r3, #5
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	4413      	add	r3, r2
 8006f76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006f7e:	6879      	ldr	r1, [r7, #4]
 8006f80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f82:	4613      	mov	r3, r2
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	4413      	add	r3, r2
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	440b      	add	r3, r1
 8006f8c:	3318      	adds	r3, #24
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d115      	bne.n	8006fc0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006f94:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	da12      	bge.n	8006fc0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006f9a:	6879      	ldr	r1, [r7, #4]
 8006f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	00db      	lsls	r3, r3, #3
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	440b      	add	r3, r1
 8006fa8:	3317      	adds	r3, #23
 8006faa:	2201      	movs	r2, #1
 8006fac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	4619      	mov	r1, r3
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fab2 	bl	8007524 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	791b      	ldrb	r3, [r3, #4]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d3cd      	bcc.n	8006f6e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	695a      	ldr	r2, [r3, #20]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006fe0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f004 f988 	bl	800b2fc <USB_ReadInterrupts>
 8006fec:	4603      	mov	r3, r0
 8006fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ff2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ff6:	d156      	bne.n	80070a6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ffc:	e045      	b.n	800708a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	015a      	lsls	r2, r3, #5
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	4413      	add	r3, r2
 8007006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800700e:	6879      	ldr	r1, [r7, #4]
 8007010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007012:	4613      	mov	r3, r2
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	4413      	add	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	440b      	add	r3, r1
 800701c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d12e      	bne.n	8007084 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007026:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007028:	2b00      	cmp	r3, #0
 800702a:	da2b      	bge.n	8007084 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	0c1a      	lsrs	r2, r3, #16
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8007036:	4053      	eors	r3, r2
 8007038:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800703c:	2b00      	cmp	r3, #0
 800703e:	d121      	bne.n	8007084 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007040:	6879      	ldr	r1, [r7, #4]
 8007042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007044:	4613      	mov	r3, r2
 8007046:	00db      	lsls	r3, r3, #3
 8007048:	4413      	add	r3, r2
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	440b      	add	r3, r1
 800704e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007052:	2201      	movs	r2, #1
 8007054:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007056:	6a3b      	ldr	r3, [r7, #32]
 8007058:	699b      	ldr	r3, [r3, #24]
 800705a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10a      	bne.n	8007084 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	69fa      	ldr	r2, [r7, #28]
 8007078:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800707c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007080:	6053      	str	r3, [r2, #4]
            break;
 8007082:	e008      	b.n	8007096 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007086:	3301      	adds	r3, #1
 8007088:	627b      	str	r3, [r7, #36]	@ 0x24
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	791b      	ldrb	r3, [r3, #4]
 800708e:	461a      	mov	r2, r3
 8007090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007092:	4293      	cmp	r3, r2
 8007094:	d3b3      	bcc.n	8006ffe <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	695a      	ldr	r2, [r3, #20]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80070a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4618      	mov	r0, r3
 80070ac:	f004 f926 	bl	800b2fc <USB_ReadInterrupts>
 80070b0:	4603      	mov	r3, r0
 80070b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80070b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ba:	d10a      	bne.n	80070d2 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f006 fa09 	bl	800d4d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	695a      	ldr	r2, [r3, #20]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80070d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4618      	mov	r0, r3
 80070d8:	f004 f910 	bl	800b2fc <USB_ReadInterrupts>
 80070dc:	4603      	mov	r3, r0
 80070de:	f003 0304 	and.w	r3, r3, #4
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	d115      	bne.n	8007112 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f006 f9f9 	bl	800d4f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6859      	ldr	r1, [r3, #4]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	430a      	orrs	r2, r1
 800710c:	605a      	str	r2, [r3, #4]
 800710e:	e000      	b.n	8007112 <HAL_PCD_IRQHandler+0x93c>
      return;
 8007110:	bf00      	nop
    }
  }
}
 8007112:	3734      	adds	r7, #52	@ 0x34
 8007114:	46bd      	mov	sp, r7
 8007116:	bd90      	pop	{r4, r7, pc}

08007118 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	460b      	mov	r3, r1
 8007122:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800712a:	2b01      	cmp	r3, #1
 800712c:	d101      	bne.n	8007132 <HAL_PCD_SetAddress+0x1a>
 800712e:	2302      	movs	r3, #2
 8007130:	e012      	b.n	8007158 <HAL_PCD_SetAddress+0x40>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	78fa      	ldrb	r2, [r7, #3]
 800713e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	78fa      	ldrb	r2, [r7, #3]
 8007146:	4611      	mov	r1, r2
 8007148:	4618      	mov	r0, r3
 800714a:	f004 f86f 	bl	800b22c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3708      	adds	r7, #8
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	4608      	mov	r0, r1
 800716a:	4611      	mov	r1, r2
 800716c:	461a      	mov	r2, r3
 800716e:	4603      	mov	r3, r0
 8007170:	70fb      	strb	r3, [r7, #3]
 8007172:	460b      	mov	r3, r1
 8007174:	803b      	strh	r3, [r7, #0]
 8007176:	4613      	mov	r3, r2
 8007178:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800717a:	2300      	movs	r3, #0
 800717c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800717e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007182:	2b00      	cmp	r3, #0
 8007184:	da0f      	bge.n	80071a6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007186:	78fb      	ldrb	r3, [r7, #3]
 8007188:	f003 020f 	and.w	r2, r3, #15
 800718c:	4613      	mov	r3, r2
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	4413      	add	r3, r2
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	3310      	adds	r3, #16
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	4413      	add	r3, r2
 800719a:	3304      	adds	r3, #4
 800719c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2201      	movs	r2, #1
 80071a2:	705a      	strb	r2, [r3, #1]
 80071a4:	e00f      	b.n	80071c6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071a6:	78fb      	ldrb	r3, [r7, #3]
 80071a8:	f003 020f 	and.w	r2, r3, #15
 80071ac:	4613      	mov	r3, r2
 80071ae:	00db      	lsls	r3, r3, #3
 80071b0:	4413      	add	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	4413      	add	r3, r2
 80071bc:	3304      	adds	r3, #4
 80071be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80071c6:	78fb      	ldrb	r3, [r7, #3]
 80071c8:	f003 030f 	and.w	r3, r3, #15
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80071d2:	883b      	ldrh	r3, [r7, #0]
 80071d4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	78ba      	ldrb	r2, [r7, #2]
 80071e0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	785b      	ldrb	r3, [r3, #1]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d004      	beq.n	80071f4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	781b      	ldrb	r3, [r3, #0]
 80071ee:	461a      	mov	r2, r3
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80071f4:	78bb      	ldrb	r3, [r7, #2]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d102      	bne.n	8007200 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007206:	2b01      	cmp	r3, #1
 8007208:	d101      	bne.n	800720e <HAL_PCD_EP_Open+0xae>
 800720a:	2302      	movs	r3, #2
 800720c:	e00e      	b.n	800722c <HAL_PCD_EP_Open+0xcc>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68f9      	ldr	r1, [r7, #12]
 800721c:	4618      	mov	r0, r3
 800721e:	f003 f9ef 	bl	800a600 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800722a:	7afb      	ldrb	r3, [r7, #11]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007244:	2b00      	cmp	r3, #0
 8007246:	da0f      	bge.n	8007268 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007248:	78fb      	ldrb	r3, [r7, #3]
 800724a:	f003 020f 	and.w	r2, r3, #15
 800724e:	4613      	mov	r3, r2
 8007250:	00db      	lsls	r3, r3, #3
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	3310      	adds	r3, #16
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	4413      	add	r3, r2
 800725c:	3304      	adds	r3, #4
 800725e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2201      	movs	r2, #1
 8007264:	705a      	strb	r2, [r3, #1]
 8007266:	e00f      	b.n	8007288 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	f003 020f 	and.w	r2, r3, #15
 800726e:	4613      	mov	r3, r2
 8007270:	00db      	lsls	r3, r3, #3
 8007272:	4413      	add	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	4413      	add	r3, r2
 800727e:	3304      	adds	r3, #4
 8007280:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007288:	78fb      	ldrb	r3, [r7, #3]
 800728a:	f003 030f 	and.w	r3, r3, #15
 800728e:	b2da      	uxtb	r2, r3
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800729a:	2b01      	cmp	r3, #1
 800729c:	d101      	bne.n	80072a2 <HAL_PCD_EP_Close+0x6e>
 800729e:	2302      	movs	r3, #2
 80072a0:	e00e      	b.n	80072c0 <HAL_PCD_EP_Close+0x8c>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	68f9      	ldr	r1, [r7, #12]
 80072b0:	4618      	mov	r0, r3
 80072b2:	f003 fa2d 	bl	800a710 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80072be:	2300      	movs	r3, #0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3710      	adds	r7, #16
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	607a      	str	r2, [r7, #4]
 80072d2:	603b      	str	r3, [r7, #0]
 80072d4:	460b      	mov	r3, r1
 80072d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072d8:	7afb      	ldrb	r3, [r7, #11]
 80072da:	f003 020f 	and.w	r2, r3, #15
 80072de:	4613      	mov	r3, r2
 80072e0:	00db      	lsls	r3, r3, #3
 80072e2:	4413      	add	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	4413      	add	r3, r2
 80072ee:	3304      	adds	r3, #4
 80072f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	2200      	movs	r2, #0
 8007302:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	2200      	movs	r2, #0
 8007308:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800730a:	7afb      	ldrb	r3, [r7, #11]
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	b2da      	uxtb	r2, r3
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	799b      	ldrb	r3, [r3, #6]
 800731a:	2b01      	cmp	r3, #1
 800731c:	d102      	bne.n	8007324 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6818      	ldr	r0, [r3, #0]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	799b      	ldrb	r3, [r3, #6]
 800732c:	461a      	mov	r2, r3
 800732e:	6979      	ldr	r1, [r7, #20]
 8007330:	f003 faca 	bl	800a8c8 <USB_EPStartXfer>

  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3718      	adds	r7, #24
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800733e:	b580      	push	{r7, lr}
 8007340:	b086      	sub	sp, #24
 8007342:	af00      	add	r7, sp, #0
 8007344:	60f8      	str	r0, [r7, #12]
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	603b      	str	r3, [r7, #0]
 800734a:	460b      	mov	r3, r1
 800734c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800734e:	7afb      	ldrb	r3, [r7, #11]
 8007350:	f003 020f 	and.w	r2, r3, #15
 8007354:	4613      	mov	r3, r2
 8007356:	00db      	lsls	r3, r3, #3
 8007358:	4413      	add	r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	3310      	adds	r3, #16
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	4413      	add	r3, r2
 8007362:	3304      	adds	r3, #4
 8007364:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	2200      	movs	r2, #0
 8007376:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	2201      	movs	r2, #1
 800737c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800737e:	7afb      	ldrb	r3, [r7, #11]
 8007380:	f003 030f 	and.w	r3, r3, #15
 8007384:	b2da      	uxtb	r2, r3
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	799b      	ldrb	r3, [r3, #6]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d102      	bne.n	8007398 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6818      	ldr	r0, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	799b      	ldrb	r3, [r3, #6]
 80073a0:	461a      	mov	r2, r3
 80073a2:	6979      	ldr	r1, [r7, #20]
 80073a4:	f003 fa90 	bl	800a8c8 <USB_EPStartXfer>

  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3718      	adds	r7, #24
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b084      	sub	sp, #16
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	460b      	mov	r3, r1
 80073bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	f003 030f 	and.w	r3, r3, #15
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	7912      	ldrb	r2, [r2, #4]
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d901      	bls.n	80073d0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	e04f      	b.n	8007470 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80073d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	da0f      	bge.n	80073f8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	f003 020f 	and.w	r2, r3, #15
 80073de:	4613      	mov	r3, r2
 80073e0:	00db      	lsls	r3, r3, #3
 80073e2:	4413      	add	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	3310      	adds	r3, #16
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	4413      	add	r3, r2
 80073ec:	3304      	adds	r3, #4
 80073ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2201      	movs	r2, #1
 80073f4:	705a      	strb	r2, [r3, #1]
 80073f6:	e00d      	b.n	8007414 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80073f8:	78fa      	ldrb	r2, [r7, #3]
 80073fa:	4613      	mov	r3, r2
 80073fc:	00db      	lsls	r3, r3, #3
 80073fe:	4413      	add	r3, r2
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	4413      	add	r3, r2
 800740a:	3304      	adds	r3, #4
 800740c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2201      	movs	r2, #1
 8007418:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800741a:	78fb      	ldrb	r3, [r7, #3]
 800741c:	f003 030f 	and.w	r3, r3, #15
 8007420:	b2da      	uxtb	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800742c:	2b01      	cmp	r3, #1
 800742e:	d101      	bne.n	8007434 <HAL_PCD_EP_SetStall+0x82>
 8007430:	2302      	movs	r3, #2
 8007432:	e01d      	b.n	8007470 <HAL_PCD_EP_SetStall+0xbe>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68f9      	ldr	r1, [r7, #12]
 8007442:	4618      	mov	r0, r3
 8007444:	f003 fe1e 	bl	800b084 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007448:	78fb      	ldrb	r3, [r7, #3]
 800744a:	f003 030f 	and.w	r3, r3, #15
 800744e:	2b00      	cmp	r3, #0
 8007450:	d109      	bne.n	8007466 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6818      	ldr	r0, [r3, #0]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	7999      	ldrb	r1, [r3, #6]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007460:	461a      	mov	r2, r3
 8007462:	f004 f80f 	bl	800b484 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3710      	adds	r7, #16
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	460b      	mov	r3, r1
 8007482:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007484:	78fb      	ldrb	r3, [r7, #3]
 8007486:	f003 030f 	and.w	r3, r3, #15
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	7912      	ldrb	r2, [r2, #4]
 800748e:	4293      	cmp	r3, r2
 8007490:	d901      	bls.n	8007496 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e042      	b.n	800751c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007496:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800749a:	2b00      	cmp	r3, #0
 800749c:	da0f      	bge.n	80074be <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800749e:	78fb      	ldrb	r3, [r7, #3]
 80074a0:	f003 020f 	and.w	r2, r3, #15
 80074a4:	4613      	mov	r3, r2
 80074a6:	00db      	lsls	r3, r3, #3
 80074a8:	4413      	add	r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	3310      	adds	r3, #16
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	4413      	add	r3, r2
 80074b2:	3304      	adds	r3, #4
 80074b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	705a      	strb	r2, [r3, #1]
 80074bc:	e00f      	b.n	80074de <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074be:	78fb      	ldrb	r3, [r7, #3]
 80074c0:	f003 020f 	and.w	r2, r3, #15
 80074c4:	4613      	mov	r3, r2
 80074c6:	00db      	lsls	r3, r3, #3
 80074c8:	4413      	add	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	4413      	add	r3, r2
 80074d4:	3304      	adds	r3, #4
 80074d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80074e4:	78fb      	ldrb	r3, [r7, #3]
 80074e6:	f003 030f 	and.w	r3, r3, #15
 80074ea:	b2da      	uxtb	r2, r3
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d101      	bne.n	80074fe <HAL_PCD_EP_ClrStall+0x86>
 80074fa:	2302      	movs	r3, #2
 80074fc:	e00e      	b.n	800751c <HAL_PCD_EP_ClrStall+0xa4>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2201      	movs	r2, #1
 8007502:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68f9      	ldr	r1, [r7, #12]
 800750c:	4618      	mov	r0, r3
 800750e:	f003 fe27 	bl	800b160 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3710      	adds	r7, #16
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007530:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007534:	2b00      	cmp	r3, #0
 8007536:	da0c      	bge.n	8007552 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007538:	78fb      	ldrb	r3, [r7, #3]
 800753a:	f003 020f 	and.w	r2, r3, #15
 800753e:	4613      	mov	r3, r2
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	4413      	add	r3, r2
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	3310      	adds	r3, #16
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	4413      	add	r3, r2
 800754c:	3304      	adds	r3, #4
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	e00c      	b.n	800756c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007552:	78fb      	ldrb	r3, [r7, #3]
 8007554:	f003 020f 	and.w	r2, r3, #15
 8007558:	4613      	mov	r3, r2
 800755a:	00db      	lsls	r3, r3, #3
 800755c:	4413      	add	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	4413      	add	r3, r2
 8007568:	3304      	adds	r3, #4
 800756a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	68f9      	ldr	r1, [r7, #12]
 8007572:	4618      	mov	r0, r3
 8007574:	f003 fc46 	bl	800ae04 <USB_EPStopXfer>
 8007578:	4603      	mov	r3, r0
 800757a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800757c:	7afb      	ldrb	r3, [r7, #11]
}
 800757e:	4618      	mov	r0, r3
 8007580:	3710      	adds	r7, #16
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}

08007586 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007586:	b580      	push	{r7, lr}
 8007588:	b08a      	sub	sp, #40	@ 0x28
 800758a:	af02      	add	r7, sp, #8
 800758c:	6078      	str	r0, [r7, #4]
 800758e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	4613      	mov	r3, r2
 800759e:	00db      	lsls	r3, r3, #3
 80075a0:	4413      	add	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	3310      	adds	r3, #16
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	4413      	add	r3, r2
 80075aa:	3304      	adds	r3, #4
 80075ac:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	695a      	ldr	r2, [r3, #20]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d901      	bls.n	80075be <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	e06b      	b.n	8007696 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	691a      	ldr	r2, [r3, #16]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	69fa      	ldr	r2, [r7, #28]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d902      	bls.n	80075da <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	3303      	adds	r3, #3
 80075de:	089b      	lsrs	r3, r3, #2
 80075e0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80075e2:	e02a      	b.n	800763a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	691a      	ldr	r2, [r3, #16]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	695b      	ldr	r3, [r3, #20]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	69fa      	ldr	r2, [r7, #28]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d902      	bls.n	8007600 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	3303      	adds	r3, #3
 8007604:	089b      	lsrs	r3, r3, #2
 8007606:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	68d9      	ldr	r1, [r3, #12]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	b2da      	uxtb	r2, r3
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	4603      	mov	r3, r0
 800761c:	6978      	ldr	r0, [r7, #20]
 800761e:	f003 fc9b 	bl	800af58 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	441a      	add	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	695a      	ldr	r2, [r3, #20]
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	441a      	add	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	015a      	lsls	r2, r3, #5
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	4413      	add	r3, r2
 8007642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800764a:	69ba      	ldr	r2, [r7, #24]
 800764c:	429a      	cmp	r2, r3
 800764e:	d809      	bhi.n	8007664 <PCD_WriteEmptyTxFifo+0xde>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	695a      	ldr	r2, [r3, #20]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007658:	429a      	cmp	r2, r3
 800765a:	d203      	bcs.n	8007664 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1bf      	bne.n	80075e4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	691a      	ldr	r2, [r3, #16]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	695b      	ldr	r3, [r3, #20]
 800766c:	429a      	cmp	r2, r3
 800766e:	d811      	bhi.n	8007694 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	f003 030f 	and.w	r3, r3, #15
 8007676:	2201      	movs	r2, #1
 8007678:	fa02 f303 	lsl.w	r3, r2, r3
 800767c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007684:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	43db      	mvns	r3, r3
 800768a:	6939      	ldr	r1, [r7, #16]
 800768c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007690:	4013      	ands	r3, r2
 8007692:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3720      	adds	r7, #32
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
	...

080076a0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b088      	sub	sp, #32
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	333c      	adds	r3, #60	@ 0x3c
 80076b8:	3304      	adds	r3, #4
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	799b      	ldrb	r3, [r3, #6]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d17b      	bne.n	80077ce <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	f003 0308 	and.w	r3, r3, #8
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d015      	beq.n	800770c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	4a61      	ldr	r2, [pc, #388]	@ (8007868 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	f240 80b9 	bls.w	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 80b3 	beq.w	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	015a      	lsls	r2, r3, #5
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	4413      	add	r3, r2
 80076fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007702:	461a      	mov	r2, r3
 8007704:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007708:	6093      	str	r3, [r2, #8]
 800770a:	e0a7      	b.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	f003 0320 	and.w	r3, r3, #32
 8007712:	2b00      	cmp	r3, #0
 8007714:	d009      	beq.n	800772a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007722:	461a      	mov	r2, r3
 8007724:	2320      	movs	r3, #32
 8007726:	6093      	str	r3, [r2, #8]
 8007728:	e098      	b.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007730:	2b00      	cmp	r3, #0
 8007732:	f040 8093 	bne.w	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	4a4b      	ldr	r2, [pc, #300]	@ (8007868 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d90f      	bls.n	800775e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00a      	beq.n	800775e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007754:	461a      	mov	r2, r3
 8007756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800775a:	6093      	str	r3, [r2, #8]
 800775c:	e07e      	b.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800775e:	683a      	ldr	r2, [r7, #0]
 8007760:	4613      	mov	r3, r2
 8007762:	00db      	lsls	r3, r3, #3
 8007764:	4413      	add	r3, r2
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	4413      	add	r3, r2
 8007770:	3304      	adds	r3, #4
 8007772:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a1a      	ldr	r2, [r3, #32]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	0159      	lsls	r1, r3, #5
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	440b      	add	r3, r1
 8007780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800778a:	1ad2      	subs	r2, r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d114      	bne.n	80077c0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d109      	bne.n	80077b2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6818      	ldr	r0, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80077a8:	461a      	mov	r2, r3
 80077aa:	2101      	movs	r1, #1
 80077ac:	f003 fe6a 	bl	800b484 <USB_EP0_OutStart>
 80077b0:	e006      	b.n	80077c0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	68da      	ldr	r2, [r3, #12]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	441a      	add	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	4619      	mov	r1, r3
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f005 fdc0 	bl	800d34c <HAL_PCD_DataOutStageCallback>
 80077cc:	e046      	b.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	4a26      	ldr	r2, [pc, #152]	@ (800786c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d124      	bne.n	8007820 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00a      	beq.n	80077f6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ec:	461a      	mov	r2, r3
 80077ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077f2:	6093      	str	r3, [r2, #8]
 80077f4:	e032      	b.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	f003 0320 	and.w	r3, r3, #32
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d008      	beq.n	8007812 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	4413      	add	r3, r2
 8007808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800780c:	461a      	mov	r2, r3
 800780e:	2320      	movs	r3, #32
 8007810:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	b2db      	uxtb	r3, r3
 8007816:	4619      	mov	r1, r3
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f005 fd97 	bl	800d34c <HAL_PCD_DataOutStageCallback>
 800781e:	e01d      	b.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d114      	bne.n	8007850 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007826:	6879      	ldr	r1, [r7, #4]
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	4613      	mov	r3, r2
 800782c:	00db      	lsls	r3, r3, #3
 800782e:	4413      	add	r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	440b      	add	r3, r1
 8007834:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d108      	bne.n	8007850 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6818      	ldr	r0, [r3, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007848:	461a      	mov	r2, r3
 800784a:	2100      	movs	r1, #0
 800784c:	f003 fe1a 	bl	800b484 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	b2db      	uxtb	r3, r3
 8007854:	4619      	mov	r1, r3
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f005 fd78 	bl	800d34c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	3720      	adds	r7, #32
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	4f54300a 	.word	0x4f54300a
 800786c:	4f54310a 	.word	0x4f54310a

08007870 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	333c      	adds	r3, #60	@ 0x3c
 8007888:	3304      	adds	r3, #4
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	015a      	lsls	r2, r3, #5
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	4413      	add	r3, r2
 8007896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	4a15      	ldr	r2, [pc, #84]	@ (80078f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d90e      	bls.n	80078c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d009      	beq.n	80078c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	015a      	lsls	r2, r3, #5
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	4413      	add	r3, r2
 80078b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078bc:	461a      	mov	r2, r3
 80078be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f005 fd2f 	bl	800d328 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	4a0a      	ldr	r2, [pc, #40]	@ (80078f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d90c      	bls.n	80078ec <PCD_EP_OutSetupPacket_int+0x7c>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	799b      	ldrb	r3, [r3, #6]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d108      	bne.n	80078ec <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6818      	ldr	r0, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80078e4:	461a      	mov	r2, r3
 80078e6:	2101      	movs	r1, #1
 80078e8:	f003 fdcc 	bl	800b484 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	4f54300a 	.word	0x4f54300a

080078fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	460b      	mov	r3, r1
 8007906:	70fb      	strb	r3, [r7, #3]
 8007908:	4613      	mov	r3, r2
 800790a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007912:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007914:	78fb      	ldrb	r3, [r7, #3]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d107      	bne.n	800792a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800791a:	883b      	ldrh	r3, [r7, #0]
 800791c:	0419      	lsls	r1, r3, #16
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68ba      	ldr	r2, [r7, #8]
 8007924:	430a      	orrs	r2, r1
 8007926:	629a      	str	r2, [r3, #40]	@ 0x28
 8007928:	e028      	b.n	800797c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007930:	0c1b      	lsrs	r3, r3, #16
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	4413      	add	r3, r2
 8007936:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007938:	2300      	movs	r3, #0
 800793a:	73fb      	strb	r3, [r7, #15]
 800793c:	e00d      	b.n	800795a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	7bfb      	ldrb	r3, [r7, #15]
 8007944:	3340      	adds	r3, #64	@ 0x40
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	4413      	add	r3, r2
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	0c1b      	lsrs	r3, r3, #16
 800794e:	68ba      	ldr	r2, [r7, #8]
 8007950:	4413      	add	r3, r2
 8007952:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007954:	7bfb      	ldrb	r3, [r7, #15]
 8007956:	3301      	adds	r3, #1
 8007958:	73fb      	strb	r3, [r7, #15]
 800795a:	7bfa      	ldrb	r2, [r7, #15]
 800795c:	78fb      	ldrb	r3, [r7, #3]
 800795e:	3b01      	subs	r3, #1
 8007960:	429a      	cmp	r2, r3
 8007962:	d3ec      	bcc.n	800793e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007964:	883b      	ldrh	r3, [r7, #0]
 8007966:	0418      	lsls	r0, r3, #16
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6819      	ldr	r1, [r3, #0]
 800796c:	78fb      	ldrb	r3, [r7, #3]
 800796e:	3b01      	subs	r3, #1
 8007970:	68ba      	ldr	r2, [r7, #8]
 8007972:	4302      	orrs	r2, r0
 8007974:	3340      	adds	r3, #64	@ 0x40
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	440b      	add	r3, r1
 800797a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3714      	adds	r7, #20
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr

0800798a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800798a:	b480      	push	{r7}
 800798c:	b083      	sub	sp, #12
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
 8007992:	460b      	mov	r3, r1
 8007994:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	887a      	ldrh	r2, [r7, #2]
 800799c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	460b      	mov	r3, r1
 80079b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b086      	sub	sp, #24
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e267      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d075      	beq.n	8007ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80079e2:	4b88      	ldr	r3, [pc, #544]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f003 030c 	and.w	r3, r3, #12
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	d00c      	beq.n	8007a08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079ee:	4b85      	ldr	r3, [pc, #532]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80079f6:	2b08      	cmp	r3, #8
 80079f8:	d112      	bne.n	8007a20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079fa:	4b82      	ldr	r3, [pc, #520]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a06:	d10b      	bne.n	8007a20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a08:	4b7e      	ldr	r3, [pc, #504]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d05b      	beq.n	8007acc <HAL_RCC_OscConfig+0x108>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d157      	bne.n	8007acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e242      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a28:	d106      	bne.n	8007a38 <HAL_RCC_OscConfig+0x74>
 8007a2a:	4b76      	ldr	r3, [pc, #472]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a75      	ldr	r2, [pc, #468]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a34:	6013      	str	r3, [r2, #0]
 8007a36:	e01d      	b.n	8007a74 <HAL_RCC_OscConfig+0xb0>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007a40:	d10c      	bne.n	8007a5c <HAL_RCC_OscConfig+0x98>
 8007a42:	4b70      	ldr	r3, [pc, #448]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a6f      	ldr	r2, [pc, #444]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a4c:	6013      	str	r3, [r2, #0]
 8007a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a6c      	ldr	r2, [pc, #432]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	e00b      	b.n	8007a74 <HAL_RCC_OscConfig+0xb0>
 8007a5c:	4b69      	ldr	r3, [pc, #420]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a68      	ldr	r2, [pc, #416]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a66:	6013      	str	r3, [r2, #0]
 8007a68:	4b66      	ldr	r3, [pc, #408]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a65      	ldr	r2, [pc, #404]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d013      	beq.n	8007aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a7c:	f7fb fdfe 	bl	800367c <HAL_GetTick>
 8007a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a82:	e008      	b.n	8007a96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a84:	f7fb fdfa 	bl	800367c <HAL_GetTick>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	2b64      	cmp	r3, #100	@ 0x64
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e207      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a96:	4b5b      	ldr	r3, [pc, #364]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0f0      	beq.n	8007a84 <HAL_RCC_OscConfig+0xc0>
 8007aa2:	e014      	b.n	8007ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aa4:	f7fb fdea 	bl	800367c <HAL_GetTick>
 8007aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007aaa:	e008      	b.n	8007abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007aac:	f7fb fde6 	bl	800367c <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	2b64      	cmp	r3, #100	@ 0x64
 8007ab8:	d901      	bls.n	8007abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e1f3      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007abe:	4b51      	ldr	r3, [pc, #324]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1f0      	bne.n	8007aac <HAL_RCC_OscConfig+0xe8>
 8007aca:	e000      	b.n	8007ace <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f003 0302 	and.w	r3, r3, #2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d063      	beq.n	8007ba2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007ada:	4b4a      	ldr	r3, [pc, #296]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f003 030c 	and.w	r3, r3, #12
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00b      	beq.n	8007afe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ae6:	4b47      	ldr	r3, [pc, #284]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007ae8:	689b      	ldr	r3, [r3, #8]
 8007aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007aee:	2b08      	cmp	r3, #8
 8007af0:	d11c      	bne.n	8007b2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007af2:	4b44      	ldr	r3, [pc, #272]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d116      	bne.n	8007b2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007afe:	4b41      	ldr	r3, [pc, #260]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 0302 	and.w	r3, r3, #2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d005      	beq.n	8007b16 <HAL_RCC_OscConfig+0x152>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d001      	beq.n	8007b16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e1c7      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b16:	4b3b      	ldr	r3, [pc, #236]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	00db      	lsls	r3, r3, #3
 8007b24:	4937      	ldr	r1, [pc, #220]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b26:	4313      	orrs	r3, r2
 8007b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b2a:	e03a      	b.n	8007ba2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d020      	beq.n	8007b76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b34:	4b34      	ldr	r3, [pc, #208]	@ (8007c08 <HAL_RCC_OscConfig+0x244>)
 8007b36:	2201      	movs	r2, #1
 8007b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b3a:	f7fb fd9f 	bl	800367c <HAL_GetTick>
 8007b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b40:	e008      	b.n	8007b54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b42:	f7fb fd9b 	bl	800367c <HAL_GetTick>
 8007b46:	4602      	mov	r2, r0
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d901      	bls.n	8007b54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e1a8      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b54:	4b2b      	ldr	r3, [pc, #172]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 0302 	and.w	r3, r3, #2
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d0f0      	beq.n	8007b42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b60:	4b28      	ldr	r3, [pc, #160]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	00db      	lsls	r3, r3, #3
 8007b6e:	4925      	ldr	r1, [pc, #148]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	600b      	str	r3, [r1, #0]
 8007b74:	e015      	b.n	8007ba2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b76:	4b24      	ldr	r3, [pc, #144]	@ (8007c08 <HAL_RCC_OscConfig+0x244>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b7c:	f7fb fd7e 	bl	800367c <HAL_GetTick>
 8007b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b82:	e008      	b.n	8007b96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b84:	f7fb fd7a 	bl	800367c <HAL_GetTick>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d901      	bls.n	8007b96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e187      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b96:	4b1b      	ldr	r3, [pc, #108]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f003 0302 	and.w	r3, r3, #2
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1f0      	bne.n	8007b84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0308 	and.w	r3, r3, #8
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d036      	beq.n	8007c1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d016      	beq.n	8007be4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bb6:	4b15      	ldr	r3, [pc, #84]	@ (8007c0c <HAL_RCC_OscConfig+0x248>)
 8007bb8:	2201      	movs	r2, #1
 8007bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bbc:	f7fb fd5e 	bl	800367c <HAL_GetTick>
 8007bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bc2:	e008      	b.n	8007bd6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bc4:	f7fb fd5a 	bl	800367c <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e167      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007c04 <HAL_RCC_OscConfig+0x240>)
 8007bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d0f0      	beq.n	8007bc4 <HAL_RCC_OscConfig+0x200>
 8007be2:	e01b      	b.n	8007c1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007be4:	4b09      	ldr	r3, [pc, #36]	@ (8007c0c <HAL_RCC_OscConfig+0x248>)
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007bea:	f7fb fd47 	bl	800367c <HAL_GetTick>
 8007bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007bf0:	e00e      	b.n	8007c10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bf2:	f7fb fd43 	bl	800367c <HAL_GetTick>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d907      	bls.n	8007c10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	e150      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
 8007c04:	40023800 	.word	0x40023800
 8007c08:	42470000 	.word	0x42470000
 8007c0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c10:	4b88      	ldr	r3, [pc, #544]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c14:	f003 0302 	and.w	r3, r3, #2
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1ea      	bne.n	8007bf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0304 	and.w	r3, r3, #4
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 8097 	beq.w	8007d58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c2e:	4b81      	ldr	r3, [pc, #516]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10f      	bne.n	8007c5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	60bb      	str	r3, [r7, #8]
 8007c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c42:	4a7c      	ldr	r2, [pc, #496]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c52:	60bb      	str	r3, [r7, #8]
 8007c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c56:	2301      	movs	r3, #1
 8007c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c5a:	4b77      	ldr	r3, [pc, #476]	@ (8007e38 <HAL_RCC_OscConfig+0x474>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d118      	bne.n	8007c98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c66:	4b74      	ldr	r3, [pc, #464]	@ (8007e38 <HAL_RCC_OscConfig+0x474>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a73      	ldr	r2, [pc, #460]	@ (8007e38 <HAL_RCC_OscConfig+0x474>)
 8007c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c72:	f7fb fd03 	bl	800367c <HAL_GetTick>
 8007c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c78:	e008      	b.n	8007c8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c7a:	f7fb fcff 	bl	800367c <HAL_GetTick>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	d901      	bls.n	8007c8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007c88:	2303      	movs	r3, #3
 8007c8a:	e10c      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8007e38 <HAL_RCC_OscConfig+0x474>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d0f0      	beq.n	8007c7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d106      	bne.n	8007cae <HAL_RCC_OscConfig+0x2ea>
 8007ca0:	4b64      	ldr	r3, [pc, #400]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ca4:	4a63      	ldr	r2, [pc, #396]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007ca6:	f043 0301 	orr.w	r3, r3, #1
 8007caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cac:	e01c      	b.n	8007ce8 <HAL_RCC_OscConfig+0x324>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	2b05      	cmp	r3, #5
 8007cb4:	d10c      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x30c>
 8007cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cba:	4a5e      	ldr	r2, [pc, #376]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cbc:	f043 0304 	orr.w	r3, r3, #4
 8007cc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cc8:	f043 0301 	orr.w	r3, r3, #1
 8007ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cce:	e00b      	b.n	8007ce8 <HAL_RCC_OscConfig+0x324>
 8007cd0:	4b58      	ldr	r3, [pc, #352]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cd4:	4a57      	ldr	r2, [pc, #348]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cd6:	f023 0301 	bic.w	r3, r3, #1
 8007cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cdc:	4b55      	ldr	r3, [pc, #340]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ce0:	4a54      	ldr	r2, [pc, #336]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007ce2:	f023 0304 	bic.w	r3, r3, #4
 8007ce6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d015      	beq.n	8007d1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf0:	f7fb fcc4 	bl	800367c <HAL_GetTick>
 8007cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cf6:	e00a      	b.n	8007d0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cf8:	f7fb fcc0 	bl	800367c <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d901      	bls.n	8007d0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e0cb      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d0e:	4b49      	ldr	r3, [pc, #292]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d12:	f003 0302 	and.w	r3, r3, #2
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0ee      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x334>
 8007d1a:	e014      	b.n	8007d46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d1c:	f7fb fcae 	bl	800367c <HAL_GetTick>
 8007d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d22:	e00a      	b.n	8007d3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d24:	f7fb fcaa 	bl	800367c <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d901      	bls.n	8007d3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e0b5      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d3e:	f003 0302 	and.w	r3, r3, #2
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1ee      	bne.n	8007d24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d46:	7dfb      	ldrb	r3, [r7, #23]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d105      	bne.n	8007d58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d4c:	4b39      	ldr	r3, [pc, #228]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d50:	4a38      	ldr	r2, [pc, #224]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	699b      	ldr	r3, [r3, #24]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 80a1 	beq.w	8007ea4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007d62:	4b34      	ldr	r3, [pc, #208]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	f003 030c 	and.w	r3, r3, #12
 8007d6a:	2b08      	cmp	r3, #8
 8007d6c:	d05c      	beq.n	8007e28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	d141      	bne.n	8007dfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d76:	4b31      	ldr	r3, [pc, #196]	@ (8007e3c <HAL_RCC_OscConfig+0x478>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d7c:	f7fb fc7e 	bl	800367c <HAL_GetTick>
 8007d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d82:	e008      	b.n	8007d96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d84:	f7fb fc7a 	bl	800367c <HAL_GetTick>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	2b02      	cmp	r3, #2
 8007d90:	d901      	bls.n	8007d96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007d92:	2303      	movs	r3, #3
 8007d94:	e087      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d96:	4b27      	ldr	r3, [pc, #156]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d1f0      	bne.n	8007d84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	69da      	ldr	r2, [r3, #28]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db0:	019b      	lsls	r3, r3, #6
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db8:	085b      	lsrs	r3, r3, #1
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	041b      	lsls	r3, r3, #16
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	061b      	lsls	r3, r3, #24
 8007dc6:	491b      	ldr	r1, [pc, #108]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8007e3c <HAL_RCC_OscConfig+0x478>)
 8007dce:	2201      	movs	r2, #1
 8007dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dd2:	f7fb fc53 	bl	800367c <HAL_GetTick>
 8007dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dd8:	e008      	b.n	8007dec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dda:	f7fb fc4f 	bl	800367c <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d901      	bls.n	8007dec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e05c      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dec:	4b11      	ldr	r3, [pc, #68]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0f0      	beq.n	8007dda <HAL_RCC_OscConfig+0x416>
 8007df8:	e054      	b.n	8007ea4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dfa:	4b10      	ldr	r3, [pc, #64]	@ (8007e3c <HAL_RCC_OscConfig+0x478>)
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e00:	f7fb fc3c 	bl	800367c <HAL_GetTick>
 8007e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e06:	e008      	b.n	8007e1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e08:	f7fb fc38 	bl	800367c <HAL_GetTick>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d901      	bls.n	8007e1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e045      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e1a:	4b06      	ldr	r3, [pc, #24]	@ (8007e34 <HAL_RCC_OscConfig+0x470>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1f0      	bne.n	8007e08 <HAL_RCC_OscConfig+0x444>
 8007e26:	e03d      	b.n	8007ea4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	699b      	ldr	r3, [r3, #24]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d107      	bne.n	8007e40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e038      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
 8007e34:	40023800 	.word	0x40023800
 8007e38:	40007000 	.word	0x40007000
 8007e3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e40:	4b1b      	ldr	r3, [pc, #108]	@ (8007eb0 <HAL_RCC_OscConfig+0x4ec>)
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	699b      	ldr	r3, [r3, #24]
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d028      	beq.n	8007ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d121      	bne.n	8007ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d11a      	bne.n	8007ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007e70:	4013      	ands	r3, r2
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d111      	bne.n	8007ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e86:	085b      	lsrs	r3, r3, #1
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d107      	bne.n	8007ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d001      	beq.n	8007ea4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e000      	b.n	8007ea6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3718      	adds	r7, #24
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	40023800 	.word	0x40023800

08007eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e0cc      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ec8:	4b68      	ldr	r3, [pc, #416]	@ (800806c <HAL_RCC_ClockConfig+0x1b8>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f003 030f 	and.w	r3, r3, #15
 8007ed0:	683a      	ldr	r2, [r7, #0]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d90c      	bls.n	8007ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ed6:	4b65      	ldr	r3, [pc, #404]	@ (800806c <HAL_RCC_ClockConfig+0x1b8>)
 8007ed8:	683a      	ldr	r2, [r7, #0]
 8007eda:	b2d2      	uxtb	r2, r2
 8007edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ede:	4b63      	ldr	r3, [pc, #396]	@ (800806c <HAL_RCC_ClockConfig+0x1b8>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 030f 	and.w	r3, r3, #15
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d001      	beq.n	8007ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e0b8      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f003 0302 	and.w	r3, r3, #2
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d020      	beq.n	8007f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f003 0304 	and.w	r3, r3, #4
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d005      	beq.n	8007f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f08:	4b59      	ldr	r3, [pc, #356]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	4a58      	ldr	r2, [pc, #352]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007f12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d005      	beq.n	8007f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f20:	4b53      	ldr	r3, [pc, #332]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	4a52      	ldr	r2, [pc, #328]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f2c:	4b50      	ldr	r3, [pc, #320]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	494d      	ldr	r1, [pc, #308]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d044      	beq.n	8007fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d107      	bne.n	8007f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f52:	4b47      	ldr	r3, [pc, #284]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d119      	bne.n	8007f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e07f      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d003      	beq.n	8007f72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f6e:	2b03      	cmp	r3, #3
 8007f70:	d107      	bne.n	8007f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f72:	4b3f      	ldr	r3, [pc, #252]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d109      	bne.n	8007f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e06f      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f82:	4b3b      	ldr	r3, [pc, #236]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d101      	bne.n	8007f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e067      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f92:	4b37      	ldr	r3, [pc, #220]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	f023 0203 	bic.w	r2, r3, #3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	4934      	ldr	r1, [pc, #208]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007fa4:	f7fb fb6a 	bl	800367c <HAL_GetTick>
 8007fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007faa:	e00a      	b.n	8007fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fac:	f7fb fb66 	bl	800367c <HAL_GetTick>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	1ad3      	subs	r3, r2, r3
 8007fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d901      	bls.n	8007fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007fbe:	2303      	movs	r3, #3
 8007fc0:	e04f      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	f003 020c 	and.w	r2, r3, #12
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d1eb      	bne.n	8007fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007fd4:	4b25      	ldr	r3, [pc, #148]	@ (800806c <HAL_RCC_ClockConfig+0x1b8>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f003 030f 	and.w	r3, r3, #15
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d20c      	bcs.n	8007ffc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fe2:	4b22      	ldr	r3, [pc, #136]	@ (800806c <HAL_RCC_ClockConfig+0x1b8>)
 8007fe4:	683a      	ldr	r2, [r7, #0]
 8007fe6:	b2d2      	uxtb	r2, r2
 8007fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fea:	4b20      	ldr	r3, [pc, #128]	@ (800806c <HAL_RCC_ClockConfig+0x1b8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f003 030f 	and.w	r3, r3, #15
 8007ff2:	683a      	ldr	r2, [r7, #0]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d001      	beq.n	8007ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e032      	b.n	8008062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0304 	and.w	r3, r3, #4
 8008004:	2b00      	cmp	r3, #0
 8008006:	d008      	beq.n	800801a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008008:	4b19      	ldr	r3, [pc, #100]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	4916      	ldr	r1, [pc, #88]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8008016:	4313      	orrs	r3, r2
 8008018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0308 	and.w	r3, r3, #8
 8008022:	2b00      	cmp	r3, #0
 8008024:	d009      	beq.n	800803a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008026:	4b12      	ldr	r3, [pc, #72]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	691b      	ldr	r3, [r3, #16]
 8008032:	00db      	lsls	r3, r3, #3
 8008034:	490e      	ldr	r1, [pc, #56]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8008036:	4313      	orrs	r3, r2
 8008038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800803a:	f000 f821 	bl	8008080 <HAL_RCC_GetSysClockFreq>
 800803e:	4602      	mov	r2, r0
 8008040:	4b0b      	ldr	r3, [pc, #44]	@ (8008070 <HAL_RCC_ClockConfig+0x1bc>)
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	091b      	lsrs	r3, r3, #4
 8008046:	f003 030f 	and.w	r3, r3, #15
 800804a:	490a      	ldr	r1, [pc, #40]	@ (8008074 <HAL_RCC_ClockConfig+0x1c0>)
 800804c:	5ccb      	ldrb	r3, [r1, r3]
 800804e:	fa22 f303 	lsr.w	r3, r2, r3
 8008052:	4a09      	ldr	r2, [pc, #36]	@ (8008078 <HAL_RCC_ClockConfig+0x1c4>)
 8008054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008056:	4b09      	ldr	r3, [pc, #36]	@ (800807c <HAL_RCC_ClockConfig+0x1c8>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4618      	mov	r0, r3
 800805c:	f7fb faca 	bl	80035f4 <HAL_InitTick>

  return HAL_OK;
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	40023c00 	.word	0x40023c00
 8008070:	40023800 	.word	0x40023800
 8008074:	0800ea48 	.word	0x0800ea48
 8008078:	2000003c 	.word	0x2000003c
 800807c:	20000080 	.word	0x20000080

08008080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008084:	b094      	sub	sp, #80	@ 0x50
 8008086:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008088:	2300      	movs	r3, #0
 800808a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800808c:	2300      	movs	r3, #0
 800808e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008094:	2300      	movs	r3, #0
 8008096:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008098:	4b79      	ldr	r3, [pc, #484]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x200>)
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f003 030c 	and.w	r3, r3, #12
 80080a0:	2b08      	cmp	r3, #8
 80080a2:	d00d      	beq.n	80080c0 <HAL_RCC_GetSysClockFreq+0x40>
 80080a4:	2b08      	cmp	r3, #8
 80080a6:	f200 80e1 	bhi.w	800826c <HAL_RCC_GetSysClockFreq+0x1ec>
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <HAL_RCC_GetSysClockFreq+0x34>
 80080ae:	2b04      	cmp	r3, #4
 80080b0:	d003      	beq.n	80080ba <HAL_RCC_GetSysClockFreq+0x3a>
 80080b2:	e0db      	b.n	800826c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080b4:	4b73      	ldr	r3, [pc, #460]	@ (8008284 <HAL_RCC_GetSysClockFreq+0x204>)
 80080b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080b8:	e0db      	b.n	8008272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80080ba:	4b73      	ldr	r3, [pc, #460]	@ (8008288 <HAL_RCC_GetSysClockFreq+0x208>)
 80080bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080be:	e0d8      	b.n	8008272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x200>)
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80080ca:	4b6d      	ldr	r3, [pc, #436]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x200>)
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d063      	beq.n	800819e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080d6:	4b6a      	ldr	r3, [pc, #424]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x200>)
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	099b      	lsrs	r3, r3, #6
 80080dc:	2200      	movs	r2, #0
 80080de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80080e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80080ea:	2300      	movs	r3, #0
 80080ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80080f2:	4622      	mov	r2, r4
 80080f4:	462b      	mov	r3, r5
 80080f6:	f04f 0000 	mov.w	r0, #0
 80080fa:	f04f 0100 	mov.w	r1, #0
 80080fe:	0159      	lsls	r1, r3, #5
 8008100:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008104:	0150      	lsls	r0, r2, #5
 8008106:	4602      	mov	r2, r0
 8008108:	460b      	mov	r3, r1
 800810a:	4621      	mov	r1, r4
 800810c:	1a51      	subs	r1, r2, r1
 800810e:	6139      	str	r1, [r7, #16]
 8008110:	4629      	mov	r1, r5
 8008112:	eb63 0301 	sbc.w	r3, r3, r1
 8008116:	617b      	str	r3, [r7, #20]
 8008118:	f04f 0200 	mov.w	r2, #0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008124:	4659      	mov	r1, fp
 8008126:	018b      	lsls	r3, r1, #6
 8008128:	4651      	mov	r1, sl
 800812a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800812e:	4651      	mov	r1, sl
 8008130:	018a      	lsls	r2, r1, #6
 8008132:	4651      	mov	r1, sl
 8008134:	ebb2 0801 	subs.w	r8, r2, r1
 8008138:	4659      	mov	r1, fp
 800813a:	eb63 0901 	sbc.w	r9, r3, r1
 800813e:	f04f 0200 	mov.w	r2, #0
 8008142:	f04f 0300 	mov.w	r3, #0
 8008146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800814a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800814e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008152:	4690      	mov	r8, r2
 8008154:	4699      	mov	r9, r3
 8008156:	4623      	mov	r3, r4
 8008158:	eb18 0303 	adds.w	r3, r8, r3
 800815c:	60bb      	str	r3, [r7, #8]
 800815e:	462b      	mov	r3, r5
 8008160:	eb49 0303 	adc.w	r3, r9, r3
 8008164:	60fb      	str	r3, [r7, #12]
 8008166:	f04f 0200 	mov.w	r2, #0
 800816a:	f04f 0300 	mov.w	r3, #0
 800816e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008172:	4629      	mov	r1, r5
 8008174:	024b      	lsls	r3, r1, #9
 8008176:	4621      	mov	r1, r4
 8008178:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800817c:	4621      	mov	r1, r4
 800817e:	024a      	lsls	r2, r1, #9
 8008180:	4610      	mov	r0, r2
 8008182:	4619      	mov	r1, r3
 8008184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008186:	2200      	movs	r2, #0
 8008188:	62bb      	str	r3, [r7, #40]	@ 0x28
 800818a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800818c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008190:	f7f8 f87e 	bl	8000290 <__aeabi_uldivmod>
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
 8008198:	4613      	mov	r3, r2
 800819a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800819c:	e058      	b.n	8008250 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800819e:	4b38      	ldr	r3, [pc, #224]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x200>)
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	099b      	lsrs	r3, r3, #6
 80081a4:	2200      	movs	r2, #0
 80081a6:	4618      	mov	r0, r3
 80081a8:	4611      	mov	r1, r2
 80081aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80081ae:	623b      	str	r3, [r7, #32]
 80081b0:	2300      	movs	r3, #0
 80081b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80081b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80081b8:	4642      	mov	r2, r8
 80081ba:	464b      	mov	r3, r9
 80081bc:	f04f 0000 	mov.w	r0, #0
 80081c0:	f04f 0100 	mov.w	r1, #0
 80081c4:	0159      	lsls	r1, r3, #5
 80081c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081ca:	0150      	lsls	r0, r2, #5
 80081cc:	4602      	mov	r2, r0
 80081ce:	460b      	mov	r3, r1
 80081d0:	4641      	mov	r1, r8
 80081d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80081d6:	4649      	mov	r1, r9
 80081d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80081dc:	f04f 0200 	mov.w	r2, #0
 80081e0:	f04f 0300 	mov.w	r3, #0
 80081e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80081e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80081ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80081f0:	ebb2 040a 	subs.w	r4, r2, sl
 80081f4:	eb63 050b 	sbc.w	r5, r3, fp
 80081f8:	f04f 0200 	mov.w	r2, #0
 80081fc:	f04f 0300 	mov.w	r3, #0
 8008200:	00eb      	lsls	r3, r5, #3
 8008202:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008206:	00e2      	lsls	r2, r4, #3
 8008208:	4614      	mov	r4, r2
 800820a:	461d      	mov	r5, r3
 800820c:	4643      	mov	r3, r8
 800820e:	18e3      	adds	r3, r4, r3
 8008210:	603b      	str	r3, [r7, #0]
 8008212:	464b      	mov	r3, r9
 8008214:	eb45 0303 	adc.w	r3, r5, r3
 8008218:	607b      	str	r3, [r7, #4]
 800821a:	f04f 0200 	mov.w	r2, #0
 800821e:	f04f 0300 	mov.w	r3, #0
 8008222:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008226:	4629      	mov	r1, r5
 8008228:	028b      	lsls	r3, r1, #10
 800822a:	4621      	mov	r1, r4
 800822c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008230:	4621      	mov	r1, r4
 8008232:	028a      	lsls	r2, r1, #10
 8008234:	4610      	mov	r0, r2
 8008236:	4619      	mov	r1, r3
 8008238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800823a:	2200      	movs	r2, #0
 800823c:	61bb      	str	r3, [r7, #24]
 800823e:	61fa      	str	r2, [r7, #28]
 8008240:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008244:	f7f8 f824 	bl	8000290 <__aeabi_uldivmod>
 8008248:	4602      	mov	r2, r0
 800824a:	460b      	mov	r3, r1
 800824c:	4613      	mov	r3, r2
 800824e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008250:	4b0b      	ldr	r3, [pc, #44]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x200>)
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	0c1b      	lsrs	r3, r3, #16
 8008256:	f003 0303 	and.w	r3, r3, #3
 800825a:	3301      	adds	r3, #1
 800825c:	005b      	lsls	r3, r3, #1
 800825e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008260:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008264:	fbb2 f3f3 	udiv	r3, r2, r3
 8008268:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800826a:	e002      	b.n	8008272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800826c:	4b05      	ldr	r3, [pc, #20]	@ (8008284 <HAL_RCC_GetSysClockFreq+0x204>)
 800826e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008274:	4618      	mov	r0, r3
 8008276:	3750      	adds	r7, #80	@ 0x50
 8008278:	46bd      	mov	sp, r7
 800827a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800827e:	bf00      	nop
 8008280:	40023800 	.word	0x40023800
 8008284:	00f42400 	.word	0x00f42400
 8008288:	007a1200 	.word	0x007a1200

0800828c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800828c:	b480      	push	{r7}
 800828e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008290:	4b03      	ldr	r3, [pc, #12]	@ (80082a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008292:	681b      	ldr	r3, [r3, #0]
}
 8008294:	4618      	mov	r0, r3
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	2000003c 	.word	0x2000003c

080082a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80082a8:	f7ff fff0 	bl	800828c <HAL_RCC_GetHCLKFreq>
 80082ac:	4602      	mov	r2, r0
 80082ae:	4b05      	ldr	r3, [pc, #20]	@ (80082c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	0a9b      	lsrs	r3, r3, #10
 80082b4:	f003 0307 	and.w	r3, r3, #7
 80082b8:	4903      	ldr	r1, [pc, #12]	@ (80082c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80082ba:	5ccb      	ldrb	r3, [r1, r3]
 80082bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	40023800 	.word	0x40023800
 80082c8:	0800ea58 	.word	0x0800ea58

080082cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80082d0:	f7ff ffdc 	bl	800828c <HAL_RCC_GetHCLKFreq>
 80082d4:	4602      	mov	r2, r0
 80082d6:	4b05      	ldr	r3, [pc, #20]	@ (80082ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	0b5b      	lsrs	r3, r3, #13
 80082dc:	f003 0307 	and.w	r3, r3, #7
 80082e0:	4903      	ldr	r1, [pc, #12]	@ (80082f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082e2:	5ccb      	ldrb	r3, [r1, r3]
 80082e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	bd80      	pop	{r7, pc}
 80082ec:	40023800 	.word	0x40023800
 80082f0:	0800ea58 	.word	0x0800ea58

080082f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80082fc:	2300      	movs	r3, #0
 80082fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008300:	2300      	movs	r3, #0
 8008302:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0301 	and.w	r3, r3, #1
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10b      	bne.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008318:	2b00      	cmp	r3, #0
 800831a:	d105      	bne.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008324:	2b00      	cmp	r3, #0
 8008326:	d075      	beq.n	8008414 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008328:	4b91      	ldr	r3, [pc, #580]	@ (8008570 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800832a:	2200      	movs	r2, #0
 800832c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800832e:	f7fb f9a5 	bl	800367c <HAL_GetTick>
 8008332:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008334:	e008      	b.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008336:	f7fb f9a1 	bl	800367c <HAL_GetTick>
 800833a:	4602      	mov	r2, r0
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	2b02      	cmp	r3, #2
 8008342:	d901      	bls.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008344:	2303      	movs	r3, #3
 8008346:	e189      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008348:	4b8a      	ldr	r3, [pc, #552]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008350:	2b00      	cmp	r3, #0
 8008352:	d1f0      	bne.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0301 	and.w	r3, r3, #1
 800835c:	2b00      	cmp	r3, #0
 800835e:	d009      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	019a      	lsls	r2, r3, #6
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	071b      	lsls	r3, r3, #28
 800836c:	4981      	ldr	r1, [pc, #516]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800836e:	4313      	orrs	r3, r2
 8008370:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0302 	and.w	r3, r3, #2
 800837c:	2b00      	cmp	r3, #0
 800837e:	d01f      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008380:	4b7c      	ldr	r3, [pc, #496]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008382:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008386:	0f1b      	lsrs	r3, r3, #28
 8008388:	f003 0307 	and.w	r3, r3, #7
 800838c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	019a      	lsls	r2, r3, #6
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	061b      	lsls	r3, r3, #24
 800839a:	431a      	orrs	r2, r3
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	071b      	lsls	r3, r3, #28
 80083a0:	4974      	ldr	r1, [pc, #464]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80083a8:	4b72      	ldr	r3, [pc, #456]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80083aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083ae:	f023 021f 	bic.w	r2, r3, #31
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	496e      	ldr	r1, [pc, #440]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80083ba:	4313      	orrs	r3, r2
 80083bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00d      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	019a      	lsls	r2, r3, #6
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	061b      	lsls	r3, r3, #24
 80083d8:	431a      	orrs	r2, r3
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	071b      	lsls	r3, r3, #28
 80083e0:	4964      	ldr	r1, [pc, #400]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80083e2:	4313      	orrs	r3, r2
 80083e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80083e8:	4b61      	ldr	r3, [pc, #388]	@ (8008570 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80083ea:	2201      	movs	r2, #1
 80083ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083ee:	f7fb f945 	bl	800367c <HAL_GetTick>
 80083f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083f4:	e008      	b.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80083f6:	f7fb f941 	bl	800367c <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	2b02      	cmp	r3, #2
 8008402:	d901      	bls.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e129      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008408:	4b5a      	ldr	r3, [pc, #360]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008410:	2b00      	cmp	r3, #0
 8008412:	d0f0      	beq.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 0304 	and.w	r3, r3, #4
 800841c:	2b00      	cmp	r3, #0
 800841e:	d105      	bne.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008428:	2b00      	cmp	r3, #0
 800842a:	d079      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800842c:	4b52      	ldr	r3, [pc, #328]	@ (8008578 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800842e:	2200      	movs	r2, #0
 8008430:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008432:	f7fb f923 	bl	800367c <HAL_GetTick>
 8008436:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008438:	e008      	b.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800843a:	f7fb f91f 	bl	800367c <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	2b02      	cmp	r3, #2
 8008446:	d901      	bls.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e107      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800844c:	4b49      	ldr	r3, [pc, #292]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008454:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008458:	d0ef      	beq.n	800843a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	d020      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008466:	4b43      	ldr	r3, [pc, #268]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800846c:	0f1b      	lsrs	r3, r3, #28
 800846e:	f003 0307 	and.w	r3, r3, #7
 8008472:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	019a      	lsls	r2, r3, #6
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	061b      	lsls	r3, r3, #24
 8008480:	431a      	orrs	r2, r3
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	071b      	lsls	r3, r3, #28
 8008486:	493b      	ldr	r1, [pc, #236]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008488:	4313      	orrs	r3, r2
 800848a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800848e:	4b39      	ldr	r3, [pc, #228]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008490:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008494:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	3b01      	subs	r3, #1
 800849e:	021b      	lsls	r3, r3, #8
 80084a0:	4934      	ldr	r1, [pc, #208]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084a2:	4313      	orrs	r3, r2
 80084a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0308 	and.w	r3, r3, #8
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d01e      	beq.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80084b4:	4b2f      	ldr	r3, [pc, #188]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ba:	0e1b      	lsrs	r3, r3, #24
 80084bc:	f003 030f 	and.w	r3, r3, #15
 80084c0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	691b      	ldr	r3, [r3, #16]
 80084c6:	019a      	lsls	r2, r3, #6
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	061b      	lsls	r3, r3, #24
 80084cc:	431a      	orrs	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	699b      	ldr	r3, [r3, #24]
 80084d2:	071b      	lsls	r3, r3, #28
 80084d4:	4927      	ldr	r1, [pc, #156]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084d6:	4313      	orrs	r3, r2
 80084d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80084dc:	4b25      	ldr	r3, [pc, #148]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ea:	4922      	ldr	r1, [pc, #136]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084ec:	4313      	orrs	r3, r2
 80084ee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80084f2:	4b21      	ldr	r3, [pc, #132]	@ (8008578 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80084f4:	2201      	movs	r2, #1
 80084f6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80084f8:	f7fb f8c0 	bl	800367c <HAL_GetTick>
 80084fc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80084fe:	e008      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008500:	f7fb f8bc 	bl	800367c <HAL_GetTick>
 8008504:	4602      	mov	r2, r0
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	2b02      	cmp	r3, #2
 800850c:	d901      	bls.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800850e:	2303      	movs	r3, #3
 8008510:	e0a4      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008512:	4b18      	ldr	r3, [pc, #96]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800851a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800851e:	d1ef      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0320 	and.w	r3, r3, #32
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 808b 	beq.w	8008644 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800852e:	2300      	movs	r3, #0
 8008530:	60fb      	str	r3, [r7, #12]
 8008532:	4b10      	ldr	r3, [pc, #64]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008536:	4a0f      	ldr	r2, [pc, #60]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800853c:	6413      	str	r3, [r2, #64]	@ 0x40
 800853e:	4b0d      	ldr	r3, [pc, #52]	@ (8008574 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008546:	60fb      	str	r3, [r7, #12]
 8008548:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800854a:	4b0c      	ldr	r3, [pc, #48]	@ (800857c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a0b      	ldr	r2, [pc, #44]	@ (800857c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008554:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008556:	f7fb f891 	bl	800367c <HAL_GetTick>
 800855a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800855c:	e010      	b.n	8008580 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800855e:	f7fb f88d 	bl	800367c <HAL_GetTick>
 8008562:	4602      	mov	r2, r0
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	2b02      	cmp	r3, #2
 800856a:	d909      	bls.n	8008580 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800856c:	2303      	movs	r3, #3
 800856e:	e075      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8008570:	42470068 	.word	0x42470068
 8008574:	40023800 	.word	0x40023800
 8008578:	42470070 	.word	0x42470070
 800857c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008580:	4b38      	ldr	r3, [pc, #224]	@ (8008664 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008588:	2b00      	cmp	r3, #0
 800858a:	d0e8      	beq.n	800855e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800858c:	4b36      	ldr	r3, [pc, #216]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800858e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008590:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008594:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d02f      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x308>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085a4:	693a      	ldr	r2, [r7, #16]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d028      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085b2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085b4:	4b2d      	ldr	r3, [pc, #180]	@ (800866c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80085b6:	2201      	movs	r2, #1
 80085b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80085ba:	4b2c      	ldr	r3, [pc, #176]	@ (800866c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80085bc:	2200      	movs	r2, #0
 80085be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80085c0:	4a29      	ldr	r2, [pc, #164]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80085c6:	4b28      	ldr	r3, [pc, #160]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d114      	bne.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80085d2:	f7fb f853 	bl	800367c <HAL_GetTick>
 80085d6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085d8:	e00a      	b.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085da:	f7fb f84f 	bl	800367c <HAL_GetTick>
 80085de:	4602      	mov	r2, r0
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	1ad3      	subs	r3, r2, r3
 80085e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d901      	bls.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80085ec:	2303      	movs	r3, #3
 80085ee:	e035      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085f0:	4b1d      	ldr	r3, [pc, #116]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085f4:	f003 0302 	and.w	r3, r3, #2
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d0ee      	beq.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008600:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008604:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008608:	d10d      	bne.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800860a:	4b17      	ldr	r3, [pc, #92]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008616:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800861a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800861e:	4912      	ldr	r1, [pc, #72]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008620:	4313      	orrs	r3, r2
 8008622:	608b      	str	r3, [r1, #8]
 8008624:	e005      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8008626:	4b10      	ldr	r3, [pc, #64]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	4a0f      	ldr	r2, [pc, #60]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800862c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008630:	6093      	str	r3, [r2, #8]
 8008632:	4b0d      	ldr	r3, [pc, #52]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008634:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800863a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800863e:	490a      	ldr	r1, [pc, #40]	@ (8008668 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008640:	4313      	orrs	r3, r2
 8008642:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f003 0310 	and.w	r3, r3, #16
 800864c:	2b00      	cmp	r3, #0
 800864e:	d004      	beq.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8008656:	4b06      	ldr	r3, [pc, #24]	@ (8008670 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8008658:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800865a:	2300      	movs	r3, #0
}
 800865c:	4618      	mov	r0, r3
 800865e:	3718      	adds	r7, #24
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}
 8008664:	40007000 	.word	0x40007000
 8008668:	40023800 	.word	0x40023800
 800866c:	42470e40 	.word	0x42470e40
 8008670:	424711e0 	.word	0x424711e0

08008674 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b082      	sub	sp, #8
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d101      	bne.n	8008688 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	e025      	b.n	80086d4 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800868e:	b2db      	uxtb	r3, r3
 8008690:	2b00      	cmp	r3, #0
 8008692:	d106      	bne.n	80086a2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7f9 fa57 	bl	8001b50 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2202      	movs	r2, #2
 80086a6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	3304      	adds	r3, #4
 80086b2:	4619      	mov	r1, r3
 80086b4:	4610      	mov	r0, r2
 80086b6:	f001 fb13 	bl	8009ce0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6818      	ldr	r0, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	461a      	mov	r2, r3
 80086c4:	6839      	ldr	r1, [r7, #0]
 80086c6:	f001 fb68 	bl	8009d9a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3708      	adds	r7, #8
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80086ee:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d101      	bne.n	80086fa <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80086f6:	2302      	movs	r3, #2
 80086f8:	e021      	b.n	800873e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80086fa:	7dfb      	ldrb	r3, [r7, #23]
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d002      	beq.n	8008706 <HAL_SDRAM_SendCommand+0x2a>
 8008700:	7dfb      	ldrb	r3, [r7, #23]
 8008702:	2b05      	cmp	r3, #5
 8008704:	d118      	bne.n	8008738 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2202      	movs	r2, #2
 800870a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	68b9      	ldr	r1, [r7, #8]
 8008716:	4618      	mov	r0, r3
 8008718:	f001 fba8 	bl	8009e6c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2b02      	cmp	r3, #2
 8008722:	d104      	bne.n	800872e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2205      	movs	r2, #5
 8008728:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800872c:	e006      	b.n	800873c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8008736:	e001      	b.n	800873c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e000      	b.n	800873e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3718      	adds	r7, #24
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}

08008746 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008746:	b580      	push	{r7, lr}
 8008748:	b082      	sub	sp, #8
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
 800874e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008756:	b2db      	uxtb	r3, r3
 8008758:	2b02      	cmp	r3, #2
 800875a:	d101      	bne.n	8008760 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800875c:	2302      	movs	r3, #2
 800875e:	e016      	b.n	800878e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008766:	b2db      	uxtb	r3, r3
 8008768:	2b01      	cmp	r3, #1
 800876a:	d10f      	bne.n	800878c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2202      	movs	r2, #2
 8008770:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	6839      	ldr	r1, [r7, #0]
 800877a:	4618      	mov	r0, r3
 800877c:	f001 fbb3 	bl	8009ee6 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
 800878a:	e000      	b.n	800878e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800878c:	2301      	movs	r3, #1
}
 800878e:	4618      	mov	r0, r3
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b082      	sub	sp, #8
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d101      	bne.n	80087a8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e07b      	b.n	80088a0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d108      	bne.n	80087c2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087b8:	d009      	beq.n	80087ce <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	61da      	str	r2, [r3, #28]
 80087c0:	e005      	b.n	80087ce <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d106      	bne.n	80087ee <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7f9 f84f 	bl	800188c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2202      	movs	r2, #2
 80087f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008804:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008816:	431a      	orrs	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008820:	431a      	orrs	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	f003 0302 	and.w	r3, r3, #2
 800882a:	431a      	orrs	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	f003 0301 	and.w	r3, r3, #1
 8008834:	431a      	orrs	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800883e:	431a      	orrs	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	69db      	ldr	r3, [r3, #28]
 8008844:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008848:	431a      	orrs	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008852:	ea42 0103 	orr.w	r1, r2, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	430a      	orrs	r2, r1
 8008864:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	0c1b      	lsrs	r3, r3, #16
 800886c:	f003 0104 	and.w	r1, r3, #4
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008874:	f003 0210 	and.w	r2, r3, #16
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	430a      	orrs	r2, r1
 800887e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	69da      	ldr	r2, [r3, #28]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800888e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3708      	adds	r7, #8
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d101      	bne.n	80088ba <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	e01a      	b.n	80088f0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2202      	movs	r2, #2
 80088be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088d0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7f9 f822 	bl	800191c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b088      	sub	sp, #32
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	603b      	str	r3, [r7, #0]
 8008904:	4613      	mov	r3, r2
 8008906:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008908:	f7fa feb8 	bl	800367c <HAL_GetTick>
 800890c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800890e:	88fb      	ldrh	r3, [r7, #6]
 8008910:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008918:	b2db      	uxtb	r3, r3
 800891a:	2b01      	cmp	r3, #1
 800891c:	d001      	beq.n	8008922 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800891e:	2302      	movs	r3, #2
 8008920:	e12a      	b.n	8008b78 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d002      	beq.n	800892e <HAL_SPI_Transmit+0x36>
 8008928:	88fb      	ldrh	r3, [r7, #6]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d101      	bne.n	8008932 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	e122      	b.n	8008b78 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008938:	2b01      	cmp	r3, #1
 800893a:	d101      	bne.n	8008940 <HAL_SPI_Transmit+0x48>
 800893c:	2302      	movs	r3, #2
 800893e:	e11b      	b.n	8008b78 <HAL_SPI_Transmit+0x280>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2203      	movs	r2, #3
 800894c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	88fa      	ldrh	r2, [r7, #6]
 8008960:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	88fa      	ldrh	r2, [r7, #6]
 8008966:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2200      	movs	r2, #0
 8008972:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800898e:	d10f      	bne.n	80089b0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800899e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ba:	2b40      	cmp	r3, #64	@ 0x40
 80089bc:	d007      	beq.n	80089ce <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089d6:	d152      	bne.n	8008a7e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d002      	beq.n	80089e6 <HAL_SPI_Transmit+0xee>
 80089e0:	8b7b      	ldrh	r3, [r7, #26]
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d145      	bne.n	8008a72 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ea:	881a      	ldrh	r2, [r3, #0]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f6:	1c9a      	adds	r2, r3, #2
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	3b01      	subs	r3, #1
 8008a04:	b29a      	uxth	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008a0a:	e032      	b.n	8008a72 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f003 0302 	and.w	r3, r3, #2
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d112      	bne.n	8008a40 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1e:	881a      	ldrh	r2, [r3, #0]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a2a:	1c9a      	adds	r2, r3, #2
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	3b01      	subs	r3, #1
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008a3e:	e018      	b.n	8008a72 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a40:	f7fa fe1c 	bl	800367c <HAL_GetTick>
 8008a44:	4602      	mov	r2, r0
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	1ad3      	subs	r3, r2, r3
 8008a4a:	683a      	ldr	r2, [r7, #0]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d803      	bhi.n	8008a58 <HAL_SPI_Transmit+0x160>
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a56:	d102      	bne.n	8008a5e <HAL_SPI_Transmit+0x166>
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d109      	bne.n	8008a72 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008a6e:	2303      	movs	r3, #3
 8008a70:	e082      	b.n	8008b78 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d1c7      	bne.n	8008a0c <HAL_SPI_Transmit+0x114>
 8008a7c:	e053      	b.n	8008b26 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d002      	beq.n	8008a8c <HAL_SPI_Transmit+0x194>
 8008a86:	8b7b      	ldrh	r3, [r7, #26]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d147      	bne.n	8008b1c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	330c      	adds	r3, #12
 8008a96:	7812      	ldrb	r2, [r2, #0]
 8008a98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008ab2:	e033      	b.n	8008b1c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	f003 0302 	and.w	r3, r3, #2
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	d113      	bne.n	8008aea <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	330c      	adds	r3, #12
 8008acc:	7812      	ldrb	r2, [r2, #0]
 8008ace:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad4:	1c5a      	adds	r2, r3, #1
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	3b01      	subs	r3, #1
 8008ae2:	b29a      	uxth	r2, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008ae8:	e018      	b.n	8008b1c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008aea:	f7fa fdc7 	bl	800367c <HAL_GetTick>
 8008aee:	4602      	mov	r2, r0
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	1ad3      	subs	r3, r2, r3
 8008af4:	683a      	ldr	r2, [r7, #0]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d803      	bhi.n	8008b02 <HAL_SPI_Transmit+0x20a>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b00:	d102      	bne.n	8008b08 <HAL_SPI_Transmit+0x210>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d109      	bne.n	8008b1c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	e02d      	b.n	8008b78 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b20:	b29b      	uxth	r3, r3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1c6      	bne.n	8008ab4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b26:	69fa      	ldr	r2, [r7, #28]
 8008b28:	6839      	ldr	r1, [r7, #0]
 8008b2a:	68f8      	ldr	r0, [r7, #12]
 8008b2c:	f000 fbe6 	bl	80092fc <SPI_EndRxTxTransaction>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d002      	beq.n	8008b3c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2220      	movs	r2, #32
 8008b3a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d10a      	bne.n	8008b5a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b44:	2300      	movs	r3, #0
 8008b46:	617b      	str	r3, [r7, #20]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	617b      	str	r3, [r7, #20]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	617b      	str	r3, [r7, #20]
 8008b58:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d001      	beq.n	8008b76 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	e000      	b.n	8008b78 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008b76:	2300      	movs	r3, #0
  }
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3720      	adds	r7, #32
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b088      	sub	sp, #32
 8008b84:	af02      	add	r7, sp, #8
 8008b86:	60f8      	str	r0, [r7, #12]
 8008b88:	60b9      	str	r1, [r7, #8]
 8008b8a:	603b      	str	r3, [r7, #0]
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d001      	beq.n	8008ba0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008b9c:	2302      	movs	r3, #2
 8008b9e:	e104      	b.n	8008daa <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d002      	beq.n	8008bac <HAL_SPI_Receive+0x2c>
 8008ba6:	88fb      	ldrh	r3, [r7, #6]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d101      	bne.n	8008bb0 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e0fc      	b.n	8008daa <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bb8:	d112      	bne.n	8008be0 <HAL_SPI_Receive+0x60>
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d10e      	bne.n	8008be0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2204      	movs	r2, #4
 8008bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008bca:	88fa      	ldrh	r2, [r7, #6]
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	68ba      	ldr	r2, [r7, #8]
 8008bd4:	68b9      	ldr	r1, [r7, #8]
 8008bd6:	68f8      	ldr	r0, [r7, #12]
 8008bd8:	f000 f8eb 	bl	8008db2 <HAL_SPI_TransmitReceive>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	e0e4      	b.n	8008daa <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008be0:	f7fa fd4c 	bl	800367c <HAL_GetTick>
 8008be4:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d101      	bne.n	8008bf4 <HAL_SPI_Receive+0x74>
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	e0da      	b.n	8008daa <HAL_SPI_Receive+0x22a>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2204      	movs	r2, #4
 8008c00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	88fa      	ldrh	r2, [r7, #6]
 8008c14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	88fa      	ldrh	r2, [r7, #6]
 8008c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2200      	movs	r2, #0
 8008c32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2200      	movs	r2, #0
 8008c38:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c42:	d10f      	bne.n	8008c64 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	681a      	ldr	r2, [r3, #0]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008c62:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c6e:	2b40      	cmp	r3, #64	@ 0x40
 8008c70:	d007      	beq.n	8008c82 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d170      	bne.n	8008d6c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008c8a:	e035      	b.n	8008cf8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d115      	bne.n	8008cc6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f103 020c 	add.w	r2, r3, #12
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ca6:	7812      	ldrb	r2, [r2, #0]
 8008ca8:	b2d2      	uxtb	r2, r2
 8008caa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb0:	1c5a      	adds	r2, r3, #1
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	b29a      	uxth	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008cc4:	e018      	b.n	8008cf8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cc6:	f7fa fcd9 	bl	800367c <HAL_GetTick>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	1ad3      	subs	r3, r2, r3
 8008cd0:	683a      	ldr	r2, [r7, #0]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d803      	bhi.n	8008cde <HAL_SPI_Receive+0x15e>
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cdc:	d102      	bne.n	8008ce4 <HAL_SPI_Receive+0x164>
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d109      	bne.n	8008cf8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008cf4:	2303      	movs	r3, #3
 8008cf6:	e058      	b.n	8008daa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1c4      	bne.n	8008c8c <HAL_SPI_Receive+0x10c>
 8008d02:	e038      	b.n	8008d76 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f003 0301 	and.w	r3, r3, #1
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d113      	bne.n	8008d3a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	68da      	ldr	r2, [r3, #12]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d1c:	b292      	uxth	r2, r2
 8008d1e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d24:	1c9a      	adds	r2, r3, #2
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	3b01      	subs	r3, #1
 8008d32:	b29a      	uxth	r2, r3
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008d38:	e018      	b.n	8008d6c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d3a:	f7fa fc9f 	bl	800367c <HAL_GetTick>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d803      	bhi.n	8008d52 <HAL_SPI_Receive+0x1d2>
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d50:	d102      	bne.n	8008d58 <HAL_SPI_Receive+0x1d8>
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d109      	bne.n	8008d6c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2200      	movs	r2, #0
 8008d64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008d68:	2303      	movs	r3, #3
 8008d6a:	e01e      	b.n	8008daa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1c6      	bne.n	8008d04 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	6839      	ldr	r1, [r7, #0]
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 fa58 	bl	8009230 <SPI_EndRxTransaction>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d002      	beq.n	8008d8c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2220      	movs	r2, #32
 8008d8a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d001      	beq.n	8008da8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008da4:	2301      	movs	r3, #1
 8008da6:	e000      	b.n	8008daa <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008da8:	2300      	movs	r3, #0
  }
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3718      	adds	r7, #24
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008db2:	b580      	push	{r7, lr}
 8008db4:	b08a      	sub	sp, #40	@ 0x28
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	60f8      	str	r0, [r7, #12]
 8008dba:	60b9      	str	r1, [r7, #8]
 8008dbc:	607a      	str	r2, [r7, #4]
 8008dbe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008dc4:	f7fa fc5a 	bl	800367c <HAL_GetTick>
 8008dc8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008dd0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008dd8:	887b      	ldrh	r3, [r7, #2]
 8008dda:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008ddc:	7ffb      	ldrb	r3, [r7, #31]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d00c      	beq.n	8008dfc <HAL_SPI_TransmitReceive+0x4a>
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008de8:	d106      	bne.n	8008df8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d102      	bne.n	8008df8 <HAL_SPI_TransmitReceive+0x46>
 8008df2:	7ffb      	ldrb	r3, [r7, #31]
 8008df4:	2b04      	cmp	r3, #4
 8008df6:	d001      	beq.n	8008dfc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008df8:	2302      	movs	r3, #2
 8008dfa:	e17f      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d005      	beq.n	8008e0e <HAL_SPI_TransmitReceive+0x5c>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d002      	beq.n	8008e0e <HAL_SPI_TransmitReceive+0x5c>
 8008e08:	887b      	ldrh	r3, [r7, #2]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d101      	bne.n	8008e12 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e174      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d101      	bne.n	8008e20 <HAL_SPI_TransmitReceive+0x6e>
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	e16d      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2201      	movs	r2, #1
 8008e24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	2b04      	cmp	r3, #4
 8008e32:	d003      	beq.n	8008e3c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2205      	movs	r2, #5
 8008e38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	887a      	ldrh	r2, [r7, #2]
 8008e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	887a      	ldrh	r2, [r7, #2]
 8008e52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	68ba      	ldr	r2, [r7, #8]
 8008e58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	887a      	ldrh	r2, [r7, #2]
 8008e5e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	887a      	ldrh	r2, [r7, #2]
 8008e64:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e7c:	2b40      	cmp	r3, #64	@ 0x40
 8008e7e:	d007      	beq.n	8008e90 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e98:	d17e      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d002      	beq.n	8008ea8 <HAL_SPI_TransmitReceive+0xf6>
 8008ea2:	8afb      	ldrh	r3, [r7, #22]
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d16c      	bne.n	8008f82 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eac:	881a      	ldrh	r2, [r3, #0]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb8:	1c9a      	adds	r2, r3, #2
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ecc:	e059      	b.n	8008f82 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	f003 0302 	and.w	r3, r3, #2
 8008ed8:	2b02      	cmp	r3, #2
 8008eda:	d11b      	bne.n	8008f14 <HAL_SPI_TransmitReceive+0x162>
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d016      	beq.n	8008f14 <HAL_SPI_TransmitReceive+0x162>
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d113      	bne.n	8008f14 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ef0:	881a      	ldrh	r2, [r3, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008efc:	1c9a      	adds	r2, r3, #2
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f10:	2300      	movs	r3, #0
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d119      	bne.n	8008f56 <HAL_SPI_TransmitReceive+0x1a4>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d014      	beq.n	8008f56 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68da      	ldr	r2, [r3, #12]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f36:	b292      	uxth	r2, r2
 8008f38:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3e:	1c9a      	adds	r2, r3, #2
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f52:	2301      	movs	r3, #1
 8008f54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008f56:	f7fa fb91 	bl	800367c <HAL_GetTick>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	6a3b      	ldr	r3, [r7, #32]
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d80d      	bhi.n	8008f82 <HAL_SPI_TransmitReceive+0x1d0>
 8008f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f6c:	d009      	beq.n	8008f82 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2201      	movs	r2, #1
 8008f72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008f7e:	2303      	movs	r3, #3
 8008f80:	e0bc      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1a0      	bne.n	8008ece <HAL_SPI_TransmitReceive+0x11c>
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d19b      	bne.n	8008ece <HAL_SPI_TransmitReceive+0x11c>
 8008f96:	e082      	b.n	800909e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d002      	beq.n	8008fa6 <HAL_SPI_TransmitReceive+0x1f4>
 8008fa0:	8afb      	ldrh	r3, [r7, #22]
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d171      	bne.n	800908a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	330c      	adds	r3, #12
 8008fb0:	7812      	ldrb	r2, [r2, #0]
 8008fb2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb8:	1c5a      	adds	r2, r3, #1
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fcc:	e05d      	b.n	800908a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f003 0302 	and.w	r3, r3, #2
 8008fd8:	2b02      	cmp	r3, #2
 8008fda:	d11c      	bne.n	8009016 <HAL_SPI_TransmitReceive+0x264>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d017      	beq.n	8009016 <HAL_SPI_TransmitReceive+0x264>
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d114      	bne.n	8009016 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	330c      	adds	r3, #12
 8008ff6:	7812      	ldrb	r2, [r2, #0]
 8008ff8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ffe:	1c5a      	adds	r2, r3, #1
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009008:	b29b      	uxth	r3, r3
 800900a:	3b01      	subs	r3, #1
 800900c:	b29a      	uxth	r2, r3
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009012:	2300      	movs	r3, #0
 8009014:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	f003 0301 	and.w	r3, r3, #1
 8009020:	2b01      	cmp	r3, #1
 8009022:	d119      	bne.n	8009058 <HAL_SPI_TransmitReceive+0x2a6>
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009028:	b29b      	uxth	r3, r3
 800902a:	2b00      	cmp	r3, #0
 800902c:	d014      	beq.n	8009058 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	68da      	ldr	r2, [r3, #12]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009038:	b2d2      	uxtb	r2, r2
 800903a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009040:	1c5a      	adds	r2, r3, #1
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800904a:	b29b      	uxth	r3, r3
 800904c:	3b01      	subs	r3, #1
 800904e:	b29a      	uxth	r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009054:	2301      	movs	r3, #1
 8009056:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009058:	f7fa fb10 	bl	800367c <HAL_GetTick>
 800905c:	4602      	mov	r2, r0
 800905e:	6a3b      	ldr	r3, [r7, #32]
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009064:	429a      	cmp	r2, r3
 8009066:	d803      	bhi.n	8009070 <HAL_SPI_TransmitReceive+0x2be>
 8009068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800906e:	d102      	bne.n	8009076 <HAL_SPI_TransmitReceive+0x2c4>
 8009070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009072:	2b00      	cmp	r3, #0
 8009074:	d109      	bne.n	800908a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2201      	movs	r2, #1
 800907a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009086:	2303      	movs	r3, #3
 8009088:	e038      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800908e:	b29b      	uxth	r3, r3
 8009090:	2b00      	cmp	r3, #0
 8009092:	d19c      	bne.n	8008fce <HAL_SPI_TransmitReceive+0x21c>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009098:	b29b      	uxth	r3, r3
 800909a:	2b00      	cmp	r3, #0
 800909c:	d197      	bne.n	8008fce <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800909e:	6a3a      	ldr	r2, [r7, #32]
 80090a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f000 f92a 	bl	80092fc <SPI_EndRxTxTransaction>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d008      	beq.n	80090c0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2220      	movs	r2, #32
 80090b2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	e01d      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d10a      	bne.n	80090de <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090c8:	2300      	movs	r3, #0
 80090ca:	613b      	str	r3, [r7, #16]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	613b      	str	r3, [r7, #16]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	613b      	str	r3, [r7, #16]
 80090dc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e000      	b.n	80090fc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80090fa:	2300      	movs	r3, #0
  }
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3728      	adds	r7, #40	@ 0x28
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009112:	b2db      	uxtb	r3, r3
}
 8009114:	4618      	mov	r0, r3
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b088      	sub	sp, #32
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	603b      	str	r3, [r7, #0]
 800912c:	4613      	mov	r3, r2
 800912e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009130:	f7fa faa4 	bl	800367c <HAL_GetTick>
 8009134:	4602      	mov	r2, r0
 8009136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009138:	1a9b      	subs	r3, r3, r2
 800913a:	683a      	ldr	r2, [r7, #0]
 800913c:	4413      	add	r3, r2
 800913e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009140:	f7fa fa9c 	bl	800367c <HAL_GetTick>
 8009144:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009146:	4b39      	ldr	r3, [pc, #228]	@ (800922c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	015b      	lsls	r3, r3, #5
 800914c:	0d1b      	lsrs	r3, r3, #20
 800914e:	69fa      	ldr	r2, [r7, #28]
 8009150:	fb02 f303 	mul.w	r3, r2, r3
 8009154:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009156:	e055      	b.n	8009204 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800915e:	d051      	beq.n	8009204 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009160:	f7fa fa8c 	bl	800367c <HAL_GetTick>
 8009164:	4602      	mov	r2, r0
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	1ad3      	subs	r3, r2, r3
 800916a:	69fa      	ldr	r2, [r7, #28]
 800916c:	429a      	cmp	r2, r3
 800916e:	d902      	bls.n	8009176 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d13d      	bne.n	80091f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009184:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800918e:	d111      	bne.n	80091b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009198:	d004      	beq.n	80091a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091a2:	d107      	bne.n	80091b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091bc:	d10f      	bne.n	80091de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091cc:	601a      	str	r2, [r3, #0]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2201      	movs	r2, #1
 80091e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80091ee:	2303      	movs	r3, #3
 80091f0:	e018      	b.n	8009224 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d102      	bne.n	80091fe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80091f8:	2300      	movs	r3, #0
 80091fa:	61fb      	str	r3, [r7, #28]
 80091fc:	e002      	b.n	8009204 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	3b01      	subs	r3, #1
 8009202:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	689a      	ldr	r2, [r3, #8]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	4013      	ands	r3, r2
 800920e:	68ba      	ldr	r2, [r7, #8]
 8009210:	429a      	cmp	r2, r3
 8009212:	bf0c      	ite	eq
 8009214:	2301      	moveq	r3, #1
 8009216:	2300      	movne	r3, #0
 8009218:	b2db      	uxtb	r3, r3
 800921a:	461a      	mov	r2, r3
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	429a      	cmp	r2, r3
 8009220:	d19a      	bne.n	8009158 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3720      	adds	r7, #32
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}
 800922c:	2000003c 	.word	0x2000003c

08009230 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af02      	add	r7, sp, #8
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	60b9      	str	r1, [r7, #8]
 800923a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009244:	d111      	bne.n	800926a <SPI_EndRxTransaction+0x3a>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800924e:	d004      	beq.n	800925a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009258:	d107      	bne.n	800926a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009268:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009272:	d12a      	bne.n	80092ca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800927c:	d012      	beq.n	80092a4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	9300      	str	r3, [sp, #0]
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	2200      	movs	r2, #0
 8009286:	2180      	movs	r1, #128	@ 0x80
 8009288:	68f8      	ldr	r0, [r7, #12]
 800928a:	f7ff ff49 	bl	8009120 <SPI_WaitFlagStateUntilTimeout>
 800928e:	4603      	mov	r3, r0
 8009290:	2b00      	cmp	r3, #0
 8009292:	d02d      	beq.n	80092f0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009298:	f043 0220 	orr.w	r2, r3, #32
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80092a0:	2303      	movs	r3, #3
 80092a2:	e026      	b.n	80092f2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	2200      	movs	r2, #0
 80092ac:	2101      	movs	r1, #1
 80092ae:	68f8      	ldr	r0, [r7, #12]
 80092b0:	f7ff ff36 	bl	8009120 <SPI_WaitFlagStateUntilTimeout>
 80092b4:	4603      	mov	r3, r0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d01a      	beq.n	80092f0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092be:	f043 0220 	orr.w	r2, r3, #32
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e013      	b.n	80092f2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	9300      	str	r3, [sp, #0]
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	2200      	movs	r2, #0
 80092d2:	2101      	movs	r1, #1
 80092d4:	68f8      	ldr	r0, [r7, #12]
 80092d6:	f7ff ff23 	bl	8009120 <SPI_WaitFlagStateUntilTimeout>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d007      	beq.n	80092f0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e4:	f043 0220 	orr.w	r2, r3, #32
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	e000      	b.n	80092f2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
	...

080092fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b088      	sub	sp, #32
 8009300:	af02      	add	r7, sp, #8
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	2201      	movs	r2, #1
 8009310:	2102      	movs	r1, #2
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f7ff ff04 	bl	8009120 <SPI_WaitFlagStateUntilTimeout>
 8009318:	4603      	mov	r3, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	d007      	beq.n	800932e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009322:	f043 0220 	orr.w	r2, r3, #32
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800932a:	2303      	movs	r3, #3
 800932c:	e032      	b.n	8009394 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800932e:	4b1b      	ldr	r3, [pc, #108]	@ (800939c <SPI_EndRxTxTransaction+0xa0>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a1b      	ldr	r2, [pc, #108]	@ (80093a0 <SPI_EndRxTxTransaction+0xa4>)
 8009334:	fba2 2303 	umull	r2, r3, r2, r3
 8009338:	0d5b      	lsrs	r3, r3, #21
 800933a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800933e:	fb02 f303 	mul.w	r3, r2, r3
 8009342:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800934c:	d112      	bne.n	8009374 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	2200      	movs	r2, #0
 8009356:	2180      	movs	r1, #128	@ 0x80
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f7ff fee1 	bl	8009120 <SPI_WaitFlagStateUntilTimeout>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d016      	beq.n	8009392 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009368:	f043 0220 	orr.w	r2, r3, #32
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009370:	2303      	movs	r3, #3
 8009372:	e00f      	b.n	8009394 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00a      	beq.n	8009390 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	3b01      	subs	r3, #1
 800937e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800938a:	2b80      	cmp	r3, #128	@ 0x80
 800938c:	d0f2      	beq.n	8009374 <SPI_EndRxTxTransaction+0x78>
 800938e:	e000      	b.n	8009392 <SPI_EndRxTxTransaction+0x96>
        break;
 8009390:	bf00      	nop
  }

  return HAL_OK;
 8009392:	2300      	movs	r3, #0
}
 8009394:	4618      	mov	r0, r3
 8009396:	3718      	adds	r7, #24
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}
 800939c:	2000003c 	.word	0x2000003c
 80093a0:	165e9f81 	.word	0x165e9f81

080093a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d101      	bne.n	80093b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e041      	b.n	800943a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d106      	bne.n	80093d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f7f8 fac4 	bl	8001958 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2202      	movs	r2, #2
 80093d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	3304      	adds	r3, #4
 80093e0:	4619      	mov	r1, r3
 80093e2:	4610      	mov	r0, r2
 80093e4:	f000 f896 	bl	8009514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2201      	movs	r2, #1
 80093ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2201      	movs	r2, #1
 80093f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2201      	movs	r2, #1
 8009414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2201      	movs	r2, #1
 800941c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2201      	movs	r2, #1
 800942c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009438:	2300      	movs	r3, #0
}
 800943a:	4618      	mov	r0, r3
 800943c:	3708      	adds	r7, #8
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
	...

08009444 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009444:	b480      	push	{r7}
 8009446:	b085      	sub	sp, #20
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b01      	cmp	r3, #1
 8009456:	d001      	beq.n	800945c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e046      	b.n	80094ea <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2202      	movs	r2, #2
 8009460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a23      	ldr	r2, [pc, #140]	@ (80094f8 <HAL_TIM_Base_Start+0xb4>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d022      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009476:	d01d      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a1f      	ldr	r2, [pc, #124]	@ (80094fc <HAL_TIM_Base_Start+0xb8>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d018      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a1e      	ldr	r2, [pc, #120]	@ (8009500 <HAL_TIM_Base_Start+0xbc>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d013      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a1c      	ldr	r2, [pc, #112]	@ (8009504 <HAL_TIM_Base_Start+0xc0>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d00e      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a1b      	ldr	r2, [pc, #108]	@ (8009508 <HAL_TIM_Base_Start+0xc4>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d009      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a19      	ldr	r2, [pc, #100]	@ (800950c <HAL_TIM_Base_Start+0xc8>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d004      	beq.n	80094b4 <HAL_TIM_Base_Start+0x70>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a18      	ldr	r2, [pc, #96]	@ (8009510 <HAL_TIM_Base_Start+0xcc>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d111      	bne.n	80094d8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	f003 0307 	and.w	r3, r3, #7
 80094be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2b06      	cmp	r3, #6
 80094c4:	d010      	beq.n	80094e8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	681a      	ldr	r2, [r3, #0]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f042 0201 	orr.w	r2, r2, #1
 80094d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094d6:	e007      	b.n	80094e8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f042 0201 	orr.w	r2, r2, #1
 80094e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80094e8:	2300      	movs	r3, #0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3714      	adds	r7, #20
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop
 80094f8:	40010000 	.word	0x40010000
 80094fc:	40000400 	.word	0x40000400
 8009500:	40000800 	.word	0x40000800
 8009504:	40000c00 	.word	0x40000c00
 8009508:	40010400 	.word	0x40010400
 800950c:	40014000 	.word	0x40014000
 8009510:	40001800 	.word	0x40001800

08009514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a43      	ldr	r2, [pc, #268]	@ (8009634 <TIM_Base_SetConfig+0x120>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d013      	beq.n	8009554 <TIM_Base_SetConfig+0x40>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009532:	d00f      	beq.n	8009554 <TIM_Base_SetConfig+0x40>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a40      	ldr	r2, [pc, #256]	@ (8009638 <TIM_Base_SetConfig+0x124>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d00b      	beq.n	8009554 <TIM_Base_SetConfig+0x40>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a3f      	ldr	r2, [pc, #252]	@ (800963c <TIM_Base_SetConfig+0x128>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d007      	beq.n	8009554 <TIM_Base_SetConfig+0x40>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a3e      	ldr	r2, [pc, #248]	@ (8009640 <TIM_Base_SetConfig+0x12c>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d003      	beq.n	8009554 <TIM_Base_SetConfig+0x40>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a3d      	ldr	r2, [pc, #244]	@ (8009644 <TIM_Base_SetConfig+0x130>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d108      	bne.n	8009566 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800955a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	4313      	orrs	r3, r2
 8009564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	4a32      	ldr	r2, [pc, #200]	@ (8009634 <TIM_Base_SetConfig+0x120>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d02b      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009574:	d027      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	4a2f      	ldr	r2, [pc, #188]	@ (8009638 <TIM_Base_SetConfig+0x124>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d023      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	4a2e      	ldr	r2, [pc, #184]	@ (800963c <TIM_Base_SetConfig+0x128>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d01f      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	4a2d      	ldr	r2, [pc, #180]	@ (8009640 <TIM_Base_SetConfig+0x12c>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d01b      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4a2c      	ldr	r2, [pc, #176]	@ (8009644 <TIM_Base_SetConfig+0x130>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d017      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4a2b      	ldr	r2, [pc, #172]	@ (8009648 <TIM_Base_SetConfig+0x134>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d013      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	4a2a      	ldr	r2, [pc, #168]	@ (800964c <TIM_Base_SetConfig+0x138>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d00f      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4a29      	ldr	r2, [pc, #164]	@ (8009650 <TIM_Base_SetConfig+0x13c>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d00b      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	4a28      	ldr	r2, [pc, #160]	@ (8009654 <TIM_Base_SetConfig+0x140>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d007      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	4a27      	ldr	r2, [pc, #156]	@ (8009658 <TIM_Base_SetConfig+0x144>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d003      	beq.n	80095c6 <TIM_Base_SetConfig+0xb2>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	4a26      	ldr	r2, [pc, #152]	@ (800965c <TIM_Base_SetConfig+0x148>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d108      	bne.n	80095d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	4313      	orrs	r3, r2
 80095e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	689a      	ldr	r2, [r3, #8]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009634 <TIM_Base_SetConfig+0x120>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d003      	beq.n	8009606 <TIM_Base_SetConfig+0xf2>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	4a10      	ldr	r2, [pc, #64]	@ (8009644 <TIM_Base_SetConfig+0x130>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d103      	bne.n	800960e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	691a      	ldr	r2, [r3, #16]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f043 0204 	orr.w	r2, r3, #4
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2201      	movs	r2, #1
 800961e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	68fa      	ldr	r2, [r7, #12]
 8009624:	601a      	str	r2, [r3, #0]
}
 8009626:	bf00      	nop
 8009628:	3714      	adds	r7, #20
 800962a:	46bd      	mov	sp, r7
 800962c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009630:	4770      	bx	lr
 8009632:	bf00      	nop
 8009634:	40010000 	.word	0x40010000
 8009638:	40000400 	.word	0x40000400
 800963c:	40000800 	.word	0x40000800
 8009640:	40000c00 	.word	0x40000c00
 8009644:	40010400 	.word	0x40010400
 8009648:	40014000 	.word	0x40014000
 800964c:	40014400 	.word	0x40014400
 8009650:	40014800 	.word	0x40014800
 8009654:	40001800 	.word	0x40001800
 8009658:	40001c00 	.word	0x40001c00
 800965c:	40002000 	.word	0x40002000

08009660 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009660:	b480      	push	{r7}
 8009662:	b085      	sub	sp, #20
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009670:	2b01      	cmp	r3, #1
 8009672:	d101      	bne.n	8009678 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009674:	2302      	movs	r3, #2
 8009676:	e05a      	b.n	800972e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2202      	movs	r2, #2
 8009684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800969e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	4a21      	ldr	r2, [pc, #132]	@ (800973c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d022      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096c4:	d01d      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a1d      	ldr	r2, [pc, #116]	@ (8009740 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d018      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a1b      	ldr	r2, [pc, #108]	@ (8009744 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d013      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a1a      	ldr	r2, [pc, #104]	@ (8009748 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d00e      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a18      	ldr	r2, [pc, #96]	@ (800974c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d009      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a17      	ldr	r2, [pc, #92]	@ (8009750 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d004      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a15      	ldr	r2, [pc, #84]	@ (8009754 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d10c      	bne.n	800971c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009708:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	68ba      	ldr	r2, [r7, #8]
 8009710:	4313      	orrs	r3, r2
 8009712:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2200      	movs	r2, #0
 8009728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	3714      	adds	r7, #20
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	40010000 	.word	0x40010000
 8009740:	40000400 	.word	0x40000400
 8009744:	40000800 	.word	0x40000800
 8009748:	40000c00 	.word	0x40000c00
 800974c:	40010400 	.word	0x40010400
 8009750:	40014000 	.word	0x40014000
 8009754:	40001800 	.word	0x40001800

08009758 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d101      	bne.n	800976a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009766:	2301      	movs	r3, #1
 8009768:	e042      	b.n	80097f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009770:	b2db      	uxtb	r3, r3
 8009772:	2b00      	cmp	r3, #0
 8009774:	d106      	bne.n	8009784 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2200      	movs	r2, #0
 800977a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f7f8 f90c 	bl	800199c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2224      	movs	r2, #36	@ 0x24
 8009788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	68da      	ldr	r2, [r3, #12]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800979a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f82b 	bl	80097f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	691a      	ldr	r2, [r3, #16]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80097b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	695a      	ldr	r2, [r3, #20]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80097c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68da      	ldr	r2, [r3, #12]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80097d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2220      	movs	r2, #32
 80097dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2220      	movs	r2, #32
 80097e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80097ee:	2300      	movs	r3, #0
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3708      	adds	r7, #8
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097fc:	b0c0      	sub	sp, #256	@ 0x100
 80097fe:	af00      	add	r7, sp, #0
 8009800:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009814:	68d9      	ldr	r1, [r3, #12]
 8009816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	ea40 0301 	orr.w	r3, r0, r1
 8009820:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009826:	689a      	ldr	r2, [r3, #8]
 8009828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	431a      	orrs	r2, r3
 8009830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	431a      	orrs	r2, r3
 8009838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800983c:	69db      	ldr	r3, [r3, #28]
 800983e:	4313      	orrs	r3, r2
 8009840:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009850:	f021 010c 	bic.w	r1, r1, #12
 8009854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800985e:	430b      	orrs	r3, r1
 8009860:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	695b      	ldr	r3, [r3, #20]
 800986a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800986e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009872:	6999      	ldr	r1, [r3, #24]
 8009874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	ea40 0301 	orr.w	r3, r0, r1
 800987e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009884:	681a      	ldr	r2, [r3, #0]
 8009886:	4b8f      	ldr	r3, [pc, #572]	@ (8009ac4 <UART_SetConfig+0x2cc>)
 8009888:	429a      	cmp	r2, r3
 800988a:	d005      	beq.n	8009898 <UART_SetConfig+0xa0>
 800988c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	4b8d      	ldr	r3, [pc, #564]	@ (8009ac8 <UART_SetConfig+0x2d0>)
 8009894:	429a      	cmp	r2, r3
 8009896:	d104      	bne.n	80098a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009898:	f7fe fd18 	bl	80082cc <HAL_RCC_GetPCLK2Freq>
 800989c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80098a0:	e003      	b.n	80098aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80098a2:	f7fe fcff 	bl	80082a4 <HAL_RCC_GetPCLK1Freq>
 80098a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ae:	69db      	ldr	r3, [r3, #28]
 80098b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098b4:	f040 810c 	bne.w	8009ad0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80098b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098bc:	2200      	movs	r2, #0
 80098be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80098c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80098c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80098ca:	4622      	mov	r2, r4
 80098cc:	462b      	mov	r3, r5
 80098ce:	1891      	adds	r1, r2, r2
 80098d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80098d2:	415b      	adcs	r3, r3
 80098d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80098da:	4621      	mov	r1, r4
 80098dc:	eb12 0801 	adds.w	r8, r2, r1
 80098e0:	4629      	mov	r1, r5
 80098e2:	eb43 0901 	adc.w	r9, r3, r1
 80098e6:	f04f 0200 	mov.w	r2, #0
 80098ea:	f04f 0300 	mov.w	r3, #0
 80098ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80098f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80098f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80098fa:	4690      	mov	r8, r2
 80098fc:	4699      	mov	r9, r3
 80098fe:	4623      	mov	r3, r4
 8009900:	eb18 0303 	adds.w	r3, r8, r3
 8009904:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009908:	462b      	mov	r3, r5
 800990a:	eb49 0303 	adc.w	r3, r9, r3
 800990e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800991e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009922:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009926:	460b      	mov	r3, r1
 8009928:	18db      	adds	r3, r3, r3
 800992a:	653b      	str	r3, [r7, #80]	@ 0x50
 800992c:	4613      	mov	r3, r2
 800992e:	eb42 0303 	adc.w	r3, r2, r3
 8009932:	657b      	str	r3, [r7, #84]	@ 0x54
 8009934:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009938:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800993c:	f7f6 fca8 	bl	8000290 <__aeabi_uldivmod>
 8009940:	4602      	mov	r2, r0
 8009942:	460b      	mov	r3, r1
 8009944:	4b61      	ldr	r3, [pc, #388]	@ (8009acc <UART_SetConfig+0x2d4>)
 8009946:	fba3 2302 	umull	r2, r3, r3, r2
 800994a:	095b      	lsrs	r3, r3, #5
 800994c:	011c      	lsls	r4, r3, #4
 800994e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009952:	2200      	movs	r2, #0
 8009954:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009958:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800995c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009960:	4642      	mov	r2, r8
 8009962:	464b      	mov	r3, r9
 8009964:	1891      	adds	r1, r2, r2
 8009966:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009968:	415b      	adcs	r3, r3
 800996a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800996c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009970:	4641      	mov	r1, r8
 8009972:	eb12 0a01 	adds.w	sl, r2, r1
 8009976:	4649      	mov	r1, r9
 8009978:	eb43 0b01 	adc.w	fp, r3, r1
 800997c:	f04f 0200 	mov.w	r2, #0
 8009980:	f04f 0300 	mov.w	r3, #0
 8009984:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009988:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800998c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009990:	4692      	mov	sl, r2
 8009992:	469b      	mov	fp, r3
 8009994:	4643      	mov	r3, r8
 8009996:	eb1a 0303 	adds.w	r3, sl, r3
 800999a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800999e:	464b      	mov	r3, r9
 80099a0:	eb4b 0303 	adc.w	r3, fp, r3
 80099a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80099a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80099b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80099bc:	460b      	mov	r3, r1
 80099be:	18db      	adds	r3, r3, r3
 80099c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80099c2:	4613      	mov	r3, r2
 80099c4:	eb42 0303 	adc.w	r3, r2, r3
 80099c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80099ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80099ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80099d2:	f7f6 fc5d 	bl	8000290 <__aeabi_uldivmod>
 80099d6:	4602      	mov	r2, r0
 80099d8:	460b      	mov	r3, r1
 80099da:	4611      	mov	r1, r2
 80099dc:	4b3b      	ldr	r3, [pc, #236]	@ (8009acc <UART_SetConfig+0x2d4>)
 80099de:	fba3 2301 	umull	r2, r3, r3, r1
 80099e2:	095b      	lsrs	r3, r3, #5
 80099e4:	2264      	movs	r2, #100	@ 0x64
 80099e6:	fb02 f303 	mul.w	r3, r2, r3
 80099ea:	1acb      	subs	r3, r1, r3
 80099ec:	00db      	lsls	r3, r3, #3
 80099ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80099f2:	4b36      	ldr	r3, [pc, #216]	@ (8009acc <UART_SetConfig+0x2d4>)
 80099f4:	fba3 2302 	umull	r2, r3, r3, r2
 80099f8:	095b      	lsrs	r3, r3, #5
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009a00:	441c      	add	r4, r3
 8009a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a06:	2200      	movs	r2, #0
 8009a08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009a0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009a10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009a14:	4642      	mov	r2, r8
 8009a16:	464b      	mov	r3, r9
 8009a18:	1891      	adds	r1, r2, r2
 8009a1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009a1c:	415b      	adcs	r3, r3
 8009a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009a24:	4641      	mov	r1, r8
 8009a26:	1851      	adds	r1, r2, r1
 8009a28:	6339      	str	r1, [r7, #48]	@ 0x30
 8009a2a:	4649      	mov	r1, r9
 8009a2c:	414b      	adcs	r3, r1
 8009a2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a30:	f04f 0200 	mov.w	r2, #0
 8009a34:	f04f 0300 	mov.w	r3, #0
 8009a38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009a3c:	4659      	mov	r1, fp
 8009a3e:	00cb      	lsls	r3, r1, #3
 8009a40:	4651      	mov	r1, sl
 8009a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a46:	4651      	mov	r1, sl
 8009a48:	00ca      	lsls	r2, r1, #3
 8009a4a:	4610      	mov	r0, r2
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	4603      	mov	r3, r0
 8009a50:	4642      	mov	r2, r8
 8009a52:	189b      	adds	r3, r3, r2
 8009a54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a58:	464b      	mov	r3, r9
 8009a5a:	460a      	mov	r2, r1
 8009a5c:	eb42 0303 	adc.w	r3, r2, r3
 8009a60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009a70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009a74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009a78:	460b      	mov	r3, r1
 8009a7a:	18db      	adds	r3, r3, r3
 8009a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a7e:	4613      	mov	r3, r2
 8009a80:	eb42 0303 	adc.w	r3, r2, r3
 8009a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009a8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009a8e:	f7f6 fbff 	bl	8000290 <__aeabi_uldivmod>
 8009a92:	4602      	mov	r2, r0
 8009a94:	460b      	mov	r3, r1
 8009a96:	4b0d      	ldr	r3, [pc, #52]	@ (8009acc <UART_SetConfig+0x2d4>)
 8009a98:	fba3 1302 	umull	r1, r3, r3, r2
 8009a9c:	095b      	lsrs	r3, r3, #5
 8009a9e:	2164      	movs	r1, #100	@ 0x64
 8009aa0:	fb01 f303 	mul.w	r3, r1, r3
 8009aa4:	1ad3      	subs	r3, r2, r3
 8009aa6:	00db      	lsls	r3, r3, #3
 8009aa8:	3332      	adds	r3, #50	@ 0x32
 8009aaa:	4a08      	ldr	r2, [pc, #32]	@ (8009acc <UART_SetConfig+0x2d4>)
 8009aac:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab0:	095b      	lsrs	r3, r3, #5
 8009ab2:	f003 0207 	and.w	r2, r3, #7
 8009ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4422      	add	r2, r4
 8009abe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009ac0:	e106      	b.n	8009cd0 <UART_SetConfig+0x4d8>
 8009ac2:	bf00      	nop
 8009ac4:	40011000 	.word	0x40011000
 8009ac8:	40011400 	.word	0x40011400
 8009acc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009ad0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009ada:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009ade:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009ae2:	4642      	mov	r2, r8
 8009ae4:	464b      	mov	r3, r9
 8009ae6:	1891      	adds	r1, r2, r2
 8009ae8:	6239      	str	r1, [r7, #32]
 8009aea:	415b      	adcs	r3, r3
 8009aec:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009af2:	4641      	mov	r1, r8
 8009af4:	1854      	adds	r4, r2, r1
 8009af6:	4649      	mov	r1, r9
 8009af8:	eb43 0501 	adc.w	r5, r3, r1
 8009afc:	f04f 0200 	mov.w	r2, #0
 8009b00:	f04f 0300 	mov.w	r3, #0
 8009b04:	00eb      	lsls	r3, r5, #3
 8009b06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b0a:	00e2      	lsls	r2, r4, #3
 8009b0c:	4614      	mov	r4, r2
 8009b0e:	461d      	mov	r5, r3
 8009b10:	4643      	mov	r3, r8
 8009b12:	18e3      	adds	r3, r4, r3
 8009b14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009b18:	464b      	mov	r3, r9
 8009b1a:	eb45 0303 	adc.w	r3, r5, r3
 8009b1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009b32:	f04f 0200 	mov.w	r2, #0
 8009b36:	f04f 0300 	mov.w	r3, #0
 8009b3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009b3e:	4629      	mov	r1, r5
 8009b40:	008b      	lsls	r3, r1, #2
 8009b42:	4621      	mov	r1, r4
 8009b44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b48:	4621      	mov	r1, r4
 8009b4a:	008a      	lsls	r2, r1, #2
 8009b4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009b50:	f7f6 fb9e 	bl	8000290 <__aeabi_uldivmod>
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	4b60      	ldr	r3, [pc, #384]	@ (8009cdc <UART_SetConfig+0x4e4>)
 8009b5a:	fba3 2302 	umull	r2, r3, r3, r2
 8009b5e:	095b      	lsrs	r3, r3, #5
 8009b60:	011c      	lsls	r4, r3, #4
 8009b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b66:	2200      	movs	r2, #0
 8009b68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009b6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009b70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009b74:	4642      	mov	r2, r8
 8009b76:	464b      	mov	r3, r9
 8009b78:	1891      	adds	r1, r2, r2
 8009b7a:	61b9      	str	r1, [r7, #24]
 8009b7c:	415b      	adcs	r3, r3
 8009b7e:	61fb      	str	r3, [r7, #28]
 8009b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009b84:	4641      	mov	r1, r8
 8009b86:	1851      	adds	r1, r2, r1
 8009b88:	6139      	str	r1, [r7, #16]
 8009b8a:	4649      	mov	r1, r9
 8009b8c:	414b      	adcs	r3, r1
 8009b8e:	617b      	str	r3, [r7, #20]
 8009b90:	f04f 0200 	mov.w	r2, #0
 8009b94:	f04f 0300 	mov.w	r3, #0
 8009b98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009b9c:	4659      	mov	r1, fp
 8009b9e:	00cb      	lsls	r3, r1, #3
 8009ba0:	4651      	mov	r1, sl
 8009ba2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ba6:	4651      	mov	r1, sl
 8009ba8:	00ca      	lsls	r2, r1, #3
 8009baa:	4610      	mov	r0, r2
 8009bac:	4619      	mov	r1, r3
 8009bae:	4603      	mov	r3, r0
 8009bb0:	4642      	mov	r2, r8
 8009bb2:	189b      	adds	r3, r3, r2
 8009bb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009bb8:	464b      	mov	r3, r9
 8009bba:	460a      	mov	r2, r1
 8009bbc:	eb42 0303 	adc.w	r3, r2, r3
 8009bc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009bce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009bd0:	f04f 0200 	mov.w	r2, #0
 8009bd4:	f04f 0300 	mov.w	r3, #0
 8009bd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009bdc:	4649      	mov	r1, r9
 8009bde:	008b      	lsls	r3, r1, #2
 8009be0:	4641      	mov	r1, r8
 8009be2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009be6:	4641      	mov	r1, r8
 8009be8:	008a      	lsls	r2, r1, #2
 8009bea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009bee:	f7f6 fb4f 	bl	8000290 <__aeabi_uldivmod>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	4b38      	ldr	r3, [pc, #224]	@ (8009cdc <UART_SetConfig+0x4e4>)
 8009bfa:	fba3 2301 	umull	r2, r3, r3, r1
 8009bfe:	095b      	lsrs	r3, r3, #5
 8009c00:	2264      	movs	r2, #100	@ 0x64
 8009c02:	fb02 f303 	mul.w	r3, r2, r3
 8009c06:	1acb      	subs	r3, r1, r3
 8009c08:	011b      	lsls	r3, r3, #4
 8009c0a:	3332      	adds	r3, #50	@ 0x32
 8009c0c:	4a33      	ldr	r2, [pc, #204]	@ (8009cdc <UART_SetConfig+0x4e4>)
 8009c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c12:	095b      	lsrs	r3, r3, #5
 8009c14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009c18:	441c      	add	r4, r3
 8009c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c1e:	2200      	movs	r2, #0
 8009c20:	673b      	str	r3, [r7, #112]	@ 0x70
 8009c22:	677a      	str	r2, [r7, #116]	@ 0x74
 8009c24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009c28:	4642      	mov	r2, r8
 8009c2a:	464b      	mov	r3, r9
 8009c2c:	1891      	adds	r1, r2, r2
 8009c2e:	60b9      	str	r1, [r7, #8]
 8009c30:	415b      	adcs	r3, r3
 8009c32:	60fb      	str	r3, [r7, #12]
 8009c34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009c38:	4641      	mov	r1, r8
 8009c3a:	1851      	adds	r1, r2, r1
 8009c3c:	6039      	str	r1, [r7, #0]
 8009c3e:	4649      	mov	r1, r9
 8009c40:	414b      	adcs	r3, r1
 8009c42:	607b      	str	r3, [r7, #4]
 8009c44:	f04f 0200 	mov.w	r2, #0
 8009c48:	f04f 0300 	mov.w	r3, #0
 8009c4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009c50:	4659      	mov	r1, fp
 8009c52:	00cb      	lsls	r3, r1, #3
 8009c54:	4651      	mov	r1, sl
 8009c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c5a:	4651      	mov	r1, sl
 8009c5c:	00ca      	lsls	r2, r1, #3
 8009c5e:	4610      	mov	r0, r2
 8009c60:	4619      	mov	r1, r3
 8009c62:	4603      	mov	r3, r0
 8009c64:	4642      	mov	r2, r8
 8009c66:	189b      	adds	r3, r3, r2
 8009c68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c6a:	464b      	mov	r3, r9
 8009c6c:	460a      	mov	r2, r1
 8009c6e:	eb42 0303 	adc.w	r3, r2, r3
 8009c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009c80:	f04f 0200 	mov.w	r2, #0
 8009c84:	f04f 0300 	mov.w	r3, #0
 8009c88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009c8c:	4649      	mov	r1, r9
 8009c8e:	008b      	lsls	r3, r1, #2
 8009c90:	4641      	mov	r1, r8
 8009c92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c96:	4641      	mov	r1, r8
 8009c98:	008a      	lsls	r2, r1, #2
 8009c9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009c9e:	f7f6 faf7 	bl	8000290 <__aeabi_uldivmod>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8009cdc <UART_SetConfig+0x4e4>)
 8009ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8009cac:	095b      	lsrs	r3, r3, #5
 8009cae:	2164      	movs	r1, #100	@ 0x64
 8009cb0:	fb01 f303 	mul.w	r3, r1, r3
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	011b      	lsls	r3, r3, #4
 8009cb8:	3332      	adds	r3, #50	@ 0x32
 8009cba:	4a08      	ldr	r2, [pc, #32]	@ (8009cdc <UART_SetConfig+0x4e4>)
 8009cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc0:	095b      	lsrs	r3, r3, #5
 8009cc2:	f003 020f 	and.w	r2, r3, #15
 8009cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4422      	add	r2, r4
 8009cce:	609a      	str	r2, [r3, #8]
}
 8009cd0:	bf00      	nop
 8009cd2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009cdc:	51eb851f 	.word	0x51eb851f

08009ce0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d123      	bne.n	8009d3a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009cfe:	683a      	ldr	r2, [r7, #0]
 8009d00:	6851      	ldr	r1, [r2, #4]
 8009d02:	683a      	ldr	r2, [r7, #0]
 8009d04:	6892      	ldr	r2, [r2, #8]
 8009d06:	4311      	orrs	r1, r2
 8009d08:	683a      	ldr	r2, [r7, #0]
 8009d0a:	68d2      	ldr	r2, [r2, #12]
 8009d0c:	4311      	orrs	r1, r2
 8009d0e:	683a      	ldr	r2, [r7, #0]
 8009d10:	6912      	ldr	r2, [r2, #16]
 8009d12:	4311      	orrs	r1, r2
 8009d14:	683a      	ldr	r2, [r7, #0]
 8009d16:	6952      	ldr	r2, [r2, #20]
 8009d18:	4311      	orrs	r1, r2
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	6992      	ldr	r2, [r2, #24]
 8009d1e:	4311      	orrs	r1, r2
 8009d20:	683a      	ldr	r2, [r7, #0]
 8009d22:	69d2      	ldr	r2, [r2, #28]
 8009d24:	4311      	orrs	r1, r2
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	6a12      	ldr	r2, [r2, #32]
 8009d2a:	4311      	orrs	r1, r2
 8009d2c:	683a      	ldr	r2, [r7, #0]
 8009d2e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009d30:	430a      	orrs	r2, r1
 8009d32:	431a      	orrs	r2, r3
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	601a      	str	r2, [r3, #0]
 8009d38:	e028      	b.n	8009d8c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	69d9      	ldr	r1, [r3, #28]
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	6a1b      	ldr	r3, [r3, #32]
 8009d4a:	4319      	orrs	r1, r3
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d50:	430b      	orrs	r3, r1
 8009d52:	431a      	orrs	r2, r3
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009d60:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009d64:	683a      	ldr	r2, [r7, #0]
 8009d66:	6851      	ldr	r1, [r2, #4]
 8009d68:	683a      	ldr	r2, [r7, #0]
 8009d6a:	6892      	ldr	r2, [r2, #8]
 8009d6c:	4311      	orrs	r1, r2
 8009d6e:	683a      	ldr	r2, [r7, #0]
 8009d70:	68d2      	ldr	r2, [r2, #12]
 8009d72:	4311      	orrs	r1, r2
 8009d74:	683a      	ldr	r2, [r7, #0]
 8009d76:	6912      	ldr	r2, [r2, #16]
 8009d78:	4311      	orrs	r1, r2
 8009d7a:	683a      	ldr	r2, [r7, #0]
 8009d7c:	6952      	ldr	r2, [r2, #20]
 8009d7e:	4311      	orrs	r1, r2
 8009d80:	683a      	ldr	r2, [r7, #0]
 8009d82:	6992      	ldr	r2, [r2, #24]
 8009d84:	430a      	orrs	r2, r1
 8009d86:	431a      	orrs	r2, r3
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009d8c:	2300      	movs	r3, #0
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	370c      	adds	r7, #12
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	b085      	sub	sp, #20
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	60f8      	str	r0, [r7, #12]
 8009da2:	60b9      	str	r1, [r7, #8]
 8009da4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d128      	bne.n	8009dfe <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	1e59      	subs	r1, r3, #1
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	3b01      	subs	r3, #1
 8009dc0:	011b      	lsls	r3, r3, #4
 8009dc2:	4319      	orrs	r1, r3
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	021b      	lsls	r3, r3, #8
 8009dcc:	4319      	orrs	r1, r3
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	68db      	ldr	r3, [r3, #12]
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	031b      	lsls	r3, r3, #12
 8009dd6:	4319      	orrs	r1, r3
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	3b01      	subs	r3, #1
 8009dde:	041b      	lsls	r3, r3, #16
 8009de0:	4319      	orrs	r1, r3
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	695b      	ldr	r3, [r3, #20]
 8009de6:	3b01      	subs	r3, #1
 8009de8:	051b      	lsls	r3, r3, #20
 8009dea:	4319      	orrs	r1, r3
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	699b      	ldr	r3, [r3, #24]
 8009df0:	3b01      	subs	r3, #1
 8009df2:	061b      	lsls	r3, r3, #24
 8009df4:	430b      	orrs	r3, r1
 8009df6:	431a      	orrs	r2, r3
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	609a      	str	r2, [r3, #8]
 8009dfc:	e02f      	b.n	8009e5e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009e06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e0a:	68ba      	ldr	r2, [r7, #8]
 8009e0c:	68d2      	ldr	r2, [r2, #12]
 8009e0e:	3a01      	subs	r2, #1
 8009e10:	0311      	lsls	r1, r2, #12
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	6952      	ldr	r2, [r2, #20]
 8009e16:	3a01      	subs	r2, #1
 8009e18:	0512      	lsls	r2, r2, #20
 8009e1a:	430a      	orrs	r2, r1
 8009e1c:	431a      	orrs	r2, r3
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	1e59      	subs	r1, r3, #1
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	3b01      	subs	r3, #1
 8009e36:	011b      	lsls	r3, r3, #4
 8009e38:	4319      	orrs	r1, r3
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	689b      	ldr	r3, [r3, #8]
 8009e3e:	3b01      	subs	r3, #1
 8009e40:	021b      	lsls	r3, r3, #8
 8009e42:	4319      	orrs	r1, r3
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	691b      	ldr	r3, [r3, #16]
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	041b      	lsls	r3, r3, #16
 8009e4c:	4319      	orrs	r1, r3
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	3b01      	subs	r3, #1
 8009e54:	061b      	lsls	r3, r3, #24
 8009e56:	430b      	orrs	r3, r1
 8009e58:	431a      	orrs	r2, r3
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3714      	adds	r7, #20
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b086      	sub	sp, #24
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	691b      	ldr	r3, [r3, #16]
 8009e80:	0d9b      	lsrs	r3, r3, #22
 8009e82:	059b      	lsls	r3, r3, #22
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	6811      	ldr	r1, [r2, #0]
 8009e88:	68ba      	ldr	r2, [r7, #8]
 8009e8a:	6852      	ldr	r2, [r2, #4]
 8009e8c:	4311      	orrs	r1, r2
 8009e8e:	68ba      	ldr	r2, [r7, #8]
 8009e90:	6892      	ldr	r2, [r2, #8]
 8009e92:	3a01      	subs	r2, #1
 8009e94:	0152      	lsls	r2, r2, #5
 8009e96:	4311      	orrs	r1, r2
 8009e98:	68ba      	ldr	r2, [r7, #8]
 8009e9a:	68d2      	ldr	r2, [r2, #12]
 8009e9c:	0252      	lsls	r2, r2, #9
 8009e9e:	430a      	orrs	r2, r1
 8009ea0:	431a      	orrs	r2, r3
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8009ea6:	f7f9 fbe9 	bl	800367c <HAL_GetTick>
 8009eaa:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009eac:	e010      	b.n	8009ed0 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009eb4:	d00c      	beq.n	8009ed0 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d007      	beq.n	8009ecc <FMC_SDRAM_SendCommand+0x60>
 8009ebc:	f7f9 fbde 	bl	800367c <HAL_GetTick>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	1ad3      	subs	r3, r2, r3
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d201      	bcs.n	8009ed0 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8009ecc:	2303      	movs	r3, #3
 8009ece:	e006      	b.n	8009ede <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	f003 0320 	and.w	r3, r3, #32
 8009ed8:	2b20      	cmp	r3, #32
 8009eda:	d0e8      	beq.n	8009eae <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8009edc:	2300      	movs	r3, #0
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3718      	adds	r7, #24
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}

08009ee6 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009ee6:	b480      	push	{r7}
 8009ee8:	b083      	sub	sp, #12
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
 8009eee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	695b      	ldr	r3, [r3, #20]
 8009ef4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009ef8:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8009efc:	683a      	ldr	r2, [r7, #0]
 8009efe:	0052      	lsls	r2, r2, #1
 8009f00:	431a      	orrs	r2, r3
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009f06:	2300      	movs	r3, #0
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	370c      	adds	r7, #12
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr

08009f14 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f14:	b084      	sub	sp, #16
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b084      	sub	sp, #16
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
 8009f1e:	f107 001c 	add.w	r0, r7, #28
 8009f22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f26:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d123      	bne.n	8009f76 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	68db      	ldr	r3, [r3, #12]
 8009f3e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009f42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	68db      	ldr	r3, [r3, #12]
 8009f4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009f56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d105      	bne.n	8009f6a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	68db      	ldr	r3, [r3, #12]
 8009f62:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f001 fae8 	bl	800b540 <USB_CoreReset>
 8009f70:	4603      	mov	r3, r0
 8009f72:	73fb      	strb	r3, [r7, #15]
 8009f74:	e01b      	b.n	8009fae <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	68db      	ldr	r3, [r3, #12]
 8009f7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f001 fadc 	bl	800b540 <USB_CoreReset>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009f8c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d106      	bne.n	8009fa2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f98:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009fa0:	e005      	b.n	8009fae <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009fae:	7fbb      	ldrb	r3, [r7, #30]
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d10b      	bne.n	8009fcc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	689b      	ldr	r3, [r3, #8]
 8009fb8:	f043 0206 	orr.w	r2, r3, #6
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	f043 0220 	orr.w	r2, r3, #32
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009fd8:	b004      	add	sp, #16
 8009fda:	4770      	bx	lr

08009fdc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b087      	sub	sp, #28
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	4613      	mov	r3, r2
 8009fe8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009fea:	79fb      	ldrb	r3, [r7, #7]
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d165      	bne.n	800a0bc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	4a41      	ldr	r2, [pc, #260]	@ (800a0f8 <USB_SetTurnaroundTime+0x11c>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d906      	bls.n	800a006 <USB_SetTurnaroundTime+0x2a>
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	4a40      	ldr	r2, [pc, #256]	@ (800a0fc <USB_SetTurnaroundTime+0x120>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d202      	bcs.n	800a006 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a000:	230f      	movs	r3, #15
 800a002:	617b      	str	r3, [r7, #20]
 800a004:	e062      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	4a3c      	ldr	r2, [pc, #240]	@ (800a0fc <USB_SetTurnaroundTime+0x120>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d306      	bcc.n	800a01c <USB_SetTurnaroundTime+0x40>
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	4a3b      	ldr	r2, [pc, #236]	@ (800a100 <USB_SetTurnaroundTime+0x124>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d202      	bcs.n	800a01c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a016:	230e      	movs	r3, #14
 800a018:	617b      	str	r3, [r7, #20]
 800a01a:	e057      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	4a38      	ldr	r2, [pc, #224]	@ (800a100 <USB_SetTurnaroundTime+0x124>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d306      	bcc.n	800a032 <USB_SetTurnaroundTime+0x56>
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	4a37      	ldr	r2, [pc, #220]	@ (800a104 <USB_SetTurnaroundTime+0x128>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d202      	bcs.n	800a032 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a02c:	230d      	movs	r3, #13
 800a02e:	617b      	str	r3, [r7, #20]
 800a030:	e04c      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	4a33      	ldr	r2, [pc, #204]	@ (800a104 <USB_SetTurnaroundTime+0x128>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d306      	bcc.n	800a048 <USB_SetTurnaroundTime+0x6c>
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	4a32      	ldr	r2, [pc, #200]	@ (800a108 <USB_SetTurnaroundTime+0x12c>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d802      	bhi.n	800a048 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a042:	230c      	movs	r3, #12
 800a044:	617b      	str	r3, [r7, #20]
 800a046:	e041      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	4a2f      	ldr	r2, [pc, #188]	@ (800a108 <USB_SetTurnaroundTime+0x12c>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d906      	bls.n	800a05e <USB_SetTurnaroundTime+0x82>
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	4a2e      	ldr	r2, [pc, #184]	@ (800a10c <USB_SetTurnaroundTime+0x130>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d802      	bhi.n	800a05e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a058:	230b      	movs	r3, #11
 800a05a:	617b      	str	r3, [r7, #20]
 800a05c:	e036      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	4a2a      	ldr	r2, [pc, #168]	@ (800a10c <USB_SetTurnaroundTime+0x130>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d906      	bls.n	800a074 <USB_SetTurnaroundTime+0x98>
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	4a29      	ldr	r2, [pc, #164]	@ (800a110 <USB_SetTurnaroundTime+0x134>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d802      	bhi.n	800a074 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a06e:	230a      	movs	r3, #10
 800a070:	617b      	str	r3, [r7, #20]
 800a072:	e02b      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	4a26      	ldr	r2, [pc, #152]	@ (800a110 <USB_SetTurnaroundTime+0x134>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d906      	bls.n	800a08a <USB_SetTurnaroundTime+0xae>
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	4a25      	ldr	r2, [pc, #148]	@ (800a114 <USB_SetTurnaroundTime+0x138>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d202      	bcs.n	800a08a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a084:	2309      	movs	r3, #9
 800a086:	617b      	str	r3, [r7, #20]
 800a088:	e020      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	4a21      	ldr	r2, [pc, #132]	@ (800a114 <USB_SetTurnaroundTime+0x138>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d306      	bcc.n	800a0a0 <USB_SetTurnaroundTime+0xc4>
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	4a20      	ldr	r2, [pc, #128]	@ (800a118 <USB_SetTurnaroundTime+0x13c>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d802      	bhi.n	800a0a0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a09a:	2308      	movs	r3, #8
 800a09c:	617b      	str	r3, [r7, #20]
 800a09e:	e015      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	4a1d      	ldr	r2, [pc, #116]	@ (800a118 <USB_SetTurnaroundTime+0x13c>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d906      	bls.n	800a0b6 <USB_SetTurnaroundTime+0xda>
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	4a1c      	ldr	r2, [pc, #112]	@ (800a11c <USB_SetTurnaroundTime+0x140>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d202      	bcs.n	800a0b6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a0b0:	2307      	movs	r3, #7
 800a0b2:	617b      	str	r3, [r7, #20]
 800a0b4:	e00a      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a0b6:	2306      	movs	r3, #6
 800a0b8:	617b      	str	r3, [r7, #20]
 800a0ba:	e007      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a0bc:	79fb      	ldrb	r3, [r7, #7]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d102      	bne.n	800a0c8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a0c2:	2309      	movs	r3, #9
 800a0c4:	617b      	str	r3, [r7, #20]
 800a0c6:	e001      	b.n	800a0cc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a0c8:	2309      	movs	r3, #9
 800a0ca:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	68da      	ldr	r2, [r3, #12]
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	029b      	lsls	r3, r3, #10
 800a0e0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a0e4:	431a      	orrs	r2, r3
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	371c      	adds	r7, #28
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr
 800a0f8:	00d8acbf 	.word	0x00d8acbf
 800a0fc:	00e4e1c0 	.word	0x00e4e1c0
 800a100:	00f42400 	.word	0x00f42400
 800a104:	01067380 	.word	0x01067380
 800a108:	011a499f 	.word	0x011a499f
 800a10c:	01312cff 	.word	0x01312cff
 800a110:	014ca43f 	.word	0x014ca43f
 800a114:	016e3600 	.word	0x016e3600
 800a118:	01a6ab1f 	.word	0x01a6ab1f
 800a11c:	01e84800 	.word	0x01e84800

0800a120 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	f043 0201 	orr.w	r2, r3, #1
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a134:	2300      	movs	r3, #0
}
 800a136:	4618      	mov	r0, r3
 800a138:	370c      	adds	r7, #12
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr

0800a142 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a142:	b480      	push	{r7}
 800a144:	b083      	sub	sp, #12
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	f023 0201 	bic.w	r2, r3, #1
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	460b      	mov	r3, r1
 800a16e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a170:	2300      	movs	r3, #0
 800a172:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a180:	78fb      	ldrb	r3, [r7, #3]
 800a182:	2b01      	cmp	r3, #1
 800a184:	d115      	bne.n	800a1b2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a192:	200a      	movs	r0, #10
 800a194:	f7f9 fa7e 	bl	8003694 <HAL_Delay>
      ms += 10U;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	330a      	adds	r3, #10
 800a19c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f001 f93f 	bl	800b422 <USB_GetMode>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d01e      	beq.n	800a1e8 <USB_SetCurrentMode+0x84>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1ae:	d9f0      	bls.n	800a192 <USB_SetCurrentMode+0x2e>
 800a1b0:	e01a      	b.n	800a1e8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a1b2:	78fb      	ldrb	r3, [r7, #3]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d115      	bne.n	800a1e4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	68db      	ldr	r3, [r3, #12]
 800a1bc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a1c4:	200a      	movs	r0, #10
 800a1c6:	f7f9 fa65 	bl	8003694 <HAL_Delay>
      ms += 10U;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	330a      	adds	r3, #10
 800a1ce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f001 f926 	bl	800b422 <USB_GetMode>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d005      	beq.n	800a1e8 <USB_SetCurrentMode+0x84>
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1e0:	d9f0      	bls.n	800a1c4 <USB_SetCurrentMode+0x60>
 800a1e2:	e001      	b.n	800a1e8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e005      	b.n	800a1f4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2bc8      	cmp	r3, #200	@ 0xc8
 800a1ec:	d101      	bne.n	800a1f2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e000      	b.n	800a1f4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1fc:	b084      	sub	sp, #16
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b086      	sub	sp, #24
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
 800a206:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a20a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a20e:	2300      	movs	r3, #0
 800a210:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a216:	2300      	movs	r3, #0
 800a218:	613b      	str	r3, [r7, #16]
 800a21a:	e009      	b.n	800a230 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	3340      	adds	r3, #64	@ 0x40
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	4413      	add	r3, r2
 800a226:	2200      	movs	r2, #0
 800a228:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	3301      	adds	r3, #1
 800a22e:	613b      	str	r3, [r7, #16]
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	2b0e      	cmp	r3, #14
 800a234:	d9f2      	bls.n	800a21c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a236:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d11c      	bne.n	800a278 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	68fa      	ldr	r2, [r7, #12]
 800a248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a24c:	f043 0302 	orr.w	r3, r3, #2
 800a250:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a256:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a262:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a26e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	639a      	str	r2, [r3, #56]	@ 0x38
 800a276:	e00b      	b.n	800a290 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a27c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a288:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a296:	461a      	mov	r2, r3
 800a298:	2300      	movs	r3, #0
 800a29a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a29c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d10d      	bne.n	800a2c0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a2a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d104      	bne.n	800a2b6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a2ac:	2100      	movs	r1, #0
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 f968 	bl	800a584 <USB_SetDevSpeed>
 800a2b4:	e008      	b.n	800a2c8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a2b6:	2101      	movs	r1, #1
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f000 f963 	bl	800a584 <USB_SetDevSpeed>
 800a2be:	e003      	b.n	800a2c8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a2c0:	2103      	movs	r1, #3
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 f95e 	bl	800a584 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a2c8:	2110      	movs	r1, #16
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f8fa 	bl	800a4c4 <USB_FlushTxFifo>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d001      	beq.n	800a2da <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 f924 	bl	800a528 <USB_FlushRxFifo>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d001      	beq.n	800a2ea <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	2300      	movs	r3, #0
 800a300:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a308:	461a      	mov	r2, r3
 800a30a:	2300      	movs	r3, #0
 800a30c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a30e:	2300      	movs	r3, #0
 800a310:	613b      	str	r3, [r7, #16]
 800a312:	e043      	b.n	800a39c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	015a      	lsls	r2, r3, #5
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	4413      	add	r3, r2
 800a31c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a326:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a32a:	d118      	bne.n	800a35e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d10a      	bne.n	800a348 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	015a      	lsls	r2, r3, #5
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	4413      	add	r3, r2
 800a33a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33e:	461a      	mov	r2, r3
 800a340:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a344:	6013      	str	r3, [r2, #0]
 800a346:	e013      	b.n	800a370 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	015a      	lsls	r2, r3, #5
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	4413      	add	r3, r2
 800a350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a354:	461a      	mov	r2, r3
 800a356:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a35a:	6013      	str	r3, [r2, #0]
 800a35c:	e008      	b.n	800a370 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	015a      	lsls	r2, r3, #5
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	4413      	add	r3, r2
 800a366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a36a:	461a      	mov	r2, r3
 800a36c:	2300      	movs	r3, #0
 800a36e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	015a      	lsls	r2, r3, #5
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	4413      	add	r3, r2
 800a378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a37c:	461a      	mov	r2, r3
 800a37e:	2300      	movs	r3, #0
 800a380:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	015a      	lsls	r2, r3, #5
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	4413      	add	r3, r2
 800a38a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a38e:	461a      	mov	r2, r3
 800a390:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a394:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	3301      	adds	r3, #1
 800a39a:	613b      	str	r3, [r7, #16]
 800a39c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d3b5      	bcc.n	800a314 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	613b      	str	r3, [r7, #16]
 800a3ac:	e043      	b.n	800a436 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	015a      	lsls	r2, r3, #5
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	4413      	add	r3, r2
 800a3b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3c4:	d118      	bne.n	800a3f8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d10a      	bne.n	800a3e2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3d8:	461a      	mov	r2, r3
 800a3da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a3de:	6013      	str	r3, [r2, #0]
 800a3e0:	e013      	b.n	800a40a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	015a      	lsls	r2, r3, #5
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	4413      	add	r3, r2
 800a3ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a3f4:	6013      	str	r3, [r2, #0]
 800a3f6:	e008      	b.n	800a40a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	015a      	lsls	r2, r3, #5
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	4413      	add	r3, r2
 800a400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a404:	461a      	mov	r2, r3
 800a406:	2300      	movs	r3, #0
 800a408:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	015a      	lsls	r2, r3, #5
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	4413      	add	r3, r2
 800a412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a416:	461a      	mov	r2, r3
 800a418:	2300      	movs	r3, #0
 800a41a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	015a      	lsls	r2, r3, #5
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	4413      	add	r3, r2
 800a424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a428:	461a      	mov	r2, r3
 800a42a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a42e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	3301      	adds	r3, #1
 800a434:	613b      	str	r3, [r7, #16]
 800a436:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a43a:	461a      	mov	r2, r3
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	4293      	cmp	r3, r2
 800a440:	d3b5      	bcc.n	800a3ae <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a448:	691b      	ldr	r3, [r3, #16]
 800a44a:	68fa      	ldr	r2, [r7, #12]
 800a44c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a450:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a454:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2200      	movs	r2, #0
 800a45a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a462:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a464:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d105      	bne.n	800a478 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	699b      	ldr	r3, [r3, #24]
 800a470:	f043 0210 	orr.w	r2, r3, #16
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	699a      	ldr	r2, [r3, #24]
 800a47c:	4b10      	ldr	r3, [pc, #64]	@ (800a4c0 <USB_DevInit+0x2c4>)
 800a47e:	4313      	orrs	r3, r2
 800a480:	687a      	ldr	r2, [r7, #4]
 800a482:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a484:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d005      	beq.n	800a498 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	699b      	ldr	r3, [r3, #24]
 800a490:	f043 0208 	orr.w	r2, r3, #8
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a498:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a49c:	2b01      	cmp	r3, #1
 800a49e:	d107      	bne.n	800a4b0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	699b      	ldr	r3, [r3, #24]
 800a4a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4a8:	f043 0304 	orr.w	r3, r3, #4
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a4b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3718      	adds	r7, #24
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a4bc:	b004      	add	sp, #16
 800a4be:	4770      	bx	lr
 800a4c0:	803c3800 	.word	0x803c3800

0800a4c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
 800a4cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4de:	d901      	bls.n	800a4e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a4e0:	2303      	movs	r3, #3
 800a4e2:	e01b      	b.n	800a51c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	691b      	ldr	r3, [r3, #16]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	daf2      	bge.n	800a4d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	019b      	lsls	r3, r3, #6
 800a4f4:	f043 0220 	orr.w	r2, r3, #32
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	3301      	adds	r3, #1
 800a500:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a508:	d901      	bls.n	800a50e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a50a:	2303      	movs	r3, #3
 800a50c:	e006      	b.n	800a51c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	691b      	ldr	r3, [r3, #16]
 800a512:	f003 0320 	and.w	r3, r3, #32
 800a516:	2b20      	cmp	r3, #32
 800a518:	d0f0      	beq.n	800a4fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr

0800a528 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a530:	2300      	movs	r3, #0
 800a532:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	3301      	adds	r3, #1
 800a538:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a540:	d901      	bls.n	800a546 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a542:	2303      	movs	r3, #3
 800a544:	e018      	b.n	800a578 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	691b      	ldr	r3, [r3, #16]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	daf2      	bge.n	800a534 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a54e:	2300      	movs	r3, #0
 800a550:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2210      	movs	r2, #16
 800a556:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	3301      	adds	r3, #1
 800a55c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a564:	d901      	bls.n	800a56a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e006      	b.n	800a578 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	691b      	ldr	r3, [r3, #16]
 800a56e:	f003 0310 	and.w	r3, r3, #16
 800a572:	2b10      	cmp	r3, #16
 800a574:	d0f0      	beq.n	800a558 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a576:	2300      	movs	r3, #0
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a584:	b480      	push	{r7}
 800a586:	b085      	sub	sp, #20
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	460b      	mov	r3, r1
 800a58e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a59a:	681a      	ldr	r2, [r3, #0]
 800a59c:	78fb      	ldrb	r3, [r7, #3]
 800a59e:	68f9      	ldr	r1, [r7, #12]
 800a5a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3714      	adds	r7, #20
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b4:	4770      	bx	lr

0800a5b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5b6:	b480      	push	{r7}
 800a5b8:	b087      	sub	sp, #28
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	f003 0306 	and.w	r3, r3, #6
 800a5ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d102      	bne.n	800a5dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	75fb      	strb	r3, [r7, #23]
 800a5da:	e00a      	b.n	800a5f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2b02      	cmp	r3, #2
 800a5e0:	d002      	beq.n	800a5e8 <USB_GetDevSpeed+0x32>
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2b06      	cmp	r3, #6
 800a5e6:	d102      	bne.n	800a5ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a5e8:	2302      	movs	r3, #2
 800a5ea:	75fb      	strb	r3, [r7, #23]
 800a5ec:	e001      	b.n	800a5f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a5ee:	230f      	movs	r3, #15
 800a5f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a5f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	371c      	adds	r7, #28
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	785b      	ldrb	r3, [r3, #1]
 800a618:	2b01      	cmp	r3, #1
 800a61a:	d13a      	bne.n	800a692 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a622:	69da      	ldr	r2, [r3, #28]
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	f003 030f 	and.w	r3, r3, #15
 800a62c:	2101      	movs	r1, #1
 800a62e:	fa01 f303 	lsl.w	r3, r1, r3
 800a632:	b29b      	uxth	r3, r3
 800a634:	68f9      	ldr	r1, [r7, #12]
 800a636:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a63a:	4313      	orrs	r3, r2
 800a63c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	015a      	lsls	r2, r3, #5
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	4413      	add	r3, r2
 800a646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a650:	2b00      	cmp	r3, #0
 800a652:	d155      	bne.n	800a700 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	015a      	lsls	r2, r3, #5
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	4413      	add	r3, r2
 800a65c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	689b      	ldr	r3, [r3, #8]
 800a666:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	791b      	ldrb	r3, [r3, #4]
 800a66e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a670:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	059b      	lsls	r3, r3, #22
 800a676:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a678:	4313      	orrs	r3, r2
 800a67a:	68ba      	ldr	r2, [r7, #8]
 800a67c:	0151      	lsls	r1, r2, #5
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	440a      	add	r2, r1
 800a682:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a68a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a68e:	6013      	str	r3, [r2, #0]
 800a690:	e036      	b.n	800a700 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a698:	69da      	ldr	r2, [r3, #28]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	f003 030f 	and.w	r3, r3, #15
 800a6a2:	2101      	movs	r1, #1
 800a6a4:	fa01 f303 	lsl.w	r3, r1, r3
 800a6a8:	041b      	lsls	r3, r3, #16
 800a6aa:	68f9      	ldr	r1, [r7, #12]
 800a6ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	015a      	lsls	r2, r3, #5
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	4413      	add	r3, r2
 800a6bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d11a      	bne.n	800a700 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	015a      	lsls	r2, r3, #5
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6d6:	681a      	ldr	r2, [r3, #0]
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	791b      	ldrb	r3, [r3, #4]
 800a6e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a6e6:	430b      	orrs	r3, r1
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	68ba      	ldr	r2, [r7, #8]
 800a6ec:	0151      	lsls	r1, r2, #5
 800a6ee:	68fa      	ldr	r2, [r7, #12]
 800a6f0:	440a      	add	r2, r1
 800a6f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	3714      	adds	r7, #20
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
	...

0800a710 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	785b      	ldrb	r3, [r3, #1]
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d161      	bne.n	800a7f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a73e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a742:	d11f      	bne.n	800a784 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	015a      	lsls	r2, r3, #5
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	4413      	add	r3, r2
 800a74c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	68ba      	ldr	r2, [r7, #8]
 800a754:	0151      	lsls	r1, r2, #5
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	440a      	add	r2, r1
 800a75a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a75e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a762:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	015a      	lsls	r2, r3, #5
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	4413      	add	r3, r2
 800a76c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	0151      	lsls	r1, r2, #5
 800a776:	68fa      	ldr	r2, [r7, #12]
 800a778:	440a      	add	r2, r1
 800a77a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a77e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a782:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a78a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	f003 030f 	and.w	r3, r3, #15
 800a794:	2101      	movs	r1, #1
 800a796:	fa01 f303 	lsl.w	r3, r1, r3
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	43db      	mvns	r3, r3
 800a79e:	68f9      	ldr	r1, [r7, #12]
 800a7a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7ae:	69da      	ldr	r2, [r3, #28]
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	f003 030f 	and.w	r3, r3, #15
 800a7b8:	2101      	movs	r1, #1
 800a7ba:	fa01 f303 	lsl.w	r3, r1, r3
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	43db      	mvns	r3, r3
 800a7c2:	68f9      	ldr	r1, [r7, #12]
 800a7c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	015a      	lsls	r2, r3, #5
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	0159      	lsls	r1, r3, #5
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	440b      	add	r3, r1
 800a7e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e6:	4619      	mov	r1, r3
 800a7e8:	4b35      	ldr	r3, [pc, #212]	@ (800a8c0 <USB_DeactivateEndpoint+0x1b0>)
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	600b      	str	r3, [r1, #0]
 800a7ee:	e060      	b.n	800a8b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	015a      	lsls	r2, r3, #5
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	4413      	add	r3, r2
 800a7f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a802:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a806:	d11f      	bne.n	800a848 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	015a      	lsls	r2, r3, #5
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	4413      	add	r3, r2
 800a810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	68ba      	ldr	r2, [r7, #8]
 800a818:	0151      	lsls	r1, r2, #5
 800a81a:	68fa      	ldr	r2, [r7, #12]
 800a81c:	440a      	add	r2, r1
 800a81e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a822:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a826:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	015a      	lsls	r2, r3, #5
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	4413      	add	r3, r2
 800a830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	68ba      	ldr	r2, [r7, #8]
 800a838:	0151      	lsls	r1, r2, #5
 800a83a:	68fa      	ldr	r2, [r7, #12]
 800a83c:	440a      	add	r2, r1
 800a83e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a842:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a846:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a84e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	f003 030f 	and.w	r3, r3, #15
 800a858:	2101      	movs	r1, #1
 800a85a:	fa01 f303 	lsl.w	r3, r1, r3
 800a85e:	041b      	lsls	r3, r3, #16
 800a860:	43db      	mvns	r3, r3
 800a862:	68f9      	ldr	r1, [r7, #12]
 800a864:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a868:	4013      	ands	r3, r2
 800a86a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a872:	69da      	ldr	r2, [r3, #28]
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	f003 030f 	and.w	r3, r3, #15
 800a87c:	2101      	movs	r1, #1
 800a87e:	fa01 f303 	lsl.w	r3, r1, r3
 800a882:	041b      	lsls	r3, r3, #16
 800a884:	43db      	mvns	r3, r3
 800a886:	68f9      	ldr	r1, [r7, #12]
 800a888:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a88c:	4013      	ands	r3, r2
 800a88e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	015a      	lsls	r2, r3, #5
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	4413      	add	r3, r2
 800a898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	0159      	lsls	r1, r3, #5
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	440b      	add	r3, r1
 800a8a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	4b05      	ldr	r3, [pc, #20]	@ (800a8c4 <USB_DeactivateEndpoint+0x1b4>)
 800a8ae:	4013      	ands	r3, r2
 800a8b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3714      	adds	r7, #20
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr
 800a8c0:	ec337800 	.word	0xec337800
 800a8c4:	eff37800 	.word	0xeff37800

0800a8c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b08a      	sub	sp, #40	@ 0x28
 800a8cc:	af02      	add	r7, sp, #8
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	785b      	ldrb	r3, [r3, #1]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	f040 817f 	bne.w	800abe8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	691b      	ldr	r3, [r3, #16]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d132      	bne.n	800a958 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	015a      	lsls	r2, r3, #5
 800a8f6:	69fb      	ldr	r3, [r7, #28]
 800a8f8:	4413      	add	r3, r2
 800a8fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8fe:	691b      	ldr	r3, [r3, #16]
 800a900:	69ba      	ldr	r2, [r7, #24]
 800a902:	0151      	lsls	r1, r2, #5
 800a904:	69fa      	ldr	r2, [r7, #28]
 800a906:	440a      	add	r2, r1
 800a908:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a90c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a910:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a914:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a916:	69bb      	ldr	r3, [r7, #24]
 800a918:	015a      	lsls	r2, r3, #5
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	4413      	add	r3, r2
 800a91e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a922:	691b      	ldr	r3, [r3, #16]
 800a924:	69ba      	ldr	r2, [r7, #24]
 800a926:	0151      	lsls	r1, r2, #5
 800a928:	69fa      	ldr	r2, [r7, #28]
 800a92a:	440a      	add	r2, r1
 800a92c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a930:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a934:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	015a      	lsls	r2, r3, #5
 800a93a:	69fb      	ldr	r3, [r7, #28]
 800a93c:	4413      	add	r3, r2
 800a93e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a942:	691b      	ldr	r3, [r3, #16]
 800a944:	69ba      	ldr	r2, [r7, #24]
 800a946:	0151      	lsls	r1, r2, #5
 800a948:	69fa      	ldr	r2, [r7, #28]
 800a94a:	440a      	add	r2, r1
 800a94c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a950:	0cdb      	lsrs	r3, r3, #19
 800a952:	04db      	lsls	r3, r3, #19
 800a954:	6113      	str	r3, [r2, #16]
 800a956:	e097      	b.n	800aa88 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a958:	69bb      	ldr	r3, [r7, #24]
 800a95a:	015a      	lsls	r2, r3, #5
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	4413      	add	r3, r2
 800a960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a964:	691b      	ldr	r3, [r3, #16]
 800a966:	69ba      	ldr	r2, [r7, #24]
 800a968:	0151      	lsls	r1, r2, #5
 800a96a:	69fa      	ldr	r2, [r7, #28]
 800a96c:	440a      	add	r2, r1
 800a96e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a972:	0cdb      	lsrs	r3, r3, #19
 800a974:	04db      	lsls	r3, r3, #19
 800a976:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a978:	69bb      	ldr	r3, [r7, #24]
 800a97a:	015a      	lsls	r2, r3, #5
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	4413      	add	r3, r2
 800a980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a984:	691b      	ldr	r3, [r3, #16]
 800a986:	69ba      	ldr	r2, [r7, #24]
 800a988:	0151      	lsls	r1, r2, #5
 800a98a:	69fa      	ldr	r2, [r7, #28]
 800a98c:	440a      	add	r2, r1
 800a98e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a992:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a996:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a99a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a99c:	69bb      	ldr	r3, [r7, #24]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d11a      	bne.n	800a9d8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	691a      	ldr	r2, [r3, #16]
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	d903      	bls.n	800a9b6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	689a      	ldr	r2, [r3, #8]
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a9b6:	69bb      	ldr	r3, [r7, #24]
 800a9b8:	015a      	lsls	r2, r3, #5
 800a9ba:	69fb      	ldr	r3, [r7, #28]
 800a9bc:	4413      	add	r3, r2
 800a9be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9c2:	691b      	ldr	r3, [r3, #16]
 800a9c4:	69ba      	ldr	r2, [r7, #24]
 800a9c6:	0151      	lsls	r1, r2, #5
 800a9c8:	69fa      	ldr	r2, [r7, #28]
 800a9ca:	440a      	add	r2, r1
 800a9cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a9d4:	6113      	str	r3, [r2, #16]
 800a9d6:	e044      	b.n	800aa62 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	691a      	ldr	r2, [r3, #16]
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	1e5a      	subs	r2, r3, #1
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9ec:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800a9ee:	69bb      	ldr	r3, [r7, #24]
 800a9f0:	015a      	lsls	r2, r3, #5
 800a9f2:	69fb      	ldr	r3, [r7, #28]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9fa:	691a      	ldr	r2, [r3, #16]
 800a9fc:	8afb      	ldrh	r3, [r7, #22]
 800a9fe:	04d9      	lsls	r1, r3, #19
 800aa00:	4ba4      	ldr	r3, [pc, #656]	@ (800ac94 <USB_EPStartXfer+0x3cc>)
 800aa02:	400b      	ands	r3, r1
 800aa04:	69b9      	ldr	r1, [r7, #24]
 800aa06:	0148      	lsls	r0, r1, #5
 800aa08:	69f9      	ldr	r1, [r7, #28]
 800aa0a:	4401      	add	r1, r0
 800aa0c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aa10:	4313      	orrs	r3, r2
 800aa12:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	791b      	ldrb	r3, [r3, #4]
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d122      	bne.n	800aa62 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa1c:	69bb      	ldr	r3, [r7, #24]
 800aa1e:	015a      	lsls	r2, r3, #5
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	4413      	add	r3, r2
 800aa24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa28:	691b      	ldr	r3, [r3, #16]
 800aa2a:	69ba      	ldr	r2, [r7, #24]
 800aa2c:	0151      	lsls	r1, r2, #5
 800aa2e:	69fa      	ldr	r2, [r7, #28]
 800aa30:	440a      	add	r2, r1
 800aa32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa36:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800aa3a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800aa3c:	69bb      	ldr	r3, [r7, #24]
 800aa3e:	015a      	lsls	r2, r3, #5
 800aa40:	69fb      	ldr	r3, [r7, #28]
 800aa42:	4413      	add	r3, r2
 800aa44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa48:	691a      	ldr	r2, [r3, #16]
 800aa4a:	8afb      	ldrh	r3, [r7, #22]
 800aa4c:	075b      	lsls	r3, r3, #29
 800aa4e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800aa52:	69b9      	ldr	r1, [r7, #24]
 800aa54:	0148      	lsls	r0, r1, #5
 800aa56:	69f9      	ldr	r1, [r7, #28]
 800aa58:	4401      	add	r1, r0
 800aa5a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	015a      	lsls	r2, r3, #5
 800aa66:	69fb      	ldr	r3, [r7, #28]
 800aa68:	4413      	add	r3, r2
 800aa6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa6e:	691a      	ldr	r2, [r3, #16]
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	691b      	ldr	r3, [r3, #16]
 800aa74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa78:	69b9      	ldr	r1, [r7, #24]
 800aa7a:	0148      	lsls	r0, r1, #5
 800aa7c:	69f9      	ldr	r1, [r7, #28]
 800aa7e:	4401      	add	r1, r0
 800aa80:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aa84:	4313      	orrs	r3, r2
 800aa86:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aa88:	79fb      	ldrb	r3, [r7, #7]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d14b      	bne.n	800ab26 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	69db      	ldr	r3, [r3, #28]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d009      	beq.n	800aaaa <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aa96:	69bb      	ldr	r3, [r7, #24]
 800aa98:	015a      	lsls	r2, r3, #5
 800aa9a:	69fb      	ldr	r3, [r7, #28]
 800aa9c:	4413      	add	r3, r2
 800aa9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	69db      	ldr	r3, [r3, #28]
 800aaa8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	791b      	ldrb	r3, [r3, #4]
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d128      	bne.n	800ab04 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aab2:	69fb      	ldr	r3, [r7, #28]
 800aab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d110      	bne.n	800aae4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aac2:	69bb      	ldr	r3, [r7, #24]
 800aac4:	015a      	lsls	r2, r3, #5
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	4413      	add	r3, r2
 800aaca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	0151      	lsls	r1, r2, #5
 800aad4:	69fa      	ldr	r2, [r7, #28]
 800aad6:	440a      	add	r2, r1
 800aad8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aadc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aae0:	6013      	str	r3, [r2, #0]
 800aae2:	e00f      	b.n	800ab04 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	015a      	lsls	r2, r3, #5
 800aae8:	69fb      	ldr	r3, [r7, #28]
 800aaea:	4413      	add	r3, r2
 800aaec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	69ba      	ldr	r2, [r7, #24]
 800aaf4:	0151      	lsls	r1, r2, #5
 800aaf6:	69fa      	ldr	r2, [r7, #28]
 800aaf8:	440a      	add	r2, r1
 800aafa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aafe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab02:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab04:	69bb      	ldr	r3, [r7, #24]
 800ab06:	015a      	lsls	r2, r3, #5
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	69ba      	ldr	r2, [r7, #24]
 800ab14:	0151      	lsls	r1, r2, #5
 800ab16:	69fa      	ldr	r2, [r7, #28]
 800ab18:	440a      	add	r2, r1
 800ab1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab1e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ab22:	6013      	str	r3, [r2, #0]
 800ab24:	e166      	b.n	800adf4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	015a      	lsls	r2, r3, #5
 800ab2a:	69fb      	ldr	r3, [r7, #28]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	69ba      	ldr	r2, [r7, #24]
 800ab36:	0151      	lsls	r1, r2, #5
 800ab38:	69fa      	ldr	r2, [r7, #28]
 800ab3a:	440a      	add	r2, r1
 800ab3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab40:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ab44:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	791b      	ldrb	r3, [r3, #4]
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d015      	beq.n	800ab7a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	f000 814e 	beq.w	800adf4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ab58:	69fb      	ldr	r3, [r7, #28]
 800ab5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	f003 030f 	and.w	r3, r3, #15
 800ab68:	2101      	movs	r1, #1
 800ab6a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab6e:	69f9      	ldr	r1, [r7, #28]
 800ab70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab74:	4313      	orrs	r3, r2
 800ab76:	634b      	str	r3, [r1, #52]	@ 0x34
 800ab78:	e13c      	b.n	800adf4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab7a:	69fb      	ldr	r3, [r7, #28]
 800ab7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d110      	bne.n	800abac <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ab8a:	69bb      	ldr	r3, [r7, #24]
 800ab8c:	015a      	lsls	r2, r3, #5
 800ab8e:	69fb      	ldr	r3, [r7, #28]
 800ab90:	4413      	add	r3, r2
 800ab92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	69ba      	ldr	r2, [r7, #24]
 800ab9a:	0151      	lsls	r1, r2, #5
 800ab9c:	69fa      	ldr	r2, [r7, #28]
 800ab9e:	440a      	add	r2, r1
 800aba0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aba4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aba8:	6013      	str	r3, [r2, #0]
 800abaa:	e00f      	b.n	800abcc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	015a      	lsls	r2, r3, #5
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	4413      	add	r3, r2
 800abb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	69ba      	ldr	r2, [r7, #24]
 800abbc:	0151      	lsls	r1, r2, #5
 800abbe:	69fa      	ldr	r2, [r7, #28]
 800abc0:	440a      	add	r2, r1
 800abc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800abca:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	68d9      	ldr	r1, [r3, #12]
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	781a      	ldrb	r2, [r3, #0]
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	691b      	ldr	r3, [r3, #16]
 800abd8:	b298      	uxth	r0, r3
 800abda:	79fb      	ldrb	r3, [r7, #7]
 800abdc:	9300      	str	r3, [sp, #0]
 800abde:	4603      	mov	r3, r0
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f000 f9b9 	bl	800af58 <USB_WritePacket>
 800abe6:	e105      	b.n	800adf4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	015a      	lsls	r2, r3, #5
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	4413      	add	r3, r2
 800abf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abf4:	691b      	ldr	r3, [r3, #16]
 800abf6:	69ba      	ldr	r2, [r7, #24]
 800abf8:	0151      	lsls	r1, r2, #5
 800abfa:	69fa      	ldr	r2, [r7, #28]
 800abfc:	440a      	add	r2, r1
 800abfe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac02:	0cdb      	lsrs	r3, r3, #19
 800ac04:	04db      	lsls	r3, r3, #19
 800ac06:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac14:	691b      	ldr	r3, [r3, #16]
 800ac16:	69ba      	ldr	r2, [r7, #24]
 800ac18:	0151      	lsls	r1, r2, #5
 800ac1a:	69fa      	ldr	r2, [r7, #28]
 800ac1c:	440a      	add	r2, r1
 800ac1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac22:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ac26:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ac2a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800ac2c:	69bb      	ldr	r3, [r7, #24]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d132      	bne.n	800ac98 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	691b      	ldr	r3, [r3, #16]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d003      	beq.n	800ac42 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	689a      	ldr	r2, [r3, #8]
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	689a      	ldr	r2, [r3, #8]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	015a      	lsls	r2, r3, #5
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	4413      	add	r3, r2
 800ac52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac56:	691a      	ldr	r2, [r3, #16]
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	6a1b      	ldr	r3, [r3, #32]
 800ac5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac60:	69b9      	ldr	r1, [r7, #24]
 800ac62:	0148      	lsls	r0, r1, #5
 800ac64:	69f9      	ldr	r1, [r7, #28]
 800ac66:	4401      	add	r1, r0
 800ac68:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ac70:	69bb      	ldr	r3, [r7, #24]
 800ac72:	015a      	lsls	r2, r3, #5
 800ac74:	69fb      	ldr	r3, [r7, #28]
 800ac76:	4413      	add	r3, r2
 800ac78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac7c:	691b      	ldr	r3, [r3, #16]
 800ac7e:	69ba      	ldr	r2, [r7, #24]
 800ac80:	0151      	lsls	r1, r2, #5
 800ac82:	69fa      	ldr	r2, [r7, #28]
 800ac84:	440a      	add	r2, r1
 800ac86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ac8e:	6113      	str	r3, [r2, #16]
 800ac90:	e062      	b.n	800ad58 <USB_EPStartXfer+0x490>
 800ac92:	bf00      	nop
 800ac94:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	691b      	ldr	r3, [r3, #16]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d123      	bne.n	800ace8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800aca0:	69bb      	ldr	r3, [r7, #24]
 800aca2:	015a      	lsls	r2, r3, #5
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	4413      	add	r3, r2
 800aca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acac:	691a      	ldr	r2, [r3, #16]
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	689b      	ldr	r3, [r3, #8]
 800acb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acb6:	69b9      	ldr	r1, [r7, #24]
 800acb8:	0148      	lsls	r0, r1, #5
 800acba:	69f9      	ldr	r1, [r7, #28]
 800acbc:	4401      	add	r1, r0
 800acbe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800acc2:	4313      	orrs	r3, r2
 800acc4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800acc6:	69bb      	ldr	r3, [r7, #24]
 800acc8:	015a      	lsls	r2, r3, #5
 800acca:	69fb      	ldr	r3, [r7, #28]
 800accc:	4413      	add	r3, r2
 800acce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	69ba      	ldr	r2, [r7, #24]
 800acd6:	0151      	lsls	r1, r2, #5
 800acd8:	69fa      	ldr	r2, [r7, #28]
 800acda:	440a      	add	r2, r1
 800acdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ace0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ace4:	6113      	str	r3, [r2, #16]
 800ace6:	e037      	b.n	800ad58 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	691a      	ldr	r2, [r3, #16]
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	4413      	add	r3, r2
 800acf2:	1e5a      	subs	r2, r3, #1
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	689b      	ldr	r3, [r3, #8]
 800acf8:	fbb2 f3f3 	udiv	r3, r2, r3
 800acfc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	8afa      	ldrh	r2, [r7, #22]
 800ad04:	fb03 f202 	mul.w	r2, r3, r2
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ad0c:	69bb      	ldr	r3, [r7, #24]
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad18:	691a      	ldr	r2, [r3, #16]
 800ad1a:	8afb      	ldrh	r3, [r7, #22]
 800ad1c:	04d9      	lsls	r1, r3, #19
 800ad1e:	4b38      	ldr	r3, [pc, #224]	@ (800ae00 <USB_EPStartXfer+0x538>)
 800ad20:	400b      	ands	r3, r1
 800ad22:	69b9      	ldr	r1, [r7, #24]
 800ad24:	0148      	lsls	r0, r1, #5
 800ad26:	69f9      	ldr	r1, [r7, #28]
 800ad28:	4401      	add	r1, r0
 800ad2a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	015a      	lsls	r2, r3, #5
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	4413      	add	r3, r2
 800ad3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad3e:	691a      	ldr	r2, [r3, #16]
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	6a1b      	ldr	r3, [r3, #32]
 800ad44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad48:	69b9      	ldr	r1, [r7, #24]
 800ad4a:	0148      	lsls	r0, r1, #5
 800ad4c:	69f9      	ldr	r1, [r7, #28]
 800ad4e:	4401      	add	r1, r0
 800ad50:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ad54:	4313      	orrs	r3, r2
 800ad56:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800ad58:	79fb      	ldrb	r3, [r7, #7]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d10d      	bne.n	800ad7a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	68db      	ldr	r3, [r3, #12]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d009      	beq.n	800ad7a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	68d9      	ldr	r1, [r3, #12]
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	015a      	lsls	r2, r3, #5
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	4413      	add	r3, r2
 800ad72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad76:	460a      	mov	r2, r1
 800ad78:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	791b      	ldrb	r3, [r3, #4]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d128      	bne.n	800add4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad82:	69fb      	ldr	r3, [r7, #28]
 800ad84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d110      	bne.n	800adb4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	015a      	lsls	r2, r3, #5
 800ad96:	69fb      	ldr	r3, [r7, #28]
 800ad98:	4413      	add	r3, r2
 800ad9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	69ba      	ldr	r2, [r7, #24]
 800ada2:	0151      	lsls	r1, r2, #5
 800ada4:	69fa      	ldr	r2, [r7, #28]
 800ada6:	440a      	add	r2, r1
 800ada8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800adb0:	6013      	str	r3, [r2, #0]
 800adb2:	e00f      	b.n	800add4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	69ba      	ldr	r2, [r7, #24]
 800adc4:	0151      	lsls	r1, r2, #5
 800adc6:	69fa      	ldr	r2, [r7, #28]
 800adc8:	440a      	add	r2, r1
 800adca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800add2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800add4:	69bb      	ldr	r3, [r7, #24]
 800add6:	015a      	lsls	r2, r3, #5
 800add8:	69fb      	ldr	r3, [r7, #28]
 800adda:	4413      	add	r3, r2
 800addc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	69ba      	ldr	r2, [r7, #24]
 800ade4:	0151      	lsls	r1, r2, #5
 800ade6:	69fa      	ldr	r2, [r7, #28]
 800ade8:	440a      	add	r2, r1
 800adea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800adf2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800adf4:	2300      	movs	r3, #0
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3720      	adds	r7, #32
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}
 800adfe:	bf00      	nop
 800ae00:	1ff80000 	.word	0x1ff80000

0800ae04 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b087      	sub	sp, #28
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ae12:	2300      	movs	r3, #0
 800ae14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	785b      	ldrb	r3, [r3, #1]
 800ae1e:	2b01      	cmp	r3, #1
 800ae20:	d14a      	bne.n	800aeb8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	015a      	lsls	r2, r3, #5
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	4413      	add	r3, r2
 800ae2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae3a:	f040 8086 	bne.w	800af4a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	015a      	lsls	r2, r3, #5
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	4413      	add	r3, r2
 800ae48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	683a      	ldr	r2, [r7, #0]
 800ae50:	7812      	ldrb	r2, [r2, #0]
 800ae52:	0151      	lsls	r1, r2, #5
 800ae54:	693a      	ldr	r2, [r7, #16]
 800ae56:	440a      	add	r2, r1
 800ae58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ae60:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	015a      	lsls	r2, r3, #5
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	4413      	add	r3, r2
 800ae6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	683a      	ldr	r2, [r7, #0]
 800ae74:	7812      	ldrb	r2, [r2, #0]
 800ae76:	0151      	lsls	r1, r2, #5
 800ae78:	693a      	ldr	r2, [r7, #16]
 800ae7a:	440a      	add	r2, r1
 800ae7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae84:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d902      	bls.n	800ae9c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ae96:	2301      	movs	r3, #1
 800ae98:	75fb      	strb	r3, [r7, #23]
          break;
 800ae9a:	e056      	b.n	800af4a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	781b      	ldrb	r3, [r3, #0]
 800aea0:	015a      	lsls	r2, r3, #5
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	4413      	add	r3, r2
 800aea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aeb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aeb4:	d0e7      	beq.n	800ae86 <USB_EPStopXfer+0x82>
 800aeb6:	e048      	b.n	800af4a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	781b      	ldrb	r3, [r3, #0]
 800aebc:	015a      	lsls	r2, r3, #5
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	4413      	add	r3, r2
 800aec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aecc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aed0:	d13b      	bne.n	800af4a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	781b      	ldrb	r3, [r3, #0]
 800aed6:	015a      	lsls	r2, r3, #5
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	4413      	add	r3, r2
 800aedc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	683a      	ldr	r2, [r7, #0]
 800aee4:	7812      	ldrb	r2, [r2, #0]
 800aee6:	0151      	lsls	r1, r2, #5
 800aee8:	693a      	ldr	r2, [r7, #16]
 800aeea:	440a      	add	r2, r1
 800aeec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aef0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aef4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	015a      	lsls	r2, r3, #5
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	4413      	add	r3, r2
 800af00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	683a      	ldr	r2, [r7, #0]
 800af08:	7812      	ldrb	r2, [r2, #0]
 800af0a:	0151      	lsls	r1, r2, #5
 800af0c:	693a      	ldr	r2, [r7, #16]
 800af0e:	440a      	add	r2, r1
 800af10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af18:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	3301      	adds	r3, #1
 800af1e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f242 7210 	movw	r2, #10000	@ 0x2710
 800af26:	4293      	cmp	r3, r2
 800af28:	d902      	bls.n	800af30 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800af2a:	2301      	movs	r3, #1
 800af2c:	75fb      	strb	r3, [r7, #23]
          break;
 800af2e:	e00c      	b.n	800af4a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	015a      	lsls	r2, r3, #5
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	4413      	add	r3, r2
 800af3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af48:	d0e7      	beq.n	800af1a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800af4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800af4c:	4618      	mov	r0, r3
 800af4e:	371c      	adds	r7, #28
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr

0800af58 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800af58:	b480      	push	{r7}
 800af5a:	b089      	sub	sp, #36	@ 0x24
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	60f8      	str	r0, [r7, #12]
 800af60:	60b9      	str	r1, [r7, #8]
 800af62:	4611      	mov	r1, r2
 800af64:	461a      	mov	r2, r3
 800af66:	460b      	mov	r3, r1
 800af68:	71fb      	strb	r3, [r7, #7]
 800af6a:	4613      	mov	r3, r2
 800af6c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800af76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d123      	bne.n	800afc6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800af7e:	88bb      	ldrh	r3, [r7, #4]
 800af80:	3303      	adds	r3, #3
 800af82:	089b      	lsrs	r3, r3, #2
 800af84:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800af86:	2300      	movs	r3, #0
 800af88:	61bb      	str	r3, [r7, #24]
 800af8a:	e018      	b.n	800afbe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800af8c:	79fb      	ldrb	r3, [r7, #7]
 800af8e:	031a      	lsls	r2, r3, #12
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	4413      	add	r3, r2
 800af94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af98:	461a      	mov	r2, r3
 800af9a:	69fb      	ldr	r3, [r7, #28]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800afa0:	69fb      	ldr	r3, [r7, #28]
 800afa2:	3301      	adds	r3, #1
 800afa4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800afa6:	69fb      	ldr	r3, [r7, #28]
 800afa8:	3301      	adds	r3, #1
 800afaa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	3301      	adds	r3, #1
 800afb0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800afb2:	69fb      	ldr	r3, [r7, #28]
 800afb4:	3301      	adds	r3, #1
 800afb6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800afb8:	69bb      	ldr	r3, [r7, #24]
 800afba:	3301      	adds	r3, #1
 800afbc:	61bb      	str	r3, [r7, #24]
 800afbe:	69ba      	ldr	r2, [r7, #24]
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d3e2      	bcc.n	800af8c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800afc6:	2300      	movs	r3, #0
}
 800afc8:	4618      	mov	r0, r3
 800afca:	3724      	adds	r7, #36	@ 0x24
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr

0800afd4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800afd4:	b480      	push	{r7}
 800afd6:	b08b      	sub	sp, #44	@ 0x2c
 800afd8:	af00      	add	r7, sp, #0
 800afda:	60f8      	str	r0, [r7, #12]
 800afdc:	60b9      	str	r1, [r7, #8]
 800afde:	4613      	mov	r3, r2
 800afe0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800afea:	88fb      	ldrh	r3, [r7, #6]
 800afec:	089b      	lsrs	r3, r3, #2
 800afee:	b29b      	uxth	r3, r3
 800aff0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800aff2:	88fb      	ldrh	r3, [r7, #6]
 800aff4:	f003 0303 	and.w	r3, r3, #3
 800aff8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800affa:	2300      	movs	r3, #0
 800affc:	623b      	str	r3, [r7, #32]
 800affe:	e014      	b.n	800b02a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b000:	69bb      	ldr	r3, [r7, #24]
 800b002:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00a:	601a      	str	r2, [r3, #0]
    pDest++;
 800b00c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00e:	3301      	adds	r3, #1
 800b010:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b014:	3301      	adds	r3, #1
 800b016:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01a:	3301      	adds	r3, #1
 800b01c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b020:	3301      	adds	r3, #1
 800b022:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b024:	6a3b      	ldr	r3, [r7, #32]
 800b026:	3301      	adds	r3, #1
 800b028:	623b      	str	r3, [r7, #32]
 800b02a:	6a3a      	ldr	r2, [r7, #32]
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	429a      	cmp	r2, r3
 800b030:	d3e6      	bcc.n	800b000 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b032:	8bfb      	ldrh	r3, [r7, #30]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d01e      	beq.n	800b076 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b038:	2300      	movs	r3, #0
 800b03a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b03c:	69bb      	ldr	r3, [r7, #24]
 800b03e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b042:	461a      	mov	r2, r3
 800b044:	f107 0310 	add.w	r3, r7, #16
 800b048:	6812      	ldr	r2, [r2, #0]
 800b04a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b04c:	693a      	ldr	r2, [r7, #16]
 800b04e:	6a3b      	ldr	r3, [r7, #32]
 800b050:	b2db      	uxtb	r3, r3
 800b052:	00db      	lsls	r3, r3, #3
 800b054:	fa22 f303 	lsr.w	r3, r2, r3
 800b058:	b2da      	uxtb	r2, r3
 800b05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b05c:	701a      	strb	r2, [r3, #0]
      i++;
 800b05e:	6a3b      	ldr	r3, [r7, #32]
 800b060:	3301      	adds	r3, #1
 800b062:	623b      	str	r3, [r7, #32]
      pDest++;
 800b064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b066:	3301      	adds	r3, #1
 800b068:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b06a:	8bfb      	ldrh	r3, [r7, #30]
 800b06c:	3b01      	subs	r3, #1
 800b06e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b070:	8bfb      	ldrh	r3, [r7, #30]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d1ea      	bne.n	800b04c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b078:	4618      	mov	r0, r3
 800b07a:	372c      	adds	r7, #44	@ 0x2c
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b084:	b480      	push	{r7}
 800b086:	b085      	sub	sp, #20
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	785b      	ldrb	r3, [r3, #1]
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d12c      	bne.n	800b0fa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	015a      	lsls	r2, r3, #5
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	db12      	blt.n	800b0d8 <USB_EPSetStall+0x54>
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d00f      	beq.n	800b0d8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	015a      	lsls	r2, r3, #5
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	4413      	add	r3, r2
 800b0c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	68ba      	ldr	r2, [r7, #8]
 800b0c8:	0151      	lsls	r1, r2, #5
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	440a      	add	r2, r1
 800b0ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b0d6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	015a      	lsls	r2, r3, #5
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	4413      	add	r3, r2
 800b0e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	68ba      	ldr	r2, [r7, #8]
 800b0e8:	0151      	lsls	r1, r2, #5
 800b0ea:	68fa      	ldr	r2, [r7, #12]
 800b0ec:	440a      	add	r2, r1
 800b0ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b0f6:	6013      	str	r3, [r2, #0]
 800b0f8:	e02b      	b.n	800b152 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	015a      	lsls	r2, r3, #5
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	4413      	add	r3, r2
 800b102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	db12      	blt.n	800b132 <USB_EPSetStall+0xae>
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d00f      	beq.n	800b132 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	015a      	lsls	r2, r3, #5
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	4413      	add	r3, r2
 800b11a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	68ba      	ldr	r2, [r7, #8]
 800b122:	0151      	lsls	r1, r2, #5
 800b124:	68fa      	ldr	r2, [r7, #12]
 800b126:	440a      	add	r2, r1
 800b128:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b12c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b130:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	015a      	lsls	r2, r3, #5
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	4413      	add	r3, r2
 800b13a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	68ba      	ldr	r2, [r7, #8]
 800b142:	0151      	lsls	r1, r2, #5
 800b144:	68fa      	ldr	r2, [r7, #12]
 800b146:	440a      	add	r2, r1
 800b148:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b14c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b150:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b152:	2300      	movs	r3, #0
}
 800b154:	4618      	mov	r0, r3
 800b156:	3714      	adds	r7, #20
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr

0800b160 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b160:	b480      	push	{r7}
 800b162:	b085      	sub	sp, #20
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	785b      	ldrb	r3, [r3, #1]
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d128      	bne.n	800b1ce <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	015a      	lsls	r2, r3, #5
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	4413      	add	r3, r2
 800b184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	0151      	lsls	r1, r2, #5
 800b18e:	68fa      	ldr	r2, [r7, #12]
 800b190:	440a      	add	r2, r1
 800b192:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b196:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b19a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	791b      	ldrb	r3, [r3, #4]
 800b1a0:	2b03      	cmp	r3, #3
 800b1a2:	d003      	beq.n	800b1ac <USB_EPClearStall+0x4c>
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	791b      	ldrb	r3, [r3, #4]
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d138      	bne.n	800b21e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	015a      	lsls	r2, r3, #5
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	4413      	add	r3, r2
 800b1b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68ba      	ldr	r2, [r7, #8]
 800b1bc:	0151      	lsls	r1, r2, #5
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	440a      	add	r2, r1
 800b1c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1ca:	6013      	str	r3, [r2, #0]
 800b1cc:	e027      	b.n	800b21e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	015a      	lsls	r2, r3, #5
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	4413      	add	r3, r2
 800b1d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	68ba      	ldr	r2, [r7, #8]
 800b1de:	0151      	lsls	r1, r2, #5
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	440a      	add	r2, r1
 800b1e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b1ec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	791b      	ldrb	r3, [r3, #4]
 800b1f2:	2b03      	cmp	r3, #3
 800b1f4:	d003      	beq.n	800b1fe <USB_EPClearStall+0x9e>
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	791b      	ldrb	r3, [r3, #4]
 800b1fa:	2b02      	cmp	r3, #2
 800b1fc:	d10f      	bne.n	800b21e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	015a      	lsls	r2, r3, #5
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	4413      	add	r3, r2
 800b206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	0151      	lsls	r1, r2, #5
 800b210:	68fa      	ldr	r2, [r7, #12]
 800b212:	440a      	add	r2, r1
 800b214:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b21c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b21e:	2300      	movs	r3, #0
}
 800b220:	4618      	mov	r0, r3
 800b222:	3714      	adds	r7, #20
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b085      	sub	sp, #20
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	460b      	mov	r3, r1
 800b236:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b24a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b24e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b256:	681a      	ldr	r2, [r3, #0]
 800b258:	78fb      	ldrb	r3, [r7, #3]
 800b25a:	011b      	lsls	r3, r3, #4
 800b25c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b260:	68f9      	ldr	r1, [r7, #12]
 800b262:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b266:	4313      	orrs	r3, r2
 800b268:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	3714      	adds	r7, #20
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	68fa      	ldr	r2, [r7, #12]
 800b28e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b292:	f023 0303 	bic.w	r3, r3, #3
 800b296:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b2a6:	f023 0302 	bic.w	r3, r3, #2
 800b2aa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3714      	adds	r7, #20
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b8:	4770      	bx	lr

0800b2ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b2ba:	b480      	push	{r7}
 800b2bc:	b085      	sub	sp, #20
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	68fa      	ldr	r2, [r7, #12]
 800b2d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b2d4:	f023 0303 	bic.w	r3, r3, #3
 800b2d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b2e8:	f043 0302 	orr.w	r3, r3, #2
 800b2ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b2ee:	2300      	movs	r3, #0
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3714      	adds	r7, #20
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	695b      	ldr	r3, [r3, #20]
 800b308:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	699b      	ldr	r3, [r3, #24]
 800b30e:	68fa      	ldr	r2, [r7, #12]
 800b310:	4013      	ands	r3, r2
 800b312:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b314:	68fb      	ldr	r3, [r7, #12]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3714      	adds	r7, #20
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b322:	b480      	push	{r7}
 800b324:	b085      	sub	sp, #20
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b334:	699b      	ldr	r3, [r3, #24]
 800b336:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b33e:	69db      	ldr	r3, [r3, #28]
 800b340:	68ba      	ldr	r2, [r7, #8]
 800b342:	4013      	ands	r3, r2
 800b344:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	0c1b      	lsrs	r3, r3, #16
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3714      	adds	r7, #20
 800b34e:	46bd      	mov	sp, r7
 800b350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b354:	4770      	bx	lr

0800b356 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b356:	b480      	push	{r7}
 800b358:	b085      	sub	sp, #20
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b368:	699b      	ldr	r3, [r3, #24]
 800b36a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b372:	69db      	ldr	r3, [r3, #28]
 800b374:	68ba      	ldr	r2, [r7, #8]
 800b376:	4013      	ands	r3, r2
 800b378:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	b29b      	uxth	r3, r3
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3714      	adds	r7, #20
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr

0800b38a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b38a:	b480      	push	{r7}
 800b38c:	b085      	sub	sp, #20
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
 800b392:	460b      	mov	r3, r1
 800b394:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b39a:	78fb      	ldrb	r3, [r7, #3]
 800b39c:	015a      	lsls	r2, r3, #5
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3a6:	689b      	ldr	r3, [r3, #8]
 800b3a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	68ba      	ldr	r2, [r7, #8]
 800b3b4:	4013      	ands	r3, r2
 800b3b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b3b8:	68bb      	ldr	r3, [r7, #8]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3714      	adds	r7, #20
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr

0800b3c6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b3c6:	b480      	push	{r7}
 800b3c8:	b087      	sub	sp, #28
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b3d6:	697b      	ldr	r3, [r7, #20]
 800b3d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3dc:	691b      	ldr	r3, [r3, #16]
 800b3de:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3e8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b3ea:	78fb      	ldrb	r3, [r7, #3]
 800b3ec:	f003 030f 	and.w	r3, r3, #15
 800b3f0:	68fa      	ldr	r2, [r7, #12]
 800b3f2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f6:	01db      	lsls	r3, r3, #7
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	693a      	ldr	r2, [r7, #16]
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b400:	78fb      	ldrb	r3, [r7, #3]
 800b402:	015a      	lsls	r2, r3, #5
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	4413      	add	r3, r2
 800b408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b40c:	689b      	ldr	r3, [r3, #8]
 800b40e:	693a      	ldr	r2, [r7, #16]
 800b410:	4013      	ands	r3, r2
 800b412:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b414:	68bb      	ldr	r3, [r7, #8]
}
 800b416:	4618      	mov	r0, r3
 800b418:	371c      	adds	r7, #28
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr

0800b422 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b422:	b480      	push	{r7}
 800b424:	b083      	sub	sp, #12
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	695b      	ldr	r3, [r3, #20]
 800b42e:	f003 0301 	and.w	r3, r3, #1
}
 800b432:	4618      	mov	r0, r3
 800b434:	370c      	adds	r7, #12
 800b436:	46bd      	mov	sp, r7
 800b438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43c:	4770      	bx	lr

0800b43e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b43e:	b480      	push	{r7}
 800b440:	b085      	sub	sp, #20
 800b442:	af00      	add	r7, sp, #0
 800b444:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	68fa      	ldr	r2, [r7, #12]
 800b454:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b458:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b45c:	f023 0307 	bic.w	r3, r3, #7
 800b460:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	68fa      	ldr	r2, [r7, #12]
 800b46c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b474:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b476:	2300      	movs	r3, #0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3714      	adds	r7, #20
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr

0800b484 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b484:	b480      	push	{r7}
 800b486:	b087      	sub	sp, #28
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	460b      	mov	r3, r1
 800b48e:	607a      	str	r2, [r7, #4]
 800b490:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	333c      	adds	r3, #60	@ 0x3c
 800b49a:	3304      	adds	r3, #4
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	4a26      	ldr	r2, [pc, #152]	@ (800b53c <USB_EP0_OutStart+0xb8>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d90a      	bls.n	800b4be <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b4b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b4b8:	d101      	bne.n	800b4be <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	e037      	b.n	800b52e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4c4:	461a      	mov	r2, r3
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4ca:	697b      	ldr	r3, [r7, #20]
 800b4cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4d0:	691b      	ldr	r3, [r3, #16]
 800b4d2:	697a      	ldr	r2, [r7, #20]
 800b4d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b4dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4e4:	691b      	ldr	r3, [r3, #16]
 800b4e6:	697a      	ldr	r2, [r7, #20]
 800b4e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4ec:	f043 0318 	orr.w	r3, r3, #24
 800b4f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4f8:	691b      	ldr	r3, [r3, #16]
 800b4fa:	697a      	ldr	r2, [r7, #20]
 800b4fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b500:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b504:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b506:	7afb      	ldrb	r3, [r7, #11]
 800b508:	2b01      	cmp	r3, #1
 800b50a:	d10f      	bne.n	800b52c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b512:	461a      	mov	r2, r3
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	697a      	ldr	r2, [r7, #20]
 800b522:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b526:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b52a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b52c:	2300      	movs	r3, #0
}
 800b52e:	4618      	mov	r0, r3
 800b530:	371c      	adds	r7, #28
 800b532:	46bd      	mov	sp, r7
 800b534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b538:	4770      	bx	lr
 800b53a:	bf00      	nop
 800b53c:	4f54300a 	.word	0x4f54300a

0800b540 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b540:	b480      	push	{r7}
 800b542:	b085      	sub	sp, #20
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b548:	2300      	movs	r3, #0
 800b54a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	3301      	adds	r3, #1
 800b550:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b558:	d901      	bls.n	800b55e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b55a:	2303      	movs	r3, #3
 800b55c:	e022      	b.n	800b5a4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	691b      	ldr	r3, [r3, #16]
 800b562:	2b00      	cmp	r3, #0
 800b564:	daf2      	bge.n	800b54c <USB_CoreReset+0xc>

  count = 10U;
 800b566:	230a      	movs	r3, #10
 800b568:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b56a:	e002      	b.n	800b572 <USB_CoreReset+0x32>
  {
    count--;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	3b01      	subs	r3, #1
 800b570:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1f9      	bne.n	800b56c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	691b      	ldr	r3, [r3, #16]
 800b57c:	f043 0201 	orr.w	r2, r3, #1
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	3301      	adds	r3, #1
 800b588:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b590:	d901      	bls.n	800b596 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b592:	2303      	movs	r3, #3
 800b594:	e006      	b.n	800b5a4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	691b      	ldr	r3, [r3, #16]
 800b59a:	f003 0301 	and.w	r3, r3, #1
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d0f0      	beq.n	800b584 <USB_CoreReset+0x44>

  return HAL_OK;
 800b5a2:	2300      	movs	r3, #0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3714      	adds	r7, #20
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800b5bc:	2010      	movs	r0, #16
 800b5be:	f002 f923 	bl	800d808 <USBD_static_malloc>
 800b5c2:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d109      	bne.n	800b5de <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	32b0      	adds	r2, #176	@ 0xb0
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b5da:	2302      	movs	r3, #2
 800b5dc:	e048      	b.n	800b670 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	32b0      	adds	r2, #176	@ 0xb0
 800b5e8:	68f9      	ldr	r1, [r7, #12]
 800b5ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	32b0      	adds	r2, #176	@ 0xb0
 800b5f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	7c1b      	ldrb	r3, [r3, #16]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d10d      	bne.n	800b626 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800b60a:	4b1b      	ldr	r3, [pc, #108]	@ (800b678 <USBD_HID_Init+0xc8>)
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	f003 020f 	and.w	r2, r3, #15
 800b612:	6879      	ldr	r1, [r7, #4]
 800b614:	4613      	mov	r3, r2
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	4413      	add	r3, r2
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	440b      	add	r3, r1
 800b61e:	331c      	adds	r3, #28
 800b620:	2207      	movs	r2, #7
 800b622:	601a      	str	r2, [r3, #0]
 800b624:	e00c      	b.n	800b640 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800b626:	4b14      	ldr	r3, [pc, #80]	@ (800b678 <USBD_HID_Init+0xc8>)
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	f003 020f 	and.w	r2, r3, #15
 800b62e:	6879      	ldr	r1, [r7, #4]
 800b630:	4613      	mov	r3, r2
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	4413      	add	r3, r2
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	440b      	add	r3, r1
 800b63a:	331c      	adds	r3, #28
 800b63c:	220a      	movs	r2, #10
 800b63e:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800b640:	4b0d      	ldr	r3, [pc, #52]	@ (800b678 <USBD_HID_Init+0xc8>)
 800b642:	7819      	ldrb	r1, [r3, #0]
 800b644:	2304      	movs	r3, #4
 800b646:	2203      	movs	r2, #3
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f001 ffcc 	bl	800d5e6 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800b64e:	4b0a      	ldr	r3, [pc, #40]	@ (800b678 <USBD_HID_Init+0xc8>)
 800b650:	781b      	ldrb	r3, [r3, #0]
 800b652:	f003 020f 	and.w	r2, r3, #15
 800b656:	6879      	ldr	r1, [r7, #4]
 800b658:	4613      	mov	r3, r2
 800b65a:	009b      	lsls	r3, r3, #2
 800b65c:	4413      	add	r3, r2
 800b65e:	009b      	lsls	r3, r3, #2
 800b660:	440b      	add	r3, r1
 800b662:	3323      	adds	r3, #35	@ 0x23
 800b664:	2201      	movs	r2, #1
 800b666:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2200      	movs	r2, #0
 800b66c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800b66e:	2300      	movs	r3, #0
}
 800b670:	4618      	mov	r0, r3
 800b672:	3710      	adds	r7, #16
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}
 800b678:	20000146 	.word	0x20000146

0800b67c <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	460b      	mov	r3, r1
 800b686:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800b688:	4b1f      	ldr	r3, [pc, #124]	@ (800b708 <USBD_HID_DeInit+0x8c>)
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	4619      	mov	r1, r3
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f001 ffcf 	bl	800d632 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800b694:	4b1c      	ldr	r3, [pc, #112]	@ (800b708 <USBD_HID_DeInit+0x8c>)
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	f003 020f 	and.w	r2, r3, #15
 800b69c:	6879      	ldr	r1, [r7, #4]
 800b69e:	4613      	mov	r3, r2
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4413      	add	r3, r2
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	440b      	add	r3, r1
 800b6a8:	3323      	adds	r3, #35	@ 0x23
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 800b6ae:	4b16      	ldr	r3, [pc, #88]	@ (800b708 <USBD_HID_DeInit+0x8c>)
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	f003 020f 	and.w	r2, r3, #15
 800b6b6:	6879      	ldr	r1, [r7, #4]
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	009b      	lsls	r3, r3, #2
 800b6bc:	4413      	add	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	440b      	add	r3, r1
 800b6c2:	331c      	adds	r3, #28
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	32b0      	adds	r2, #176	@ 0xb0
 800b6d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d011      	beq.n	800b6fe <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	32b0      	adds	r2, #176	@ 0xb0
 800b6e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f002 f89b 	bl	800d824 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	32b0      	adds	r2, #176	@ 0xb0
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 800b6fe:	2300      	movs	r3, #0
}
 800b700:	4618      	mov	r0, r3
 800b702:	3708      	adds	r7, #8
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}
 800b708:	20000146 	.word	0x20000146

0800b70c <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
 800b714:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	32b0      	adds	r2, #176	@ 0xb0
 800b720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b724:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800b726:	2300      	movs	r3, #0
 800b728:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800b72a:	2300      	movs	r3, #0
 800b72c:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d101      	bne.n	800b738 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800b734:	2303      	movs	r3, #3
 800b736:	e0e8      	b.n	800b90a <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	781b      	ldrb	r3, [r3, #0]
 800b73c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b740:	2b00      	cmp	r3, #0
 800b742:	d046      	beq.n	800b7d2 <USBD_HID_Setup+0xc6>
 800b744:	2b20      	cmp	r3, #32
 800b746:	f040 80d8 	bne.w	800b8fa <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	785b      	ldrb	r3, [r3, #1]
 800b74e:	3b02      	subs	r3, #2
 800b750:	2b09      	cmp	r3, #9
 800b752:	d836      	bhi.n	800b7c2 <USBD_HID_Setup+0xb6>
 800b754:	a201      	add	r2, pc, #4	@ (adr r2, 800b75c <USBD_HID_Setup+0x50>)
 800b756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b75a:	bf00      	nop
 800b75c:	0800b7b3 	.word	0x0800b7b3
 800b760:	0800b793 	.word	0x0800b793
 800b764:	0800b7c3 	.word	0x0800b7c3
 800b768:	0800b7c3 	.word	0x0800b7c3
 800b76c:	0800b7c3 	.word	0x0800b7c3
 800b770:	0800b7c3 	.word	0x0800b7c3
 800b774:	0800b7c3 	.word	0x0800b7c3
 800b778:	0800b7c3 	.word	0x0800b7c3
 800b77c:	0800b7a1 	.word	0x0800b7a1
 800b780:	0800b785 	.word	0x0800b785
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	885b      	ldrh	r3, [r3, #2]
 800b788:	b2db      	uxtb	r3, r3
 800b78a:	461a      	mov	r2, r3
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	601a      	str	r2, [r3, #0]
          break;
 800b790:	e01e      	b.n	800b7d0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2201      	movs	r2, #1
 800b796:	4619      	mov	r1, r3
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f001 fbcb 	bl	800cf34 <USBD_CtlSendData>
          break;
 800b79e:	e017      	b.n	800b7d0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	885b      	ldrh	r3, [r3, #2]
 800b7a4:	0a1b      	lsrs	r3, r3, #8
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	b2db      	uxtb	r3, r3
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	605a      	str	r2, [r3, #4]
          break;
 800b7b0:	e00e      	b.n	800b7d0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	3304      	adds	r3, #4
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f001 fbba 	bl	800cf34 <USBD_CtlSendData>
          break;
 800b7c0:	e006      	b.n	800b7d0 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b7c2:	6839      	ldr	r1, [r7, #0]
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f001 fb38 	bl	800ce3a <USBD_CtlError>
          ret = USBD_FAIL;
 800b7ca:	2303      	movs	r3, #3
 800b7cc:	75fb      	strb	r3, [r7, #23]
          break;
 800b7ce:	bf00      	nop
      }
      break;
 800b7d0:	e09a      	b.n	800b908 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	785b      	ldrb	r3, [r3, #1]
 800b7d6:	2b0b      	cmp	r3, #11
 800b7d8:	f200 8086 	bhi.w	800b8e8 <USBD_HID_Setup+0x1dc>
 800b7dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e4 <USBD_HID_Setup+0xd8>)
 800b7de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e2:	bf00      	nop
 800b7e4:	0800b815 	.word	0x0800b815
 800b7e8:	0800b8f7 	.word	0x0800b8f7
 800b7ec:	0800b8e9 	.word	0x0800b8e9
 800b7f0:	0800b8e9 	.word	0x0800b8e9
 800b7f4:	0800b8e9 	.word	0x0800b8e9
 800b7f8:	0800b8e9 	.word	0x0800b8e9
 800b7fc:	0800b83f 	.word	0x0800b83f
 800b800:	0800b8e9 	.word	0x0800b8e9
 800b804:	0800b8e9 	.word	0x0800b8e9
 800b808:	0800b8e9 	.word	0x0800b8e9
 800b80c:	0800b897 	.word	0x0800b897
 800b810:	0800b8c1 	.word	0x0800b8c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	2b03      	cmp	r3, #3
 800b81e:	d107      	bne.n	800b830 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b820:	f107 030a 	add.w	r3, r7, #10
 800b824:	2202      	movs	r2, #2
 800b826:	4619      	mov	r1, r3
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f001 fb83 	bl	800cf34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b82e:	e063      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b830:	6839      	ldr	r1, [r7, #0]
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f001 fb01 	bl	800ce3a <USBD_CtlError>
            ret = USBD_FAIL;
 800b838:	2303      	movs	r3, #3
 800b83a:	75fb      	strb	r3, [r7, #23]
          break;
 800b83c:	e05c      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	885b      	ldrh	r3, [r3, #2]
 800b842:	0a1b      	lsrs	r3, r3, #8
 800b844:	b29b      	uxth	r3, r3
 800b846:	2b22      	cmp	r3, #34	@ 0x22
 800b848:	d108      	bne.n	800b85c <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	88db      	ldrh	r3, [r3, #6]
 800b84e:	2b4a      	cmp	r3, #74	@ 0x4a
 800b850:	bf28      	it	cs
 800b852:	234a      	movcs	r3, #74	@ 0x4a
 800b854:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800b856:	4b2f      	ldr	r3, [pc, #188]	@ (800b914 <USBD_HID_Setup+0x208>)
 800b858:	613b      	str	r3, [r7, #16]
 800b85a:	e015      	b.n	800b888 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	885b      	ldrh	r3, [r3, #2]
 800b860:	0a1b      	lsrs	r3, r3, #8
 800b862:	b29b      	uxth	r3, r3
 800b864:	2b21      	cmp	r3, #33	@ 0x21
 800b866:	d108      	bne.n	800b87a <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 800b868:	4b2b      	ldr	r3, [pc, #172]	@ (800b918 <USBD_HID_Setup+0x20c>)
 800b86a:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	88db      	ldrh	r3, [r3, #6]
 800b870:	2b09      	cmp	r3, #9
 800b872:	bf28      	it	cs
 800b874:	2309      	movcs	r3, #9
 800b876:	82bb      	strh	r3, [r7, #20]
 800b878:	e006      	b.n	800b888 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800b87a:	6839      	ldr	r1, [r7, #0]
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f001 fadc 	bl	800ce3a <USBD_CtlError>
            ret = USBD_FAIL;
 800b882:	2303      	movs	r3, #3
 800b884:	75fb      	strb	r3, [r7, #23]
            break;
 800b886:	e037      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800b888:	8abb      	ldrh	r3, [r7, #20]
 800b88a:	461a      	mov	r2, r3
 800b88c:	6939      	ldr	r1, [r7, #16]
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f001 fb50 	bl	800cf34 <USBD_CtlSendData>
          break;
 800b894:	e030      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b89c:	b2db      	uxtb	r3, r3
 800b89e:	2b03      	cmp	r3, #3
 800b8a0:	d107      	bne.n	800b8b2 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	3308      	adds	r3, #8
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f001 fb42 	bl	800cf34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8b0:	e022      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b8b2:	6839      	ldr	r1, [r7, #0]
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f001 fac0 	bl	800ce3a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8ba:	2303      	movs	r3, #3
 800b8bc:	75fb      	strb	r3, [r7, #23]
          break;
 800b8be:	e01b      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	2b03      	cmp	r3, #3
 800b8ca:	d106      	bne.n	800b8da <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	885b      	ldrh	r3, [r3, #2]
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8d8:	e00e      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b8da:	6839      	ldr	r1, [r7, #0]
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f001 faac 	bl	800ce3a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	75fb      	strb	r3, [r7, #23]
          break;
 800b8e6:	e007      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b8e8:	6839      	ldr	r1, [r7, #0]
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	f001 faa5 	bl	800ce3a <USBD_CtlError>
          ret = USBD_FAIL;
 800b8f0:	2303      	movs	r3, #3
 800b8f2:	75fb      	strb	r3, [r7, #23]
          break;
 800b8f4:	e000      	b.n	800b8f8 <USBD_HID_Setup+0x1ec>
          break;
 800b8f6:	bf00      	nop
      }
      break;
 800b8f8:	e006      	b.n	800b908 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 800b8fa:	6839      	ldr	r1, [r7, #0]
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f001 fa9c 	bl	800ce3a <USBD_CtlError>
      ret = USBD_FAIL;
 800b902:	2303      	movs	r3, #3
 800b904:	75fb      	strb	r3, [r7, #23]
      break;
 800b906:	bf00      	nop
  }

  return (uint8_t)ret;
 800b908:	7dfb      	ldrb	r3, [r7, #23]
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3718      	adds	r7, #24
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
 800b912:	bf00      	nop
 800b914:	200000fc 	.word	0x200000fc
 800b918:	200000e4 	.word	0x200000e4

0800b91c <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b084      	sub	sp, #16
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b924:	2181      	movs	r1, #129	@ 0x81
 800b926:	4809      	ldr	r0, [pc, #36]	@ (800b94c <USBD_HID_GetFSCfgDesc+0x30>)
 800b928:	f000 fc4e 	bl	800c1c8 <USBD_GetEpDesc>
 800b92c:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d002      	beq.n	800b93a <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	220a      	movs	r2, #10
 800b938:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2222      	movs	r2, #34	@ 0x22
 800b93e:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b940:	4b02      	ldr	r3, [pc, #8]	@ (800b94c <USBD_HID_GetFSCfgDesc+0x30>)
}
 800b942:	4618      	mov	r0, r3
 800b944:	3710      	adds	r7, #16
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	200000c0 	.word	0x200000c0

0800b950 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b958:	2181      	movs	r1, #129	@ 0x81
 800b95a:	4809      	ldr	r0, [pc, #36]	@ (800b980 <USBD_HID_GetHSCfgDesc+0x30>)
 800b95c:	f000 fc34 	bl	800c1c8 <USBD_GetEpDesc>
 800b960:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d002      	beq.n	800b96e <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2207      	movs	r2, #7
 800b96c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2222      	movs	r2, #34	@ 0x22
 800b972:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b974:	4b02      	ldr	r3, [pc, #8]	@ (800b980 <USBD_HID_GetHSCfgDesc+0x30>)
}
 800b976:	4618      	mov	r0, r3
 800b978:	3710      	adds	r7, #16
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	200000c0 	.word	0x200000c0

0800b984 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b98c:	2181      	movs	r1, #129	@ 0x81
 800b98e:	4809      	ldr	r0, [pc, #36]	@ (800b9b4 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 800b990:	f000 fc1a 	bl	800c1c8 <USBD_GetEpDesc>
 800b994:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d002      	beq.n	800b9a2 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	220a      	movs	r2, #10
 800b9a0:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2222      	movs	r2, #34	@ 0x22
 800b9a6:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b9a8:	4b02      	ldr	r3, [pc, #8]	@ (800b9b4 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	3710      	adds	r7, #16
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	bd80      	pop	{r7, pc}
 800b9b2:	bf00      	nop
 800b9b4:	200000c0 	.word	0x200000c0

0800b9b8 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b083      	sub	sp, #12
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	32b0      	adds	r2, #176	@ 0xb0
 800b9ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800b9d6:	2300      	movs	r3, #0
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	370c      	adds	r7, #12
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	220a      	movs	r2, #10
 800b9f0:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 800b9f2:	4b03      	ldr	r3, [pc, #12]	@ (800ba00 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr
 800ba00:	200000f0 	.word	0x200000f0

0800ba04 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b086      	sub	sp, #24
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	4613      	mov	r3, r2
 800ba10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d101      	bne.n	800ba1c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ba18:	2303      	movs	r3, #3
 800ba1a:	e01f      	b.n	800ba5c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2200      	movs	r2, #0
 800ba28:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d003      	beq.n	800ba42 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	68ba      	ldr	r2, [r7, #8]
 800ba3e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	79fa      	ldrb	r2, [r7, #7]
 800ba4e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ba50:	68f8      	ldr	r0, [r7, #12]
 800ba52:	f001 fd5b 	bl	800d50c <USBD_LL_Init>
 800ba56:	4603      	mov	r3, r0
 800ba58:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ba5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3718      	adds	r7, #24
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d101      	bne.n	800ba7c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ba78:	2303      	movs	r3, #3
 800ba7a:	e025      	b.n	800bac8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	683a      	ldr	r2, [r7, #0]
 800ba80:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	32ae      	adds	r2, #174	@ 0xae
 800ba8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d00f      	beq.n	800bab8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	32ae      	adds	r2, #174	@ 0xae
 800baa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa8:	f107 020e 	add.w	r2, r7, #14
 800baac:	4610      	mov	r0, r2
 800baae:	4798      	blx	r3
 800bab0:	4602      	mov	r2, r0
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800babe:	1c5a      	adds	r2, r3, #1
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800bac6:	2300      	movs	r3, #0
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3710      	adds	r7, #16
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b082      	sub	sp, #8
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bad8:	6878      	ldr	r0, [r7, #4]
 800bada:	f001 fd69 	bl	800d5b0 <USBD_LL_Start>
 800bade:	4603      	mov	r3, r0
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}

0800bae8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800bae8:	b480      	push	{r7}
 800baea:	b083      	sub	sp, #12
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800baf0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	370c      	adds	r7, #12
 800baf6:	46bd      	mov	sp, r7
 800baf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafc:	4770      	bx	lr

0800bafe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bafe:	b580      	push	{r7, lr}
 800bb00:	b084      	sub	sp, #16
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	6078      	str	r0, [r7, #4]
 800bb06:	460b      	mov	r3, r1
 800bb08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d009      	beq.n	800bb2c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	78fa      	ldrb	r2, [r7, #3]
 800bb22:	4611      	mov	r1, r2
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	4798      	blx	r3
 800bb28:	4603      	mov	r3, r0
 800bb2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb36:	b580      	push	{r7, lr}
 800bb38:	b084      	sub	sp, #16
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	6078      	str	r0, [r7, #4]
 800bb3e:	460b      	mov	r3, r1
 800bb40:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb42:	2300      	movs	r3, #0
 800bb44:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	78fa      	ldrb	r2, [r7, #3]
 800bb50:	4611      	mov	r1, r2
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	4798      	blx	r3
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d001      	beq.n	800bb60 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb60:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3710      	adds	r7, #16
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}

0800bb6a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bb6a:	b580      	push	{r7, lr}
 800bb6c:	b084      	sub	sp, #16
 800bb6e:	af00      	add	r7, sp, #0
 800bb70:	6078      	str	r0, [r7, #4]
 800bb72:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f001 f922 	bl	800cdc6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2201      	movs	r2, #1
 800bb86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bb90:	461a      	mov	r2, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb9e:	f003 031f 	and.w	r3, r3, #31
 800bba2:	2b02      	cmp	r3, #2
 800bba4:	d01a      	beq.n	800bbdc <USBD_LL_SetupStage+0x72>
 800bba6:	2b02      	cmp	r3, #2
 800bba8:	d822      	bhi.n	800bbf0 <USBD_LL_SetupStage+0x86>
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d002      	beq.n	800bbb4 <USBD_LL_SetupStage+0x4a>
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	d00a      	beq.n	800bbc8 <USBD_LL_SetupStage+0x5e>
 800bbb2:	e01d      	b.n	800bbf0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bbba:	4619      	mov	r1, r3
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f000 fb77 	bl	800c2b0 <USBD_StdDevReq>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	73fb      	strb	r3, [r7, #15]
      break;
 800bbc6:	e020      	b.n	800bc0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bbce:	4619      	mov	r1, r3
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f000 fbdf 	bl	800c394 <USBD_StdItfReq>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	73fb      	strb	r3, [r7, #15]
      break;
 800bbda:	e016      	b.n	800bc0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 fc41 	bl	800c46c <USBD_StdEPReq>
 800bbea:	4603      	mov	r3, r0
 800bbec:	73fb      	strb	r3, [r7, #15]
      break;
 800bbee:	e00c      	b.n	800bc0a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bbf6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f001 fd36 	bl	800d670 <USBD_LL_StallEP>
 800bc04:	4603      	mov	r3, r0
 800bc06:	73fb      	strb	r3, [r7, #15]
      break;
 800bc08:	bf00      	nop
  }

  return ret;
 800bc0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3710      	adds	r7, #16
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b086      	sub	sp, #24
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	60f8      	str	r0, [r7, #12]
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	607a      	str	r2, [r7, #4]
 800bc20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bc22:	2300      	movs	r3, #0
 800bc24:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800bc26:	7afb      	ldrb	r3, [r7, #11]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d177      	bne.n	800bd1c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bc32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	f040 80a1 	bne.w	800bd82 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	685b      	ldr	r3, [r3, #4]
 800bc44:	693a      	ldr	r2, [r7, #16]
 800bc46:	8992      	ldrh	r2, [r2, #12]
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	d91c      	bls.n	800bc86 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	693a      	ldr	r2, [r7, #16]
 800bc52:	8992      	ldrh	r2, [r2, #12]
 800bc54:	1a9a      	subs	r2, r3, r2
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800bc5a:	693b      	ldr	r3, [r7, #16]
 800bc5c:	691b      	ldr	r3, [r3, #16]
 800bc5e:	693a      	ldr	r2, [r7, #16]
 800bc60:	8992      	ldrh	r2, [r2, #12]
 800bc62:	441a      	add	r2, r3
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	6919      	ldr	r1, [r3, #16]
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	899b      	ldrh	r3, [r3, #12]
 800bc70:	461a      	mov	r2, r3
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	4293      	cmp	r3, r2
 800bc78:	bf38      	it	cc
 800bc7a:	4613      	movcc	r3, r2
 800bc7c:	461a      	mov	r2, r3
 800bc7e:	68f8      	ldr	r0, [r7, #12]
 800bc80:	f001 f987 	bl	800cf92 <USBD_CtlContinueRx>
 800bc84:	e07d      	b.n	800bd82 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bc8c:	f003 031f 	and.w	r3, r3, #31
 800bc90:	2b02      	cmp	r3, #2
 800bc92:	d014      	beq.n	800bcbe <USBD_LL_DataOutStage+0xaa>
 800bc94:	2b02      	cmp	r3, #2
 800bc96:	d81d      	bhi.n	800bcd4 <USBD_LL_DataOutStage+0xc0>
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d002      	beq.n	800bca2 <USBD_LL_DataOutStage+0x8e>
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d003      	beq.n	800bca8 <USBD_LL_DataOutStage+0x94>
 800bca0:	e018      	b.n	800bcd4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bca2:	2300      	movs	r3, #0
 800bca4:	75bb      	strb	r3, [r7, #22]
            break;
 800bca6:	e018      	b.n	800bcda <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	68f8      	ldr	r0, [r7, #12]
 800bcb4:	f000 fa6e 	bl	800c194 <USBD_CoreFindIF>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	75bb      	strb	r3, [r7, #22]
            break;
 800bcbc:	e00d      	b.n	800bcda <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bcc4:	b2db      	uxtb	r3, r3
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	68f8      	ldr	r0, [r7, #12]
 800bcca:	f000 fa70 	bl	800c1ae <USBD_CoreFindEP>
 800bcce:	4603      	mov	r3, r0
 800bcd0:	75bb      	strb	r3, [r7, #22]
            break;
 800bcd2:	e002      	b.n	800bcda <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	75bb      	strb	r3, [r7, #22]
            break;
 800bcd8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bcda:	7dbb      	ldrb	r3, [r7, #22]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d119      	bne.n	800bd14 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	2b03      	cmp	r3, #3
 800bcea:	d113      	bne.n	800bd14 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bcec:	7dba      	ldrb	r2, [r7, #22]
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	32ae      	adds	r2, #174	@ 0xae
 800bcf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcf6:	691b      	ldr	r3, [r3, #16]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d00b      	beq.n	800bd14 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800bcfc:	7dba      	ldrb	r2, [r7, #22]
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bd04:	7dba      	ldrb	r2, [r7, #22]
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	32ae      	adds	r2, #174	@ 0xae
 800bd0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd0e:	691b      	ldr	r3, [r3, #16]
 800bd10:	68f8      	ldr	r0, [r7, #12]
 800bd12:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bd14:	68f8      	ldr	r0, [r7, #12]
 800bd16:	f001 f94d 	bl	800cfb4 <USBD_CtlSendStatus>
 800bd1a:	e032      	b.n	800bd82 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bd1c:	7afb      	ldrb	r3, [r7, #11]
 800bd1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	4619      	mov	r1, r3
 800bd26:	68f8      	ldr	r0, [r7, #12]
 800bd28:	f000 fa41 	bl	800c1ae <USBD_CoreFindEP>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd30:	7dbb      	ldrb	r3, [r7, #22]
 800bd32:	2bff      	cmp	r3, #255	@ 0xff
 800bd34:	d025      	beq.n	800bd82 <USBD_LL_DataOutStage+0x16e>
 800bd36:	7dbb      	ldrb	r3, [r7, #22]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d122      	bne.n	800bd82 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd42:	b2db      	uxtb	r3, r3
 800bd44:	2b03      	cmp	r3, #3
 800bd46:	d117      	bne.n	800bd78 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bd48:	7dba      	ldrb	r2, [r7, #22]
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	32ae      	adds	r2, #174	@ 0xae
 800bd4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd52:	699b      	ldr	r3, [r3, #24]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d00f      	beq.n	800bd78 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800bd58:	7dba      	ldrb	r2, [r7, #22]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bd60:	7dba      	ldrb	r2, [r7, #22]
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	32ae      	adds	r2, #174	@ 0xae
 800bd66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd6a:	699b      	ldr	r3, [r3, #24]
 800bd6c:	7afa      	ldrb	r2, [r7, #11]
 800bd6e:	4611      	mov	r1, r2
 800bd70:	68f8      	ldr	r0, [r7, #12]
 800bd72:	4798      	blx	r3
 800bd74:	4603      	mov	r3, r0
 800bd76:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bd78:	7dfb      	ldrb	r3, [r7, #23]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d001      	beq.n	800bd82 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800bd7e:	7dfb      	ldrb	r3, [r7, #23]
 800bd80:	e000      	b.n	800bd84 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800bd82:	2300      	movs	r3, #0
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3718      	adds	r7, #24
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b086      	sub	sp, #24
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60f8      	str	r0, [r7, #12]
 800bd94:	460b      	mov	r3, r1
 800bd96:	607a      	str	r2, [r7, #4]
 800bd98:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800bd9a:	7afb      	ldrb	r3, [r7, #11]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d178      	bne.n	800be92 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	3314      	adds	r3, #20
 800bda4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bdac:	2b02      	cmp	r3, #2
 800bdae:	d163      	bne.n	800be78 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800bdb0:	693b      	ldr	r3, [r7, #16]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	693a      	ldr	r2, [r7, #16]
 800bdb6:	8992      	ldrh	r2, [r2, #12]
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d91c      	bls.n	800bdf6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	693a      	ldr	r2, [r7, #16]
 800bdc2:	8992      	ldrh	r2, [r2, #12]
 800bdc4:	1a9a      	subs	r2, r3, r2
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	691b      	ldr	r3, [r3, #16]
 800bdce:	693a      	ldr	r2, [r7, #16]
 800bdd0:	8992      	ldrh	r2, [r2, #12]
 800bdd2:	441a      	add	r2, r3
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	6919      	ldr	r1, [r3, #16]
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	461a      	mov	r2, r3
 800bde2:	68f8      	ldr	r0, [r7, #12]
 800bde4:	f001 f8c4 	bl	800cf70 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bde8:	2300      	movs	r3, #0
 800bdea:	2200      	movs	r2, #0
 800bdec:	2100      	movs	r1, #0
 800bdee:	68f8      	ldr	r0, [r7, #12]
 800bdf0:	f001 fce8 	bl	800d7c4 <USBD_LL_PrepareReceive>
 800bdf4:	e040      	b.n	800be78 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	899b      	ldrh	r3, [r3, #12]
 800bdfa:	461a      	mov	r2, r3
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	685b      	ldr	r3, [r3, #4]
 800be00:	429a      	cmp	r2, r3
 800be02:	d11c      	bne.n	800be3e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	693a      	ldr	r2, [r7, #16]
 800be0a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d316      	bcc.n	800be3e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	681a      	ldr	r2, [r3, #0]
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800be1a:	429a      	cmp	r2, r3
 800be1c:	d20f      	bcs.n	800be3e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800be1e:	2200      	movs	r2, #0
 800be20:	2100      	movs	r1, #0
 800be22:	68f8      	ldr	r0, [r7, #12]
 800be24:	f001 f8a4 	bl	800cf70 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	2200      	movs	r2, #0
 800be2c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be30:	2300      	movs	r3, #0
 800be32:	2200      	movs	r2, #0
 800be34:	2100      	movs	r1, #0
 800be36:	68f8      	ldr	r0, [r7, #12]
 800be38:	f001 fcc4 	bl	800d7c4 <USBD_LL_PrepareReceive>
 800be3c:	e01c      	b.n	800be78 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be44:	b2db      	uxtb	r3, r3
 800be46:	2b03      	cmp	r3, #3
 800be48:	d10f      	bne.n	800be6a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d009      	beq.n	800be6a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2200      	movs	r2, #0
 800be5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be64:	68db      	ldr	r3, [r3, #12]
 800be66:	68f8      	ldr	r0, [r7, #12]
 800be68:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800be6a:	2180      	movs	r1, #128	@ 0x80
 800be6c:	68f8      	ldr	r0, [r7, #12]
 800be6e:	f001 fbff 	bl	800d670 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800be72:	68f8      	ldr	r0, [r7, #12]
 800be74:	f001 f8b1 	bl	800cfda <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d03a      	beq.n	800bef8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800be82:	68f8      	ldr	r0, [r7, #12]
 800be84:	f7ff fe30 	bl	800bae8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	2200      	movs	r2, #0
 800be8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800be90:	e032      	b.n	800bef8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800be92:	7afb      	ldrb	r3, [r7, #11]
 800be94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800be98:	b2db      	uxtb	r3, r3
 800be9a:	4619      	mov	r1, r3
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f000 f986 	bl	800c1ae <USBD_CoreFindEP>
 800bea2:	4603      	mov	r3, r0
 800bea4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bea6:	7dfb      	ldrb	r3, [r7, #23]
 800bea8:	2bff      	cmp	r3, #255	@ 0xff
 800beaa:	d025      	beq.n	800bef8 <USBD_LL_DataInStage+0x16c>
 800beac:	7dfb      	ldrb	r3, [r7, #23]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d122      	bne.n	800bef8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beb8:	b2db      	uxtb	r3, r3
 800beba:	2b03      	cmp	r3, #3
 800bebc:	d11c      	bne.n	800bef8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bebe:	7dfa      	ldrb	r2, [r7, #23]
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	32ae      	adds	r2, #174	@ 0xae
 800bec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bec8:	695b      	ldr	r3, [r3, #20]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d014      	beq.n	800bef8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800bece:	7dfa      	ldrb	r2, [r7, #23]
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bed6:	7dfa      	ldrb	r2, [r7, #23]
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	32ae      	adds	r2, #174	@ 0xae
 800bedc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bee0:	695b      	ldr	r3, [r3, #20]
 800bee2:	7afa      	ldrb	r2, [r7, #11]
 800bee4:	4611      	mov	r1, r2
 800bee6:	68f8      	ldr	r0, [r7, #12]
 800bee8:	4798      	blx	r3
 800beea:	4603      	mov	r3, r0
 800beec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800beee:	7dbb      	ldrb	r3, [r7, #22]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d001      	beq.n	800bef8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800bef4:	7dbb      	ldrb	r3, [r7, #22]
 800bef6:	e000      	b.n	800befa <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	3718      	adds	r7, #24
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}

0800bf02 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bf02:	b580      	push	{r7, lr}
 800bf04:	b084      	sub	sp, #16
 800bf06:	af00      	add	r7, sp, #0
 800bf08:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2201      	movs	r2, #1
 800bf12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2200      	movs	r2, #0
 800bf22:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2200      	movs	r2, #0
 800bf30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d014      	beq.n	800bf68 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf44:	685b      	ldr	r3, [r3, #4]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d00e      	beq.n	800bf68 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf50:	685b      	ldr	r3, [r3, #4]
 800bf52:	687a      	ldr	r2, [r7, #4]
 800bf54:	6852      	ldr	r2, [r2, #4]
 800bf56:	b2d2      	uxtb	r2, r2
 800bf58:	4611      	mov	r1, r2
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	4798      	blx	r3
 800bf5e:	4603      	mov	r3, r0
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d001      	beq.n	800bf68 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bf64:	2303      	movs	r3, #3
 800bf66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf68:	2340      	movs	r3, #64	@ 0x40
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	2100      	movs	r1, #0
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f001 fb39 	bl	800d5e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2201      	movs	r2, #1
 800bf78:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2240      	movs	r2, #64	@ 0x40
 800bf80:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf84:	2340      	movs	r3, #64	@ 0x40
 800bf86:	2200      	movs	r2, #0
 800bf88:	2180      	movs	r1, #128	@ 0x80
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f001 fb2b 	bl	800d5e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2201      	movs	r2, #1
 800bf94:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2240      	movs	r2, #64	@ 0x40
 800bf9c:	841a      	strh	r2, [r3, #32]

  return ret;
 800bf9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3710      	adds	r7, #16
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b083      	sub	sp, #12
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	78fa      	ldrb	r2, [r7, #3]
 800bfb8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bfba:	2300      	movs	r3, #0
}
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	370c      	adds	r7, #12
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc6:	4770      	bx	lr

0800bfc8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bfc8:	b480      	push	{r7}
 800bfca:	b083      	sub	sp, #12
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	2b04      	cmp	r3, #4
 800bfda:	d006      	beq.n	800bfea <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfe2:	b2da      	uxtb	r2, r3
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2204      	movs	r2, #4
 800bfee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bff2:	2300      	movs	r3, #0
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c000:	b480      	push	{r7}
 800c002:	b083      	sub	sp, #12
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c00e:	b2db      	uxtb	r3, r3
 800c010:	2b04      	cmp	r3, #4
 800c012:	d106      	bne.n	800c022 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c01a:	b2da      	uxtb	r2, r3
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c022:	2300      	movs	r3, #0
}
 800c024:	4618      	mov	r0, r3
 800c026:	370c      	adds	r7, #12
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr

0800c030 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	2b03      	cmp	r3, #3
 800c042:	d110      	bne.n	800c066 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d00b      	beq.n	800c066 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c054:	69db      	ldr	r3, [r3, #28]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d005      	beq.n	800c066 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c060:	69db      	ldr	r3, [r3, #28]
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c066:	2300      	movs	r3, #0
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3708      	adds	r7, #8
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}

0800c070 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b082      	sub	sp, #8
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
 800c078:	460b      	mov	r3, r1
 800c07a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	32ae      	adds	r2, #174	@ 0xae
 800c086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d101      	bne.n	800c092 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c08e:	2303      	movs	r3, #3
 800c090:	e01c      	b.n	800c0cc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c098:	b2db      	uxtb	r3, r3
 800c09a:	2b03      	cmp	r3, #3
 800c09c:	d115      	bne.n	800c0ca <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	32ae      	adds	r2, #174	@ 0xae
 800c0a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ac:	6a1b      	ldr	r3, [r3, #32]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d00b      	beq.n	800c0ca <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	32ae      	adds	r2, #174	@ 0xae
 800c0bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0c0:	6a1b      	ldr	r3, [r3, #32]
 800c0c2:	78fa      	ldrb	r2, [r7, #3]
 800c0c4:	4611      	mov	r1, r2
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c0ca:	2300      	movs	r3, #0
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3708      	adds	r7, #8
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}

0800c0d4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b082      	sub	sp, #8
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
 800c0dc:	460b      	mov	r3, r1
 800c0de:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	32ae      	adds	r2, #174	@ 0xae
 800c0ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d101      	bne.n	800c0f6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c0f2:	2303      	movs	r3, #3
 800c0f4:	e01c      	b.n	800c130 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	2b03      	cmp	r3, #3
 800c100:	d115      	bne.n	800c12e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	32ae      	adds	r2, #174	@ 0xae
 800c10c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00b      	beq.n	800c12e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	32ae      	adds	r2, #174	@ 0xae
 800c120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c126:	78fa      	ldrb	r2, [r7, #3]
 800c128:	4611      	mov	r1, r2
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c12e:	2300      	movs	r3, #0
}
 800c130:	4618      	mov	r0, r3
 800c132:	3708      	adds	r7, #8
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}

0800c138 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c138:	b480      	push	{r7}
 800c13a:	b083      	sub	sp, #12
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c140:	2300      	movs	r3, #0
}
 800c142:	4618      	mov	r0, r3
 800c144:	370c      	adds	r7, #12
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr

0800c14e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c14e:	b580      	push	{r7, lr}
 800c150:	b084      	sub	sp, #16
 800c152:	af00      	add	r7, sp, #0
 800c154:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c156:	2300      	movs	r3, #0
 800c158:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2201      	movs	r2, #1
 800c15e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d00e      	beq.n	800c18a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	6852      	ldr	r2, [r2, #4]
 800c178:	b2d2      	uxtb	r2, r2
 800c17a:	4611      	mov	r1, r2
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	4798      	blx	r3
 800c180:	4603      	mov	r3, r0
 800c182:	2b00      	cmp	r3, #0
 800c184:	d001      	beq.n	800c18a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c186:	2303      	movs	r3, #3
 800c188:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c18a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3710      	adds	r7, #16
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}

0800c194 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c194:	b480      	push	{r7}
 800c196:	b083      	sub	sp, #12
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	460b      	mov	r3, r1
 800c19e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c1a0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	370c      	adds	r7, #12
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ac:	4770      	bx	lr

0800c1ae <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c1ae:	b480      	push	{r7}
 800c1b0:	b083      	sub	sp, #12
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	6078      	str	r0, [r7, #4]
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c1ba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	370c      	adds	r7, #12
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr

0800c1c8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b086      	sub	sp, #24
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
 800c1d0:	460b      	mov	r3, r1
 800c1d2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	885b      	ldrh	r3, [r3, #2]
 800c1e4:	b29b      	uxth	r3, r3
 800c1e6:	68fa      	ldr	r2, [r7, #12]
 800c1e8:	7812      	ldrb	r2, [r2, #0]
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d91f      	bls.n	800c22e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	781b      	ldrb	r3, [r3, #0]
 800c1f2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c1f4:	e013      	b.n	800c21e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c1f6:	f107 030a 	add.w	r3, r7, #10
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	6978      	ldr	r0, [r7, #20]
 800c1fe:	f000 f81b 	bl	800c238 <USBD_GetNextDesc>
 800c202:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	785b      	ldrb	r3, [r3, #1]
 800c208:	2b05      	cmp	r3, #5
 800c20a:	d108      	bne.n	800c21e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c20c:	697b      	ldr	r3, [r7, #20]
 800c20e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	789b      	ldrb	r3, [r3, #2]
 800c214:	78fa      	ldrb	r2, [r7, #3]
 800c216:	429a      	cmp	r2, r3
 800c218:	d008      	beq.n	800c22c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c21a:	2300      	movs	r3, #0
 800c21c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	885b      	ldrh	r3, [r3, #2]
 800c222:	b29a      	uxth	r2, r3
 800c224:	897b      	ldrh	r3, [r7, #10]
 800c226:	429a      	cmp	r2, r3
 800c228:	d8e5      	bhi.n	800c1f6 <USBD_GetEpDesc+0x2e>
 800c22a:	e000      	b.n	800c22e <USBD_GetEpDesc+0x66>
          break;
 800c22c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c22e:	693b      	ldr	r3, [r7, #16]
}
 800c230:	4618      	mov	r0, r3
 800c232:	3718      	adds	r7, #24
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c238:	b480      	push	{r7}
 800c23a:	b085      	sub	sp, #20
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	881b      	ldrh	r3, [r3, #0]
 800c24a:	68fa      	ldr	r2, [r7, #12]
 800c24c:	7812      	ldrb	r2, [r2, #0]
 800c24e:	4413      	add	r3, r2
 800c250:	b29a      	uxth	r2, r3
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	781b      	ldrb	r3, [r3, #0]
 800c25a:	461a      	mov	r2, r3
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	4413      	add	r3, r2
 800c260:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c262:	68fb      	ldr	r3, [r7, #12]
}
 800c264:	4618      	mov	r0, r3
 800c266:	3714      	adds	r7, #20
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr

0800c270 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c270:	b480      	push	{r7}
 800c272:	b087      	sub	sp, #28
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c27c:	697b      	ldr	r3, [r7, #20]
 800c27e:	781b      	ldrb	r3, [r3, #0]
 800c280:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	3301      	adds	r3, #1
 800c286:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c28e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c292:	021b      	lsls	r3, r3, #8
 800c294:	b21a      	sxth	r2, r3
 800c296:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c29a:	4313      	orrs	r3, r2
 800c29c:	b21b      	sxth	r3, r3
 800c29e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c2a0:	89fb      	ldrh	r3, [r7, #14]
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	371c      	adds	r7, #28
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr
	...

0800c2b0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
 800c2b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	781b      	ldrb	r3, [r3, #0]
 800c2c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c2c6:	2b40      	cmp	r3, #64	@ 0x40
 800c2c8:	d005      	beq.n	800c2d6 <USBD_StdDevReq+0x26>
 800c2ca:	2b40      	cmp	r3, #64	@ 0x40
 800c2cc:	d857      	bhi.n	800c37e <USBD_StdDevReq+0xce>
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d00f      	beq.n	800c2f2 <USBD_StdDevReq+0x42>
 800c2d2:	2b20      	cmp	r3, #32
 800c2d4:	d153      	bne.n	800c37e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	32ae      	adds	r2, #174	@ 0xae
 800c2e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2e4:	689b      	ldr	r3, [r3, #8]
 800c2e6:	6839      	ldr	r1, [r7, #0]
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	4798      	blx	r3
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	73fb      	strb	r3, [r7, #15]
      break;
 800c2f0:	e04a      	b.n	800c388 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	785b      	ldrb	r3, [r3, #1]
 800c2f6:	2b09      	cmp	r3, #9
 800c2f8:	d83b      	bhi.n	800c372 <USBD_StdDevReq+0xc2>
 800c2fa:	a201      	add	r2, pc, #4	@ (adr r2, 800c300 <USBD_StdDevReq+0x50>)
 800c2fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c300:	0800c355 	.word	0x0800c355
 800c304:	0800c369 	.word	0x0800c369
 800c308:	0800c373 	.word	0x0800c373
 800c30c:	0800c35f 	.word	0x0800c35f
 800c310:	0800c373 	.word	0x0800c373
 800c314:	0800c333 	.word	0x0800c333
 800c318:	0800c329 	.word	0x0800c329
 800c31c:	0800c373 	.word	0x0800c373
 800c320:	0800c34b 	.word	0x0800c34b
 800c324:	0800c33d 	.word	0x0800c33d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c328:	6839      	ldr	r1, [r7, #0]
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 fa3e 	bl	800c7ac <USBD_GetDescriptor>
          break;
 800c330:	e024      	b.n	800c37c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c332:	6839      	ldr	r1, [r7, #0]
 800c334:	6878      	ldr	r0, [r7, #4]
 800c336:	f000 fba3 	bl	800ca80 <USBD_SetAddress>
          break;
 800c33a:	e01f      	b.n	800c37c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c33c:	6839      	ldr	r1, [r7, #0]
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f000 fbe2 	bl	800cb08 <USBD_SetConfig>
 800c344:	4603      	mov	r3, r0
 800c346:	73fb      	strb	r3, [r7, #15]
          break;
 800c348:	e018      	b.n	800c37c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c34a:	6839      	ldr	r1, [r7, #0]
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f000 fc85 	bl	800cc5c <USBD_GetConfig>
          break;
 800c352:	e013      	b.n	800c37c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c354:	6839      	ldr	r1, [r7, #0]
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 fcb6 	bl	800ccc8 <USBD_GetStatus>
          break;
 800c35c:	e00e      	b.n	800c37c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c35e:	6839      	ldr	r1, [r7, #0]
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 fce5 	bl	800cd30 <USBD_SetFeature>
          break;
 800c366:	e009      	b.n	800c37c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c368:	6839      	ldr	r1, [r7, #0]
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f000 fd09 	bl	800cd82 <USBD_ClrFeature>
          break;
 800c370:	e004      	b.n	800c37c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c372:	6839      	ldr	r1, [r7, #0]
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 fd60 	bl	800ce3a <USBD_CtlError>
          break;
 800c37a:	bf00      	nop
      }
      break;
 800c37c:	e004      	b.n	800c388 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c37e:	6839      	ldr	r1, [r7, #0]
 800c380:	6878      	ldr	r0, [r7, #4]
 800c382:	f000 fd5a 	bl	800ce3a <USBD_CtlError>
      break;
 800c386:	bf00      	nop
  }

  return ret;
 800c388:	7bfb      	ldrb	r3, [r7, #15]
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3710      	adds	r7, #16
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
 800c392:	bf00      	nop

0800c394 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	781b      	ldrb	r3, [r3, #0]
 800c3a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c3aa:	2b40      	cmp	r3, #64	@ 0x40
 800c3ac:	d005      	beq.n	800c3ba <USBD_StdItfReq+0x26>
 800c3ae:	2b40      	cmp	r3, #64	@ 0x40
 800c3b0:	d852      	bhi.n	800c458 <USBD_StdItfReq+0xc4>
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d001      	beq.n	800c3ba <USBD_StdItfReq+0x26>
 800c3b6:	2b20      	cmp	r3, #32
 800c3b8:	d14e      	bne.n	800c458 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3c0:	b2db      	uxtb	r3, r3
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	2b02      	cmp	r3, #2
 800c3c6:	d840      	bhi.n	800c44a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	889b      	ldrh	r3, [r3, #4]
 800c3cc:	b2db      	uxtb	r3, r3
 800c3ce:	2b01      	cmp	r3, #1
 800c3d0:	d836      	bhi.n	800c440 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	889b      	ldrh	r3, [r3, #4]
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	4619      	mov	r1, r3
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f7ff feda 	bl	800c194 <USBD_CoreFindIF>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c3e4:	7bbb      	ldrb	r3, [r7, #14]
 800c3e6:	2bff      	cmp	r3, #255	@ 0xff
 800c3e8:	d01d      	beq.n	800c426 <USBD_StdItfReq+0x92>
 800c3ea:	7bbb      	ldrb	r3, [r7, #14]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d11a      	bne.n	800c426 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c3f0:	7bba      	ldrb	r2, [r7, #14]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	32ae      	adds	r2, #174	@ 0xae
 800c3f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3fa:	689b      	ldr	r3, [r3, #8]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d00f      	beq.n	800c420 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c400:	7bba      	ldrb	r2, [r7, #14]
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c408:	7bba      	ldrb	r2, [r7, #14]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	32ae      	adds	r2, #174	@ 0xae
 800c40e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c412:	689b      	ldr	r3, [r3, #8]
 800c414:	6839      	ldr	r1, [r7, #0]
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	4798      	blx	r3
 800c41a:	4603      	mov	r3, r0
 800c41c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c41e:	e004      	b.n	800c42a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c420:	2303      	movs	r3, #3
 800c422:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c424:	e001      	b.n	800c42a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c426:	2303      	movs	r3, #3
 800c428:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	88db      	ldrh	r3, [r3, #6]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d110      	bne.n	800c454 <USBD_StdItfReq+0xc0>
 800c432:	7bfb      	ldrb	r3, [r7, #15]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d10d      	bne.n	800c454 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f000 fdbb 	bl	800cfb4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c43e:	e009      	b.n	800c454 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c440:	6839      	ldr	r1, [r7, #0]
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 fcf9 	bl	800ce3a <USBD_CtlError>
          break;
 800c448:	e004      	b.n	800c454 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c44a:	6839      	ldr	r1, [r7, #0]
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f000 fcf4 	bl	800ce3a <USBD_CtlError>
          break;
 800c452:	e000      	b.n	800c456 <USBD_StdItfReq+0xc2>
          break;
 800c454:	bf00      	nop
      }
      break;
 800c456:	e004      	b.n	800c462 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c458:	6839      	ldr	r1, [r7, #0]
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f000 fced 	bl	800ce3a <USBD_CtlError>
      break;
 800c460:	bf00      	nop
  }

  return ret;
 800c462:	7bfb      	ldrb	r3, [r7, #15]
}
 800c464:	4618      	mov	r0, r3
 800c466:	3710      	adds	r7, #16
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}

0800c46c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c476:	2300      	movs	r3, #0
 800c478:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	889b      	ldrh	r3, [r3, #4]
 800c47e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c488:	2b40      	cmp	r3, #64	@ 0x40
 800c48a:	d007      	beq.n	800c49c <USBD_StdEPReq+0x30>
 800c48c:	2b40      	cmp	r3, #64	@ 0x40
 800c48e:	f200 8181 	bhi.w	800c794 <USBD_StdEPReq+0x328>
 800c492:	2b00      	cmp	r3, #0
 800c494:	d02a      	beq.n	800c4ec <USBD_StdEPReq+0x80>
 800c496:	2b20      	cmp	r3, #32
 800c498:	f040 817c 	bne.w	800c794 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c49c:	7bbb      	ldrb	r3, [r7, #14]
 800c49e:	4619      	mov	r1, r3
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f7ff fe84 	bl	800c1ae <USBD_CoreFindEP>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c4aa:	7b7b      	ldrb	r3, [r7, #13]
 800c4ac:	2bff      	cmp	r3, #255	@ 0xff
 800c4ae:	f000 8176 	beq.w	800c79e <USBD_StdEPReq+0x332>
 800c4b2:	7b7b      	ldrb	r3, [r7, #13]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	f040 8172 	bne.w	800c79e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800c4ba:	7b7a      	ldrb	r2, [r7, #13]
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c4c2:	7b7a      	ldrb	r2, [r7, #13]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	32ae      	adds	r2, #174	@ 0xae
 800c4c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4cc:	689b      	ldr	r3, [r3, #8]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	f000 8165 	beq.w	800c79e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c4d4:	7b7a      	ldrb	r2, [r7, #13]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	32ae      	adds	r2, #174	@ 0xae
 800c4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4de:	689b      	ldr	r3, [r3, #8]
 800c4e0:	6839      	ldr	r1, [r7, #0]
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	4798      	blx	r3
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c4ea:	e158      	b.n	800c79e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	785b      	ldrb	r3, [r3, #1]
 800c4f0:	2b03      	cmp	r3, #3
 800c4f2:	d008      	beq.n	800c506 <USBD_StdEPReq+0x9a>
 800c4f4:	2b03      	cmp	r3, #3
 800c4f6:	f300 8147 	bgt.w	800c788 <USBD_StdEPReq+0x31c>
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	f000 809b 	beq.w	800c636 <USBD_StdEPReq+0x1ca>
 800c500:	2b01      	cmp	r3, #1
 800c502:	d03c      	beq.n	800c57e <USBD_StdEPReq+0x112>
 800c504:	e140      	b.n	800c788 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c50c:	b2db      	uxtb	r3, r3
 800c50e:	2b02      	cmp	r3, #2
 800c510:	d002      	beq.n	800c518 <USBD_StdEPReq+0xac>
 800c512:	2b03      	cmp	r3, #3
 800c514:	d016      	beq.n	800c544 <USBD_StdEPReq+0xd8>
 800c516:	e02c      	b.n	800c572 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c518:	7bbb      	ldrb	r3, [r7, #14]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d00d      	beq.n	800c53a <USBD_StdEPReq+0xce>
 800c51e:	7bbb      	ldrb	r3, [r7, #14]
 800c520:	2b80      	cmp	r3, #128	@ 0x80
 800c522:	d00a      	beq.n	800c53a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c524:	7bbb      	ldrb	r3, [r7, #14]
 800c526:	4619      	mov	r1, r3
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f001 f8a1 	bl	800d670 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c52e:	2180      	movs	r1, #128	@ 0x80
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f001 f89d 	bl	800d670 <USBD_LL_StallEP>
 800c536:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c538:	e020      	b.n	800c57c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c53a:	6839      	ldr	r1, [r7, #0]
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 fc7c 	bl	800ce3a <USBD_CtlError>
              break;
 800c542:	e01b      	b.n	800c57c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	885b      	ldrh	r3, [r3, #2]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d10e      	bne.n	800c56a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c54c:	7bbb      	ldrb	r3, [r7, #14]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d00b      	beq.n	800c56a <USBD_StdEPReq+0xfe>
 800c552:	7bbb      	ldrb	r3, [r7, #14]
 800c554:	2b80      	cmp	r3, #128	@ 0x80
 800c556:	d008      	beq.n	800c56a <USBD_StdEPReq+0xfe>
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	88db      	ldrh	r3, [r3, #6]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d104      	bne.n	800c56a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c560:	7bbb      	ldrb	r3, [r7, #14]
 800c562:	4619      	mov	r1, r3
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f001 f883 	bl	800d670 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 fd22 	bl	800cfb4 <USBD_CtlSendStatus>

              break;
 800c570:	e004      	b.n	800c57c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c572:	6839      	ldr	r1, [r7, #0]
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 fc60 	bl	800ce3a <USBD_CtlError>
              break;
 800c57a:	bf00      	nop
          }
          break;
 800c57c:	e109      	b.n	800c792 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c584:	b2db      	uxtb	r3, r3
 800c586:	2b02      	cmp	r3, #2
 800c588:	d002      	beq.n	800c590 <USBD_StdEPReq+0x124>
 800c58a:	2b03      	cmp	r3, #3
 800c58c:	d016      	beq.n	800c5bc <USBD_StdEPReq+0x150>
 800c58e:	e04b      	b.n	800c628 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c590:	7bbb      	ldrb	r3, [r7, #14]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d00d      	beq.n	800c5b2 <USBD_StdEPReq+0x146>
 800c596:	7bbb      	ldrb	r3, [r7, #14]
 800c598:	2b80      	cmp	r3, #128	@ 0x80
 800c59a:	d00a      	beq.n	800c5b2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c59c:	7bbb      	ldrb	r3, [r7, #14]
 800c59e:	4619      	mov	r1, r3
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f001 f865 	bl	800d670 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c5a6:	2180      	movs	r1, #128	@ 0x80
 800c5a8:	6878      	ldr	r0, [r7, #4]
 800c5aa:	f001 f861 	bl	800d670 <USBD_LL_StallEP>
 800c5ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c5b0:	e040      	b.n	800c634 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c5b2:	6839      	ldr	r1, [r7, #0]
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f000 fc40 	bl	800ce3a <USBD_CtlError>
              break;
 800c5ba:	e03b      	b.n	800c634 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	885b      	ldrh	r3, [r3, #2]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d136      	bne.n	800c632 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c5c4:	7bbb      	ldrb	r3, [r7, #14]
 800c5c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d004      	beq.n	800c5d8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c5ce:	7bbb      	ldrb	r3, [r7, #14]
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	f001 f86b 	bl	800d6ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f000 fceb 	bl	800cfb4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c5de:	7bbb      	ldrb	r3, [r7, #14]
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f7ff fde3 	bl	800c1ae <USBD_CoreFindEP>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c5ec:	7b7b      	ldrb	r3, [r7, #13]
 800c5ee:	2bff      	cmp	r3, #255	@ 0xff
 800c5f0:	d01f      	beq.n	800c632 <USBD_StdEPReq+0x1c6>
 800c5f2:	7b7b      	ldrb	r3, [r7, #13]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d11c      	bne.n	800c632 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c5f8:	7b7a      	ldrb	r2, [r7, #13]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c600:	7b7a      	ldrb	r2, [r7, #13]
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	32ae      	adds	r2, #174	@ 0xae
 800c606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c60a:	689b      	ldr	r3, [r3, #8]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d010      	beq.n	800c632 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c610:	7b7a      	ldrb	r2, [r7, #13]
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	32ae      	adds	r2, #174	@ 0xae
 800c616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c61a:	689b      	ldr	r3, [r3, #8]
 800c61c:	6839      	ldr	r1, [r7, #0]
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	4798      	blx	r3
 800c622:	4603      	mov	r3, r0
 800c624:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c626:	e004      	b.n	800c632 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c628:	6839      	ldr	r1, [r7, #0]
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 fc05 	bl	800ce3a <USBD_CtlError>
              break;
 800c630:	e000      	b.n	800c634 <USBD_StdEPReq+0x1c8>
              break;
 800c632:	bf00      	nop
          }
          break;
 800c634:	e0ad      	b.n	800c792 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c63c:	b2db      	uxtb	r3, r3
 800c63e:	2b02      	cmp	r3, #2
 800c640:	d002      	beq.n	800c648 <USBD_StdEPReq+0x1dc>
 800c642:	2b03      	cmp	r3, #3
 800c644:	d033      	beq.n	800c6ae <USBD_StdEPReq+0x242>
 800c646:	e099      	b.n	800c77c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c648:	7bbb      	ldrb	r3, [r7, #14]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d007      	beq.n	800c65e <USBD_StdEPReq+0x1f2>
 800c64e:	7bbb      	ldrb	r3, [r7, #14]
 800c650:	2b80      	cmp	r3, #128	@ 0x80
 800c652:	d004      	beq.n	800c65e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c654:	6839      	ldr	r1, [r7, #0]
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 fbef 	bl	800ce3a <USBD_CtlError>
                break;
 800c65c:	e093      	b.n	800c786 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c65e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c662:	2b00      	cmp	r3, #0
 800c664:	da0b      	bge.n	800c67e <USBD_StdEPReq+0x212>
 800c666:	7bbb      	ldrb	r3, [r7, #14]
 800c668:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c66c:	4613      	mov	r3, r2
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	4413      	add	r3, r2
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	3310      	adds	r3, #16
 800c676:	687a      	ldr	r2, [r7, #4]
 800c678:	4413      	add	r3, r2
 800c67a:	3304      	adds	r3, #4
 800c67c:	e00b      	b.n	800c696 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c67e:	7bbb      	ldrb	r3, [r7, #14]
 800c680:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c684:	4613      	mov	r3, r2
 800c686:	009b      	lsls	r3, r3, #2
 800c688:	4413      	add	r3, r2
 800c68a:	009b      	lsls	r3, r3, #2
 800c68c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c690:	687a      	ldr	r2, [r7, #4]
 800c692:	4413      	add	r3, r2
 800c694:	3304      	adds	r3, #4
 800c696:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	2200      	movs	r2, #0
 800c69c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	330e      	adds	r3, #14
 800c6a2:	2202      	movs	r2, #2
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f000 fc44 	bl	800cf34 <USBD_CtlSendData>
              break;
 800c6ac:	e06b      	b.n	800c786 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c6ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	da11      	bge.n	800c6da <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c6b6:	7bbb      	ldrb	r3, [r7, #14]
 800c6b8:	f003 020f 	and.w	r2, r3, #15
 800c6bc:	6879      	ldr	r1, [r7, #4]
 800c6be:	4613      	mov	r3, r2
 800c6c0:	009b      	lsls	r3, r3, #2
 800c6c2:	4413      	add	r3, r2
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	440b      	add	r3, r1
 800c6c8:	3323      	adds	r3, #35	@ 0x23
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d117      	bne.n	800c700 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c6d0:	6839      	ldr	r1, [r7, #0]
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f000 fbb1 	bl	800ce3a <USBD_CtlError>
                  break;
 800c6d8:	e055      	b.n	800c786 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c6da:	7bbb      	ldrb	r3, [r7, #14]
 800c6dc:	f003 020f 	and.w	r2, r3, #15
 800c6e0:	6879      	ldr	r1, [r7, #4]
 800c6e2:	4613      	mov	r3, r2
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	4413      	add	r3, r2
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	440b      	add	r3, r1
 800c6ec:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d104      	bne.n	800c700 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c6f6:	6839      	ldr	r1, [r7, #0]
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f000 fb9e 	bl	800ce3a <USBD_CtlError>
                  break;
 800c6fe:	e042      	b.n	800c786 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c700:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c704:	2b00      	cmp	r3, #0
 800c706:	da0b      	bge.n	800c720 <USBD_StdEPReq+0x2b4>
 800c708:	7bbb      	ldrb	r3, [r7, #14]
 800c70a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c70e:	4613      	mov	r3, r2
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	4413      	add	r3, r2
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	3310      	adds	r3, #16
 800c718:	687a      	ldr	r2, [r7, #4]
 800c71a:	4413      	add	r3, r2
 800c71c:	3304      	adds	r3, #4
 800c71e:	e00b      	b.n	800c738 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c720:	7bbb      	ldrb	r3, [r7, #14]
 800c722:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c726:	4613      	mov	r3, r2
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	4413      	add	r3, r2
 800c72c:	009b      	lsls	r3, r3, #2
 800c72e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	4413      	add	r3, r2
 800c736:	3304      	adds	r3, #4
 800c738:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c73a:	7bbb      	ldrb	r3, [r7, #14]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d002      	beq.n	800c746 <USBD_StdEPReq+0x2da>
 800c740:	7bbb      	ldrb	r3, [r7, #14]
 800c742:	2b80      	cmp	r3, #128	@ 0x80
 800c744:	d103      	bne.n	800c74e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c746:	68bb      	ldr	r3, [r7, #8]
 800c748:	2200      	movs	r2, #0
 800c74a:	739a      	strb	r2, [r3, #14]
 800c74c:	e00e      	b.n	800c76c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c74e:	7bbb      	ldrb	r3, [r7, #14]
 800c750:	4619      	mov	r1, r3
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f000 ffca 	bl	800d6ec <USBD_LL_IsStallEP>
 800c758:	4603      	mov	r3, r0
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d003      	beq.n	800c766 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	2201      	movs	r2, #1
 800c762:	739a      	strb	r2, [r3, #14]
 800c764:	e002      	b.n	800c76c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	2200      	movs	r2, #0
 800c76a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	330e      	adds	r3, #14
 800c770:	2202      	movs	r2, #2
 800c772:	4619      	mov	r1, r3
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f000 fbdd 	bl	800cf34 <USBD_CtlSendData>
              break;
 800c77a:	e004      	b.n	800c786 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c77c:	6839      	ldr	r1, [r7, #0]
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f000 fb5b 	bl	800ce3a <USBD_CtlError>
              break;
 800c784:	bf00      	nop
          }
          break;
 800c786:	e004      	b.n	800c792 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c788:	6839      	ldr	r1, [r7, #0]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fb55 	bl	800ce3a <USBD_CtlError>
          break;
 800c790:	bf00      	nop
      }
      break;
 800c792:	e005      	b.n	800c7a0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c794:	6839      	ldr	r1, [r7, #0]
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f000 fb4f 	bl	800ce3a <USBD_CtlError>
      break;
 800c79c:	e000      	b.n	800c7a0 <USBD_StdEPReq+0x334>
      break;
 800c79e:	bf00      	nop
  }

  return ret;
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3710      	adds	r7, #16
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
	...

0800c7ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b084      	sub	sp, #16
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	885b      	ldrh	r3, [r3, #2]
 800c7c6:	0a1b      	lsrs	r3, r3, #8
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	2b06      	cmp	r3, #6
 800c7ce:	f200 8128 	bhi.w	800ca22 <USBD_GetDescriptor+0x276>
 800c7d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c7d8 <USBD_GetDescriptor+0x2c>)
 800c7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7d8:	0800c7f5 	.word	0x0800c7f5
 800c7dc:	0800c80d 	.word	0x0800c80d
 800c7e0:	0800c84d 	.word	0x0800c84d
 800c7e4:	0800ca23 	.word	0x0800ca23
 800c7e8:	0800ca23 	.word	0x0800ca23
 800c7ec:	0800c9c3 	.word	0x0800c9c3
 800c7f0:	0800c9ef 	.word	0x0800c9ef
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	7c12      	ldrb	r2, [r2, #16]
 800c800:	f107 0108 	add.w	r1, r7, #8
 800c804:	4610      	mov	r0, r2
 800c806:	4798      	blx	r3
 800c808:	60f8      	str	r0, [r7, #12]
      break;
 800c80a:	e112      	b.n	800ca32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	7c1b      	ldrb	r3, [r3, #16]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d10d      	bne.n	800c830 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c81a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c81c:	f107 0208 	add.w	r2, r7, #8
 800c820:	4610      	mov	r0, r2
 800c822:	4798      	blx	r3
 800c824:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	3301      	adds	r3, #1
 800c82a:	2202      	movs	r2, #2
 800c82c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c82e:	e100      	b.n	800ca32 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c838:	f107 0208 	add.w	r2, r7, #8
 800c83c:	4610      	mov	r0, r2
 800c83e:	4798      	blx	r3
 800c840:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	3301      	adds	r3, #1
 800c846:	2202      	movs	r2, #2
 800c848:	701a      	strb	r2, [r3, #0]
      break;
 800c84a:	e0f2      	b.n	800ca32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	885b      	ldrh	r3, [r3, #2]
 800c850:	b2db      	uxtb	r3, r3
 800c852:	2b05      	cmp	r3, #5
 800c854:	f200 80ac 	bhi.w	800c9b0 <USBD_GetDescriptor+0x204>
 800c858:	a201      	add	r2, pc, #4	@ (adr r2, 800c860 <USBD_GetDescriptor+0xb4>)
 800c85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c85e:	bf00      	nop
 800c860:	0800c879 	.word	0x0800c879
 800c864:	0800c8ad 	.word	0x0800c8ad
 800c868:	0800c8e1 	.word	0x0800c8e1
 800c86c:	0800c915 	.word	0x0800c915
 800c870:	0800c949 	.word	0x0800c949
 800c874:	0800c97d 	.word	0x0800c97d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d00b      	beq.n	800c89c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c88a:	685b      	ldr	r3, [r3, #4]
 800c88c:	687a      	ldr	r2, [r7, #4]
 800c88e:	7c12      	ldrb	r2, [r2, #16]
 800c890:	f107 0108 	add.w	r1, r7, #8
 800c894:	4610      	mov	r0, r2
 800c896:	4798      	blx	r3
 800c898:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c89a:	e091      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c89c:	6839      	ldr	r1, [r7, #0]
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f000 facb 	bl	800ce3a <USBD_CtlError>
            err++;
 800c8a4:	7afb      	ldrb	r3, [r7, #11]
 800c8a6:	3301      	adds	r3, #1
 800c8a8:	72fb      	strb	r3, [r7, #11]
          break;
 800c8aa:	e089      	b.n	800c9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8b2:	689b      	ldr	r3, [r3, #8]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d00b      	beq.n	800c8d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8be:	689b      	ldr	r3, [r3, #8]
 800c8c0:	687a      	ldr	r2, [r7, #4]
 800c8c2:	7c12      	ldrb	r2, [r2, #16]
 800c8c4:	f107 0108 	add.w	r1, r7, #8
 800c8c8:	4610      	mov	r0, r2
 800c8ca:	4798      	blx	r3
 800c8cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8ce:	e077      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c8d0:	6839      	ldr	r1, [r7, #0]
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f000 fab1 	bl	800ce3a <USBD_CtlError>
            err++;
 800c8d8:	7afb      	ldrb	r3, [r7, #11]
 800c8da:	3301      	adds	r3, #1
 800c8dc:	72fb      	strb	r3, [r7, #11]
          break;
 800c8de:	e06f      	b.n	800c9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8e6:	68db      	ldr	r3, [r3, #12]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d00b      	beq.n	800c904 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8f2:	68db      	ldr	r3, [r3, #12]
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	7c12      	ldrb	r2, [r2, #16]
 800c8f8:	f107 0108 	add.w	r1, r7, #8
 800c8fc:	4610      	mov	r0, r2
 800c8fe:	4798      	blx	r3
 800c900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c902:	e05d      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c904:	6839      	ldr	r1, [r7, #0]
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f000 fa97 	bl	800ce3a <USBD_CtlError>
            err++;
 800c90c:	7afb      	ldrb	r3, [r7, #11]
 800c90e:	3301      	adds	r3, #1
 800c910:	72fb      	strb	r3, [r7, #11]
          break;
 800c912:	e055      	b.n	800c9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c91a:	691b      	ldr	r3, [r3, #16]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d00b      	beq.n	800c938 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c926:	691b      	ldr	r3, [r3, #16]
 800c928:	687a      	ldr	r2, [r7, #4]
 800c92a:	7c12      	ldrb	r2, [r2, #16]
 800c92c:	f107 0108 	add.w	r1, r7, #8
 800c930:	4610      	mov	r0, r2
 800c932:	4798      	blx	r3
 800c934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c936:	e043      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c938:	6839      	ldr	r1, [r7, #0]
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f000 fa7d 	bl	800ce3a <USBD_CtlError>
            err++;
 800c940:	7afb      	ldrb	r3, [r7, #11]
 800c942:	3301      	adds	r3, #1
 800c944:	72fb      	strb	r3, [r7, #11]
          break;
 800c946:	e03b      	b.n	800c9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c94e:	695b      	ldr	r3, [r3, #20]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d00b      	beq.n	800c96c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c95a:	695b      	ldr	r3, [r3, #20]
 800c95c:	687a      	ldr	r2, [r7, #4]
 800c95e:	7c12      	ldrb	r2, [r2, #16]
 800c960:	f107 0108 	add.w	r1, r7, #8
 800c964:	4610      	mov	r0, r2
 800c966:	4798      	blx	r3
 800c968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c96a:	e029      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c96c:	6839      	ldr	r1, [r7, #0]
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f000 fa63 	bl	800ce3a <USBD_CtlError>
            err++;
 800c974:	7afb      	ldrb	r3, [r7, #11]
 800c976:	3301      	adds	r3, #1
 800c978:	72fb      	strb	r3, [r7, #11]
          break;
 800c97a:	e021      	b.n	800c9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c982:	699b      	ldr	r3, [r3, #24]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d00b      	beq.n	800c9a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c98e:	699b      	ldr	r3, [r3, #24]
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	7c12      	ldrb	r2, [r2, #16]
 800c994:	f107 0108 	add.w	r1, r7, #8
 800c998:	4610      	mov	r0, r2
 800c99a:	4798      	blx	r3
 800c99c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c99e:	e00f      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c9a0:	6839      	ldr	r1, [r7, #0]
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	f000 fa49 	bl	800ce3a <USBD_CtlError>
            err++;
 800c9a8:	7afb      	ldrb	r3, [r7, #11]
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	72fb      	strb	r3, [r7, #11]
          break;
 800c9ae:	e007      	b.n	800c9c0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c9b0:	6839      	ldr	r1, [r7, #0]
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f000 fa41 	bl	800ce3a <USBD_CtlError>
          err++;
 800c9b8:	7afb      	ldrb	r3, [r7, #11]
 800c9ba:	3301      	adds	r3, #1
 800c9bc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c9be:	bf00      	nop
      }
      break;
 800c9c0:	e037      	b.n	800ca32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	7c1b      	ldrb	r3, [r3, #16]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d109      	bne.n	800c9de <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9d2:	f107 0208 	add.w	r2, r7, #8
 800c9d6:	4610      	mov	r0, r2
 800c9d8:	4798      	blx	r3
 800c9da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c9dc:	e029      	b.n	800ca32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c9de:	6839      	ldr	r1, [r7, #0]
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f000 fa2a 	bl	800ce3a <USBD_CtlError>
        err++;
 800c9e6:	7afb      	ldrb	r3, [r7, #11]
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	72fb      	strb	r3, [r7, #11]
      break;
 800c9ec:	e021      	b.n	800ca32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	7c1b      	ldrb	r3, [r3, #16]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d10d      	bne.n	800ca12 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9fe:	f107 0208 	add.w	r2, r7, #8
 800ca02:	4610      	mov	r0, r2
 800ca04:	4798      	blx	r3
 800ca06:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	2207      	movs	r2, #7
 800ca0e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ca10:	e00f      	b.n	800ca32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ca12:	6839      	ldr	r1, [r7, #0]
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f000 fa10 	bl	800ce3a <USBD_CtlError>
        err++;
 800ca1a:	7afb      	ldrb	r3, [r7, #11]
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	72fb      	strb	r3, [r7, #11]
      break;
 800ca20:	e007      	b.n	800ca32 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ca22:	6839      	ldr	r1, [r7, #0]
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f000 fa08 	bl	800ce3a <USBD_CtlError>
      err++;
 800ca2a:	7afb      	ldrb	r3, [r7, #11]
 800ca2c:	3301      	adds	r3, #1
 800ca2e:	72fb      	strb	r3, [r7, #11]
      break;
 800ca30:	bf00      	nop
  }

  if (err != 0U)
 800ca32:	7afb      	ldrb	r3, [r7, #11]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d11e      	bne.n	800ca76 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	88db      	ldrh	r3, [r3, #6]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d016      	beq.n	800ca6e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ca40:	893b      	ldrh	r3, [r7, #8]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d00e      	beq.n	800ca64 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	88da      	ldrh	r2, [r3, #6]
 800ca4a:	893b      	ldrh	r3, [r7, #8]
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	bf28      	it	cs
 800ca50:	4613      	movcs	r3, r2
 800ca52:	b29b      	uxth	r3, r3
 800ca54:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca56:	893b      	ldrh	r3, [r7, #8]
 800ca58:	461a      	mov	r2, r3
 800ca5a:	68f9      	ldr	r1, [r7, #12]
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	f000 fa69 	bl	800cf34 <USBD_CtlSendData>
 800ca62:	e009      	b.n	800ca78 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ca64:	6839      	ldr	r1, [r7, #0]
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f000 f9e7 	bl	800ce3a <USBD_CtlError>
 800ca6c:	e004      	b.n	800ca78 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	f000 faa0 	bl	800cfb4 <USBD_CtlSendStatus>
 800ca74:	e000      	b.n	800ca78 <USBD_GetDescriptor+0x2cc>
    return;
 800ca76:	bf00      	nop
  }
}
 800ca78:	3710      	adds	r7, #16
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
 800ca7e:	bf00      	nop

0800ca80 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b084      	sub	sp, #16
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
 800ca88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	889b      	ldrh	r3, [r3, #4]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d131      	bne.n	800caf6 <USBD_SetAddress+0x76>
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	88db      	ldrh	r3, [r3, #6]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d12d      	bne.n	800caf6 <USBD_SetAddress+0x76>
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	885b      	ldrh	r3, [r3, #2]
 800ca9e:	2b7f      	cmp	r3, #127	@ 0x7f
 800caa0:	d829      	bhi.n	800caf6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	885b      	ldrh	r3, [r3, #2]
 800caa6:	b2db      	uxtb	r3, r3
 800caa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800caac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cab4:	b2db      	uxtb	r3, r3
 800cab6:	2b03      	cmp	r3, #3
 800cab8:	d104      	bne.n	800cac4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800caba:	6839      	ldr	r1, [r7, #0]
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f000 f9bc 	bl	800ce3a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cac2:	e01d      	b.n	800cb00 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	7bfa      	ldrb	r2, [r7, #15]
 800cac8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cacc:	7bfb      	ldrb	r3, [r7, #15]
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 fe37 	bl	800d744 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f000 fa6c 	bl	800cfb4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cadc:	7bfb      	ldrb	r3, [r7, #15]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d004      	beq.n	800caec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2202      	movs	r2, #2
 800cae6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800caea:	e009      	b.n	800cb00 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2201      	movs	r2, #1
 800caf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800caf4:	e004      	b.n	800cb00 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800caf6:	6839      	ldr	r1, [r7, #0]
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 f99e 	bl	800ce3a <USBD_CtlError>
  }
}
 800cafe:	bf00      	nop
 800cb00:	bf00      	nop
 800cb02:	3710      	adds	r7, #16
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}

0800cb08 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b084      	sub	sp, #16
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
 800cb10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb12:	2300      	movs	r3, #0
 800cb14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	885b      	ldrh	r3, [r3, #2]
 800cb1a:	b2da      	uxtb	r2, r3
 800cb1c:	4b4e      	ldr	r3, [pc, #312]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cb1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cb20:	4b4d      	ldr	r3, [pc, #308]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	d905      	bls.n	800cb34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cb28:	6839      	ldr	r1, [r7, #0]
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f000 f985 	bl	800ce3a <USBD_CtlError>
    return USBD_FAIL;
 800cb30:	2303      	movs	r3, #3
 800cb32:	e08c      	b.n	800cc4e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb3a:	b2db      	uxtb	r3, r3
 800cb3c:	2b02      	cmp	r3, #2
 800cb3e:	d002      	beq.n	800cb46 <USBD_SetConfig+0x3e>
 800cb40:	2b03      	cmp	r3, #3
 800cb42:	d029      	beq.n	800cb98 <USBD_SetConfig+0x90>
 800cb44:	e075      	b.n	800cc32 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cb46:	4b44      	ldr	r3, [pc, #272]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cb48:	781b      	ldrb	r3, [r3, #0]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d020      	beq.n	800cb90 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800cb4e:	4b42      	ldr	r3, [pc, #264]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cb50:	781b      	ldrb	r3, [r3, #0]
 800cb52:	461a      	mov	r2, r3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb58:	4b3f      	ldr	r3, [pc, #252]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cb5a:	781b      	ldrb	r3, [r3, #0]
 800cb5c:	4619      	mov	r1, r3
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7fe ffcd 	bl	800bafe <USBD_SetClassConfig>
 800cb64:	4603      	mov	r3, r0
 800cb66:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cb68:	7bfb      	ldrb	r3, [r7, #15]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d008      	beq.n	800cb80 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cb6e:	6839      	ldr	r1, [r7, #0]
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f000 f962 	bl	800ce3a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	2202      	movs	r2, #2
 800cb7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cb7e:	e065      	b.n	800cc4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 fa17 	bl	800cfb4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2203      	movs	r2, #3
 800cb8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cb8e:	e05d      	b.n	800cc4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f000 fa0f 	bl	800cfb4 <USBD_CtlSendStatus>
      break;
 800cb96:	e059      	b.n	800cc4c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cb98:	4b2f      	ldr	r3, [pc, #188]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d112      	bne.n	800cbc6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2202      	movs	r2, #2
 800cba4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cba8:	4b2b      	ldr	r3, [pc, #172]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cbaa:	781b      	ldrb	r3, [r3, #0]
 800cbac:	461a      	mov	r2, r3
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cbb2:	4b29      	ldr	r3, [pc, #164]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f7fe ffbc 	bl	800bb36 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f000 f9f8 	bl	800cfb4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cbc4:	e042      	b.n	800cc4c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cbc6:	4b24      	ldr	r3, [pc, #144]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cbc8:	781b      	ldrb	r3, [r3, #0]
 800cbca:	461a      	mov	r2, r3
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	429a      	cmp	r2, r3
 800cbd2:	d02a      	beq.n	800cc2a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	685b      	ldr	r3, [r3, #4]
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	4619      	mov	r1, r3
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	f7fe ffaa 	bl	800bb36 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cbe2:	4b1d      	ldr	r3, [pc, #116]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cbec:	4b1a      	ldr	r3, [pc, #104]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	4619      	mov	r1, r3
 800cbf2:	6878      	ldr	r0, [r7, #4]
 800cbf4:	f7fe ff83 	bl	800bafe <USBD_SetClassConfig>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cbfc:	7bfb      	ldrb	r3, [r7, #15]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d00f      	beq.n	800cc22 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cc02:	6839      	ldr	r1, [r7, #0]
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 f918 	bl	800ce3a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	685b      	ldr	r3, [r3, #4]
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	4619      	mov	r1, r3
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f7fe ff8f 	bl	800bb36 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2202      	movs	r2, #2
 800cc1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cc20:	e014      	b.n	800cc4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cc22:	6878      	ldr	r0, [r7, #4]
 800cc24:	f000 f9c6 	bl	800cfb4 <USBD_CtlSendStatus>
      break;
 800cc28:	e010      	b.n	800cc4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cc2a:	6878      	ldr	r0, [r7, #4]
 800cc2c:	f000 f9c2 	bl	800cfb4 <USBD_CtlSendStatus>
      break;
 800cc30:	e00c      	b.n	800cc4c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cc32:	6839      	ldr	r1, [r7, #0]
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 f900 	bl	800ce3a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cc3a:	4b07      	ldr	r3, [pc, #28]	@ (800cc58 <USBD_SetConfig+0x150>)
 800cc3c:	781b      	ldrb	r3, [r3, #0]
 800cc3e:	4619      	mov	r1, r3
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f7fe ff78 	bl	800bb36 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cc46:	2303      	movs	r3, #3
 800cc48:	73fb      	strb	r3, [r7, #15]
      break;
 800cc4a:	bf00      	nop
  }

  return ret;
 800cc4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3710      	adds	r7, #16
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
 800cc56:	bf00      	nop
 800cc58:	200009b8 	.word	0x200009b8

0800cc5c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b082      	sub	sp, #8
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
 800cc64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cc66:	683b      	ldr	r3, [r7, #0]
 800cc68:	88db      	ldrh	r3, [r3, #6]
 800cc6a:	2b01      	cmp	r3, #1
 800cc6c:	d004      	beq.n	800cc78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cc6e:	6839      	ldr	r1, [r7, #0]
 800cc70:	6878      	ldr	r0, [r7, #4]
 800cc72:	f000 f8e2 	bl	800ce3a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cc76:	e023      	b.n	800ccc0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	2b02      	cmp	r3, #2
 800cc82:	dc02      	bgt.n	800cc8a <USBD_GetConfig+0x2e>
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	dc03      	bgt.n	800cc90 <USBD_GetConfig+0x34>
 800cc88:	e015      	b.n	800ccb6 <USBD_GetConfig+0x5a>
 800cc8a:	2b03      	cmp	r3, #3
 800cc8c:	d00b      	beq.n	800cca6 <USBD_GetConfig+0x4a>
 800cc8e:	e012      	b.n	800ccb6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2200      	movs	r2, #0
 800cc94:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	3308      	adds	r3, #8
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f948 	bl	800cf34 <USBD_CtlSendData>
        break;
 800cca4:	e00c      	b.n	800ccc0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	3304      	adds	r3, #4
 800ccaa:	2201      	movs	r2, #1
 800ccac:	4619      	mov	r1, r3
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f000 f940 	bl	800cf34 <USBD_CtlSendData>
        break;
 800ccb4:	e004      	b.n	800ccc0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ccb6:	6839      	ldr	r1, [r7, #0]
 800ccb8:	6878      	ldr	r0, [r7, #4]
 800ccba:	f000 f8be 	bl	800ce3a <USBD_CtlError>
        break;
 800ccbe:	bf00      	nop
}
 800ccc0:	bf00      	nop
 800ccc2:	3708      	adds	r7, #8
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccd8:	b2db      	uxtb	r3, r3
 800ccda:	3b01      	subs	r3, #1
 800ccdc:	2b02      	cmp	r3, #2
 800ccde:	d81e      	bhi.n	800cd1e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	88db      	ldrh	r3, [r3, #6]
 800cce4:	2b02      	cmp	r3, #2
 800cce6:	d004      	beq.n	800ccf2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cce8:	6839      	ldr	r1, [r7, #0]
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 f8a5 	bl	800ce3a <USBD_CtlError>
        break;
 800ccf0:	e01a      	b.n	800cd28 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2201      	movs	r2, #1
 800ccf6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d005      	beq.n	800cd0e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	68db      	ldr	r3, [r3, #12]
 800cd06:	f043 0202 	orr.w	r2, r3, #2
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	330c      	adds	r3, #12
 800cd12:	2202      	movs	r2, #2
 800cd14:	4619      	mov	r1, r3
 800cd16:	6878      	ldr	r0, [r7, #4]
 800cd18:	f000 f90c 	bl	800cf34 <USBD_CtlSendData>
      break;
 800cd1c:	e004      	b.n	800cd28 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cd1e:	6839      	ldr	r1, [r7, #0]
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f000 f88a 	bl	800ce3a <USBD_CtlError>
      break;
 800cd26:	bf00      	nop
  }
}
 800cd28:	bf00      	nop
 800cd2a:	3708      	adds	r7, #8
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	bd80      	pop	{r7, pc}

0800cd30 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
 800cd38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	885b      	ldrh	r3, [r3, #2]
 800cd3e:	2b01      	cmp	r3, #1
 800cd40:	d107      	bne.n	800cd52 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2201      	movs	r2, #1
 800cd46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f000 f932 	bl	800cfb4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cd50:	e013      	b.n	800cd7a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	885b      	ldrh	r3, [r3, #2]
 800cd56:	2b02      	cmp	r3, #2
 800cd58:	d10b      	bne.n	800cd72 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	889b      	ldrh	r3, [r3, #4]
 800cd5e:	0a1b      	lsrs	r3, r3, #8
 800cd60:	b29b      	uxth	r3, r3
 800cd62:	b2da      	uxtb	r2, r3
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f000 f922 	bl	800cfb4 <USBD_CtlSendStatus>
}
 800cd70:	e003      	b.n	800cd7a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cd72:	6839      	ldr	r1, [r7, #0]
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f000 f860 	bl	800ce3a <USBD_CtlError>
}
 800cd7a:	bf00      	nop
 800cd7c:	3708      	adds	r7, #8
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}

0800cd82 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd82:	b580      	push	{r7, lr}
 800cd84:	b082      	sub	sp, #8
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	6078      	str	r0, [r7, #4]
 800cd8a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd92:	b2db      	uxtb	r3, r3
 800cd94:	3b01      	subs	r3, #1
 800cd96:	2b02      	cmp	r3, #2
 800cd98:	d80b      	bhi.n	800cdb2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	885b      	ldrh	r3, [r3, #2]
 800cd9e:	2b01      	cmp	r3, #1
 800cda0:	d10c      	bne.n	800cdbc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2200      	movs	r2, #0
 800cda6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f000 f902 	bl	800cfb4 <USBD_CtlSendStatus>
      }
      break;
 800cdb0:	e004      	b.n	800cdbc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cdb2:	6839      	ldr	r1, [r7, #0]
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 f840 	bl	800ce3a <USBD_CtlError>
      break;
 800cdba:	e000      	b.n	800cdbe <USBD_ClrFeature+0x3c>
      break;
 800cdbc:	bf00      	nop
  }
}
 800cdbe:	bf00      	nop
 800cdc0:	3708      	adds	r7, #8
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}

0800cdc6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b084      	sub	sp, #16
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
 800cdce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cdd0:	683b      	ldr	r3, [r7, #0]
 800cdd2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	781a      	ldrb	r2, [r3, #0]
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	3301      	adds	r3, #1
 800cde0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	781a      	ldrb	r2, [r3, #0]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	3301      	adds	r3, #1
 800cdee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f7ff fa3d 	bl	800c270 <SWAPBYTE>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	3301      	adds	r3, #1
 800ce02:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	3301      	adds	r3, #1
 800ce08:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ce0a:	68f8      	ldr	r0, [r7, #12]
 800ce0c:	f7ff fa30 	bl	800c270 <SWAPBYTE>
 800ce10:	4603      	mov	r3, r0
 800ce12:	461a      	mov	r2, r3
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	3301      	adds	r3, #1
 800ce1c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	3301      	adds	r3, #1
 800ce22:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ce24:	68f8      	ldr	r0, [r7, #12]
 800ce26:	f7ff fa23 	bl	800c270 <SWAPBYTE>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	461a      	mov	r2, r3
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	80da      	strh	r2, [r3, #6]
}
 800ce32:	bf00      	nop
 800ce34:	3710      	adds	r7, #16
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}

0800ce3a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce3a:	b580      	push	{r7, lr}
 800ce3c:	b082      	sub	sp, #8
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6078      	str	r0, [r7, #4]
 800ce42:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce44:	2180      	movs	r1, #128	@ 0x80
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f000 fc12 	bl	800d670 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ce4c:	2100      	movs	r1, #0
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f000 fc0e 	bl	800d670 <USBD_LL_StallEP>
}
 800ce54:	bf00      	nop
 800ce56:	3708      	adds	r7, #8
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}

0800ce5c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b086      	sub	sp, #24
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	60f8      	str	r0, [r7, #12]
 800ce64:	60b9      	str	r1, [r7, #8]
 800ce66:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d042      	beq.n	800cef8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ce76:	6938      	ldr	r0, [r7, #16]
 800ce78:	f000 f842 	bl	800cf00 <USBD_GetLen>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	3301      	adds	r3, #1
 800ce80:	005b      	lsls	r3, r3, #1
 800ce82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce86:	d808      	bhi.n	800ce9a <USBD_GetString+0x3e>
 800ce88:	6938      	ldr	r0, [r7, #16]
 800ce8a:	f000 f839 	bl	800cf00 <USBD_GetLen>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	3301      	adds	r3, #1
 800ce92:	b29b      	uxth	r3, r3
 800ce94:	005b      	lsls	r3, r3, #1
 800ce96:	b29a      	uxth	r2, r3
 800ce98:	e001      	b.n	800ce9e <USBD_GetString+0x42>
 800ce9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cea2:	7dfb      	ldrb	r3, [r7, #23]
 800cea4:	68ba      	ldr	r2, [r7, #8]
 800cea6:	4413      	add	r3, r2
 800cea8:	687a      	ldr	r2, [r7, #4]
 800ceaa:	7812      	ldrb	r2, [r2, #0]
 800ceac:	701a      	strb	r2, [r3, #0]
  idx++;
 800ceae:	7dfb      	ldrb	r3, [r7, #23]
 800ceb0:	3301      	adds	r3, #1
 800ceb2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ceb4:	7dfb      	ldrb	r3, [r7, #23]
 800ceb6:	68ba      	ldr	r2, [r7, #8]
 800ceb8:	4413      	add	r3, r2
 800ceba:	2203      	movs	r2, #3
 800cebc:	701a      	strb	r2, [r3, #0]
  idx++;
 800cebe:	7dfb      	ldrb	r3, [r7, #23]
 800cec0:	3301      	adds	r3, #1
 800cec2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cec4:	e013      	b.n	800ceee <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800cec6:	7dfb      	ldrb	r3, [r7, #23]
 800cec8:	68ba      	ldr	r2, [r7, #8]
 800ceca:	4413      	add	r3, r2
 800cecc:	693a      	ldr	r2, [r7, #16]
 800cece:	7812      	ldrb	r2, [r2, #0]
 800ced0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	3301      	adds	r3, #1
 800ced6:	613b      	str	r3, [r7, #16]
    idx++;
 800ced8:	7dfb      	ldrb	r3, [r7, #23]
 800ceda:	3301      	adds	r3, #1
 800cedc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cede:	7dfb      	ldrb	r3, [r7, #23]
 800cee0:	68ba      	ldr	r2, [r7, #8]
 800cee2:	4413      	add	r3, r2
 800cee4:	2200      	movs	r2, #0
 800cee6:	701a      	strb	r2, [r3, #0]
    idx++;
 800cee8:	7dfb      	ldrb	r3, [r7, #23]
 800ceea:	3301      	adds	r3, #1
 800ceec:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	781b      	ldrb	r3, [r3, #0]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d1e7      	bne.n	800cec6 <USBD_GetString+0x6a>
 800cef6:	e000      	b.n	800cefa <USBD_GetString+0x9e>
    return;
 800cef8:	bf00      	nop
  }
}
 800cefa:	3718      	adds	r7, #24
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}

0800cf00 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b085      	sub	sp, #20
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cf10:	e005      	b.n	800cf1e <USBD_GetLen+0x1e>
  {
    len++;
 800cf12:	7bfb      	ldrb	r3, [r7, #15]
 800cf14:	3301      	adds	r3, #1
 800cf16:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d1f5      	bne.n	800cf12 <USBD_GetLen+0x12>
  }

  return len;
 800cf26:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3714      	adds	r7, #20
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf32:	4770      	bx	lr

0800cf34 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b084      	sub	sp, #16
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2202      	movs	r2, #2
 800cf44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	687a      	ldr	r2, [r7, #4]
 800cf4c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	68ba      	ldr	r2, [r7, #8]
 800cf52:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	687a      	ldr	r2, [r7, #4]
 800cf58:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	68ba      	ldr	r2, [r7, #8]
 800cf5e:	2100      	movs	r1, #0
 800cf60:	68f8      	ldr	r0, [r7, #12]
 800cf62:	f000 fc0e 	bl	800d782 <USBD_LL_Transmit>

  return USBD_OK;
 800cf66:	2300      	movs	r3, #0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3710      	adds	r7, #16
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	60f8      	str	r0, [r7, #12]
 800cf78:	60b9      	str	r1, [r7, #8]
 800cf7a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	68ba      	ldr	r2, [r7, #8]
 800cf80:	2100      	movs	r1, #0
 800cf82:	68f8      	ldr	r0, [r7, #12]
 800cf84:	f000 fbfd 	bl	800d782 <USBD_LL_Transmit>

  return USBD_OK;
 800cf88:	2300      	movs	r3, #0
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3710      	adds	r7, #16
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}

0800cf92 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cf92:	b580      	push	{r7, lr}
 800cf94:	b084      	sub	sp, #16
 800cf96:	af00      	add	r7, sp, #0
 800cf98:	60f8      	str	r0, [r7, #12]
 800cf9a:	60b9      	str	r1, [r7, #8]
 800cf9c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	68ba      	ldr	r2, [r7, #8]
 800cfa2:	2100      	movs	r1, #0
 800cfa4:	68f8      	ldr	r0, [r7, #12]
 800cfa6:	f000 fc0d 	bl	800d7c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cfaa:	2300      	movs	r3, #0
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	3710      	adds	r7, #16
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}

0800cfb4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b082      	sub	sp, #8
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2204      	movs	r2, #4
 800cfc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	2100      	movs	r1, #0
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f000 fbd9 	bl	800d782 <USBD_LL_Transmit>

  return USBD_OK;
 800cfd0:	2300      	movs	r3, #0
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	3708      	adds	r7, #8
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bd80      	pop	{r7, pc}

0800cfda <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cfda:	b580      	push	{r7, lr}
 800cfdc:	b082      	sub	sp, #8
 800cfde:	af00      	add	r7, sp, #0
 800cfe0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2205      	movs	r2, #5
 800cfe6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cfea:	2300      	movs	r3, #0
 800cfec:	2200      	movs	r2, #0
 800cfee:	2100      	movs	r1, #0
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f000 fbe7 	bl	800d7c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cff6:	2300      	movs	r3, #0
}
 800cff8:	4618      	mov	r0, r3
 800cffa:	3708      	adds	r7, #8
 800cffc:	46bd      	mov	sp, r7
 800cffe:	bd80      	pop	{r7, pc}

0800d000 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800d004:	2201      	movs	r2, #1
 800d006:	490e      	ldr	r1, [pc, #56]	@ (800d040 <MX_USB_DEVICE_Init+0x40>)
 800d008:	480e      	ldr	r0, [pc, #56]	@ (800d044 <MX_USB_DEVICE_Init+0x44>)
 800d00a:	f7fe fcfb 	bl	800ba04 <USBD_Init>
 800d00e:	4603      	mov	r3, r0
 800d010:	2b00      	cmp	r3, #0
 800d012:	d001      	beq.n	800d018 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d014:	f7f4 f9de 	bl	80013d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_HID) != USBD_OK)
 800d018:	490b      	ldr	r1, [pc, #44]	@ (800d048 <MX_USB_DEVICE_Init+0x48>)
 800d01a:	480a      	ldr	r0, [pc, #40]	@ (800d044 <MX_USB_DEVICE_Init+0x44>)
 800d01c:	f7fe fd22 	bl	800ba64 <USBD_RegisterClass>
 800d020:	4603      	mov	r3, r0
 800d022:	2b00      	cmp	r3, #0
 800d024:	d001      	beq.n	800d02a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d026:	f7f4 f9d5 	bl	80013d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800d02a:	4806      	ldr	r0, [pc, #24]	@ (800d044 <MX_USB_DEVICE_Init+0x44>)
 800d02c:	f7fe fd50 	bl	800bad0 <USBD_Start>
 800d030:	4603      	mov	r3, r0
 800d032:	2b00      	cmp	r3, #0
 800d034:	d001      	beq.n	800d03a <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800d036:	f7f4 f9cd 	bl	80013d4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d03a:	bf00      	nop
 800d03c:	bd80      	pop	{r7, pc}
 800d03e:	bf00      	nop
 800d040:	20000148 	.word	0x20000148
 800d044:	200009bc 	.word	0x200009bc
 800d048:	20000088 	.word	0x20000088

0800d04c <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d04c:	b480      	push	{r7}
 800d04e:	b083      	sub	sp, #12
 800d050:	af00      	add	r7, sp, #0
 800d052:	4603      	mov	r3, r0
 800d054:	6039      	str	r1, [r7, #0]
 800d056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	2212      	movs	r2, #18
 800d05c:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800d05e:	4b03      	ldr	r3, [pc, #12]	@ (800d06c <USBD_HS_DeviceDescriptor+0x20>)
}
 800d060:	4618      	mov	r0, r3
 800d062:	370c      	adds	r7, #12
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr
 800d06c:	20000164 	.word	0x20000164

0800d070 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d070:	b480      	push	{r7}
 800d072:	b083      	sub	sp, #12
 800d074:	af00      	add	r7, sp, #0
 800d076:	4603      	mov	r3, r0
 800d078:	6039      	str	r1, [r7, #0]
 800d07a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	2204      	movs	r2, #4
 800d080:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d082:	4b03      	ldr	r3, [pc, #12]	@ (800d090 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800d084:	4618      	mov	r0, r3
 800d086:	370c      	adds	r7, #12
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr
 800d090:	20000178 	.word	0x20000178

0800d094 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b082      	sub	sp, #8
 800d098:	af00      	add	r7, sp, #0
 800d09a:	4603      	mov	r3, r0
 800d09c:	6039      	str	r1, [r7, #0]
 800d09e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d0a0:	79fb      	ldrb	r3, [r7, #7]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d105      	bne.n	800d0b2 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800d0a6:	683a      	ldr	r2, [r7, #0]
 800d0a8:	4907      	ldr	r1, [pc, #28]	@ (800d0c8 <USBD_HS_ProductStrDescriptor+0x34>)
 800d0aa:	4808      	ldr	r0, [pc, #32]	@ (800d0cc <USBD_HS_ProductStrDescriptor+0x38>)
 800d0ac:	f7ff fed6 	bl	800ce5c <USBD_GetString>
 800d0b0:	e004      	b.n	800d0bc <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800d0b2:	683a      	ldr	r2, [r7, #0]
 800d0b4:	4904      	ldr	r1, [pc, #16]	@ (800d0c8 <USBD_HS_ProductStrDescriptor+0x34>)
 800d0b6:	4805      	ldr	r0, [pc, #20]	@ (800d0cc <USBD_HS_ProductStrDescriptor+0x38>)
 800d0b8:	f7ff fed0 	bl	800ce5c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0bc:	4b02      	ldr	r3, [pc, #8]	@ (800d0c8 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	3708      	adds	r7, #8
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}
 800d0c6:	bf00      	nop
 800d0c8:	20000c98 	.word	0x20000c98
 800d0cc:	0800ea00 	.word	0x0800ea00

0800d0d0 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b082      	sub	sp, #8
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	6039      	str	r1, [r7, #0]
 800d0da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d0dc:	683a      	ldr	r2, [r7, #0]
 800d0de:	4904      	ldr	r1, [pc, #16]	@ (800d0f0 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800d0e0:	4804      	ldr	r0, [pc, #16]	@ (800d0f4 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800d0e2:	f7ff febb 	bl	800ce5c <USBD_GetString>
  return USBD_StrDesc;
 800d0e6:	4b02      	ldr	r3, [pc, #8]	@ (800d0f0 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	3708      	adds	r7, #8
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	bd80      	pop	{r7, pc}
 800d0f0:	20000c98 	.word	0x20000c98
 800d0f4:	0800ea18 	.word	0x0800ea18

0800d0f8 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b082      	sub	sp, #8
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	4603      	mov	r3, r0
 800d100:	6039      	str	r1, [r7, #0]
 800d102:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	221a      	movs	r2, #26
 800d108:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d10a:	f000 f843 	bl	800d194 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d10e:	4b02      	ldr	r3, [pc, #8]	@ (800d118 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800d110:	4618      	mov	r0, r3
 800d112:	3708      	adds	r7, #8
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	2000017c 	.word	0x2000017c

0800d11c <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b082      	sub	sp, #8
 800d120:	af00      	add	r7, sp, #0
 800d122:	4603      	mov	r3, r0
 800d124:	6039      	str	r1, [r7, #0]
 800d126:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d128:	79fb      	ldrb	r3, [r7, #7]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d105      	bne.n	800d13a <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800d12e:	683a      	ldr	r2, [r7, #0]
 800d130:	4907      	ldr	r1, [pc, #28]	@ (800d150 <USBD_HS_ConfigStrDescriptor+0x34>)
 800d132:	4808      	ldr	r0, [pc, #32]	@ (800d154 <USBD_HS_ConfigStrDescriptor+0x38>)
 800d134:	f7ff fe92 	bl	800ce5c <USBD_GetString>
 800d138:	e004      	b.n	800d144 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800d13a:	683a      	ldr	r2, [r7, #0]
 800d13c:	4904      	ldr	r1, [pc, #16]	@ (800d150 <USBD_HS_ConfigStrDescriptor+0x34>)
 800d13e:	4805      	ldr	r0, [pc, #20]	@ (800d154 <USBD_HS_ConfigStrDescriptor+0x38>)
 800d140:	f7ff fe8c 	bl	800ce5c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d144:	4b02      	ldr	r3, [pc, #8]	@ (800d150 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800d146:	4618      	mov	r0, r3
 800d148:	3708      	adds	r7, #8
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	20000c98 	.word	0x20000c98
 800d154:	0800ea2c 	.word	0x0800ea2c

0800d158 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b082      	sub	sp, #8
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	4603      	mov	r3, r0
 800d160:	6039      	str	r1, [r7, #0]
 800d162:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d164:	79fb      	ldrb	r3, [r7, #7]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d105      	bne.n	800d176 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800d16a:	683a      	ldr	r2, [r7, #0]
 800d16c:	4907      	ldr	r1, [pc, #28]	@ (800d18c <USBD_HS_InterfaceStrDescriptor+0x34>)
 800d16e:	4808      	ldr	r0, [pc, #32]	@ (800d190 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800d170:	f7ff fe74 	bl	800ce5c <USBD_GetString>
 800d174:	e004      	b.n	800d180 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800d176:	683a      	ldr	r2, [r7, #0]
 800d178:	4904      	ldr	r1, [pc, #16]	@ (800d18c <USBD_HS_InterfaceStrDescriptor+0x34>)
 800d17a:	4805      	ldr	r0, [pc, #20]	@ (800d190 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800d17c:	f7ff fe6e 	bl	800ce5c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d180:	4b02      	ldr	r3, [pc, #8]	@ (800d18c <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800d182:	4618      	mov	r0, r3
 800d184:	3708      	adds	r7, #8
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}
 800d18a:	bf00      	nop
 800d18c:	20000c98 	.word	0x20000c98
 800d190:	0800ea38 	.word	0x0800ea38

0800d194 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b084      	sub	sp, #16
 800d198:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d19a:	4b0f      	ldr	r3, [pc, #60]	@ (800d1d8 <Get_SerialNum+0x44>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d1a0:	4b0e      	ldr	r3, [pc, #56]	@ (800d1dc <Get_SerialNum+0x48>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d1a6:	4b0e      	ldr	r3, [pc, #56]	@ (800d1e0 <Get_SerialNum+0x4c>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d1ac:	68fa      	ldr	r2, [r7, #12]
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	4413      	add	r3, r2
 800d1b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d009      	beq.n	800d1ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d1ba:	2208      	movs	r2, #8
 800d1bc:	4909      	ldr	r1, [pc, #36]	@ (800d1e4 <Get_SerialNum+0x50>)
 800d1be:	68f8      	ldr	r0, [r7, #12]
 800d1c0:	f000 f814 	bl	800d1ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d1c4:	2204      	movs	r2, #4
 800d1c6:	4908      	ldr	r1, [pc, #32]	@ (800d1e8 <Get_SerialNum+0x54>)
 800d1c8:	68b8      	ldr	r0, [r7, #8]
 800d1ca:	f000 f80f 	bl	800d1ec <IntToUnicode>
  }
}
 800d1ce:	bf00      	nop
 800d1d0:	3710      	adds	r7, #16
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
 800d1d6:	bf00      	nop
 800d1d8:	1fff7a10 	.word	0x1fff7a10
 800d1dc:	1fff7a14 	.word	0x1fff7a14
 800d1e0:	1fff7a18 	.word	0x1fff7a18
 800d1e4:	2000017e 	.word	0x2000017e
 800d1e8:	2000018e 	.word	0x2000018e

0800d1ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b087      	sub	sp, #28
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	4613      	mov	r3, r2
 800d1f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d1fe:	2300      	movs	r3, #0
 800d200:	75fb      	strb	r3, [r7, #23]
 800d202:	e027      	b.n	800d254 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	0f1b      	lsrs	r3, r3, #28
 800d208:	2b09      	cmp	r3, #9
 800d20a:	d80b      	bhi.n	800d224 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	0f1b      	lsrs	r3, r3, #28
 800d210:	b2da      	uxtb	r2, r3
 800d212:	7dfb      	ldrb	r3, [r7, #23]
 800d214:	005b      	lsls	r3, r3, #1
 800d216:	4619      	mov	r1, r3
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	440b      	add	r3, r1
 800d21c:	3230      	adds	r2, #48	@ 0x30
 800d21e:	b2d2      	uxtb	r2, r2
 800d220:	701a      	strb	r2, [r3, #0]
 800d222:	e00a      	b.n	800d23a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	0f1b      	lsrs	r3, r3, #28
 800d228:	b2da      	uxtb	r2, r3
 800d22a:	7dfb      	ldrb	r3, [r7, #23]
 800d22c:	005b      	lsls	r3, r3, #1
 800d22e:	4619      	mov	r1, r3
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	440b      	add	r3, r1
 800d234:	3237      	adds	r2, #55	@ 0x37
 800d236:	b2d2      	uxtb	r2, r2
 800d238:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	011b      	lsls	r3, r3, #4
 800d23e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d240:	7dfb      	ldrb	r3, [r7, #23]
 800d242:	005b      	lsls	r3, r3, #1
 800d244:	3301      	adds	r3, #1
 800d246:	68ba      	ldr	r2, [r7, #8]
 800d248:	4413      	add	r3, r2
 800d24a:	2200      	movs	r2, #0
 800d24c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
 800d250:	3301      	adds	r3, #1
 800d252:	75fb      	strb	r3, [r7, #23]
 800d254:	7dfa      	ldrb	r2, [r7, #23]
 800d256:	79fb      	ldrb	r3, [r7, #7]
 800d258:	429a      	cmp	r2, r3
 800d25a:	d3d3      	bcc.n	800d204 <IntToUnicode+0x18>
  }
}
 800d25c:	bf00      	nop
 800d25e:	bf00      	nop
 800d260:	371c      	adds	r7, #28
 800d262:	46bd      	mov	sp, r7
 800d264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d268:	4770      	bx	lr
	...

0800d26c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b08a      	sub	sp, #40	@ 0x28
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d274:	f107 0314 	add.w	r3, r7, #20
 800d278:	2200      	movs	r2, #0
 800d27a:	601a      	str	r2, [r3, #0]
 800d27c:	605a      	str	r2, [r3, #4]
 800d27e:	609a      	str	r2, [r3, #8]
 800d280:	60da      	str	r2, [r3, #12]
 800d282:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a24      	ldr	r2, [pc, #144]	@ (800d31c <HAL_PCD_MspInit+0xb0>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d141      	bne.n	800d312 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d28e:	2300      	movs	r3, #0
 800d290:	613b      	str	r3, [r7, #16]
 800d292:	4b23      	ldr	r3, [pc, #140]	@ (800d320 <HAL_PCD_MspInit+0xb4>)
 800d294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d296:	4a22      	ldr	r2, [pc, #136]	@ (800d320 <HAL_PCD_MspInit+0xb4>)
 800d298:	f043 0302 	orr.w	r3, r3, #2
 800d29c:	6313      	str	r3, [r2, #48]	@ 0x30
 800d29e:	4b20      	ldr	r3, [pc, #128]	@ (800d320 <HAL_PCD_MspInit+0xb4>)
 800d2a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2a2:	f003 0302 	and.w	r3, r3, #2
 800d2a6:	613b      	str	r3, [r7, #16]
 800d2a8:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800d2aa:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800d2ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d2b0:	2302      	movs	r3, #2
 800d2b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800d2bc:	230c      	movs	r3, #12
 800d2be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d2c0:	f107 0314 	add.w	r3, r7, #20
 800d2c4:	4619      	mov	r1, r3
 800d2c6:	4817      	ldr	r0, [pc, #92]	@ (800d324 <HAL_PCD_MspInit+0xb8>)
 800d2c8:	f7f7 fb58 	bl	800497c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800d2cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d2d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800d2da:	f107 0314 	add.w	r3, r7, #20
 800d2de:	4619      	mov	r1, r3
 800d2e0:	4810      	ldr	r0, [pc, #64]	@ (800d324 <HAL_PCD_MspInit+0xb8>)
 800d2e2:	f7f7 fb4b 	bl	800497c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	60fb      	str	r3, [r7, #12]
 800d2ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d320 <HAL_PCD_MspInit+0xb4>)
 800d2ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2ee:	4a0c      	ldr	r2, [pc, #48]	@ (800d320 <HAL_PCD_MspInit+0xb4>)
 800d2f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d2f4:	6313      	str	r3, [r2, #48]	@ 0x30
 800d2f6:	4b0a      	ldr	r3, [pc, #40]	@ (800d320 <HAL_PCD_MspInit+0xb4>)
 800d2f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d2fe:	60fb      	str	r3, [r7, #12]
 800d300:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800d302:	2200      	movs	r2, #0
 800d304:	2100      	movs	r1, #0
 800d306:	204d      	movs	r0, #77	@ 0x4d
 800d308:	f7f6 fac3 	bl	8003892 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800d30c:	204d      	movs	r0, #77	@ 0x4d
 800d30e:	f7f6 fadc 	bl	80038ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800d312:	bf00      	nop
 800d314:	3728      	adds	r7, #40	@ 0x28
 800d316:	46bd      	mov	sp, r7
 800d318:	bd80      	pop	{r7, pc}
 800d31a:	bf00      	nop
 800d31c:	40040000 	.word	0x40040000
 800d320:	40023800 	.word	0x40023800
 800d324:	40020400 	.word	0x40020400

0800d328 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b082      	sub	sp, #8
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d33c:	4619      	mov	r1, r3
 800d33e:	4610      	mov	r0, r2
 800d340:	f7fe fc13 	bl	800bb6a <USBD_LL_SetupStage>
}
 800d344:	bf00      	nop
 800d346:	3708      	adds	r7, #8
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}

0800d34c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b082      	sub	sp, #8
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
 800d354:	460b      	mov	r3, r1
 800d356:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d35e:	78fa      	ldrb	r2, [r7, #3]
 800d360:	6879      	ldr	r1, [r7, #4]
 800d362:	4613      	mov	r3, r2
 800d364:	00db      	lsls	r3, r3, #3
 800d366:	4413      	add	r3, r2
 800d368:	009b      	lsls	r3, r3, #2
 800d36a:	440b      	add	r3, r1
 800d36c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	78fb      	ldrb	r3, [r7, #3]
 800d374:	4619      	mov	r1, r3
 800d376:	f7fe fc4d 	bl	800bc14 <USBD_LL_DataOutStage>
}
 800d37a:	bf00      	nop
 800d37c:	3708      	adds	r7, #8
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}

0800d382 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d382:	b580      	push	{r7, lr}
 800d384:	b082      	sub	sp, #8
 800d386:	af00      	add	r7, sp, #0
 800d388:	6078      	str	r0, [r7, #4]
 800d38a:	460b      	mov	r3, r1
 800d38c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d394:	78fa      	ldrb	r2, [r7, #3]
 800d396:	6879      	ldr	r1, [r7, #4]
 800d398:	4613      	mov	r3, r2
 800d39a:	00db      	lsls	r3, r3, #3
 800d39c:	4413      	add	r3, r2
 800d39e:	009b      	lsls	r3, r3, #2
 800d3a0:	440b      	add	r3, r1
 800d3a2:	3320      	adds	r3, #32
 800d3a4:	681a      	ldr	r2, [r3, #0]
 800d3a6:	78fb      	ldrb	r3, [r7, #3]
 800d3a8:	4619      	mov	r1, r3
 800d3aa:	f7fe fcef 	bl	800bd8c <USBD_LL_DataInStage>
}
 800d3ae:	bf00      	nop
 800d3b0:	3708      	adds	r7, #8
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}

0800d3b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3b6:	b580      	push	{r7, lr}
 800d3b8:	b082      	sub	sp, #8
 800d3ba:	af00      	add	r7, sp, #0
 800d3bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f7fe fe33 	bl	800c030 <USBD_LL_SOF>
}
 800d3ca:	bf00      	nop
 800d3cc:	3708      	adds	r7, #8
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bd80      	pop	{r7, pc}

0800d3d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3d2:	b580      	push	{r7, lr}
 800d3d4:	b084      	sub	sp, #16
 800d3d6:	af00      	add	r7, sp, #0
 800d3d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d3da:	2301      	movs	r3, #1
 800d3dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	79db      	ldrb	r3, [r3, #7]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d102      	bne.n	800d3ec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	73fb      	strb	r3, [r7, #15]
 800d3ea:	e008      	b.n	800d3fe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	79db      	ldrb	r3, [r3, #7]
 800d3f0:	2b02      	cmp	r3, #2
 800d3f2:	d102      	bne.n	800d3fa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	73fb      	strb	r3, [r7, #15]
 800d3f8:	e001      	b.n	800d3fe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d3fa:	f7f3 ffeb 	bl	80013d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d404:	7bfa      	ldrb	r2, [r7, #15]
 800d406:	4611      	mov	r1, r2
 800d408:	4618      	mov	r0, r3
 800d40a:	f7fe fdcd 	bl	800bfa8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d414:	4618      	mov	r0, r3
 800d416:	f7fe fd74 	bl	800bf02 <USBD_LL_Reset>
}
 800d41a:	bf00      	nop
 800d41c:	3710      	adds	r7, #16
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
	...

0800d424 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b082      	sub	sp, #8
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d432:	4618      	mov	r0, r3
 800d434:	f7fe fdc8 	bl	800bfc8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	6812      	ldr	r2, [r2, #0]
 800d446:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d44a:	f043 0301 	orr.w	r3, r3, #1
 800d44e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	7adb      	ldrb	r3, [r3, #11]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d005      	beq.n	800d464 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d458:	4b04      	ldr	r3, [pc, #16]	@ (800d46c <HAL_PCD_SuspendCallback+0x48>)
 800d45a:	691b      	ldr	r3, [r3, #16]
 800d45c:	4a03      	ldr	r2, [pc, #12]	@ (800d46c <HAL_PCD_SuspendCallback+0x48>)
 800d45e:	f043 0306 	orr.w	r3, r3, #6
 800d462:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d464:	bf00      	nop
 800d466:	3708      	adds	r7, #8
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}
 800d46c:	e000ed00 	.word	0xe000ed00

0800d470 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b082      	sub	sp, #8
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d47e:	4618      	mov	r0, r3
 800d480:	f7fe fdbe 	bl	800c000 <USBD_LL_Resume>
}
 800d484:	bf00      	nop
 800d486:	3708      	adds	r7, #8
 800d488:	46bd      	mov	sp, r7
 800d48a:	bd80      	pop	{r7, pc}

0800d48c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	b082      	sub	sp, #8
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
 800d494:	460b      	mov	r3, r1
 800d496:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d49e:	78fa      	ldrb	r2, [r7, #3]
 800d4a0:	4611      	mov	r1, r2
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f7fe fe16 	bl	800c0d4 <USBD_LL_IsoOUTIncomplete>
}
 800d4a8:	bf00      	nop
 800d4aa:	3708      	adds	r7, #8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}

0800d4b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b082      	sub	sp, #8
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
 800d4b8:	460b      	mov	r3, r1
 800d4ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d4c2:	78fa      	ldrb	r2, [r7, #3]
 800d4c4:	4611      	mov	r1, r2
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f7fe fdd2 	bl	800c070 <USBD_LL_IsoINIncomplete>
}
 800d4cc:	bf00      	nop
 800d4ce:	3708      	adds	r7, #8
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}

0800d4d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b082      	sub	sp, #8
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f7fe fe28 	bl	800c138 <USBD_LL_DevConnected>
}
 800d4e8:	bf00      	nop
 800d4ea:	3708      	adds	r7, #8
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7fe fe25 	bl	800c14e <USBD_LL_DevDisconnected>
}
 800d504:	bf00      	nop
 800d506:	3708      	adds	r7, #8
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}

0800d50c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b082      	sub	sp, #8
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	781b      	ldrb	r3, [r3, #0]
 800d518:	2b01      	cmp	r3, #1
 800d51a:	d140      	bne.n	800d59e <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800d51c:	4a22      	ldr	r2, [pc, #136]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	4a20      	ldr	r2, [pc, #128]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d528:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800d52c:	4b1e      	ldr	r3, [pc, #120]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d52e:	4a1f      	ldr	r2, [pc, #124]	@ (800d5ac <USBD_LL_Init+0xa0>)
 800d530:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800d532:	4b1d      	ldr	r3, [pc, #116]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d534:	2206      	movs	r2, #6
 800d536:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800d538:	4b1b      	ldr	r3, [pc, #108]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d53a:	2202      	movs	r2, #2
 800d53c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800d53e:	4b1a      	ldr	r3, [pc, #104]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d540:	2200      	movs	r2, #0
 800d542:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800d544:	4b18      	ldr	r3, [pc, #96]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d546:	2202      	movs	r2, #2
 800d548:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800d54a:	4b17      	ldr	r3, [pc, #92]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d54c:	2200      	movs	r2, #0
 800d54e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800d550:	4b15      	ldr	r3, [pc, #84]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d552:	2200      	movs	r2, #0
 800d554:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800d556:	4b14      	ldr	r3, [pc, #80]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d558:	2200      	movs	r2, #0
 800d55a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800d55c:	4b12      	ldr	r3, [pc, #72]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d55e:	2200      	movs	r2, #0
 800d560:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800d562:	4b11      	ldr	r3, [pc, #68]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d564:	2200      	movs	r2, #0
 800d566:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800d568:	4b0f      	ldr	r3, [pc, #60]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d56a:	2200      	movs	r2, #0
 800d56c:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800d56e:	480e      	ldr	r0, [pc, #56]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d570:	f7f8 ffed 	bl	800654e <HAL_PCD_Init>
 800d574:	4603      	mov	r3, r0
 800d576:	2b00      	cmp	r3, #0
 800d578:	d001      	beq.n	800d57e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800d57a:	f7f3 ff2b 	bl	80013d4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800d57e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d582:	4809      	ldr	r0, [pc, #36]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d584:	f7fa fa01 	bl	800798a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800d588:	2280      	movs	r2, #128	@ 0x80
 800d58a:	2100      	movs	r1, #0
 800d58c:	4806      	ldr	r0, [pc, #24]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d58e:	f7fa f9b5 	bl	80078fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800d592:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800d596:	2101      	movs	r1, #1
 800d598:	4803      	ldr	r0, [pc, #12]	@ (800d5a8 <USBD_LL_Init+0x9c>)
 800d59a:	f7fa f9af 	bl	80078fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d59e:	2300      	movs	r3, #0
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	20000e98 	.word	0x20000e98
 800d5ac:	40040000 	.word	0x40040000

0800d5b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5bc:	2300      	movs	r3, #0
 800d5be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f7f9 f8d0 	bl	800676c <HAL_PCD_Start>
 800d5cc:	4603      	mov	r3, r0
 800d5ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d5d0:	7bfb      	ldrb	r3, [r7, #15]
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	f000 f930 	bl	800d838 <USBD_Get_USB_Status>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d5dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3710      	adds	r7, #16
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}

0800d5e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d5e6:	b580      	push	{r7, lr}
 800d5e8:	b084      	sub	sp, #16
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	6078      	str	r0, [r7, #4]
 800d5ee:	4608      	mov	r0, r1
 800d5f0:	4611      	mov	r1, r2
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	70fb      	strb	r3, [r7, #3]
 800d5f8:	460b      	mov	r3, r1
 800d5fa:	70bb      	strb	r3, [r7, #2]
 800d5fc:	4613      	mov	r3, r2
 800d5fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d600:	2300      	movs	r3, #0
 800d602:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d604:	2300      	movs	r3, #0
 800d606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d60e:	78bb      	ldrb	r3, [r7, #2]
 800d610:	883a      	ldrh	r2, [r7, #0]
 800d612:	78f9      	ldrb	r1, [r7, #3]
 800d614:	f7f9 fda4 	bl	8007160 <HAL_PCD_EP_Open>
 800d618:	4603      	mov	r3, r0
 800d61a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d61c:	7bfb      	ldrb	r3, [r7, #15]
 800d61e:	4618      	mov	r0, r3
 800d620:	f000 f90a 	bl	800d838 <USBD_Get_USB_Status>
 800d624:	4603      	mov	r3, r0
 800d626:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d628:	7bbb      	ldrb	r3, [r7, #14]
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3710      	adds	r7, #16
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}

0800d632 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b084      	sub	sp, #16
 800d636:	af00      	add	r7, sp, #0
 800d638:	6078      	str	r0, [r7, #4]
 800d63a:	460b      	mov	r3, r1
 800d63c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d63e:	2300      	movs	r3, #0
 800d640:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d642:	2300      	movs	r3, #0
 800d644:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d64c:	78fa      	ldrb	r2, [r7, #3]
 800d64e:	4611      	mov	r1, r2
 800d650:	4618      	mov	r0, r3
 800d652:	f7f9 fdef 	bl	8007234 <HAL_PCD_EP_Close>
 800d656:	4603      	mov	r3, r0
 800d658:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d65a:	7bfb      	ldrb	r3, [r7, #15]
 800d65c:	4618      	mov	r0, r3
 800d65e:	f000 f8eb 	bl	800d838 <USBD_Get_USB_Status>
 800d662:	4603      	mov	r3, r0
 800d664:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d666:	7bbb      	ldrb	r3, [r7, #14]
}
 800d668:	4618      	mov	r0, r3
 800d66a:	3710      	adds	r7, #16
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}

0800d670 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	460b      	mov	r3, r1
 800d67a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d67c:	2300      	movs	r3, #0
 800d67e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d680:	2300      	movs	r3, #0
 800d682:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d68a:	78fa      	ldrb	r2, [r7, #3]
 800d68c:	4611      	mov	r1, r2
 800d68e:	4618      	mov	r0, r3
 800d690:	f7f9 fe8f 	bl	80073b2 <HAL_PCD_EP_SetStall>
 800d694:	4603      	mov	r3, r0
 800d696:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d698:	7bfb      	ldrb	r3, [r7, #15]
 800d69a:	4618      	mov	r0, r3
 800d69c:	f000 f8cc 	bl	800d838 <USBD_Get_USB_Status>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3710      	adds	r7, #16
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}

0800d6ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d6ae:	b580      	push	{r7, lr}
 800d6b0:	b084      	sub	sp, #16
 800d6b2:	af00      	add	r7, sp, #0
 800d6b4:	6078      	str	r0, [r7, #4]
 800d6b6:	460b      	mov	r3, r1
 800d6b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6be:	2300      	movs	r3, #0
 800d6c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d6c8:	78fa      	ldrb	r2, [r7, #3]
 800d6ca:	4611      	mov	r1, r2
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	f7f9 fed3 	bl	8007478 <HAL_PCD_EP_ClrStall>
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d6d6:	7bfb      	ldrb	r3, [r7, #15]
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f000 f8ad 	bl	800d838 <USBD_Get_USB_Status>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3710      	adds	r7, #16
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d6ec:	b480      	push	{r7}
 800d6ee:	b085      	sub	sp, #20
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	460b      	mov	r3, r1
 800d6f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d6fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d700:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d704:	2b00      	cmp	r3, #0
 800d706:	da0b      	bge.n	800d720 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d708:	78fb      	ldrb	r3, [r7, #3]
 800d70a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d70e:	68f9      	ldr	r1, [r7, #12]
 800d710:	4613      	mov	r3, r2
 800d712:	00db      	lsls	r3, r3, #3
 800d714:	4413      	add	r3, r2
 800d716:	009b      	lsls	r3, r3, #2
 800d718:	440b      	add	r3, r1
 800d71a:	3316      	adds	r3, #22
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	e00b      	b.n	800d738 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d720:	78fb      	ldrb	r3, [r7, #3]
 800d722:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d726:	68f9      	ldr	r1, [r7, #12]
 800d728:	4613      	mov	r3, r2
 800d72a:	00db      	lsls	r3, r3, #3
 800d72c:	4413      	add	r3, r2
 800d72e:	009b      	lsls	r3, r3, #2
 800d730:	440b      	add	r3, r1
 800d732:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d736:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d738:	4618      	mov	r0, r3
 800d73a:	3714      	adds	r7, #20
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr

0800d744 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b084      	sub	sp, #16
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
 800d74c:	460b      	mov	r3, r1
 800d74e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d750:	2300      	movs	r3, #0
 800d752:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d754:	2300      	movs	r3, #0
 800d756:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d75e:	78fa      	ldrb	r2, [r7, #3]
 800d760:	4611      	mov	r1, r2
 800d762:	4618      	mov	r0, r3
 800d764:	f7f9 fcd8 	bl	8007118 <HAL_PCD_SetAddress>
 800d768:	4603      	mov	r3, r0
 800d76a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d76c:	7bfb      	ldrb	r3, [r7, #15]
 800d76e:	4618      	mov	r0, r3
 800d770:	f000 f862 	bl	800d838 <USBD_Get_USB_Status>
 800d774:	4603      	mov	r3, r0
 800d776:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d778:	7bbb      	ldrb	r3, [r7, #14]
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3710      	adds	r7, #16
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}

0800d782 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d782:	b580      	push	{r7, lr}
 800d784:	b086      	sub	sp, #24
 800d786:	af00      	add	r7, sp, #0
 800d788:	60f8      	str	r0, [r7, #12]
 800d78a:	607a      	str	r2, [r7, #4]
 800d78c:	603b      	str	r3, [r7, #0]
 800d78e:	460b      	mov	r3, r1
 800d790:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d792:	2300      	movs	r3, #0
 800d794:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d796:	2300      	movs	r3, #0
 800d798:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d7a0:	7af9      	ldrb	r1, [r7, #11]
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	687a      	ldr	r2, [r7, #4]
 800d7a6:	f7f9 fdca 	bl	800733e <HAL_PCD_EP_Transmit>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d7ae:	7dfb      	ldrb	r3, [r7, #23]
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f000 f841 	bl	800d838 <USBD_Get_USB_Status>
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d7ba:	7dbb      	ldrb	r3, [r7, #22]
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3718      	adds	r7, #24
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}

0800d7c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b086      	sub	sp, #24
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	60f8      	str	r0, [r7, #12]
 800d7cc:	607a      	str	r2, [r7, #4]
 800d7ce:	603b      	str	r3, [r7, #0]
 800d7d0:	460b      	mov	r3, r1
 800d7d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d7e2:	7af9      	ldrb	r1, [r7, #11]
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	687a      	ldr	r2, [r7, #4]
 800d7e8:	f7f9 fd6e 	bl	80072c8 <HAL_PCD_EP_Receive>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d7f0:	7dfb      	ldrb	r3, [r7, #23]
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f000 f820 	bl	800d838 <USBD_Get_USB_Status>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d7fc:	7dbb      	ldrb	r3, [r7, #22]
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	3718      	adds	r7, #24
 800d802:	46bd      	mov	sp, r7
 800d804:	bd80      	pop	{r7, pc}
	...

0800d808 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d808:	b480      	push	{r7}
 800d80a:	b083      	sub	sp, #12
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d810:	4b03      	ldr	r3, [pc, #12]	@ (800d820 <USBD_static_malloc+0x18>)
}
 800d812:	4618      	mov	r0, r3
 800d814:	370c      	adds	r7, #12
 800d816:	46bd      	mov	sp, r7
 800d818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81c:	4770      	bx	lr
 800d81e:	bf00      	nop
 800d820:	2000137c 	.word	0x2000137c

0800d824 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d824:	b480      	push	{r7}
 800d826:	b083      	sub	sp, #12
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]

}
 800d82c:	bf00      	nop
 800d82e:	370c      	adds	r7, #12
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr

0800d838 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d838:	b480      	push	{r7}
 800d83a:	b085      	sub	sp, #20
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	4603      	mov	r3, r0
 800d840:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d842:	2300      	movs	r3, #0
 800d844:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d846:	79fb      	ldrb	r3, [r7, #7]
 800d848:	2b03      	cmp	r3, #3
 800d84a:	d817      	bhi.n	800d87c <USBD_Get_USB_Status+0x44>
 800d84c:	a201      	add	r2, pc, #4	@ (adr r2, 800d854 <USBD_Get_USB_Status+0x1c>)
 800d84e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d852:	bf00      	nop
 800d854:	0800d865 	.word	0x0800d865
 800d858:	0800d86b 	.word	0x0800d86b
 800d85c:	0800d871 	.word	0x0800d871
 800d860:	0800d877 	.word	0x0800d877
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d864:	2300      	movs	r3, #0
 800d866:	73fb      	strb	r3, [r7, #15]
    break;
 800d868:	e00b      	b.n	800d882 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d86a:	2303      	movs	r3, #3
 800d86c:	73fb      	strb	r3, [r7, #15]
    break;
 800d86e:	e008      	b.n	800d882 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d870:	2301      	movs	r3, #1
 800d872:	73fb      	strb	r3, [r7, #15]
    break;
 800d874:	e005      	b.n	800d882 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d876:	2303      	movs	r3, #3
 800d878:	73fb      	strb	r3, [r7, #15]
    break;
 800d87a:	e002      	b.n	800d882 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d87c:	2303      	movs	r3, #3
 800d87e:	73fb      	strb	r3, [r7, #15]
    break;
 800d880:	bf00      	nop
  }
  return usb_status;
 800d882:	7bfb      	ldrb	r3, [r7, #15]
}
 800d884:	4618      	mov	r0, r3
 800d886:	3714      	adds	r7, #20
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr

0800d890 <powf>:
 800d890:	b508      	push	{r3, lr}
 800d892:	ed2d 8b04 	vpush	{d8-d9}
 800d896:	eeb0 8a60 	vmov.f32	s16, s1
 800d89a:	eeb0 9a40 	vmov.f32	s18, s0
 800d89e:	f000 f859 	bl	800d954 <__ieee754_powf>
 800d8a2:	eeb4 8a48 	vcmp.f32	s16, s16
 800d8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8aa:	eef0 8a40 	vmov.f32	s17, s0
 800d8ae:	d63e      	bvs.n	800d92e <powf+0x9e>
 800d8b0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800d8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b8:	d112      	bne.n	800d8e0 <powf+0x50>
 800d8ba:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c2:	d039      	beq.n	800d938 <powf+0xa8>
 800d8c4:	eeb0 0a48 	vmov.f32	s0, s16
 800d8c8:	f000 f839 	bl	800d93e <finitef>
 800d8cc:	b378      	cbz	r0, 800d92e <powf+0x9e>
 800d8ce:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d8d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d6:	d52a      	bpl.n	800d92e <powf+0x9e>
 800d8d8:	f000 fbcc 	bl	800e074 <__errno>
 800d8dc:	2322      	movs	r3, #34	@ 0x22
 800d8de:	e014      	b.n	800d90a <powf+0x7a>
 800d8e0:	f000 f82d 	bl	800d93e <finitef>
 800d8e4:	b998      	cbnz	r0, 800d90e <powf+0x7e>
 800d8e6:	eeb0 0a49 	vmov.f32	s0, s18
 800d8ea:	f000 f828 	bl	800d93e <finitef>
 800d8ee:	b170      	cbz	r0, 800d90e <powf+0x7e>
 800d8f0:	eeb0 0a48 	vmov.f32	s0, s16
 800d8f4:	f000 f823 	bl	800d93e <finitef>
 800d8f8:	b148      	cbz	r0, 800d90e <powf+0x7e>
 800d8fa:	eef4 8a68 	vcmp.f32	s17, s17
 800d8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d902:	d7e9      	bvc.n	800d8d8 <powf+0x48>
 800d904:	f000 fbb6 	bl	800e074 <__errno>
 800d908:	2321      	movs	r3, #33	@ 0x21
 800d90a:	6003      	str	r3, [r0, #0]
 800d90c:	e00f      	b.n	800d92e <powf+0x9e>
 800d90e:	eef5 8a40 	vcmp.f32	s17, #0.0
 800d912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d916:	d10a      	bne.n	800d92e <powf+0x9e>
 800d918:	eeb0 0a49 	vmov.f32	s0, s18
 800d91c:	f000 f80f 	bl	800d93e <finitef>
 800d920:	b128      	cbz	r0, 800d92e <powf+0x9e>
 800d922:	eeb0 0a48 	vmov.f32	s0, s16
 800d926:	f000 f80a 	bl	800d93e <finitef>
 800d92a:	2800      	cmp	r0, #0
 800d92c:	d1d4      	bne.n	800d8d8 <powf+0x48>
 800d92e:	eeb0 0a68 	vmov.f32	s0, s17
 800d932:	ecbd 8b04 	vpop	{d8-d9}
 800d936:	bd08      	pop	{r3, pc}
 800d938:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800d93c:	e7f7      	b.n	800d92e <powf+0x9e>

0800d93e <finitef>:
 800d93e:	ee10 3a10 	vmov	r3, s0
 800d942:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800d946:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800d94a:	bfac      	ite	ge
 800d94c:	2000      	movge	r0, #0
 800d94e:	2001      	movlt	r0, #1
 800d950:	4770      	bx	lr
	...

0800d954 <__ieee754_powf>:
 800d954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d958:	ee10 4a90 	vmov	r4, s1
 800d95c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800d960:	ed2d 8b02 	vpush	{d8}
 800d964:	ee10 6a10 	vmov	r6, s0
 800d968:	eeb0 8a40 	vmov.f32	s16, s0
 800d96c:	eef0 8a60 	vmov.f32	s17, s1
 800d970:	d10c      	bne.n	800d98c <__ieee754_powf+0x38>
 800d972:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800d976:	0076      	lsls	r6, r6, #1
 800d978:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800d97c:	f240 8274 	bls.w	800de68 <__ieee754_powf+0x514>
 800d980:	ee38 0a28 	vadd.f32	s0, s16, s17
 800d984:	ecbd 8b02 	vpop	{d8}
 800d988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d98c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800d990:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800d994:	d802      	bhi.n	800d99c <__ieee754_powf+0x48>
 800d996:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d99a:	d908      	bls.n	800d9ae <__ieee754_powf+0x5a>
 800d99c:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800d9a0:	d1ee      	bne.n	800d980 <__ieee754_powf+0x2c>
 800d9a2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800d9a6:	0064      	lsls	r4, r4, #1
 800d9a8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800d9ac:	e7e6      	b.n	800d97c <__ieee754_powf+0x28>
 800d9ae:	2e00      	cmp	r6, #0
 800d9b0:	da1f      	bge.n	800d9f2 <__ieee754_powf+0x9e>
 800d9b2:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800d9b6:	f080 8260 	bcs.w	800de7a <__ieee754_powf+0x526>
 800d9ba:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d9be:	d32f      	bcc.n	800da20 <__ieee754_powf+0xcc>
 800d9c0:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800d9c4:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800d9c8:	fa49 f503 	asr.w	r5, r9, r3
 800d9cc:	fa05 f303 	lsl.w	r3, r5, r3
 800d9d0:	454b      	cmp	r3, r9
 800d9d2:	d123      	bne.n	800da1c <__ieee754_powf+0xc8>
 800d9d4:	f005 0501 	and.w	r5, r5, #1
 800d9d8:	f1c5 0502 	rsb	r5, r5, #2
 800d9dc:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d9e0:	d11f      	bne.n	800da22 <__ieee754_powf+0xce>
 800d9e2:	2c00      	cmp	r4, #0
 800d9e4:	f280 8246 	bge.w	800de74 <__ieee754_powf+0x520>
 800d9e8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d9ec:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d9f0:	e7c8      	b.n	800d984 <__ieee754_powf+0x30>
 800d9f2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d9f6:	d111      	bne.n	800da1c <__ieee754_powf+0xc8>
 800d9f8:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800d9fc:	f000 8234 	beq.w	800de68 <__ieee754_powf+0x514>
 800da00:	d906      	bls.n	800da10 <__ieee754_powf+0xbc>
 800da02:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800dd18 <__ieee754_powf+0x3c4>
 800da06:	2c00      	cmp	r4, #0
 800da08:	bfa8      	it	ge
 800da0a:	eeb0 0a68 	vmovge.f32	s0, s17
 800da0e:	e7b9      	b.n	800d984 <__ieee754_powf+0x30>
 800da10:	2c00      	cmp	r4, #0
 800da12:	f280 822c 	bge.w	800de6e <__ieee754_powf+0x51a>
 800da16:	eeb1 0a68 	vneg.f32	s0, s17
 800da1a:	e7b3      	b.n	800d984 <__ieee754_powf+0x30>
 800da1c:	2500      	movs	r5, #0
 800da1e:	e7dd      	b.n	800d9dc <__ieee754_powf+0x88>
 800da20:	2500      	movs	r5, #0
 800da22:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800da26:	d102      	bne.n	800da2e <__ieee754_powf+0xda>
 800da28:	ee28 0a08 	vmul.f32	s0, s16, s16
 800da2c:	e7aa      	b.n	800d984 <__ieee754_powf+0x30>
 800da2e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800da32:	f040 8227 	bne.w	800de84 <__ieee754_powf+0x530>
 800da36:	2e00      	cmp	r6, #0
 800da38:	f2c0 8224 	blt.w	800de84 <__ieee754_powf+0x530>
 800da3c:	eeb0 0a48 	vmov.f32	s0, s16
 800da40:	ecbd 8b02 	vpop	{d8}
 800da44:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da48:	f000 bae6 	b.w	800e018 <__ieee754_sqrtf>
 800da4c:	2d01      	cmp	r5, #1
 800da4e:	d199      	bne.n	800d984 <__ieee754_powf+0x30>
 800da50:	eeb1 0a40 	vneg.f32	s0, s0
 800da54:	e796      	b.n	800d984 <__ieee754_powf+0x30>
 800da56:	0ff0      	lsrs	r0, r6, #31
 800da58:	3801      	subs	r0, #1
 800da5a:	ea55 0300 	orrs.w	r3, r5, r0
 800da5e:	d104      	bne.n	800da6a <__ieee754_powf+0x116>
 800da60:	ee38 8a48 	vsub.f32	s16, s16, s16
 800da64:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800da68:	e78c      	b.n	800d984 <__ieee754_powf+0x30>
 800da6a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800da6e:	d96d      	bls.n	800db4c <__ieee754_powf+0x1f8>
 800da70:	4baa      	ldr	r3, [pc, #680]	@ (800dd1c <__ieee754_powf+0x3c8>)
 800da72:	4598      	cmp	r8, r3
 800da74:	d808      	bhi.n	800da88 <__ieee754_powf+0x134>
 800da76:	2c00      	cmp	r4, #0
 800da78:	da0b      	bge.n	800da92 <__ieee754_powf+0x13e>
 800da7a:	2000      	movs	r0, #0
 800da7c:	ecbd 8b02 	vpop	{d8}
 800da80:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da84:	f000 bac2 	b.w	800e00c <__math_oflowf>
 800da88:	4ba5      	ldr	r3, [pc, #660]	@ (800dd20 <__ieee754_powf+0x3cc>)
 800da8a:	4598      	cmp	r8, r3
 800da8c:	d908      	bls.n	800daa0 <__ieee754_powf+0x14c>
 800da8e:	2c00      	cmp	r4, #0
 800da90:	dcf3      	bgt.n	800da7a <__ieee754_powf+0x126>
 800da92:	2000      	movs	r0, #0
 800da94:	ecbd 8b02 	vpop	{d8}
 800da98:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da9c:	f000 bab0 	b.w	800e000 <__math_uflowf>
 800daa0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800daa4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800daa8:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800dd24 <__ieee754_powf+0x3d0>
 800daac:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800dab0:	eee0 6a67 	vfms.f32	s13, s0, s15
 800dab4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800dab8:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800dabc:	ee20 7a00 	vmul.f32	s14, s0, s0
 800dac0:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800dd28 <__ieee754_powf+0x3d4>
 800dac4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dac8:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800dd2c <__ieee754_powf+0x3d8>
 800dacc:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800dad0:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800dd30 <__ieee754_powf+0x3dc>
 800dad4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dad8:	eeb0 7a67 	vmov.f32	s14, s15
 800dadc:	eea0 7a26 	vfma.f32	s14, s0, s13
 800dae0:	ee17 3a10 	vmov	r3, s14
 800dae4:	f36f 030b 	bfc	r3, #0, #12
 800dae8:	ee07 3a10 	vmov	s14, r3
 800daec:	eeb0 6a47 	vmov.f32	s12, s14
 800daf0:	eea0 6a66 	vfms.f32	s12, s0, s13
 800daf4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800daf8:	3d01      	subs	r5, #1
 800dafa:	4305      	orrs	r5, r0
 800dafc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db00:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800db04:	f36f 040b 	bfc	r4, #0, #12
 800db08:	bf18      	it	ne
 800db0a:	eeb0 8a66 	vmovne.f32	s16, s13
 800db0e:	ee06 4a90 	vmov	s13, r4
 800db12:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800db16:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800db1a:	ee67 7a26 	vmul.f32	s15, s14, s13
 800db1e:	eee6 0a07 	vfma.f32	s1, s12, s14
 800db22:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800db26:	ee17 1a10 	vmov	r1, s14
 800db2a:	2900      	cmp	r1, #0
 800db2c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800db30:	f340 80dd 	ble.w	800dcee <__ieee754_powf+0x39a>
 800db34:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800db38:	f240 80ca 	bls.w	800dcd0 <__ieee754_powf+0x37c>
 800db3c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800db40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db44:	bf4c      	ite	mi
 800db46:	2001      	movmi	r0, #1
 800db48:	2000      	movpl	r0, #0
 800db4a:	e797      	b.n	800da7c <__ieee754_powf+0x128>
 800db4c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800db50:	bf01      	itttt	eq
 800db52:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800dd34 <__ieee754_powf+0x3e0>
 800db56:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800db5a:	f06f 0317 	mvneq.w	r3, #23
 800db5e:	ee17 7a90 	vmoveq	r7, s15
 800db62:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800db66:	bf18      	it	ne
 800db68:	2300      	movne	r3, #0
 800db6a:	3a7f      	subs	r2, #127	@ 0x7f
 800db6c:	441a      	add	r2, r3
 800db6e:	4b72      	ldr	r3, [pc, #456]	@ (800dd38 <__ieee754_powf+0x3e4>)
 800db70:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800db74:	429f      	cmp	r7, r3
 800db76:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800db7a:	dd06      	ble.n	800db8a <__ieee754_powf+0x236>
 800db7c:	4b6f      	ldr	r3, [pc, #444]	@ (800dd3c <__ieee754_powf+0x3e8>)
 800db7e:	429f      	cmp	r7, r3
 800db80:	f340 80a4 	ble.w	800dccc <__ieee754_powf+0x378>
 800db84:	3201      	adds	r2, #1
 800db86:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800db8a:	2600      	movs	r6, #0
 800db8c:	4b6c      	ldr	r3, [pc, #432]	@ (800dd40 <__ieee754_powf+0x3ec>)
 800db8e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800db92:	ee07 1a10 	vmov	s14, r1
 800db96:	edd3 5a00 	vldr	s11, [r3]
 800db9a:	4b6a      	ldr	r3, [pc, #424]	@ (800dd44 <__ieee754_powf+0x3f0>)
 800db9c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800dba0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dba4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800dba8:	1049      	asrs	r1, r1, #1
 800dbaa:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800dbae:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800dbb2:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800dbb6:	ee37 6a65 	vsub.f32	s12, s14, s11
 800dbba:	ee07 1a90 	vmov	s15, r1
 800dbbe:	ee26 5a24 	vmul.f32	s10, s12, s9
 800dbc2:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800dbc6:	ee15 7a10 	vmov	r7, s10
 800dbca:	401f      	ands	r7, r3
 800dbcc:	ee06 7a90 	vmov	s13, r7
 800dbd0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800dbd4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800dbd8:	ee65 7a05 	vmul.f32	s15, s10, s10
 800dbdc:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800dbe0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800dd48 <__ieee754_powf+0x3f4>
 800dbe4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800dd4c <__ieee754_powf+0x3f8>
 800dbe8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800dbec:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800dd50 <__ieee754_powf+0x3fc>
 800dbf0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800dbf4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800dd24 <__ieee754_powf+0x3d0>
 800dbf8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800dbfc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800dd54 <__ieee754_powf+0x400>
 800dc00:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800dc04:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800dd58 <__ieee754_powf+0x404>
 800dc08:	ee26 6a24 	vmul.f32	s12, s12, s9
 800dc0c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800dc10:	ee35 7a26 	vadd.f32	s14, s10, s13
 800dc14:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800dc18:	ee27 7a06 	vmul.f32	s14, s14, s12
 800dc1c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800dc20:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800dc24:	eef0 5a67 	vmov.f32	s11, s15
 800dc28:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800dc2c:	ee75 5a87 	vadd.f32	s11, s11, s14
 800dc30:	ee15 1a90 	vmov	r1, s11
 800dc34:	4019      	ands	r1, r3
 800dc36:	ee05 1a90 	vmov	s11, r1
 800dc3a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800dc3e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800dc42:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dc46:	ee67 7a85 	vmul.f32	s15, s15, s10
 800dc4a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800dc4e:	eeb0 6a67 	vmov.f32	s12, s15
 800dc52:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800dc56:	ee16 1a10 	vmov	r1, s12
 800dc5a:	4019      	ands	r1, r3
 800dc5c:	ee06 1a10 	vmov	s12, r1
 800dc60:	eeb0 7a46 	vmov.f32	s14, s12
 800dc64:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800dc68:	493c      	ldr	r1, [pc, #240]	@ (800dd5c <__ieee754_powf+0x408>)
 800dc6a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800dc6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc72:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800dd60 <__ieee754_powf+0x40c>
 800dc76:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800dd64 <__ieee754_powf+0x410>
 800dc7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dc7e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800dd68 <__ieee754_powf+0x414>
 800dc82:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dc86:	ed91 7a00 	vldr	s14, [r1]
 800dc8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc8e:	ee07 2a10 	vmov	s14, r2
 800dc92:	4a36      	ldr	r2, [pc, #216]	@ (800dd6c <__ieee754_powf+0x418>)
 800dc94:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800dc98:	eeb0 7a67 	vmov.f32	s14, s15
 800dc9c:	eea6 7a25 	vfma.f32	s14, s12, s11
 800dca0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800dca4:	ed92 5a00 	vldr	s10, [r2]
 800dca8:	ee37 7a05 	vadd.f32	s14, s14, s10
 800dcac:	ee37 7a26 	vadd.f32	s14, s14, s13
 800dcb0:	ee17 2a10 	vmov	r2, s14
 800dcb4:	401a      	ands	r2, r3
 800dcb6:	ee07 2a10 	vmov	s14, r2
 800dcba:	ee77 6a66 	vsub.f32	s13, s14, s13
 800dcbe:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800dcc2:	eee6 6a65 	vfms.f32	s13, s12, s11
 800dcc6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800dcca:	e715      	b.n	800daf8 <__ieee754_powf+0x1a4>
 800dccc:	2601      	movs	r6, #1
 800dcce:	e75d      	b.n	800db8c <__ieee754_powf+0x238>
 800dcd0:	d152      	bne.n	800dd78 <__ieee754_powf+0x424>
 800dcd2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800dd70 <__ieee754_powf+0x41c>
 800dcd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dcda:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800dcde:	eef4 6ac7 	vcmpe.f32	s13, s14
 800dce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce6:	f73f af29 	bgt.w	800db3c <__ieee754_powf+0x1e8>
 800dcea:	2386      	movs	r3, #134	@ 0x86
 800dcec:	e048      	b.n	800dd80 <__ieee754_powf+0x42c>
 800dcee:	4a21      	ldr	r2, [pc, #132]	@ (800dd74 <__ieee754_powf+0x420>)
 800dcf0:	4293      	cmp	r3, r2
 800dcf2:	d907      	bls.n	800dd04 <__ieee754_powf+0x3b0>
 800dcf4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800dcf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcfc:	bf4c      	ite	mi
 800dcfe:	2001      	movmi	r0, #1
 800dd00:	2000      	movpl	r0, #0
 800dd02:	e6c7      	b.n	800da94 <__ieee754_powf+0x140>
 800dd04:	d138      	bne.n	800dd78 <__ieee754_powf+0x424>
 800dd06:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dd0a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800dd0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd12:	dbea      	blt.n	800dcea <__ieee754_powf+0x396>
 800dd14:	e7ee      	b.n	800dcf4 <__ieee754_powf+0x3a0>
 800dd16:	bf00      	nop
 800dd18:	00000000 	.word	0x00000000
 800dd1c:	3f7ffff3 	.word	0x3f7ffff3
 800dd20:	3f800007 	.word	0x3f800007
 800dd24:	3eaaaaab 	.word	0x3eaaaaab
 800dd28:	3fb8aa00 	.word	0x3fb8aa00
 800dd2c:	3fb8aa3b 	.word	0x3fb8aa3b
 800dd30:	36eca570 	.word	0x36eca570
 800dd34:	4b800000 	.word	0x4b800000
 800dd38:	001cc471 	.word	0x001cc471
 800dd3c:	005db3d6 	.word	0x005db3d6
 800dd40:	08011110 	.word	0x08011110
 800dd44:	fffff000 	.word	0xfffff000
 800dd48:	3e6c3255 	.word	0x3e6c3255
 800dd4c:	3e53f142 	.word	0x3e53f142
 800dd50:	3e8ba305 	.word	0x3e8ba305
 800dd54:	3edb6db7 	.word	0x3edb6db7
 800dd58:	3f19999a 	.word	0x3f19999a
 800dd5c:	08011100 	.word	0x08011100
 800dd60:	3f76384f 	.word	0x3f76384f
 800dd64:	3f763800 	.word	0x3f763800
 800dd68:	369dc3a0 	.word	0x369dc3a0
 800dd6c:	08011108 	.word	0x08011108
 800dd70:	3338aa3c 	.word	0x3338aa3c
 800dd74:	43160000 	.word	0x43160000
 800dd78:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800dd7c:	d96f      	bls.n	800de5e <__ieee754_powf+0x50a>
 800dd7e:	15db      	asrs	r3, r3, #23
 800dd80:	3b7e      	subs	r3, #126	@ 0x7e
 800dd82:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800dd86:	4118      	asrs	r0, r3
 800dd88:	4408      	add	r0, r1
 800dd8a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800dd8e:	4a4e      	ldr	r2, [pc, #312]	@ (800dec8 <__ieee754_powf+0x574>)
 800dd90:	3b7f      	subs	r3, #127	@ 0x7f
 800dd92:	411a      	asrs	r2, r3
 800dd94:	4002      	ands	r2, r0
 800dd96:	ee07 2a10 	vmov	s14, r2
 800dd9a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800dd9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800dda2:	f1c3 0317 	rsb	r3, r3, #23
 800dda6:	4118      	asrs	r0, r3
 800dda8:	2900      	cmp	r1, #0
 800ddaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ddae:	bfb8      	it	lt
 800ddb0:	4240      	neglt	r0, r0
 800ddb2:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ddb6:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800decc <__ieee754_powf+0x578>
 800ddba:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800ded0 <__ieee754_powf+0x57c>
 800ddbe:	ee16 3a90 	vmov	r3, s13
 800ddc2:	f36f 030b 	bfc	r3, #0, #12
 800ddc6:	ee06 3a90 	vmov	s13, r3
 800ddca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ddce:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ddd2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ddd6:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800ded4 <__ieee754_powf+0x580>
 800ddda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ddde:	eee0 7a87 	vfma.f32	s15, s1, s14
 800dde2:	eeb0 7a67 	vmov.f32	s14, s15
 800dde6:	eea6 7a86 	vfma.f32	s14, s13, s12
 800ddea:	eef0 5a47 	vmov.f32	s11, s14
 800ddee:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800ddf2:	ee67 6a07 	vmul.f32	s13, s14, s14
 800ddf6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ddfa:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800ded8 <__ieee754_powf+0x584>
 800ddfe:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800dedc <__ieee754_powf+0x588>
 800de02:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800de06:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800dee0 <__ieee754_powf+0x58c>
 800de0a:	eee6 5a26 	vfma.f32	s11, s12, s13
 800de0e:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800dee4 <__ieee754_powf+0x590>
 800de12:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800de16:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800dee8 <__ieee754_powf+0x594>
 800de1a:	eee6 5a26 	vfma.f32	s11, s12, s13
 800de1e:	eeb0 6a47 	vmov.f32	s12, s14
 800de22:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800de26:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800de2a:	ee67 5a06 	vmul.f32	s11, s14, s12
 800de2e:	ee36 6a66 	vsub.f32	s12, s12, s13
 800de32:	eee7 7a27 	vfma.f32	s15, s14, s15
 800de36:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800de3a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800de3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de42:	ee30 0a67 	vsub.f32	s0, s0, s15
 800de46:	ee10 3a10 	vmov	r3, s0
 800de4a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800de4e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800de52:	da06      	bge.n	800de62 <__ieee754_powf+0x50e>
 800de54:	f000 f854 	bl	800df00 <scalbnf>
 800de58:	ee20 0a08 	vmul.f32	s0, s0, s16
 800de5c:	e592      	b.n	800d984 <__ieee754_powf+0x30>
 800de5e:	2000      	movs	r0, #0
 800de60:	e7a7      	b.n	800ddb2 <__ieee754_powf+0x45e>
 800de62:	ee00 3a10 	vmov	s0, r3
 800de66:	e7f7      	b.n	800de58 <__ieee754_powf+0x504>
 800de68:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800de6c:	e58a      	b.n	800d984 <__ieee754_powf+0x30>
 800de6e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800deec <__ieee754_powf+0x598>
 800de72:	e587      	b.n	800d984 <__ieee754_powf+0x30>
 800de74:	eeb0 0a48 	vmov.f32	s0, s16
 800de78:	e584      	b.n	800d984 <__ieee754_powf+0x30>
 800de7a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800de7e:	f43f adbb 	beq.w	800d9f8 <__ieee754_powf+0xa4>
 800de82:	2502      	movs	r5, #2
 800de84:	eeb0 0a48 	vmov.f32	s0, s16
 800de88:	f000 f832 	bl	800def0 <fabsf>
 800de8c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800de90:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800de94:	4647      	mov	r7, r8
 800de96:	d003      	beq.n	800dea0 <__ieee754_powf+0x54c>
 800de98:	f1b8 0f00 	cmp.w	r8, #0
 800de9c:	f47f addb 	bne.w	800da56 <__ieee754_powf+0x102>
 800dea0:	2c00      	cmp	r4, #0
 800dea2:	bfbc      	itt	lt
 800dea4:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800dea8:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800deac:	2e00      	cmp	r6, #0
 800deae:	f6bf ad69 	bge.w	800d984 <__ieee754_powf+0x30>
 800deb2:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800deb6:	ea58 0805 	orrs.w	r8, r8, r5
 800deba:	f47f adc7 	bne.w	800da4c <__ieee754_powf+0xf8>
 800debe:	ee70 7a40 	vsub.f32	s15, s0, s0
 800dec2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800dec6:	e55d      	b.n	800d984 <__ieee754_powf+0x30>
 800dec8:	ff800000 	.word	0xff800000
 800decc:	3f317218 	.word	0x3f317218
 800ded0:	3f317200 	.word	0x3f317200
 800ded4:	35bfbe8c 	.word	0x35bfbe8c
 800ded8:	b5ddea0e 	.word	0xb5ddea0e
 800dedc:	3331bb4c 	.word	0x3331bb4c
 800dee0:	388ab355 	.word	0x388ab355
 800dee4:	bb360b61 	.word	0xbb360b61
 800dee8:	3e2aaaab 	.word	0x3e2aaaab
 800deec:	00000000 	.word	0x00000000

0800def0 <fabsf>:
 800def0:	ee10 3a10 	vmov	r3, s0
 800def4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800def8:	ee00 3a10 	vmov	s0, r3
 800defc:	4770      	bx	lr
	...

0800df00 <scalbnf>:
 800df00:	ee10 3a10 	vmov	r3, s0
 800df04:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800df08:	d02b      	beq.n	800df62 <scalbnf+0x62>
 800df0a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800df0e:	d302      	bcc.n	800df16 <scalbnf+0x16>
 800df10:	ee30 0a00 	vadd.f32	s0, s0, s0
 800df14:	4770      	bx	lr
 800df16:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800df1a:	d123      	bne.n	800df64 <scalbnf+0x64>
 800df1c:	4b24      	ldr	r3, [pc, #144]	@ (800dfb0 <scalbnf+0xb0>)
 800df1e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800dfb4 <scalbnf+0xb4>
 800df22:	4298      	cmp	r0, r3
 800df24:	ee20 0a27 	vmul.f32	s0, s0, s15
 800df28:	db17      	blt.n	800df5a <scalbnf+0x5a>
 800df2a:	ee10 3a10 	vmov	r3, s0
 800df2e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800df32:	3a19      	subs	r2, #25
 800df34:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800df38:	4288      	cmp	r0, r1
 800df3a:	dd15      	ble.n	800df68 <scalbnf+0x68>
 800df3c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800dfb8 <scalbnf+0xb8>
 800df40:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800dfbc <scalbnf+0xbc>
 800df44:	ee10 3a10 	vmov	r3, s0
 800df48:	eeb0 7a67 	vmov.f32	s14, s15
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	bfb8      	it	lt
 800df50:	eef0 7a66 	vmovlt.f32	s15, s13
 800df54:	ee27 0a87 	vmul.f32	s0, s15, s14
 800df58:	4770      	bx	lr
 800df5a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800dfc0 <scalbnf+0xc0>
 800df5e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800df62:	4770      	bx	lr
 800df64:	0dd2      	lsrs	r2, r2, #23
 800df66:	e7e5      	b.n	800df34 <scalbnf+0x34>
 800df68:	4410      	add	r0, r2
 800df6a:	28fe      	cmp	r0, #254	@ 0xfe
 800df6c:	dce6      	bgt.n	800df3c <scalbnf+0x3c>
 800df6e:	2800      	cmp	r0, #0
 800df70:	dd06      	ble.n	800df80 <scalbnf+0x80>
 800df72:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800df76:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800df7a:	ee00 3a10 	vmov	s0, r3
 800df7e:	4770      	bx	lr
 800df80:	f110 0f16 	cmn.w	r0, #22
 800df84:	da09      	bge.n	800df9a <scalbnf+0x9a>
 800df86:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800dfc0 <scalbnf+0xc0>
 800df8a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800dfc4 <scalbnf+0xc4>
 800df8e:	ee10 3a10 	vmov	r3, s0
 800df92:	eeb0 7a67 	vmov.f32	s14, s15
 800df96:	2b00      	cmp	r3, #0
 800df98:	e7d9      	b.n	800df4e <scalbnf+0x4e>
 800df9a:	3019      	adds	r0, #25
 800df9c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dfa0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dfa4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800dfc8 <scalbnf+0xc8>
 800dfa8:	ee07 3a90 	vmov	s15, r3
 800dfac:	e7d7      	b.n	800df5e <scalbnf+0x5e>
 800dfae:	bf00      	nop
 800dfb0:	ffff3cb0 	.word	0xffff3cb0
 800dfb4:	4c000000 	.word	0x4c000000
 800dfb8:	7149f2ca 	.word	0x7149f2ca
 800dfbc:	f149f2ca 	.word	0xf149f2ca
 800dfc0:	0da24260 	.word	0x0da24260
 800dfc4:	8da24260 	.word	0x8da24260
 800dfc8:	33000000 	.word	0x33000000

0800dfcc <with_errnof>:
 800dfcc:	b510      	push	{r4, lr}
 800dfce:	ed2d 8b02 	vpush	{d8}
 800dfd2:	eeb0 8a40 	vmov.f32	s16, s0
 800dfd6:	4604      	mov	r4, r0
 800dfd8:	f000 f84c 	bl	800e074 <__errno>
 800dfdc:	eeb0 0a48 	vmov.f32	s0, s16
 800dfe0:	ecbd 8b02 	vpop	{d8}
 800dfe4:	6004      	str	r4, [r0, #0]
 800dfe6:	bd10      	pop	{r4, pc}

0800dfe8 <xflowf>:
 800dfe8:	b130      	cbz	r0, 800dff8 <xflowf+0x10>
 800dfea:	eef1 7a40 	vneg.f32	s15, s0
 800dfee:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dff2:	2022      	movs	r0, #34	@ 0x22
 800dff4:	f7ff bfea 	b.w	800dfcc <with_errnof>
 800dff8:	eef0 7a40 	vmov.f32	s15, s0
 800dffc:	e7f7      	b.n	800dfee <xflowf+0x6>
	...

0800e000 <__math_uflowf>:
 800e000:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e008 <__math_uflowf+0x8>
 800e004:	f7ff bff0 	b.w	800dfe8 <xflowf>
 800e008:	10000000 	.word	0x10000000

0800e00c <__math_oflowf>:
 800e00c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e014 <__math_oflowf+0x8>
 800e010:	f7ff bfea 	b.w	800dfe8 <xflowf>
 800e014:	70000000 	.word	0x70000000

0800e018 <__ieee754_sqrtf>:
 800e018:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e01c:	4770      	bx	lr
	...

0800e020 <siprintf>:
 800e020:	b40e      	push	{r1, r2, r3}
 800e022:	b510      	push	{r4, lr}
 800e024:	b09d      	sub	sp, #116	@ 0x74
 800e026:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e028:	9002      	str	r0, [sp, #8]
 800e02a:	9006      	str	r0, [sp, #24]
 800e02c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e030:	480a      	ldr	r0, [pc, #40]	@ (800e05c <siprintf+0x3c>)
 800e032:	9107      	str	r1, [sp, #28]
 800e034:	9104      	str	r1, [sp, #16]
 800e036:	490a      	ldr	r1, [pc, #40]	@ (800e060 <siprintf+0x40>)
 800e038:	f853 2b04 	ldr.w	r2, [r3], #4
 800e03c:	9105      	str	r1, [sp, #20]
 800e03e:	2400      	movs	r4, #0
 800e040:	a902      	add	r1, sp, #8
 800e042:	6800      	ldr	r0, [r0, #0]
 800e044:	9301      	str	r3, [sp, #4]
 800e046:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e048:	f000 f994 	bl	800e374 <_svfiprintf_r>
 800e04c:	9b02      	ldr	r3, [sp, #8]
 800e04e:	701c      	strb	r4, [r3, #0]
 800e050:	b01d      	add	sp, #116	@ 0x74
 800e052:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e056:	b003      	add	sp, #12
 800e058:	4770      	bx	lr
 800e05a:	bf00      	nop
 800e05c:	20000198 	.word	0x20000198
 800e060:	ffff0208 	.word	0xffff0208

0800e064 <memset>:
 800e064:	4402      	add	r2, r0
 800e066:	4603      	mov	r3, r0
 800e068:	4293      	cmp	r3, r2
 800e06a:	d100      	bne.n	800e06e <memset+0xa>
 800e06c:	4770      	bx	lr
 800e06e:	f803 1b01 	strb.w	r1, [r3], #1
 800e072:	e7f9      	b.n	800e068 <memset+0x4>

0800e074 <__errno>:
 800e074:	4b01      	ldr	r3, [pc, #4]	@ (800e07c <__errno+0x8>)
 800e076:	6818      	ldr	r0, [r3, #0]
 800e078:	4770      	bx	lr
 800e07a:	bf00      	nop
 800e07c:	20000198 	.word	0x20000198

0800e080 <__libc_init_array>:
 800e080:	b570      	push	{r4, r5, r6, lr}
 800e082:	4d0d      	ldr	r5, [pc, #52]	@ (800e0b8 <__libc_init_array+0x38>)
 800e084:	4c0d      	ldr	r4, [pc, #52]	@ (800e0bc <__libc_init_array+0x3c>)
 800e086:	1b64      	subs	r4, r4, r5
 800e088:	10a4      	asrs	r4, r4, #2
 800e08a:	2600      	movs	r6, #0
 800e08c:	42a6      	cmp	r6, r4
 800e08e:	d109      	bne.n	800e0a4 <__libc_init_array+0x24>
 800e090:	4d0b      	ldr	r5, [pc, #44]	@ (800e0c0 <__libc_init_array+0x40>)
 800e092:	4c0c      	ldr	r4, [pc, #48]	@ (800e0c4 <__libc_init_array+0x44>)
 800e094:	f000 fc64 	bl	800e960 <_init>
 800e098:	1b64      	subs	r4, r4, r5
 800e09a:	10a4      	asrs	r4, r4, #2
 800e09c:	2600      	movs	r6, #0
 800e09e:	42a6      	cmp	r6, r4
 800e0a0:	d105      	bne.n	800e0ae <__libc_init_array+0x2e>
 800e0a2:	bd70      	pop	{r4, r5, r6, pc}
 800e0a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e0a8:	4798      	blx	r3
 800e0aa:	3601      	adds	r6, #1
 800e0ac:	e7ee      	b.n	800e08c <__libc_init_array+0xc>
 800e0ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800e0b2:	4798      	blx	r3
 800e0b4:	3601      	adds	r6, #1
 800e0b6:	e7f2      	b.n	800e09e <__libc_init_array+0x1e>
 800e0b8:	08011154 	.word	0x08011154
 800e0bc:	08011154 	.word	0x08011154
 800e0c0:	08011154 	.word	0x08011154
 800e0c4:	08011158 	.word	0x08011158

0800e0c8 <__retarget_lock_acquire_recursive>:
 800e0c8:	4770      	bx	lr

0800e0ca <__retarget_lock_release_recursive>:
 800e0ca:	4770      	bx	lr

0800e0cc <_free_r>:
 800e0cc:	b538      	push	{r3, r4, r5, lr}
 800e0ce:	4605      	mov	r5, r0
 800e0d0:	2900      	cmp	r1, #0
 800e0d2:	d041      	beq.n	800e158 <_free_r+0x8c>
 800e0d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0d8:	1f0c      	subs	r4, r1, #4
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	bfb8      	it	lt
 800e0de:	18e4      	addlt	r4, r4, r3
 800e0e0:	f000 f8e0 	bl	800e2a4 <__malloc_lock>
 800e0e4:	4a1d      	ldr	r2, [pc, #116]	@ (800e15c <_free_r+0x90>)
 800e0e6:	6813      	ldr	r3, [r2, #0]
 800e0e8:	b933      	cbnz	r3, 800e0f8 <_free_r+0x2c>
 800e0ea:	6063      	str	r3, [r4, #4]
 800e0ec:	6014      	str	r4, [r2, #0]
 800e0ee:	4628      	mov	r0, r5
 800e0f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0f4:	f000 b8dc 	b.w	800e2b0 <__malloc_unlock>
 800e0f8:	42a3      	cmp	r3, r4
 800e0fa:	d908      	bls.n	800e10e <_free_r+0x42>
 800e0fc:	6820      	ldr	r0, [r4, #0]
 800e0fe:	1821      	adds	r1, r4, r0
 800e100:	428b      	cmp	r3, r1
 800e102:	bf01      	itttt	eq
 800e104:	6819      	ldreq	r1, [r3, #0]
 800e106:	685b      	ldreq	r3, [r3, #4]
 800e108:	1809      	addeq	r1, r1, r0
 800e10a:	6021      	streq	r1, [r4, #0]
 800e10c:	e7ed      	b.n	800e0ea <_free_r+0x1e>
 800e10e:	461a      	mov	r2, r3
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	b10b      	cbz	r3, 800e118 <_free_r+0x4c>
 800e114:	42a3      	cmp	r3, r4
 800e116:	d9fa      	bls.n	800e10e <_free_r+0x42>
 800e118:	6811      	ldr	r1, [r2, #0]
 800e11a:	1850      	adds	r0, r2, r1
 800e11c:	42a0      	cmp	r0, r4
 800e11e:	d10b      	bne.n	800e138 <_free_r+0x6c>
 800e120:	6820      	ldr	r0, [r4, #0]
 800e122:	4401      	add	r1, r0
 800e124:	1850      	adds	r0, r2, r1
 800e126:	4283      	cmp	r3, r0
 800e128:	6011      	str	r1, [r2, #0]
 800e12a:	d1e0      	bne.n	800e0ee <_free_r+0x22>
 800e12c:	6818      	ldr	r0, [r3, #0]
 800e12e:	685b      	ldr	r3, [r3, #4]
 800e130:	6053      	str	r3, [r2, #4]
 800e132:	4408      	add	r0, r1
 800e134:	6010      	str	r0, [r2, #0]
 800e136:	e7da      	b.n	800e0ee <_free_r+0x22>
 800e138:	d902      	bls.n	800e140 <_free_r+0x74>
 800e13a:	230c      	movs	r3, #12
 800e13c:	602b      	str	r3, [r5, #0]
 800e13e:	e7d6      	b.n	800e0ee <_free_r+0x22>
 800e140:	6820      	ldr	r0, [r4, #0]
 800e142:	1821      	adds	r1, r4, r0
 800e144:	428b      	cmp	r3, r1
 800e146:	bf04      	itt	eq
 800e148:	6819      	ldreq	r1, [r3, #0]
 800e14a:	685b      	ldreq	r3, [r3, #4]
 800e14c:	6063      	str	r3, [r4, #4]
 800e14e:	bf04      	itt	eq
 800e150:	1809      	addeq	r1, r1, r0
 800e152:	6021      	streq	r1, [r4, #0]
 800e154:	6054      	str	r4, [r2, #4]
 800e156:	e7ca      	b.n	800e0ee <_free_r+0x22>
 800e158:	bd38      	pop	{r3, r4, r5, pc}
 800e15a:	bf00      	nop
 800e15c:	200014d4 	.word	0x200014d4

0800e160 <sbrk_aligned>:
 800e160:	b570      	push	{r4, r5, r6, lr}
 800e162:	4e0f      	ldr	r6, [pc, #60]	@ (800e1a0 <sbrk_aligned+0x40>)
 800e164:	460c      	mov	r4, r1
 800e166:	6831      	ldr	r1, [r6, #0]
 800e168:	4605      	mov	r5, r0
 800e16a:	b911      	cbnz	r1, 800e172 <sbrk_aligned+0x12>
 800e16c:	f000 fba4 	bl	800e8b8 <_sbrk_r>
 800e170:	6030      	str	r0, [r6, #0]
 800e172:	4621      	mov	r1, r4
 800e174:	4628      	mov	r0, r5
 800e176:	f000 fb9f 	bl	800e8b8 <_sbrk_r>
 800e17a:	1c43      	adds	r3, r0, #1
 800e17c:	d103      	bne.n	800e186 <sbrk_aligned+0x26>
 800e17e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e182:	4620      	mov	r0, r4
 800e184:	bd70      	pop	{r4, r5, r6, pc}
 800e186:	1cc4      	adds	r4, r0, #3
 800e188:	f024 0403 	bic.w	r4, r4, #3
 800e18c:	42a0      	cmp	r0, r4
 800e18e:	d0f8      	beq.n	800e182 <sbrk_aligned+0x22>
 800e190:	1a21      	subs	r1, r4, r0
 800e192:	4628      	mov	r0, r5
 800e194:	f000 fb90 	bl	800e8b8 <_sbrk_r>
 800e198:	3001      	adds	r0, #1
 800e19a:	d1f2      	bne.n	800e182 <sbrk_aligned+0x22>
 800e19c:	e7ef      	b.n	800e17e <sbrk_aligned+0x1e>
 800e19e:	bf00      	nop
 800e1a0:	200014d0 	.word	0x200014d0

0800e1a4 <_malloc_r>:
 800e1a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1a8:	1ccd      	adds	r5, r1, #3
 800e1aa:	f025 0503 	bic.w	r5, r5, #3
 800e1ae:	3508      	adds	r5, #8
 800e1b0:	2d0c      	cmp	r5, #12
 800e1b2:	bf38      	it	cc
 800e1b4:	250c      	movcc	r5, #12
 800e1b6:	2d00      	cmp	r5, #0
 800e1b8:	4606      	mov	r6, r0
 800e1ba:	db01      	blt.n	800e1c0 <_malloc_r+0x1c>
 800e1bc:	42a9      	cmp	r1, r5
 800e1be:	d904      	bls.n	800e1ca <_malloc_r+0x26>
 800e1c0:	230c      	movs	r3, #12
 800e1c2:	6033      	str	r3, [r6, #0]
 800e1c4:	2000      	movs	r0, #0
 800e1c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e2a0 <_malloc_r+0xfc>
 800e1ce:	f000 f869 	bl	800e2a4 <__malloc_lock>
 800e1d2:	f8d8 3000 	ldr.w	r3, [r8]
 800e1d6:	461c      	mov	r4, r3
 800e1d8:	bb44      	cbnz	r4, 800e22c <_malloc_r+0x88>
 800e1da:	4629      	mov	r1, r5
 800e1dc:	4630      	mov	r0, r6
 800e1de:	f7ff ffbf 	bl	800e160 <sbrk_aligned>
 800e1e2:	1c43      	adds	r3, r0, #1
 800e1e4:	4604      	mov	r4, r0
 800e1e6:	d158      	bne.n	800e29a <_malloc_r+0xf6>
 800e1e8:	f8d8 4000 	ldr.w	r4, [r8]
 800e1ec:	4627      	mov	r7, r4
 800e1ee:	2f00      	cmp	r7, #0
 800e1f0:	d143      	bne.n	800e27a <_malloc_r+0xd6>
 800e1f2:	2c00      	cmp	r4, #0
 800e1f4:	d04b      	beq.n	800e28e <_malloc_r+0xea>
 800e1f6:	6823      	ldr	r3, [r4, #0]
 800e1f8:	4639      	mov	r1, r7
 800e1fa:	4630      	mov	r0, r6
 800e1fc:	eb04 0903 	add.w	r9, r4, r3
 800e200:	f000 fb5a 	bl	800e8b8 <_sbrk_r>
 800e204:	4581      	cmp	r9, r0
 800e206:	d142      	bne.n	800e28e <_malloc_r+0xea>
 800e208:	6821      	ldr	r1, [r4, #0]
 800e20a:	1a6d      	subs	r5, r5, r1
 800e20c:	4629      	mov	r1, r5
 800e20e:	4630      	mov	r0, r6
 800e210:	f7ff ffa6 	bl	800e160 <sbrk_aligned>
 800e214:	3001      	adds	r0, #1
 800e216:	d03a      	beq.n	800e28e <_malloc_r+0xea>
 800e218:	6823      	ldr	r3, [r4, #0]
 800e21a:	442b      	add	r3, r5
 800e21c:	6023      	str	r3, [r4, #0]
 800e21e:	f8d8 3000 	ldr.w	r3, [r8]
 800e222:	685a      	ldr	r2, [r3, #4]
 800e224:	bb62      	cbnz	r2, 800e280 <_malloc_r+0xdc>
 800e226:	f8c8 7000 	str.w	r7, [r8]
 800e22a:	e00f      	b.n	800e24c <_malloc_r+0xa8>
 800e22c:	6822      	ldr	r2, [r4, #0]
 800e22e:	1b52      	subs	r2, r2, r5
 800e230:	d420      	bmi.n	800e274 <_malloc_r+0xd0>
 800e232:	2a0b      	cmp	r2, #11
 800e234:	d917      	bls.n	800e266 <_malloc_r+0xc2>
 800e236:	1961      	adds	r1, r4, r5
 800e238:	42a3      	cmp	r3, r4
 800e23a:	6025      	str	r5, [r4, #0]
 800e23c:	bf18      	it	ne
 800e23e:	6059      	strne	r1, [r3, #4]
 800e240:	6863      	ldr	r3, [r4, #4]
 800e242:	bf08      	it	eq
 800e244:	f8c8 1000 	streq.w	r1, [r8]
 800e248:	5162      	str	r2, [r4, r5]
 800e24a:	604b      	str	r3, [r1, #4]
 800e24c:	4630      	mov	r0, r6
 800e24e:	f000 f82f 	bl	800e2b0 <__malloc_unlock>
 800e252:	f104 000b 	add.w	r0, r4, #11
 800e256:	1d23      	adds	r3, r4, #4
 800e258:	f020 0007 	bic.w	r0, r0, #7
 800e25c:	1ac2      	subs	r2, r0, r3
 800e25e:	bf1c      	itt	ne
 800e260:	1a1b      	subne	r3, r3, r0
 800e262:	50a3      	strne	r3, [r4, r2]
 800e264:	e7af      	b.n	800e1c6 <_malloc_r+0x22>
 800e266:	6862      	ldr	r2, [r4, #4]
 800e268:	42a3      	cmp	r3, r4
 800e26a:	bf0c      	ite	eq
 800e26c:	f8c8 2000 	streq.w	r2, [r8]
 800e270:	605a      	strne	r2, [r3, #4]
 800e272:	e7eb      	b.n	800e24c <_malloc_r+0xa8>
 800e274:	4623      	mov	r3, r4
 800e276:	6864      	ldr	r4, [r4, #4]
 800e278:	e7ae      	b.n	800e1d8 <_malloc_r+0x34>
 800e27a:	463c      	mov	r4, r7
 800e27c:	687f      	ldr	r7, [r7, #4]
 800e27e:	e7b6      	b.n	800e1ee <_malloc_r+0x4a>
 800e280:	461a      	mov	r2, r3
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	42a3      	cmp	r3, r4
 800e286:	d1fb      	bne.n	800e280 <_malloc_r+0xdc>
 800e288:	2300      	movs	r3, #0
 800e28a:	6053      	str	r3, [r2, #4]
 800e28c:	e7de      	b.n	800e24c <_malloc_r+0xa8>
 800e28e:	230c      	movs	r3, #12
 800e290:	6033      	str	r3, [r6, #0]
 800e292:	4630      	mov	r0, r6
 800e294:	f000 f80c 	bl	800e2b0 <__malloc_unlock>
 800e298:	e794      	b.n	800e1c4 <_malloc_r+0x20>
 800e29a:	6005      	str	r5, [r0, #0]
 800e29c:	e7d6      	b.n	800e24c <_malloc_r+0xa8>
 800e29e:	bf00      	nop
 800e2a0:	200014d4 	.word	0x200014d4

0800e2a4 <__malloc_lock>:
 800e2a4:	4801      	ldr	r0, [pc, #4]	@ (800e2ac <__malloc_lock+0x8>)
 800e2a6:	f7ff bf0f 	b.w	800e0c8 <__retarget_lock_acquire_recursive>
 800e2aa:	bf00      	nop
 800e2ac:	200014cc 	.word	0x200014cc

0800e2b0 <__malloc_unlock>:
 800e2b0:	4801      	ldr	r0, [pc, #4]	@ (800e2b8 <__malloc_unlock+0x8>)
 800e2b2:	f7ff bf0a 	b.w	800e0ca <__retarget_lock_release_recursive>
 800e2b6:	bf00      	nop
 800e2b8:	200014cc 	.word	0x200014cc

0800e2bc <__ssputs_r>:
 800e2bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2c0:	688e      	ldr	r6, [r1, #8]
 800e2c2:	461f      	mov	r7, r3
 800e2c4:	42be      	cmp	r6, r7
 800e2c6:	680b      	ldr	r3, [r1, #0]
 800e2c8:	4682      	mov	sl, r0
 800e2ca:	460c      	mov	r4, r1
 800e2cc:	4690      	mov	r8, r2
 800e2ce:	d82d      	bhi.n	800e32c <__ssputs_r+0x70>
 800e2d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e2d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e2d8:	d026      	beq.n	800e328 <__ssputs_r+0x6c>
 800e2da:	6965      	ldr	r5, [r4, #20]
 800e2dc:	6909      	ldr	r1, [r1, #16]
 800e2de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e2e2:	eba3 0901 	sub.w	r9, r3, r1
 800e2e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e2ea:	1c7b      	adds	r3, r7, #1
 800e2ec:	444b      	add	r3, r9
 800e2ee:	106d      	asrs	r5, r5, #1
 800e2f0:	429d      	cmp	r5, r3
 800e2f2:	bf38      	it	cc
 800e2f4:	461d      	movcc	r5, r3
 800e2f6:	0553      	lsls	r3, r2, #21
 800e2f8:	d527      	bpl.n	800e34a <__ssputs_r+0x8e>
 800e2fa:	4629      	mov	r1, r5
 800e2fc:	f7ff ff52 	bl	800e1a4 <_malloc_r>
 800e300:	4606      	mov	r6, r0
 800e302:	b360      	cbz	r0, 800e35e <__ssputs_r+0xa2>
 800e304:	6921      	ldr	r1, [r4, #16]
 800e306:	464a      	mov	r2, r9
 800e308:	f000 fae6 	bl	800e8d8 <memcpy>
 800e30c:	89a3      	ldrh	r3, [r4, #12]
 800e30e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e316:	81a3      	strh	r3, [r4, #12]
 800e318:	6126      	str	r6, [r4, #16]
 800e31a:	6165      	str	r5, [r4, #20]
 800e31c:	444e      	add	r6, r9
 800e31e:	eba5 0509 	sub.w	r5, r5, r9
 800e322:	6026      	str	r6, [r4, #0]
 800e324:	60a5      	str	r5, [r4, #8]
 800e326:	463e      	mov	r6, r7
 800e328:	42be      	cmp	r6, r7
 800e32a:	d900      	bls.n	800e32e <__ssputs_r+0x72>
 800e32c:	463e      	mov	r6, r7
 800e32e:	6820      	ldr	r0, [r4, #0]
 800e330:	4632      	mov	r2, r6
 800e332:	4641      	mov	r1, r8
 800e334:	f000 faa6 	bl	800e884 <memmove>
 800e338:	68a3      	ldr	r3, [r4, #8]
 800e33a:	1b9b      	subs	r3, r3, r6
 800e33c:	60a3      	str	r3, [r4, #8]
 800e33e:	6823      	ldr	r3, [r4, #0]
 800e340:	4433      	add	r3, r6
 800e342:	6023      	str	r3, [r4, #0]
 800e344:	2000      	movs	r0, #0
 800e346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e34a:	462a      	mov	r2, r5
 800e34c:	f000 fad2 	bl	800e8f4 <_realloc_r>
 800e350:	4606      	mov	r6, r0
 800e352:	2800      	cmp	r0, #0
 800e354:	d1e0      	bne.n	800e318 <__ssputs_r+0x5c>
 800e356:	6921      	ldr	r1, [r4, #16]
 800e358:	4650      	mov	r0, sl
 800e35a:	f7ff feb7 	bl	800e0cc <_free_r>
 800e35e:	230c      	movs	r3, #12
 800e360:	f8ca 3000 	str.w	r3, [sl]
 800e364:	89a3      	ldrh	r3, [r4, #12]
 800e366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e36a:	81a3      	strh	r3, [r4, #12]
 800e36c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e370:	e7e9      	b.n	800e346 <__ssputs_r+0x8a>
	...

0800e374 <_svfiprintf_r>:
 800e374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e378:	4698      	mov	r8, r3
 800e37a:	898b      	ldrh	r3, [r1, #12]
 800e37c:	061b      	lsls	r3, r3, #24
 800e37e:	b09d      	sub	sp, #116	@ 0x74
 800e380:	4607      	mov	r7, r0
 800e382:	460d      	mov	r5, r1
 800e384:	4614      	mov	r4, r2
 800e386:	d510      	bpl.n	800e3aa <_svfiprintf_r+0x36>
 800e388:	690b      	ldr	r3, [r1, #16]
 800e38a:	b973      	cbnz	r3, 800e3aa <_svfiprintf_r+0x36>
 800e38c:	2140      	movs	r1, #64	@ 0x40
 800e38e:	f7ff ff09 	bl	800e1a4 <_malloc_r>
 800e392:	6028      	str	r0, [r5, #0]
 800e394:	6128      	str	r0, [r5, #16]
 800e396:	b930      	cbnz	r0, 800e3a6 <_svfiprintf_r+0x32>
 800e398:	230c      	movs	r3, #12
 800e39a:	603b      	str	r3, [r7, #0]
 800e39c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3a0:	b01d      	add	sp, #116	@ 0x74
 800e3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3a6:	2340      	movs	r3, #64	@ 0x40
 800e3a8:	616b      	str	r3, [r5, #20]
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3ae:	2320      	movs	r3, #32
 800e3b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e3b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e3b8:	2330      	movs	r3, #48	@ 0x30
 800e3ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e558 <_svfiprintf_r+0x1e4>
 800e3be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e3c2:	f04f 0901 	mov.w	r9, #1
 800e3c6:	4623      	mov	r3, r4
 800e3c8:	469a      	mov	sl, r3
 800e3ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3ce:	b10a      	cbz	r2, 800e3d4 <_svfiprintf_r+0x60>
 800e3d0:	2a25      	cmp	r2, #37	@ 0x25
 800e3d2:	d1f9      	bne.n	800e3c8 <_svfiprintf_r+0x54>
 800e3d4:	ebba 0b04 	subs.w	fp, sl, r4
 800e3d8:	d00b      	beq.n	800e3f2 <_svfiprintf_r+0x7e>
 800e3da:	465b      	mov	r3, fp
 800e3dc:	4622      	mov	r2, r4
 800e3de:	4629      	mov	r1, r5
 800e3e0:	4638      	mov	r0, r7
 800e3e2:	f7ff ff6b 	bl	800e2bc <__ssputs_r>
 800e3e6:	3001      	adds	r0, #1
 800e3e8:	f000 80a7 	beq.w	800e53a <_svfiprintf_r+0x1c6>
 800e3ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3ee:	445a      	add	r2, fp
 800e3f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e3f2:	f89a 3000 	ldrb.w	r3, [sl]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	f000 809f 	beq.w	800e53a <_svfiprintf_r+0x1c6>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e406:	f10a 0a01 	add.w	sl, sl, #1
 800e40a:	9304      	str	r3, [sp, #16]
 800e40c:	9307      	str	r3, [sp, #28]
 800e40e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e412:	931a      	str	r3, [sp, #104]	@ 0x68
 800e414:	4654      	mov	r4, sl
 800e416:	2205      	movs	r2, #5
 800e418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e41c:	484e      	ldr	r0, [pc, #312]	@ (800e558 <_svfiprintf_r+0x1e4>)
 800e41e:	f7f1 fee7 	bl	80001f0 <memchr>
 800e422:	9a04      	ldr	r2, [sp, #16]
 800e424:	b9d8      	cbnz	r0, 800e45e <_svfiprintf_r+0xea>
 800e426:	06d0      	lsls	r0, r2, #27
 800e428:	bf44      	itt	mi
 800e42a:	2320      	movmi	r3, #32
 800e42c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e430:	0711      	lsls	r1, r2, #28
 800e432:	bf44      	itt	mi
 800e434:	232b      	movmi	r3, #43	@ 0x2b
 800e436:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e43a:	f89a 3000 	ldrb.w	r3, [sl]
 800e43e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e440:	d015      	beq.n	800e46e <_svfiprintf_r+0xfa>
 800e442:	9a07      	ldr	r2, [sp, #28]
 800e444:	4654      	mov	r4, sl
 800e446:	2000      	movs	r0, #0
 800e448:	f04f 0c0a 	mov.w	ip, #10
 800e44c:	4621      	mov	r1, r4
 800e44e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e452:	3b30      	subs	r3, #48	@ 0x30
 800e454:	2b09      	cmp	r3, #9
 800e456:	d94b      	bls.n	800e4f0 <_svfiprintf_r+0x17c>
 800e458:	b1b0      	cbz	r0, 800e488 <_svfiprintf_r+0x114>
 800e45a:	9207      	str	r2, [sp, #28]
 800e45c:	e014      	b.n	800e488 <_svfiprintf_r+0x114>
 800e45e:	eba0 0308 	sub.w	r3, r0, r8
 800e462:	fa09 f303 	lsl.w	r3, r9, r3
 800e466:	4313      	orrs	r3, r2
 800e468:	9304      	str	r3, [sp, #16]
 800e46a:	46a2      	mov	sl, r4
 800e46c:	e7d2      	b.n	800e414 <_svfiprintf_r+0xa0>
 800e46e:	9b03      	ldr	r3, [sp, #12]
 800e470:	1d19      	adds	r1, r3, #4
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	9103      	str	r1, [sp, #12]
 800e476:	2b00      	cmp	r3, #0
 800e478:	bfbb      	ittet	lt
 800e47a:	425b      	neglt	r3, r3
 800e47c:	f042 0202 	orrlt.w	r2, r2, #2
 800e480:	9307      	strge	r3, [sp, #28]
 800e482:	9307      	strlt	r3, [sp, #28]
 800e484:	bfb8      	it	lt
 800e486:	9204      	strlt	r2, [sp, #16]
 800e488:	7823      	ldrb	r3, [r4, #0]
 800e48a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e48c:	d10a      	bne.n	800e4a4 <_svfiprintf_r+0x130>
 800e48e:	7863      	ldrb	r3, [r4, #1]
 800e490:	2b2a      	cmp	r3, #42	@ 0x2a
 800e492:	d132      	bne.n	800e4fa <_svfiprintf_r+0x186>
 800e494:	9b03      	ldr	r3, [sp, #12]
 800e496:	1d1a      	adds	r2, r3, #4
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	9203      	str	r2, [sp, #12]
 800e49c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e4a0:	3402      	adds	r4, #2
 800e4a2:	9305      	str	r3, [sp, #20]
 800e4a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e568 <_svfiprintf_r+0x1f4>
 800e4a8:	7821      	ldrb	r1, [r4, #0]
 800e4aa:	2203      	movs	r2, #3
 800e4ac:	4650      	mov	r0, sl
 800e4ae:	f7f1 fe9f 	bl	80001f0 <memchr>
 800e4b2:	b138      	cbz	r0, 800e4c4 <_svfiprintf_r+0x150>
 800e4b4:	9b04      	ldr	r3, [sp, #16]
 800e4b6:	eba0 000a 	sub.w	r0, r0, sl
 800e4ba:	2240      	movs	r2, #64	@ 0x40
 800e4bc:	4082      	lsls	r2, r0
 800e4be:	4313      	orrs	r3, r2
 800e4c0:	3401      	adds	r4, #1
 800e4c2:	9304      	str	r3, [sp, #16]
 800e4c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4c8:	4824      	ldr	r0, [pc, #144]	@ (800e55c <_svfiprintf_r+0x1e8>)
 800e4ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e4ce:	2206      	movs	r2, #6
 800e4d0:	f7f1 fe8e 	bl	80001f0 <memchr>
 800e4d4:	2800      	cmp	r0, #0
 800e4d6:	d036      	beq.n	800e546 <_svfiprintf_r+0x1d2>
 800e4d8:	4b21      	ldr	r3, [pc, #132]	@ (800e560 <_svfiprintf_r+0x1ec>)
 800e4da:	bb1b      	cbnz	r3, 800e524 <_svfiprintf_r+0x1b0>
 800e4dc:	9b03      	ldr	r3, [sp, #12]
 800e4de:	3307      	adds	r3, #7
 800e4e0:	f023 0307 	bic.w	r3, r3, #7
 800e4e4:	3308      	adds	r3, #8
 800e4e6:	9303      	str	r3, [sp, #12]
 800e4e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4ea:	4433      	add	r3, r6
 800e4ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4ee:	e76a      	b.n	800e3c6 <_svfiprintf_r+0x52>
 800e4f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e4f4:	460c      	mov	r4, r1
 800e4f6:	2001      	movs	r0, #1
 800e4f8:	e7a8      	b.n	800e44c <_svfiprintf_r+0xd8>
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	3401      	adds	r4, #1
 800e4fe:	9305      	str	r3, [sp, #20]
 800e500:	4619      	mov	r1, r3
 800e502:	f04f 0c0a 	mov.w	ip, #10
 800e506:	4620      	mov	r0, r4
 800e508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e50c:	3a30      	subs	r2, #48	@ 0x30
 800e50e:	2a09      	cmp	r2, #9
 800e510:	d903      	bls.n	800e51a <_svfiprintf_r+0x1a6>
 800e512:	2b00      	cmp	r3, #0
 800e514:	d0c6      	beq.n	800e4a4 <_svfiprintf_r+0x130>
 800e516:	9105      	str	r1, [sp, #20]
 800e518:	e7c4      	b.n	800e4a4 <_svfiprintf_r+0x130>
 800e51a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e51e:	4604      	mov	r4, r0
 800e520:	2301      	movs	r3, #1
 800e522:	e7f0      	b.n	800e506 <_svfiprintf_r+0x192>
 800e524:	ab03      	add	r3, sp, #12
 800e526:	9300      	str	r3, [sp, #0]
 800e528:	462a      	mov	r2, r5
 800e52a:	4b0e      	ldr	r3, [pc, #56]	@ (800e564 <_svfiprintf_r+0x1f0>)
 800e52c:	a904      	add	r1, sp, #16
 800e52e:	4638      	mov	r0, r7
 800e530:	f3af 8000 	nop.w
 800e534:	1c42      	adds	r2, r0, #1
 800e536:	4606      	mov	r6, r0
 800e538:	d1d6      	bne.n	800e4e8 <_svfiprintf_r+0x174>
 800e53a:	89ab      	ldrh	r3, [r5, #12]
 800e53c:	065b      	lsls	r3, r3, #25
 800e53e:	f53f af2d 	bmi.w	800e39c <_svfiprintf_r+0x28>
 800e542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e544:	e72c      	b.n	800e3a0 <_svfiprintf_r+0x2c>
 800e546:	ab03      	add	r3, sp, #12
 800e548:	9300      	str	r3, [sp, #0]
 800e54a:	462a      	mov	r2, r5
 800e54c:	4b05      	ldr	r3, [pc, #20]	@ (800e564 <_svfiprintf_r+0x1f0>)
 800e54e:	a904      	add	r1, sp, #16
 800e550:	4638      	mov	r0, r7
 800e552:	f000 f879 	bl	800e648 <_printf_i>
 800e556:	e7ed      	b.n	800e534 <_svfiprintf_r+0x1c0>
 800e558:	08011118 	.word	0x08011118
 800e55c:	08011122 	.word	0x08011122
 800e560:	00000000 	.word	0x00000000
 800e564:	0800e2bd 	.word	0x0800e2bd
 800e568:	0801111e 	.word	0x0801111e

0800e56c <_printf_common>:
 800e56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e570:	4616      	mov	r6, r2
 800e572:	4698      	mov	r8, r3
 800e574:	688a      	ldr	r2, [r1, #8]
 800e576:	690b      	ldr	r3, [r1, #16]
 800e578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e57c:	4293      	cmp	r3, r2
 800e57e:	bfb8      	it	lt
 800e580:	4613      	movlt	r3, r2
 800e582:	6033      	str	r3, [r6, #0]
 800e584:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e588:	4607      	mov	r7, r0
 800e58a:	460c      	mov	r4, r1
 800e58c:	b10a      	cbz	r2, 800e592 <_printf_common+0x26>
 800e58e:	3301      	adds	r3, #1
 800e590:	6033      	str	r3, [r6, #0]
 800e592:	6823      	ldr	r3, [r4, #0]
 800e594:	0699      	lsls	r1, r3, #26
 800e596:	bf42      	ittt	mi
 800e598:	6833      	ldrmi	r3, [r6, #0]
 800e59a:	3302      	addmi	r3, #2
 800e59c:	6033      	strmi	r3, [r6, #0]
 800e59e:	6825      	ldr	r5, [r4, #0]
 800e5a0:	f015 0506 	ands.w	r5, r5, #6
 800e5a4:	d106      	bne.n	800e5b4 <_printf_common+0x48>
 800e5a6:	f104 0a19 	add.w	sl, r4, #25
 800e5aa:	68e3      	ldr	r3, [r4, #12]
 800e5ac:	6832      	ldr	r2, [r6, #0]
 800e5ae:	1a9b      	subs	r3, r3, r2
 800e5b0:	42ab      	cmp	r3, r5
 800e5b2:	dc26      	bgt.n	800e602 <_printf_common+0x96>
 800e5b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e5b8:	6822      	ldr	r2, [r4, #0]
 800e5ba:	3b00      	subs	r3, #0
 800e5bc:	bf18      	it	ne
 800e5be:	2301      	movne	r3, #1
 800e5c0:	0692      	lsls	r2, r2, #26
 800e5c2:	d42b      	bmi.n	800e61c <_printf_common+0xb0>
 800e5c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e5c8:	4641      	mov	r1, r8
 800e5ca:	4638      	mov	r0, r7
 800e5cc:	47c8      	blx	r9
 800e5ce:	3001      	adds	r0, #1
 800e5d0:	d01e      	beq.n	800e610 <_printf_common+0xa4>
 800e5d2:	6823      	ldr	r3, [r4, #0]
 800e5d4:	6922      	ldr	r2, [r4, #16]
 800e5d6:	f003 0306 	and.w	r3, r3, #6
 800e5da:	2b04      	cmp	r3, #4
 800e5dc:	bf02      	ittt	eq
 800e5de:	68e5      	ldreq	r5, [r4, #12]
 800e5e0:	6833      	ldreq	r3, [r6, #0]
 800e5e2:	1aed      	subeq	r5, r5, r3
 800e5e4:	68a3      	ldr	r3, [r4, #8]
 800e5e6:	bf0c      	ite	eq
 800e5e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e5ec:	2500      	movne	r5, #0
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	bfc4      	itt	gt
 800e5f2:	1a9b      	subgt	r3, r3, r2
 800e5f4:	18ed      	addgt	r5, r5, r3
 800e5f6:	2600      	movs	r6, #0
 800e5f8:	341a      	adds	r4, #26
 800e5fa:	42b5      	cmp	r5, r6
 800e5fc:	d11a      	bne.n	800e634 <_printf_common+0xc8>
 800e5fe:	2000      	movs	r0, #0
 800e600:	e008      	b.n	800e614 <_printf_common+0xa8>
 800e602:	2301      	movs	r3, #1
 800e604:	4652      	mov	r2, sl
 800e606:	4641      	mov	r1, r8
 800e608:	4638      	mov	r0, r7
 800e60a:	47c8      	blx	r9
 800e60c:	3001      	adds	r0, #1
 800e60e:	d103      	bne.n	800e618 <_printf_common+0xac>
 800e610:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e618:	3501      	adds	r5, #1
 800e61a:	e7c6      	b.n	800e5aa <_printf_common+0x3e>
 800e61c:	18e1      	adds	r1, r4, r3
 800e61e:	1c5a      	adds	r2, r3, #1
 800e620:	2030      	movs	r0, #48	@ 0x30
 800e622:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e626:	4422      	add	r2, r4
 800e628:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e62c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e630:	3302      	adds	r3, #2
 800e632:	e7c7      	b.n	800e5c4 <_printf_common+0x58>
 800e634:	2301      	movs	r3, #1
 800e636:	4622      	mov	r2, r4
 800e638:	4641      	mov	r1, r8
 800e63a:	4638      	mov	r0, r7
 800e63c:	47c8      	blx	r9
 800e63e:	3001      	adds	r0, #1
 800e640:	d0e6      	beq.n	800e610 <_printf_common+0xa4>
 800e642:	3601      	adds	r6, #1
 800e644:	e7d9      	b.n	800e5fa <_printf_common+0x8e>
	...

0800e648 <_printf_i>:
 800e648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e64c:	7e0f      	ldrb	r7, [r1, #24]
 800e64e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e650:	2f78      	cmp	r7, #120	@ 0x78
 800e652:	4691      	mov	r9, r2
 800e654:	4680      	mov	r8, r0
 800e656:	460c      	mov	r4, r1
 800e658:	469a      	mov	sl, r3
 800e65a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e65e:	d807      	bhi.n	800e670 <_printf_i+0x28>
 800e660:	2f62      	cmp	r7, #98	@ 0x62
 800e662:	d80a      	bhi.n	800e67a <_printf_i+0x32>
 800e664:	2f00      	cmp	r7, #0
 800e666:	f000 80d1 	beq.w	800e80c <_printf_i+0x1c4>
 800e66a:	2f58      	cmp	r7, #88	@ 0x58
 800e66c:	f000 80b8 	beq.w	800e7e0 <_printf_i+0x198>
 800e670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e674:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e678:	e03a      	b.n	800e6f0 <_printf_i+0xa8>
 800e67a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e67e:	2b15      	cmp	r3, #21
 800e680:	d8f6      	bhi.n	800e670 <_printf_i+0x28>
 800e682:	a101      	add	r1, pc, #4	@ (adr r1, 800e688 <_printf_i+0x40>)
 800e684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e688:	0800e6e1 	.word	0x0800e6e1
 800e68c:	0800e6f5 	.word	0x0800e6f5
 800e690:	0800e671 	.word	0x0800e671
 800e694:	0800e671 	.word	0x0800e671
 800e698:	0800e671 	.word	0x0800e671
 800e69c:	0800e671 	.word	0x0800e671
 800e6a0:	0800e6f5 	.word	0x0800e6f5
 800e6a4:	0800e671 	.word	0x0800e671
 800e6a8:	0800e671 	.word	0x0800e671
 800e6ac:	0800e671 	.word	0x0800e671
 800e6b0:	0800e671 	.word	0x0800e671
 800e6b4:	0800e7f3 	.word	0x0800e7f3
 800e6b8:	0800e71f 	.word	0x0800e71f
 800e6bc:	0800e7ad 	.word	0x0800e7ad
 800e6c0:	0800e671 	.word	0x0800e671
 800e6c4:	0800e671 	.word	0x0800e671
 800e6c8:	0800e815 	.word	0x0800e815
 800e6cc:	0800e671 	.word	0x0800e671
 800e6d0:	0800e71f 	.word	0x0800e71f
 800e6d4:	0800e671 	.word	0x0800e671
 800e6d8:	0800e671 	.word	0x0800e671
 800e6dc:	0800e7b5 	.word	0x0800e7b5
 800e6e0:	6833      	ldr	r3, [r6, #0]
 800e6e2:	1d1a      	adds	r2, r3, #4
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	6032      	str	r2, [r6, #0]
 800e6e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e6ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	e09c      	b.n	800e82e <_printf_i+0x1e6>
 800e6f4:	6833      	ldr	r3, [r6, #0]
 800e6f6:	6820      	ldr	r0, [r4, #0]
 800e6f8:	1d19      	adds	r1, r3, #4
 800e6fa:	6031      	str	r1, [r6, #0]
 800e6fc:	0606      	lsls	r6, r0, #24
 800e6fe:	d501      	bpl.n	800e704 <_printf_i+0xbc>
 800e700:	681d      	ldr	r5, [r3, #0]
 800e702:	e003      	b.n	800e70c <_printf_i+0xc4>
 800e704:	0645      	lsls	r5, r0, #25
 800e706:	d5fb      	bpl.n	800e700 <_printf_i+0xb8>
 800e708:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e70c:	2d00      	cmp	r5, #0
 800e70e:	da03      	bge.n	800e718 <_printf_i+0xd0>
 800e710:	232d      	movs	r3, #45	@ 0x2d
 800e712:	426d      	negs	r5, r5
 800e714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e718:	4858      	ldr	r0, [pc, #352]	@ (800e87c <_printf_i+0x234>)
 800e71a:	230a      	movs	r3, #10
 800e71c:	e011      	b.n	800e742 <_printf_i+0xfa>
 800e71e:	6821      	ldr	r1, [r4, #0]
 800e720:	6833      	ldr	r3, [r6, #0]
 800e722:	0608      	lsls	r0, r1, #24
 800e724:	f853 5b04 	ldr.w	r5, [r3], #4
 800e728:	d402      	bmi.n	800e730 <_printf_i+0xe8>
 800e72a:	0649      	lsls	r1, r1, #25
 800e72c:	bf48      	it	mi
 800e72e:	b2ad      	uxthmi	r5, r5
 800e730:	2f6f      	cmp	r7, #111	@ 0x6f
 800e732:	4852      	ldr	r0, [pc, #328]	@ (800e87c <_printf_i+0x234>)
 800e734:	6033      	str	r3, [r6, #0]
 800e736:	bf14      	ite	ne
 800e738:	230a      	movne	r3, #10
 800e73a:	2308      	moveq	r3, #8
 800e73c:	2100      	movs	r1, #0
 800e73e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e742:	6866      	ldr	r6, [r4, #4]
 800e744:	60a6      	str	r6, [r4, #8]
 800e746:	2e00      	cmp	r6, #0
 800e748:	db05      	blt.n	800e756 <_printf_i+0x10e>
 800e74a:	6821      	ldr	r1, [r4, #0]
 800e74c:	432e      	orrs	r6, r5
 800e74e:	f021 0104 	bic.w	r1, r1, #4
 800e752:	6021      	str	r1, [r4, #0]
 800e754:	d04b      	beq.n	800e7ee <_printf_i+0x1a6>
 800e756:	4616      	mov	r6, r2
 800e758:	fbb5 f1f3 	udiv	r1, r5, r3
 800e75c:	fb03 5711 	mls	r7, r3, r1, r5
 800e760:	5dc7      	ldrb	r7, [r0, r7]
 800e762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e766:	462f      	mov	r7, r5
 800e768:	42bb      	cmp	r3, r7
 800e76a:	460d      	mov	r5, r1
 800e76c:	d9f4      	bls.n	800e758 <_printf_i+0x110>
 800e76e:	2b08      	cmp	r3, #8
 800e770:	d10b      	bne.n	800e78a <_printf_i+0x142>
 800e772:	6823      	ldr	r3, [r4, #0]
 800e774:	07df      	lsls	r7, r3, #31
 800e776:	d508      	bpl.n	800e78a <_printf_i+0x142>
 800e778:	6923      	ldr	r3, [r4, #16]
 800e77a:	6861      	ldr	r1, [r4, #4]
 800e77c:	4299      	cmp	r1, r3
 800e77e:	bfde      	ittt	le
 800e780:	2330      	movle	r3, #48	@ 0x30
 800e782:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e786:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e78a:	1b92      	subs	r2, r2, r6
 800e78c:	6122      	str	r2, [r4, #16]
 800e78e:	f8cd a000 	str.w	sl, [sp]
 800e792:	464b      	mov	r3, r9
 800e794:	aa03      	add	r2, sp, #12
 800e796:	4621      	mov	r1, r4
 800e798:	4640      	mov	r0, r8
 800e79a:	f7ff fee7 	bl	800e56c <_printf_common>
 800e79e:	3001      	adds	r0, #1
 800e7a0:	d14a      	bne.n	800e838 <_printf_i+0x1f0>
 800e7a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e7a6:	b004      	add	sp, #16
 800e7a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ac:	6823      	ldr	r3, [r4, #0]
 800e7ae:	f043 0320 	orr.w	r3, r3, #32
 800e7b2:	6023      	str	r3, [r4, #0]
 800e7b4:	4832      	ldr	r0, [pc, #200]	@ (800e880 <_printf_i+0x238>)
 800e7b6:	2778      	movs	r7, #120	@ 0x78
 800e7b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e7bc:	6823      	ldr	r3, [r4, #0]
 800e7be:	6831      	ldr	r1, [r6, #0]
 800e7c0:	061f      	lsls	r7, r3, #24
 800e7c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800e7c6:	d402      	bmi.n	800e7ce <_printf_i+0x186>
 800e7c8:	065f      	lsls	r7, r3, #25
 800e7ca:	bf48      	it	mi
 800e7cc:	b2ad      	uxthmi	r5, r5
 800e7ce:	6031      	str	r1, [r6, #0]
 800e7d0:	07d9      	lsls	r1, r3, #31
 800e7d2:	bf44      	itt	mi
 800e7d4:	f043 0320 	orrmi.w	r3, r3, #32
 800e7d8:	6023      	strmi	r3, [r4, #0]
 800e7da:	b11d      	cbz	r5, 800e7e4 <_printf_i+0x19c>
 800e7dc:	2310      	movs	r3, #16
 800e7de:	e7ad      	b.n	800e73c <_printf_i+0xf4>
 800e7e0:	4826      	ldr	r0, [pc, #152]	@ (800e87c <_printf_i+0x234>)
 800e7e2:	e7e9      	b.n	800e7b8 <_printf_i+0x170>
 800e7e4:	6823      	ldr	r3, [r4, #0]
 800e7e6:	f023 0320 	bic.w	r3, r3, #32
 800e7ea:	6023      	str	r3, [r4, #0]
 800e7ec:	e7f6      	b.n	800e7dc <_printf_i+0x194>
 800e7ee:	4616      	mov	r6, r2
 800e7f0:	e7bd      	b.n	800e76e <_printf_i+0x126>
 800e7f2:	6833      	ldr	r3, [r6, #0]
 800e7f4:	6825      	ldr	r5, [r4, #0]
 800e7f6:	6961      	ldr	r1, [r4, #20]
 800e7f8:	1d18      	adds	r0, r3, #4
 800e7fa:	6030      	str	r0, [r6, #0]
 800e7fc:	062e      	lsls	r6, r5, #24
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	d501      	bpl.n	800e806 <_printf_i+0x1be>
 800e802:	6019      	str	r1, [r3, #0]
 800e804:	e002      	b.n	800e80c <_printf_i+0x1c4>
 800e806:	0668      	lsls	r0, r5, #25
 800e808:	d5fb      	bpl.n	800e802 <_printf_i+0x1ba>
 800e80a:	8019      	strh	r1, [r3, #0]
 800e80c:	2300      	movs	r3, #0
 800e80e:	6123      	str	r3, [r4, #16]
 800e810:	4616      	mov	r6, r2
 800e812:	e7bc      	b.n	800e78e <_printf_i+0x146>
 800e814:	6833      	ldr	r3, [r6, #0]
 800e816:	1d1a      	adds	r2, r3, #4
 800e818:	6032      	str	r2, [r6, #0]
 800e81a:	681e      	ldr	r6, [r3, #0]
 800e81c:	6862      	ldr	r2, [r4, #4]
 800e81e:	2100      	movs	r1, #0
 800e820:	4630      	mov	r0, r6
 800e822:	f7f1 fce5 	bl	80001f0 <memchr>
 800e826:	b108      	cbz	r0, 800e82c <_printf_i+0x1e4>
 800e828:	1b80      	subs	r0, r0, r6
 800e82a:	6060      	str	r0, [r4, #4]
 800e82c:	6863      	ldr	r3, [r4, #4]
 800e82e:	6123      	str	r3, [r4, #16]
 800e830:	2300      	movs	r3, #0
 800e832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e836:	e7aa      	b.n	800e78e <_printf_i+0x146>
 800e838:	6923      	ldr	r3, [r4, #16]
 800e83a:	4632      	mov	r2, r6
 800e83c:	4649      	mov	r1, r9
 800e83e:	4640      	mov	r0, r8
 800e840:	47d0      	blx	sl
 800e842:	3001      	adds	r0, #1
 800e844:	d0ad      	beq.n	800e7a2 <_printf_i+0x15a>
 800e846:	6823      	ldr	r3, [r4, #0]
 800e848:	079b      	lsls	r3, r3, #30
 800e84a:	d413      	bmi.n	800e874 <_printf_i+0x22c>
 800e84c:	68e0      	ldr	r0, [r4, #12]
 800e84e:	9b03      	ldr	r3, [sp, #12]
 800e850:	4298      	cmp	r0, r3
 800e852:	bfb8      	it	lt
 800e854:	4618      	movlt	r0, r3
 800e856:	e7a6      	b.n	800e7a6 <_printf_i+0x15e>
 800e858:	2301      	movs	r3, #1
 800e85a:	4632      	mov	r2, r6
 800e85c:	4649      	mov	r1, r9
 800e85e:	4640      	mov	r0, r8
 800e860:	47d0      	blx	sl
 800e862:	3001      	adds	r0, #1
 800e864:	d09d      	beq.n	800e7a2 <_printf_i+0x15a>
 800e866:	3501      	adds	r5, #1
 800e868:	68e3      	ldr	r3, [r4, #12]
 800e86a:	9903      	ldr	r1, [sp, #12]
 800e86c:	1a5b      	subs	r3, r3, r1
 800e86e:	42ab      	cmp	r3, r5
 800e870:	dcf2      	bgt.n	800e858 <_printf_i+0x210>
 800e872:	e7eb      	b.n	800e84c <_printf_i+0x204>
 800e874:	2500      	movs	r5, #0
 800e876:	f104 0619 	add.w	r6, r4, #25
 800e87a:	e7f5      	b.n	800e868 <_printf_i+0x220>
 800e87c:	08011129 	.word	0x08011129
 800e880:	0801113a 	.word	0x0801113a

0800e884 <memmove>:
 800e884:	4288      	cmp	r0, r1
 800e886:	b510      	push	{r4, lr}
 800e888:	eb01 0402 	add.w	r4, r1, r2
 800e88c:	d902      	bls.n	800e894 <memmove+0x10>
 800e88e:	4284      	cmp	r4, r0
 800e890:	4623      	mov	r3, r4
 800e892:	d807      	bhi.n	800e8a4 <memmove+0x20>
 800e894:	1e43      	subs	r3, r0, #1
 800e896:	42a1      	cmp	r1, r4
 800e898:	d008      	beq.n	800e8ac <memmove+0x28>
 800e89a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e89e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e8a2:	e7f8      	b.n	800e896 <memmove+0x12>
 800e8a4:	4402      	add	r2, r0
 800e8a6:	4601      	mov	r1, r0
 800e8a8:	428a      	cmp	r2, r1
 800e8aa:	d100      	bne.n	800e8ae <memmove+0x2a>
 800e8ac:	bd10      	pop	{r4, pc}
 800e8ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e8b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e8b6:	e7f7      	b.n	800e8a8 <memmove+0x24>

0800e8b8 <_sbrk_r>:
 800e8b8:	b538      	push	{r3, r4, r5, lr}
 800e8ba:	4d06      	ldr	r5, [pc, #24]	@ (800e8d4 <_sbrk_r+0x1c>)
 800e8bc:	2300      	movs	r3, #0
 800e8be:	4604      	mov	r4, r0
 800e8c0:	4608      	mov	r0, r1
 800e8c2:	602b      	str	r3, [r5, #0]
 800e8c4:	f7f3 f992 	bl	8001bec <_sbrk>
 800e8c8:	1c43      	adds	r3, r0, #1
 800e8ca:	d102      	bne.n	800e8d2 <_sbrk_r+0x1a>
 800e8cc:	682b      	ldr	r3, [r5, #0]
 800e8ce:	b103      	cbz	r3, 800e8d2 <_sbrk_r+0x1a>
 800e8d0:	6023      	str	r3, [r4, #0]
 800e8d2:	bd38      	pop	{r3, r4, r5, pc}
 800e8d4:	200014c8 	.word	0x200014c8

0800e8d8 <memcpy>:
 800e8d8:	440a      	add	r2, r1
 800e8da:	4291      	cmp	r1, r2
 800e8dc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e8e0:	d100      	bne.n	800e8e4 <memcpy+0xc>
 800e8e2:	4770      	bx	lr
 800e8e4:	b510      	push	{r4, lr}
 800e8e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8ee:	4291      	cmp	r1, r2
 800e8f0:	d1f9      	bne.n	800e8e6 <memcpy+0xe>
 800e8f2:	bd10      	pop	{r4, pc}

0800e8f4 <_realloc_r>:
 800e8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8f8:	4607      	mov	r7, r0
 800e8fa:	4614      	mov	r4, r2
 800e8fc:	460d      	mov	r5, r1
 800e8fe:	b921      	cbnz	r1, 800e90a <_realloc_r+0x16>
 800e900:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e904:	4611      	mov	r1, r2
 800e906:	f7ff bc4d 	b.w	800e1a4 <_malloc_r>
 800e90a:	b92a      	cbnz	r2, 800e918 <_realloc_r+0x24>
 800e90c:	f7ff fbde 	bl	800e0cc <_free_r>
 800e910:	4625      	mov	r5, r4
 800e912:	4628      	mov	r0, r5
 800e914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e918:	f000 f81a 	bl	800e950 <_malloc_usable_size_r>
 800e91c:	4284      	cmp	r4, r0
 800e91e:	4606      	mov	r6, r0
 800e920:	d802      	bhi.n	800e928 <_realloc_r+0x34>
 800e922:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e926:	d8f4      	bhi.n	800e912 <_realloc_r+0x1e>
 800e928:	4621      	mov	r1, r4
 800e92a:	4638      	mov	r0, r7
 800e92c:	f7ff fc3a 	bl	800e1a4 <_malloc_r>
 800e930:	4680      	mov	r8, r0
 800e932:	b908      	cbnz	r0, 800e938 <_realloc_r+0x44>
 800e934:	4645      	mov	r5, r8
 800e936:	e7ec      	b.n	800e912 <_realloc_r+0x1e>
 800e938:	42b4      	cmp	r4, r6
 800e93a:	4622      	mov	r2, r4
 800e93c:	4629      	mov	r1, r5
 800e93e:	bf28      	it	cs
 800e940:	4632      	movcs	r2, r6
 800e942:	f7ff ffc9 	bl	800e8d8 <memcpy>
 800e946:	4629      	mov	r1, r5
 800e948:	4638      	mov	r0, r7
 800e94a:	f7ff fbbf 	bl	800e0cc <_free_r>
 800e94e:	e7f1      	b.n	800e934 <_realloc_r+0x40>

0800e950 <_malloc_usable_size_r>:
 800e950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e954:	1f18      	subs	r0, r3, #4
 800e956:	2b00      	cmp	r3, #0
 800e958:	bfbc      	itt	lt
 800e95a:	580b      	ldrlt	r3, [r1, r0]
 800e95c:	18c0      	addlt	r0, r0, r3
 800e95e:	4770      	bx	lr

0800e960 <_init>:
 800e960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e962:	bf00      	nop
 800e964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e966:	bc08      	pop	{r3}
 800e968:	469e      	mov	lr, r3
 800e96a:	4770      	bx	lr

0800e96c <_fini>:
 800e96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e96e:	bf00      	nop
 800e970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e972:	bc08      	pop	{r3}
 800e974:	469e      	mov	lr, r3
 800e976:	4770      	bx	lr
