<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/utility.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2utility_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, 2012-2013, 2016-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Korey Sewell</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Stephen Hines</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_UTILITY_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define __ARCH_ARM_UTILITY_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2isa__traits_8hh.html">arch/arm/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2types_8hh.html">arch/arm/types.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">class </span><a class="code" href="classArmSystem.html">ArmSystem</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a> {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">inline</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">   62</a></span>&#160;<a class="code" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;callPC)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> retPC = callPC;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    retPC.uEnd();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> retPC;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">   70</a></span>&#160;<a class="code" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">testPredicate</a>(uint32_t <a class="code" href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">nz</a>, uint32_t <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, uint32_t <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>, <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> code)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a> = (nz &amp; 0x2);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a> = (nz &amp; 0x1);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">switch</span> (code)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70">COND_EQ</a>: <span class="keywordflow">return</span>  <a class="code" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f">COND_NE</a>: <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2">COND_CS</a>: <span class="keywordflow">return</span>  <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c">COND_CC</a>: <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e">COND_MI</a>: <span class="keywordflow">return</span>  <a class="code" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76">COND_PL</a>: <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57">COND_VS</a>: <span class="keywordflow">return</span>  <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537">COND_VC</a>: <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4">COND_HI</a>: <span class="keywordflow">return</span>  (c &amp;&amp; !z);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4">COND_LS</a>: <span class="keywordflow">return</span> !(c &amp;&amp; !<a class="code" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296">COND_GE</a>: <span class="keywordflow">return</span> !(n ^ <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a">COND_LT</a>: <span class="keywordflow">return</span>  (n ^ v);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801">COND_GT</a>: <span class="keywordflow">return</span> !(n ^ v || <a class="code" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127">COND_LE</a>: <span class="keywordflow">return</span>  (n ^ v || z);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a>: <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>: <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled predicate condition: %d\n&quot;</span>, code);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#aad9b06f78b7f4bde46377f6d83865d79">zeroRegisters</a>(TC *tc);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">  105</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">activate</a>();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">  113</a></span>&#160;<a class="code" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;{</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Copy Misc. Regs Not Implemented Yet\n&quot;</span>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#a1dbc6978c271916aec737e48db240458">sendEvent</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">  125</a></span>&#160;<a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(CPSR cpsr)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">return</span> cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a> || cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59">MODE_EL0T</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a48d2a96d7eabb140175bd62f0d7aea5e">  131</a></span>&#160;<a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">  137</a></span>&#160;<a class="code" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a>(CPSR cpsr)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(cpsr);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a345174a59872ced0db7dcd698b1dbed7">  143</a></span>&#160;<a class="code" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(tc);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">  151</a></span>&#160;<a class="code" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">currOpMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (uint8_t) cpsr.mode;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">  158</a></span>&#160;<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(<a class="code" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">currOpMode</a>(tc));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">inline</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ab4723f918f3e9c4838cc2013dc357f1c">  164</a></span>&#160;<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(CPSR cpsr)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (uint8_t)cpsr.mode);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<a class="code" href="classstd_1_1pair.html">std::pair&lt;bool, bool&gt;</a></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<a class="code" href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">ELUsingAArch32K</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ELIsInHost</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">isBigEndian64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#aa4ce7256d8c95525d7ae29cb1a2e1143">badMode32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">badMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> mode);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a88405371edd827c1353d338416d06b33">  220</a></span>&#160;<a class="code" href="namespaceArmISA.html#a88405371edd827c1353d338416d06b33">itState</a>(CPSR psr)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    ITSTATE it = 0;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    it.top6 = psr.it2;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    it.bottom2 = psr.it1;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">return</span> (uint8_t)it;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                      TTBCR tcr);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a67cdf174e80dad7cea5b81cd045ba3b3">  241</a></span>&#160;<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(SCR scr, CPSR cpsr)</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">switch</span> ((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (uint8_t) cpsr.mode) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72">MODE_EL3T</a>:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">MODE_EL3H</a>:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0">MODE_EL2T</a>:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">MODE_EL2H</a>:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordflow">return</span> !scr.ns;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">isSecureBelowEL3</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">readMPIDR</a>(<a class="code" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">getMPIDR</a>(<a class="code" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">  277</a></span>&#160;<a class="code" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">mcrMrcIssBuild</a>(<span class="keywordtype">bool</span> isRead, uint32_t crm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, uint32_t crn,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;               uint32_t opc1, uint32_t <a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> (isRead &lt;&lt;  0) |</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;           (crm    &lt;&lt;  1) |</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;           (rt     &lt;&lt;  5) |</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;           (crn    &lt;&lt; 10) |</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;           (opc1   &lt;&lt; 14) |</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;           (opc2   &lt;&lt; 17);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;}</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">  289</a></span>&#160;<a class="code" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a>(uint32_t iss, <span class="keywordtype">bool</span> &amp;isRead, uint32_t &amp;crm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> &amp;<a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                 uint32_t &amp;crn, uint32_t &amp;opc1, uint32_t &amp;<a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    isRead = (iss &gt;&gt;  0) &amp; 0x1;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    crm    = (iss &gt;&gt;  1) &amp; 0xF;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    rt     = (<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) ((iss &gt;&gt;  5) &amp; 0xF);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    crn    = (iss &gt;&gt; 10) &amp; 0xF;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    opc1   = (iss &gt;&gt; 14) &amp; 0x7;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    opc2   = (iss &gt;&gt; 17) &amp; 0x7;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">  301</a></span>&#160;<a class="code" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">mcrrMrrcIssBuild</a>(<span class="keywordtype">bool</span> isRead, uint32_t crm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                 uint32_t opc1)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">return</span> (isRead &lt;&lt;  0) |</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;           (crm    &lt;&lt;  1) |</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;           (rt     &lt;&lt;  5) |</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;           (rt2    &lt;&lt; 10) |</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;           (opc1   &lt;&lt; 16);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">  312</a></span>&#160;<a class="code" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">msrMrs64IssBuild</a>(<span class="keywordtype">bool</span> isRead, uint32_t op0, uint32_t op1, uint32_t crn,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                 uint32_t crm, uint32_t op2, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> isRead |</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        (crm &lt;&lt; 1) |</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        (rt &lt;&lt; 5) |</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        (crn &lt;&lt; 10) |</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        (op1 &lt;&lt; 14) |</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        (op2 &lt;&lt; 17) |</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        (op0 &lt;&lt; 20);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<a class="code" href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">mcrMrc15TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint32_t iss);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<a class="code" href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">mcrMrc14TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, HCR hcr, CPSR cpsr, SCR scr,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                  HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<a class="code" href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">mcrrMrrc15TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, CPSR cpsr, SCR scr, HSTR hstr,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                    HCR hcr, uint32_t iss);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">SPAlignmentCheckEnabled</a>(<a class="code" href="classThreadContext.html">ThreadContext</a>* tc);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;uint64_t <a class="code" href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aea2dba739c66ca577044be29b03d4aae">  341</a></span>&#160;<a class="code" href="namespaceArmISA.html#aea2dba739c66ca577044be29b03d4aae">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;{</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    inst-&gt;<a class="code" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a>(pc);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;}</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">truncPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">roundPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">  350</a></span>&#160;<a class="code" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;}</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// Decodes the register index to access based on the fields used in a MSR</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// or MRS instruction</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<a class="code" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">decodeMrsMsrBankedReg</a>(uint8_t sysM, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>, <span class="keywordtype">bool</span> &amp;isIntReg, <span class="keywordtype">int</span> &amp;regIdx,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                      CPSR cpsr, SCR scr, NSACR nsacr,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                      <span class="keywordtype">bool</span> checkSecurity = <span class="keyword">true</span>);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// This wrapper function is used to turn the register index into a source</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// parameter for the instruction. See Operands.isa</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">  365</a></span>&#160;<a class="code" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">decodeMrsMsrBankedIntRegIndex</a>(uint8_t sysM, <span class="keywordtype">bool</span> r)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">int</span>  regIdx;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordtype">bool</span> isIntReg;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordtype">bool</span> validReg;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    validReg = <a class="code" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">decodeMrsMsrBankedReg</a>(sysM, r, isIntReg, regIdx, 0, 0, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">return</span> (validReg &amp;&amp; isIntReg) ? regIdx : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9">INTREG_DUMMY</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">decodePhysAddrRange64</a>(uint8_t pa_enc);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;uint8_t <a class="code" href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">encodePhysAddrRange64</a>(<span class="keywordtype">int</span> pa_size);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a3c705743d5e536be1441ce2242faf242">  385</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a> <a class="code" href="namespaceArmISA.html#a3c705743d5e536be1441ce2242faf242">byteOrder</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">isBigEndian64</a>(tc) ? <a class="code" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142baeb5880acff621b284760d4ed418de2ba">BigEndianByteOrder</a> : <a class="code" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;};</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2">ArmISA::COND_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00067">ccregs.hh:67</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a31087ac9a3b292028c4ad67325c10f42"><div class="ttname"><a href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">ArmISA::rt</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; rt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab5a71200b0a7550ed87398d38b7aedc6"><div class="ttname"><a href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">ArmISA::v</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; v</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00054">miscregs_types.hh:54</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d0efb0cabf7164c98bf8eddda31c1a8"><div class="ttname"><a href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">ArmISA::currEL</a></div><div class="ttdeci">static ExceptionLevel currEL(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00158">utility.hh:158</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">ArmISA::COND_AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00079">ccregs.hh:79</a></div></div>
<div class="ttc" id="classstd_1_1pair_html"><div class="ttname"><a href="classstd_1_1pair.html">std::pair</a></div><div class="ttdoc">STL pair class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00061">stl.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4">ArmISA::COND_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00073">ccregs.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0e2815b0803df8ce2136b60016c753e7"><div class="ttname"><a href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">ArmISA::buildRetPC</a></div><div class="ttdeci">PCState buildRetPC(const PCState &amp;curPC, const PCState &amp;callPC)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00062">utility.hh:62</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0">ArmISA::MODE_EL2T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00596">types.hh:596</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0db110357447336365bed71ad6b740f0"><div class="ttname"><a href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">ArmISA::z</a></div><div class="ttdeci">Bitfield&lt; 11 &gt; z</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00349">miscregs_types.hh:349</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a88405371edd827c1353d338416d06b33"><div class="ttname"><a href="namespaceArmISA.html#a88405371edd827c1353d338416d06b33">ArmISA::itState</a></div><div class="ttdeci">static uint8_t itState(CPSR psr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00220">utility.hh:220</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afcdb894a2fb8b250bdb65111b6475c1e"><div class="ttname"><a href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">ArmISA::mcrrMrrcIssBuild</a></div><div class="ttdeci">static uint32_t mcrrMrrcIssBuild(bool isRead, uint32_t crm, IntRegIndex rt, IntRegIndex rt2, uint32_t opc1)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00301">utility.hh:301</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a732e891fe8a81bc654829db063f8a548"><div class="ttname"><a href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">ArmISA::nz</a></div><div class="ttdeci">nz</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00052">miscregs_types.hh:52</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="arch_2arm_2types_8hh_html"><div class="ttname"><a href="arch_2arm_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">ArmISA::MODE_EL2H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00597">types.hh:597</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a51ebf9d4aab953d8b2f0172e3cfc94b4"><div class="ttname"><a href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">ArmISA::mcrMrc14TrapToHyp</a></div><div class="ttdeci">bool mcrMrc14TrapToHyp(const MiscRegIndex miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00611">utility.cc:611</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">ArmISA::COND_UC</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00080">ccregs.hh:80</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127">ArmISA::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00078">ccregs.hh:78</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d8af459939ceeced0ecf69392d696c9"><div class="ttname"><a href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">ArmISA::readMPIDR</a></div><div class="ttdeci">RegVal readMPIDR(ArmSystem *arm_sys, ThreadContext *tc)</div><div class="ttdoc">This helper function is either returing the value of MPIDR_EL1 (by calling getMPIDR), or it is issuing a read to VMPIDR_EL2 (as it happens in virtualized systems) </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00235">utility.cc:235</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a848b73b2c927bdbdbbdb755e9cc46920"><div class="ttname"><a href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">ArmISA::testPredicate</a></div><div class="ttdeci">bool testPredicate(uint32_t nz, uint32_t c, uint32_t v, ConditionCode code)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00070">utility.hh:70</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a24466240cd2c03c11f6e044d4ac11d93"><div class="ttname"><a href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">ArmISA::getMPIDR</a></div><div class="ttdeci">RegVal getMPIDR(ArmSystem *arm_sys, ThreadContext *tc)</div><div class="ttdoc">This helper function is returing the value of MPIDR_EL1. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00263">utility.cc:263</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7e5eb3a6661fbae4f48cefbc26acace5"><div class="ttname"><a href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">ArmISA::inPrivilegedMode</a></div><div class="ttdeci">static bool inPrivilegedMode(CPSR cpsr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00137">utility.hh:137</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acfba495c8a299a0b25c8db39ebf39d45"><div class="ttname"><a href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">ArmISA::n</a></div><div class="ttdeci">Bitfield&lt; 31 &gt; n</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00429">miscregs_types.hh:429</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></div><div class="ttdeci">ConditionCode</div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00064">ccregs.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a04b1f3d49e59abbe94e52e84ceffcf06"><div class="ttname"><a href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">ArmISA::decodePhysAddrRange64</a></div><div class="ttdeci">int decodePhysAddrRange64(uint8_t pa_enc)</div><div class="ttdoc">Returns the n. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00846">utility.cc:846</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af131e4106f967b76540fcbdd084da71b"><div class="ttname"><a href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ArmISA::ELIs64</a></div><div class="ttdeci">bool ELIs64(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00293">utility.cc:293</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb102c52a026c1bd25b4332d38edd8b0"><div class="ttname"><a href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">ArmISA::isSecureBelowEL3</a></div><div class="ttdeci">bool isSecureBelowEL3(ThreadContext *tc)</div><div class="ttdoc">Return TRUE if an Exception level below EL3 is in Secure state. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00214">utility.cc:214</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9adbdb041402388cfee2d82cb8721cca"><div class="ttname"><a href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">ArmISA::isBigEndian64</a></div><div class="ttdeci">bool isBigEndian64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00364">utility.cc:364</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aad9b06f78b7f4bde46377f6d83865d79"><div class="ttname"><a href="namespaceArmISA.html#aad9b06f78b7f4bde46377f6d83865d79">ArmISA::zeroRegisters</a></div><div class="ttdeci">void zeroRegisters(TC *tc)</div><div class="ttdoc">Function to insure ISA semantics about 0 registers. </div></div>
<div class="ttc" id="namespaceArmISA_html_a74e39019e6d3d3cc122fc34d99503141"><div class="ttname"><a href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">ArmISA::encodePhysAddrRange64</a></div><div class="ttdeci">uint8_t encodePhysAddrRange64(int pa_size)</div><div class="ttdoc">Returns the encoding corresponding to the specified n. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00869">utility.cc:869</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a89bff2ee523d372c456087b77df1a43b"><div class="ttname"><a href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">ArmISA::currOpMode</a></div><div class="ttdeci">static OperatingMode currOpMode(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00151">utility.hh:151</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e">ArmISA::COND_MI</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00069">ccregs.hh:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab6f04850c6d48b5a79fd721d012df057"><div class="ttname"><a href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">ArmISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00105">utility.hh:105</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a3c705743d5e536be1441ce2242faf242"><div class="ttname"><a href="namespaceArmISA.html#a3c705743d5e536be1441ce2242faf242">ArmISA::byteOrder</a></div><div class="ttdeci">ByteOrder byteOrder(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00385">utility.hh:385</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537">ArmISA::COND_VC</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00072">ccregs.hh:72</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afd464152715801635d3577230b4a5089"><div class="ttname"><a href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">ArmISA::mcrMrc15TrapToHyp</a></div><div class="ttdeci">bool mcrMrc15TrapToHyp(const MiscRegIndex miscReg, ThreadContext *tc, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00471">utility.cc:471</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9d6a8a495fda3a18828c10e9f22d4fd1"><div class="ttname"><a href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">ArmISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00069">utility.cc:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a758cfd5e7d73e55a0a4630e2ce846d71"><div class="ttname"><a href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">ArmISA::mcrrMrrc15TrapToHyp</a></div><div class="ttdeci">bool mcrrMrrc15TrapToHyp(const MiscRegIndex miscReg, CPSR cpsr, SCR scr, HSTR hstr, HCR hcr, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00661">utility.cc:661</a></div></div>
<div class="ttc" id="base_2types_8hh_html_aaeb92d42f5a6e27b8ba19f18d69d142b"><div class="ttname"><a href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a></div><div class="ttdeci">ByteOrder</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00264">types.hh:264</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a1b1e3eb6c94c999f4a770af53577cd65"><div class="ttname"><a href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">ArmISA::decodeMrsMsrBankedIntRegIndex</a></div><div class="ttdeci">static int decodeMrsMsrBankedIntRegIndex(uint8_t sysM, bool r)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00365">utility.hh:365</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a3c9b3cd33220cee7318a078ea20ba1a3"><div class="ttname"><a href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">ArmISA::SPAlignmentCheckEnabled</a></div><div class="ttdeci">bool SPAlignmentCheckEnabled(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00828">utility.cc:828</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a39510b1c2b9a3bc190a62447a036237e"><div class="ttname"><a href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">ArmISA::opModeToEL</a></div><div class="ttdeci">static ExceptionLevel opModeToEL(OperatingMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00689">types.hh:689</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c">ArmISA::COND_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00068">ccregs.hh:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abf6ca896d3fd317eec17d4b55723b8ba"><div class="ttname"><a href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ArmISA::ELIs32</a></div><div class="ttdeci">bool ELIs32(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00299">utility.cc:299</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">ArmISA::MISCREG_CONTEXTIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00335">miscregs.hh:335</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aea2dba739c66ca577044be29b03d4aae"><div class="ttname"><a href="namespaceArmISA.html#aea2dba739c66ca577044be29b03d4aae">ArmISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00341">utility.hh:341</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac8b68a74d6364ddab858d98bfe3ceabd"><div class="ttname"><a href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">ArmISA::ELUsingAArch32K</a></div><div class="ttdeci">std::pair&lt; bool, bool &gt; ELUsingAArch32K(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">This function checks whether selected EL provided as an argument is using the AArch32 ISA...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00319">utility.cc:319</a></div></div>
<div class="ttc" id="classThreadContext_html_a6a55099a666cbd6711cf317acc0e3e80"><div class="ttname"><a href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate</a></div><div class="ttdeci">virtual void activate()=0</div><div class="ttdoc">Set the status to Active. </div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_add919c3c82c275f23f2d3ceef8b1da81"><div class="ttname"><a href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">ArmISA::roundPage</a></div><div class="ttdeci">Addr roundPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00465">utility.cc:465</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a515eb33a0f75168399abe82a660c1de8"><div class="ttname"><a href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">ArmISA::copyMiscRegs</a></div><div class="ttdeci">static void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00113">utility.hh:113</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad7da21b854bc88fc9ec3555260035fdc"><div class="ttname"><a href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">ArmISA::truncPage</a></div><div class="ttdeci">Addr truncPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00459">utility.cc:459</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6bb93acc2115e64547dbfefaf7b56059"><div class="ttname"><a href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">ArmISA::inUserMode</a></div><div class="ttdeci">static bool inUserMode(CPSR cpsr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00125">utility.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a1dbc6978c271916aec737e48db240458"><div class="ttname"><a href="namespaceArmISA.html#a1dbc6978c271916aec737e48db240458">ArmISA::sendEvent</a></div><div class="ttdeci">void sendEvent(ThreadContext *tc)</div><div class="ttdoc">Send an event (SEV) to a specific PE if there isn&amp;#39;t already a pending event. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00196">utility.cc:196</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0301c1ac34ba4e44346f4e9af386b7ab"><div class="ttname"><a href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">ArmISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00131">utility.cc:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a48a1577b2026e48e360623cc68617f80"><div class="ttname"><a href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">ArmISA::decodeMrsMsrBankedReg</a></div><div class="ttdeci">bool decodeMrsMsrBankedReg(uint8_t sysM, bool r, bool &amp;isIntReg, int &amp;regIdx, CPSR cpsr, SCR scr, NSACR nsacr, bool checkSecurity)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00709">utility.cc:709</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a">ArmISA::COND_LT</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00076">ccregs.hh:76</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">ArmISA::MODE_EL3H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00599">types.hh:599</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a21f7b327cbedf079597394ec2c3f2a6d"><div class="ttname"><a href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00053">miscregs_types.hh:53</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a55fd78a34f452df0391bc46926724034"><div class="ttname"><a href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">ArmISA::longDescFormatInUse</a></div><div class="ttdeci">bool longDescFormatInUse(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00228">utility.cc:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9">ArmISA::INTREG_DUMMY</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00118">intregs.hh:118</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a277f16254a40dea78dd28b3ae0d7f641"><div class="ttname"><a href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">ArmISA::getExecutingAsid</a></div><div class="ttdeci">uint64_t getExecutingAsid(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00350">utility.hh:350</a></div></div>
<div class="ttc" id="classStaticInst_html_ad9b6b1d5baf970022cc111373e22923d"><div class="ttname"><a href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC</a></div><div class="ttdeci">virtual void advancePC(TheISA::PCState &amp;pcState) const =0</div></div>
<div class="ttc" id="base_2types_8hh_html_aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef"><div class="ttname"><a href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00266">types.hh:266</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a77aa2bfbf7d8b7a89dce050b9d3c164a"><div class="ttname"><a href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">ArmISA::mcrMrcIssExtract</a></div><div class="ttdeci">static void mcrMrcIssExtract(uint32_t iss, bool &amp;isRead, uint32_t &amp;crm, IntRegIndex &amp;rt, uint32_t &amp;crn, uint32_t &amp;opc1, uint32_t &amp;opc2)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00289">utility.hh:289</a></div></div>
<div class="ttc" id="arm_2isa__traits_8hh_html"><div class="ttname"><a href="arm_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76">ArmISA::COND_PL</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00070">ccregs.hh:70</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9d47fac71b0f1177d1bccd36a134d08d"><div class="ttname"><a href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">ArmISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00058">utility.cc:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70">ArmISA::COND_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00065">ccregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296">ArmISA::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00075">ccregs.hh:75</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3a6b3d101b6013c030bff3a498df5ea"><div class="ttname"><a href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">ArmISA::opc2</a></div><div class="ttdeci">Bitfield&lt; 7, 5 &gt; opc2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00116">types.hh:116</a></div></div>
<div class="ttc" id="classArmSystem_html"><div class="ttname"><a href="classArmSystem.html">ArmSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00060">system.hh:60</a></div></div>
<div class="ttc" id="arm_2miscregs_8hh_html"><div class="ttname"><a href="arm_2miscregs_8hh.html">miscregs.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f">ArmISA::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00066">ccregs.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a17830702f2a3c01ca77252e146d45bba"><div class="ttname"><a href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr</a></div><div class="ttdeci">Addr purifyTaggedAddr(Addr addr, ThreadContext *tc, ExceptionLevel el, TTBCR tcr)</div><div class="ttdoc">Removes the tag from tagged addresses if that mode is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00394">utility.cc:394</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57">ArmISA::COND_VS</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00071">ccregs.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801">ArmISA::COND_GT</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00077">ccregs.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a24a144e8bb48dfc6573d7027cafd199b"><div class="ttname"><a href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">ArmISA::inAArch64</a></div><div class="ttdeci">bool inAArch64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00221">utility.cc:221</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72">ArmISA::MODE_EL3T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00598">types.hh:598</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aeb752480f8ccbb6fe5119361665a5461"><div class="ttname"><a href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ArmISA::ELIsInHost</a></div><div class="ttdeci">bool ELIsInHost(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">Returns true if the current exception level el is executing a Host OS or an application of a Host OS ...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00308">utility.cc:308</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa7fe8a12c57d83bfdf8f226a670f24e3"><div class="ttname"><a href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">ArmISA::msrMrs64IssBuild</a></div><div class="ttdeci">static uint32_t msrMrs64IssBuild(bool isRead, uint32_t op0, uint32_t op1, uint32_t crn, uint32_t crm, uint32_t op2, IntRegIndex rt)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00312">utility.hh:312</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9231e0af46835e612b3e5492ff29220b"><div class="ttname"><a href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">ArmISA::mcrMrcIssBuild</a></div><div class="ttdeci">static uint32_t mcrMrcIssBuild(bool isRead, uint32_t crm, IntRegIndex rt, uint32_t crn, uint32_t opc1, uint32_t opc2)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00277">utility.hh:277</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a704e27d64f779615b5ec5141b94b2711"><div class="ttname"><a href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">ArmISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00167">utility.cc:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa4ce7256d8c95525d7ae29cb1a2e1143"><div class="ttname"><a href="namespaceArmISA.html#aa4ce7256d8c95525d7ae29cb1a2e1143">ArmISA::badMode32</a></div><div class="ttdeci">bool badMode32(ThreadContext *tc, OperatingMode mode)</div><div class="ttdoc">badMode is checking if the execution mode provided as an argument is valid and implemented for AArch3...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00382">utility.cc:382</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a9770037b8955f1e6377e3aaa3e54d28e"><div class="ttname"><a href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">ArmISA::badMode</a></div><div class="ttdeci">bool badMode(ThreadContext *tc, OperatingMode mode)</div><div class="ttdoc">badMode is checking if the execution mode provided as an argument is valid and implemented. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00388">utility.cc:388</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59">ArmISA::MODE_EL0T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00593">types.hh:593</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4">ArmISA::COND_LS</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00074">ccregs.hh:74</a></div></div>
<div class="ttc" id="base_2types_8hh_html_aaeb92d42f5a6e27b8ba19f18d69d142baeb5880acff621b284760d4ed418de2ba"><div class="ttname"><a href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142baeb5880acff621b284760d4ed418de2ba">BigEndianByteOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00265">types.hh:265</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
