Analysis & Synthesis report for rtc_top
Thu Dec 14 19:15:30 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |rtc_top|iic_control:u0_iic_control|current_state
 10. State Machine - |rtc_top|pdcf8563_ctrl:u0_pdcf8563_ctrl|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: key_filter:u0_key_filter
 18. Parameter Settings for User Entity Instance: pdcf8563_ctrl:u0_pdcf8563_ctrl
 19. Parameter Settings for User Entity Instance: iic_control:u0_iic_control
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. SignalTap II Logic Analyzer Settings
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 14 19:15:30 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; rtc_top                                     ;
; Top-level Entity Name              ; rtc_top                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,443                                       ;
;     Total combinational functions  ; 873                                         ;
;     Dedicated logic registers      ; 1,072                                       ;
; Total registers                    ; 1072                                        ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 77,824                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; rtc_top            ; rtc_top            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+-------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../rtl/seg_driver.v                                                                 ; yes             ; User Verilog HDL File        ; D:/FPGA/File/rtc/rtl/seg_driver.v                                                            ;         ;
; ../rtl/rtc_top.v                                                                    ; yes             ; User Verilog HDL File        ; D:/FPGA/File/rtc/rtl/rtc_top.v                                                               ;         ;
; ../rtl/pcf8563_ctrl.v                                                               ; yes             ; User Verilog HDL File        ; D:/FPGA/File/rtc/rtl/pcf8563_ctrl.v                                                          ;         ;
; ../rtl/key_filter.v                                                                 ; yes             ; User Verilog HDL File        ; D:/FPGA/File/rtc/rtl/key_filter.v                                                            ;         ;
; ../rtl/iic_control.v                                                                ; yes             ; User Verilog HDL File        ; D:/FPGA/File/rtc/rtl/iic_control.v                                                           ;         ;
; sld_signaltap.vhd                                                                   ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                                              ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                                                 ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                                                    ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                                          ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal131.inc                                                                      ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; sld_mbpmg.vhd                                                                       ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                        ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                                              ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                                          ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                                          ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                                        ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_c124.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/altsyncram_c124.tdf                                                  ;         ;
; altdpram.tdf                                                                        ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                                        ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                                         ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                                                 ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                                                      ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                                         ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                                          ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                                        ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                                        ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_rsc.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/mux_rsc.tdf                                                          ;         ;
; lpm_decode.tdf                                                                      ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                                          ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/decode_dvf.tdf                                                       ;         ;
; lpm_counter.tdf                                                                     ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                                        ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                                             ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_lgi.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cntr_lgi.tdf                                                         ;         ;
; db/cmpr_sgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cmpr_sgc.tdf                                                         ;         ;
; db/cntr_g9j.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cntr_g9j.tdf                                                         ;         ;
; db/cntr_ggi.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cntr_ggi.tdf                                                         ;         ;
; db/cmpr_rgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cmpr_rgc.tdf                                                         ;         ;
; db/cntr_23j.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cntr_23j.tdf                                                         ;         ;
; db/cmpr_ngc.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/cmpr_ngc.tdf                                                         ;         ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction       ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_divide.tdf      ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/abs_divider.inc     ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sign_div_unsign.inc ; yes             ; Megafunction                 ; e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; D:/FPGA/File/rtc/prj/db/lpm_divide_jhm.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/lpm_divide_jhm.tdf                                                   ;         ;
; D:/FPGA/File/rtc/prj/db/sign_div_unsign_bkh.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/sign_div_unsign_bkh.tdf                                              ;         ;
; D:/FPGA/File/rtc/prj/db/alt_u_div_a4f.tdf                                           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/alt_u_div_a4f.tdf                                                    ;         ;
; D:/FPGA/File/rtc/prj/db/add_sub_7pc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/add_sub_7pc.tdf                                                      ;         ;
; D:/FPGA/File/rtc/prj/db/add_sub_8pc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/add_sub_8pc.tdf                                                      ;         ;
; D:/FPGA/File/rtc/prj/db/lpm_divide_m9m.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/File/rtc/prj/db/lpm_divide_m9m.tdf                                                   ;         ;
+-------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,443         ;
;                                             ;               ;
; Total combinational functions               ; 873           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 356           ;
;     -- 3 input functions                    ; 247           ;
;     -- <=2 input functions                  ; 270           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 734           ;
;     -- arithmetic mode                      ; 139           ;
;                                             ;               ;
; Total registers                             ; 1072          ;
;     -- Dedicated logic registers            ; 1072          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 20            ;
; Total memory bits                           ; 77824         ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 555           ;
; Total fan-out                               ; 7093          ;
; Average fan-out                             ; 3.49          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |rtc_top                                                                                                ; 873 (1)           ; 1072 (0)     ; 77824       ; 0            ; 0       ; 0         ; 20   ; 0            ; |rtc_top                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |iic_control:u0_iic_control|                                                                         ; 94 (94)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|iic_control:u0_iic_control                                                                                                                                                                                                                                                                                                           ; work         ;
;    |key_filter:u0_key_filter|                                                                           ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|key_filter:u0_key_filter                                                                                                                                                                                                                                                                                                             ; work         ;
;    |pdcf8563_ctrl:u0_pdcf8563_ctrl|                                                                     ; 93 (93)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|pdcf8563_ctrl:u0_pdcf8563_ctrl                                                                                                                                                                                                                                                                                                       ; work         ;
;    |seg_driver:u0_seg_driver|                                                                           ; 70 (70)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|seg_driver:u0_seg_driver                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 465 (1)           ; 806 (76)     ; 77824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 464 (0)           ; 730 (0)      ; 77824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 464 (88)          ; 730 (234)    ; 77824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 77824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_c124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 77824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 90 (1)            ; 206 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 76 (0)            ; 190 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 76 (0)            ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 123 (10)          ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_lgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 38 (38)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 38           ; 2048         ; 38           ; 77824 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rtc_top|iic_control:u0_iic_control|current_state                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+--------------------+---------------------------+-----------------------+---------------------------+----------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-------------------------------+---------------------------+-------------------------------+---------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; current_state.STOP ; current_state.MASTER_NACK ; current_state.RD_DATA ; current_state.SLAVE_ACK_5 ; current_state.SEND_DR_ADDR ; current_state.START_2 ; current_state.SLAVE_ACK_4 ; current_state.WR_DATA ; current_state.SLAVE_ACK_3 ; current_state.SEND_BIT_ADDR_L ; current_state.SLAVE_ACK_2 ; current_state.SEND_BIT_ADDR_H ; current_state.SLAVE_ACK_1 ; current_state.SEND_DW_ADDR ; current_state.START_1 ; current_state.IDLE ;
+-------------------------------+--------------------+---------------------------+-----------------------+---------------------------+----------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-------------------------------+---------------------------+-------------------------------+---------------------------+----------------------------+-----------------------+--------------------+
; current_state.IDLE            ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 0                  ;
; current_state.START_1         ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 1                     ; 1                  ;
; current_state.SEND_DW_ADDR    ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 1                          ; 0                     ; 1                  ;
; current_state.SLAVE_ACK_1     ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 1                         ; 0                          ; 0                     ; 1                  ;
; current_state.SEND_BIT_ADDR_H ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 1                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.SLAVE_ACK_2     ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 1                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.SEND_BIT_ADDR_L ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 1                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.SLAVE_ACK_3     ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 1                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.WR_DATA         ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 1                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.SLAVE_ACK_4     ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 1                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.START_2         ; 0                  ; 0                         ; 0                     ; 0                         ; 0                          ; 1                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.SEND_DR_ADDR    ; 0                  ; 0                         ; 0                     ; 0                         ; 1                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.SLAVE_ACK_5     ; 0                  ; 0                         ; 0                     ; 1                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.RD_DATA         ; 0                  ; 0                         ; 1                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.MASTER_NACK     ; 0                  ; 1                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
; current_state.STOP            ; 1                  ; 0                         ; 0                     ; 0                         ; 0                          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                             ; 0                         ; 0                             ; 0                         ; 0                          ; 0                     ; 1                  ;
+-------------------------------+--------------------+---------------------------+-----------------------+---------------------------+----------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-------------------------------+---------------------------+-------------------------------+---------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rtc_top|pdcf8563_ctrl:u0_pdcf8563_ctrl|current_state                                                                                                                                                                                                                                                                              ;
+-------------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+----------------------+
; Name                    ; current_state.RD_YEAR ; current_state.RD_MON ; current_state.RD_DAY ; current_state.RD_HOUR ; current_state.RD_MIN ; current_state.RD_SEC ; current_state.INIT_YEAR ; current_state.INIT_MON ; current_state.INIT_DAY ; current_state.INIT_HOUR ; current_state.INIT_MIN ; current_state.INIT_SEC ; current_state.S_WAIT ;
+-------------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+----------------------+
; current_state.S_WAIT    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ;
; current_state.INIT_SEC  ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 1                      ; 1                    ;
; current_state.INIT_MIN  ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 1                      ; 0                      ; 1                    ;
; current_state.INIT_HOUR ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 1                       ; 0                      ; 0                      ; 1                    ;
; current_state.INIT_DAY  ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 1                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.INIT_MON  ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 1                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.INIT_YEAR ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.RD_SEC    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.RD_MIN    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.RD_HOUR   ; 0                     ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.RD_DAY    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.RD_MON    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
; current_state.RD_YEAR   ; 1                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ;
+-------------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                             ;
+-----------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------------+------------------------+
; iic_control:u0_iic_control|ack                      ; iic_control:u0_iic_control|Equal4                ; yes                    ;
; iic_control:u0_iic_control|wr_data_buff             ; iic_control:u0_iic_control|current_state.RD_DATA ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[4]          ; iic_control:u0_iic_control|Selector20            ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[0]          ; iic_control:u0_iic_control|Selector25            ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[5]          ; iic_control:u0_iic_control|Selector19            ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[1]          ; iic_control:u0_iic_control|Selector23            ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[6]          ; iic_control:u0_iic_control|Selector2             ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[2]          ; iic_control:u0_iic_control|Selector22            ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[7]          ; iic_control:u0_iic_control|Selector1             ; yes                    ;
; iic_control:u0_iic_control|rd_data_buff[3]          ; iic_control:u0_iic_control|Selector21            ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                                  ;                        ;
+-----------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+
; Register name                                            ; Reason for Removal                                       ;
+----------------------------------------------------------+----------------------------------------------------------+
; pdcf8563_ctrl:u0_pdcf8563_ctrl|month[5..7]               ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|day[6,7]                  ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|hour[6,7]                 ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|minute[7]                 ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|second[7]                 ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[7,15]            ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|byte_addr[4..9,11..15]    ; Merged with pdcf8563_ctrl:u0_pdcf8563_ctrl|byte_addr[10] ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|wr_data[7]                ; Merged with pdcf8563_ctrl:u0_pdcf8563_ctrl|wr_data[6]    ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|byte_addr[10]             ; Stuck at GND due to stuck port data_in                   ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|wr_data[6]                ; Stuck at GND due to stuck port data_in                   ;
; iic_control:u0_iic_control|current_state~4               ; Lost fanout                                              ;
; iic_control:u0_iic_control|current_state~5               ; Lost fanout                                              ;
; iic_control:u0_iic_control|current_state~6               ; Lost fanout                                              ;
; iic_control:u0_iic_control|current_state~7               ; Lost fanout                                              ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|current_state~4           ; Lost fanout                                              ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|current_state~5           ; Lost fanout                                              ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|current_state~6           ; Lost fanout                                              ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|current_state~7           ; Lost fanout                                              ;
; iic_control:u0_iic_control|current_state.SEND_BIT_ADDR_H ; Stuck at GND due to stuck port data_in                   ;
; iic_control:u0_iic_control|current_state.SLAVE_ACK_2     ; Stuck at GND due to stuck port data_in                   ;
; Total Number of Removed Registers = 35                   ;                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register               ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------+
; pdcf8563_ctrl:u0_pdcf8563_ctrl|month[7]                  ; Stuck at GND              ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[15]          ;
;                                                          ; due to stuck port data_in ;                                                      ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|day[7]                    ; Stuck at GND              ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[7]           ;
;                                                          ; due to stuck port data_in ;                                                      ;
; iic_control:u0_iic_control|current_state.SEND_BIT_ADDR_H ; Stuck at GND              ; iic_control:u0_iic_control|current_state.SLAVE_ACK_2 ;
;                                                          ; due to stuck port data_in ;                                                      ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1072  ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 504   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 517   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; seg_driver:u0_seg_driver|sel_r[1]                                                                                                                                              ; 14      ;
; seg_driver:u0_seg_driver|sel_r[2]                                                                                                                                              ; 13      ;
; seg_driver:u0_seg_driver|sel_r[3]                                                                                                                                              ; 10      ;
; seg_driver:u0_seg_driver|sel_r[4]                                                                                                                                              ; 8       ;
; seg_driver:u0_seg_driver|sel_r[5]                                                                                                                                              ; 8       ;
; iic_control:u0_iic_control|iic_clk                                                                                                                                             ; 108     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 22                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rtc_top|iic_control:u0_iic_control|cnt_bit[1]                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |rtc_top|key_filter:u0_key_filter|cnt_20ms[1]                                                                  ;
; 64:1               ; 3 bits    ; 126 LEs       ; 21 LEs               ; 105 LEs                ; No         ; |rtc_top|seg_driver:u0_seg_driver|Selector3                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |rtc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:u0_key_filter ;
+----------------+----------------------+-------------------------------+
; Parameter Name ; Value                ; Type                          ;
+----------------+----------------------+-------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary               ;
+----------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pdcf8563_ctrl:u0_pdcf8563_ctrl         ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; TIME_INIT      ; 001000110001001000010100000110010001100000000000 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iic_control:u0_iic_control ;
+----------------+----------------------------+---------------------------+
; Parameter Name ; Value                      ; Type                      ;
+----------------+----------------------------+---------------------------+
; DEVICE_ADDR    ; 1010001                    ; Unsigned Binary           ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary           ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary           ;
+----------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 38                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 38                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 22593                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 56867                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 139                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 38                  ; 38               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                       ;
+---------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                           ; Details ;
+---------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------+---------+
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[0]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[0]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[10] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[10] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[11] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[11] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[12] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[12] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[13] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[13] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[14] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[14] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                         ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                         ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[16] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[16] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[17] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[17] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[18] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[18] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[19] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[19] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[1]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[1]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[20] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[20] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[21] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[21] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[22] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[22] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[23] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[23] ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[2]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[2]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[3]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[3]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[4]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[4]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[5]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[5]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[6]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[6]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                         ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                         ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[8]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[8]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[9]  ; N/A     ;
; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pdcf8563_ctrl:u0_pdcf8563_ctrl|data_out[9]  ; N/A     ;
; seg[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|seg[0]~0           ; N/A     ;
; seg[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|seg[0]~0           ; N/A     ;
; seg[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|seg[1]~1           ; N/A     ;
; seg[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|seg[1]~1           ; N/A     ;
; seg[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|Decoder1~0         ; N/A     ;
; seg[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|Decoder1~0         ; N/A     ;
; seg[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr4~0          ; N/A     ;
; seg[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr4~0          ; N/A     ;
; seg[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr3~0          ; N/A     ;
; seg[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr3~0          ; N/A     ;
; seg[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr2~0          ; N/A     ;
; seg[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr2~0          ; N/A     ;
; seg[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr1~0_wirecell ; N/A     ;
; seg[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|WideOr1~0_wirecell ; N/A     ;
; seg[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|Mux0~2             ; N/A     ;
; seg[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|Mux0~2             ; N/A     ;
; sel[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[0]           ; N/A     ;
; sel[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[0]           ; N/A     ;
; sel[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[1]~_wirecell ; N/A     ;
; sel[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[1]~_wirecell ; N/A     ;
; sel[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[2]~_wirecell ; N/A     ;
; sel[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[2]~_wirecell ; N/A     ;
; sel[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[3]~_wirecell ; N/A     ;
; sel[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[3]~_wirecell ; N/A     ;
; sel[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[4]~_wirecell ; N/A     ;
; sel[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[4]~_wirecell ; N/A     ;
; sel[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[5]~_wirecell ; N/A     ;
; sel[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; seg_driver:u0_seg_driver|sel_r[5]~_wirecell ; N/A     ;
; sys_clk                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                     ; N/A     ;
; auto_stp_trigger_out_auto_signaltap_0       ; dynamic pin   ; connected ; Top            ; post-synthesis    ; auto_stp_trigger_out_auto_signaltap_0       ; N/A     ;
+---------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Dec 14 19:15:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rtc_top -c rtc_top
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/seg_driver.v
    Info (12023): Found entity 1: seg_driver
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/rtc_top.v
    Info (12023): Found entity 1: rtc_top
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/pcf8563_ctrl.v
    Info (12023): Found entity 1: pdcf8563_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/iic_control.v
    Info (12023): Found entity 1: iic_control
Warning (10236): Verilog HDL Implicit Net warning at rtc_top.v(69): created implicit net for "addr_num"
Info (12127): Elaborating entity "rtc_top" for the top level hierarchy
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:u0_key_filter"
Info (12128): Elaborating entity "pdcf8563_ctrl" for hierarchy "pdcf8563_ctrl:u0_pdcf8563_ctrl"
Info (12128): Elaborating entity "iic_control" for hierarchy "iic_control:u0_iic_control"
Warning (10027): Verilog HDL or VHDL warning at the iic_control.v(223): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at iic_control.v(196): inferring latch(es) for variable "wr_data_buff", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at iic_control.v(196): inferring latch(es) for variable "rd_data_buff", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at iic_control.v(306): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at iic_control.v(306): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ack" at iic_control.v(306)
Info (10041): Inferred latch for "rd_data_buff[0]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[1]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[2]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[3]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[4]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[5]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[6]" at iic_control.v(196)
Info (10041): Inferred latch for "rd_data_buff[7]" at iic_control.v(196)
Info (10041): Inferred latch for "wr_data_buff" at iic_control.v(196)
Info (12128): Elaborating entity "seg_driver" for hierarchy "seg_driver:u0_seg_driver"
Warning (10230): Verilog HDL assignment warning at seg_driver.v(43): truncated value with size 26 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at seg_driver.v(45): truncated value with size 26 to match size of target (10)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf
    Info (12023): Found entity 1: altsyncram_c124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Warning (13012): Latch iic_control:u0_iic_control|rd_data_buff[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control|current_state.RD_DATA
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/FPGA/File/rtc/prj/output_files/rtc_top.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 78 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1544 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 17 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1481 logic cells
    Info (21064): Implemented 38 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Thu Dec 14 19:15:30 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA/File/rtc/prj/output_files/rtc_top.map.smsg.


