

================================================================
== Vitis HLS Report for 'matmul_Pipeline_readB'
================================================================
* Date:           Thu Jun 30 14:14:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16387|  16387|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |    16385|    16385|        18|         16|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     162|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     189|    -|
|Register         |        -|    -|    1597|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1597|     351|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_146_p2                  |         +|   0|  0|  11|          11|           1|
    |add_ln49_fu_192_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln51_fu_230_p2                  |         +|   0|  0|  10|          10|          10|
    |j_4_fu_277_p2                       |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage12_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage13_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage15_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage7_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage8_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage9_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   1|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state13_pp0_stage12_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state14_pp0_stage13_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state15_pp0_stage14_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state16_pp0_stage15_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state17_pp0_stage0_iter1   |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_ext_blocking_cur_n               |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                   |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op44_read_state2       |       and|   0|  0|   1|           1|           1|
    |ap_str_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |icmp_ln45_fu_140_p2                 |      icmp|   0|  0|   5|          11|          12|
    |icmp_ln47_fu_186_p2                 |      icmp|   0|  0|   5|          11|           6|
    |icmp_ln51_fu_156_p2                 |      icmp|   0|  0|   2|           5|           1|
    |i_2_fu_210_p3                       |    select|   0|  0|  32|           1|          32|
    |j_3_fu_198_p3                       |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 162|         133|         106|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_empty_27_phi_fu_107_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter1_empty_27_reg_104  |   9|          2|  512|       1024|
    |ap_sig_allocacmp_itr                   |   9|          2|   11|         22|
    |gmem1_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_72                                |   9|          2|   32|         64|
    |itr_1_fu_76                            |   9|          2|   11|         22|
    |j_fu_68                                |   9|          2|   11|         22|
    |shiftreg2_fu_64                        |   9|          2|  496|        992|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 189|         41| 1591|       3197|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |   16|   0|   16|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_27_reg_104  |  512|   0|  512|          0|
    |gmem1_addr_read_10_reg_394             |   32|   0|   32|          0|
    |gmem1_addr_read_11_reg_399             |   32|   0|   32|          0|
    |gmem1_addr_read_12_reg_404             |   32|   0|   32|          0|
    |gmem1_addr_read_13_reg_409             |   32|   0|   32|          0|
    |gmem1_addr_read_14_reg_414             |   32|   0|   32|          0|
    |gmem1_addr_read_15_reg_424             |   32|   0|   32|          0|
    |gmem1_addr_read_1_reg_349              |   32|   0|   32|          0|
    |gmem1_addr_read_2_reg_354              |   32|   0|   32|          0|
    |gmem1_addr_read_3_reg_359              |   32|   0|   32|          0|
    |gmem1_addr_read_4_reg_364              |   32|   0|   32|          0|
    |gmem1_addr_read_5_reg_369              |   32|   0|   32|          0|
    |gmem1_addr_read_6_reg_374              |   32|   0|   32|          0|
    |gmem1_addr_read_7_reg_379              |   32|   0|   32|          0|
    |gmem1_addr_read_8_reg_384              |   32|   0|   32|          0|
    |gmem1_addr_read_9_reg_389              |   32|   0|   32|          0|
    |gmem1_addr_read_reg_344                |   32|   0|   32|          0|
    |i_fu_72                                |   32|   0|   32|          0|
    |icmp_ln45_reg_331                      |    1|   0|    1|          0|
    |icmp_ln45_reg_331_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln51_reg_335                      |    1|   0|    1|          0|
    |icmp_ln51_reg_335_pp0_iter1_reg        |    1|   0|    1|          0|
    |itr_1_fu_76                            |   11|   0|   11|          0|
    |j_fu_68                                |   11|   0|   11|          0|
    |shiftreg2_fu_64                        |  496|   0|  496|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1597|   0| 1597|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                  gmem1|       pointer|
|sext_ln45             |   in|   30|     ap_none|              sext_ln45|        scalar|
|B_V_address0          |  out|   10|   ap_memory|                    B_V|         array|
|B_V_ce0               |  out|    1|   ap_memory|                    B_V|         array|
|B_V_we0               |  out|    1|   ap_memory|                    B_V|         array|
|B_V_d0                |  out|   16|   ap_memory|                    B_V|         array|
+----------------------+-----+-----+------------+-----------------------+--------------+

