Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design KeyAndMem.ngc ...
WARNING:NetListWriters:298 - No output is written to KeyAndMem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_3/Mcompar_arm_cmp_gt0000_lut<11 :
   0> on block KeyAndMem is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/Mcompar_pls_cmp_lt0000_lut<11 :
   1> on block KeyAndMem is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/cnt_mux0000<31 : 0> on block
   KeyAndMem is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file KeyAndMem.edif ...
ngc2edif: Total memory usage is 115804 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TestArea.ngc ...
WARNING:NetListWriters:298 - No output is written to TestArea.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1_cmp_gt0000_lut<11 :
   0> on block TestArea is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1k_cmp_gt0000_lut<11 :
   0> on block TestArea is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_3/XLXI_3/Mcompar_arm_cmp_gt0000_lut<11 : 0> on block TestArea is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_3/XLXI_3/Mcompar_pls_cmp_lt0000_lut<11 : 1> on block TestArea is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_3/cnt_mux0000<31 : 0> on
   block TestArea is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file TestArea.edif ...
ngc2edif: Total memory usage is 116316 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TestArea.ngc ...
WARNING:NetListWriters:298 - No output is written to TestArea.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1_cmp_gt0000_lut<11 :
   0> on block TestArea is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1k_cmp_gt0000_lut<11 :
   0> on block TestArea is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_3/XLXI_3/Mcompar_arm_cmp_gt0000_lut<11 : 0> on block TestArea is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_3/XLXI_3/Mcompar_pls_cmp_lt0000_lut<11 : 1> on block TestArea is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_3/cnt_mux0000<31 : 0> on
   block TestArea is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file TestArea.edif ...
ngc2edif: Total memory usage is 116508 kilobytes

