module core_test_bench();


reg clk;
reg [15:0] din;
wire [15:0] dout;
wire wr;
reg rst;


core core_0
(
.clk(clk), 
.din(din),
.rst(rst),
.dout(dout),
.wr(wr)
);

initial 
begin
	clk = 0;
	#10
	clk = 1;

end

endmodule 