0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_8_decoder_2_4/project_8_decoder_2_4.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_8_decoder_2_4/project_8_decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.sv,1758373091,systemVerilog,,,,decoder_2_4_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_8_decoder_2_4/project_8_decoder_2_4.srcs/sources_1/new/decoder_2_4.v,1758372781,verilog,,,,decoder_2_4,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
