
---------- Begin Simulation Statistics ----------
final_tick                               1040503781500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 576113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698512                       # Number of bytes of host memory used
host_op_rate                                   841636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   867.89                       # Real time elapsed on the host
host_tick_rate                             1198883999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450365                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.040504                       # Number of seconds simulated
sim_ticks                                1040503781500                       # Number of ticks simulated
system.cpu.Branches                          37843254                       # Number of branches fetched
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450365                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   225946812                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        616831                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70038706                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        534101                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   687734691                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2081007563                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2081007563                       # Number of busy cycles
system.cpu.num_cc_register_reads            180840253                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245101                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31770444                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_func_calls                     1453964                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             729688772                       # Number of integer alu accesses
system.cpu.num_int_insts                    729688772                       # number of integer instructions
system.cpu.num_int_register_reads          1698743224                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892853                       # number of times the integer registers were written
system.cpu.num_load_insts                   225946804                       # Number of load instructions
system.cpu.num_mem_refs                     295985508                       # number of memory refs
system.cpu.num_store_insts                   70038704                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                329042      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                 434348870     59.44%     59.49% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                      15      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                      122      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdCvt                      120      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMisc                     205      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::MemRead                225946726     30.92%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038540      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  78      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730684669                       # Class of executed instruction
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       292656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        618298                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2890160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5781338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            633                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             164137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188893                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103763                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161505                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        164137                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       943940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       943940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 943940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32930240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32930240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32930240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            325642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  325642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              325642                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1382052500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1743247250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2168662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1639407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          526                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1543516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722516                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2167630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8669926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8672516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    277802240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              277901952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          293289                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12089152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3184467                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3183833     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    634      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3184467                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4341709000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4335219000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1548000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2565507                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2565536                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data             2565507                       # number of overall hits
system.l2.overall_hits::total                 2565536                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             324639                       # number of demand (read+write) misses
system.l2.demand_misses::total                 325642                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1003                       # number of overall misses
system.l2.overall_misses::.cpu.data            324639                       # number of overall misses
system.l2.overall_misses::total                325642                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     79575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26612808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26692383500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     79575000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26612808500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26692383500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2890146                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2891178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2890146                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2891178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.112326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112633                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.112326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112633                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79336.989033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81976.621724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81968.491472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79336.989033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81976.621724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81968.491472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188893                       # number of writebacks
system.l2.writebacks::total                    188893                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        324639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            325642                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       324639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           325642                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     69545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23366418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23435963500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23366418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23435963500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.112326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.112326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112633                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69336.989033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71976.621724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71968.491472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69336.989033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71976.621724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71968.491472                       # average overall mshr miss latency
system.l2.replacements                         293289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1450514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1450514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1450514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1450514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          526                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              526                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          526                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            561011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                561011                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13477996500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13477996500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        722516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.223531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.223531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83452.503018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83452.503018                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11862946500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11862946500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.223531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.223531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73452.503018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73452.503018                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     79575000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79575000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79336.989033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79336.989033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69336.989033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69336.989033                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2004496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2004496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       163134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          163134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  13134812000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13134812000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2167630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2167630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.075259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80515.478073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80515.478073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       163134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       163134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11503472000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11503472000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.075259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70515.478073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70515.478073                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32643.929596                       # Cycle average of tags in use
system.l2.tags.total_refs                     5781337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    326057                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.731062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.432493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.883287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32542.613817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996214                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32497                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46576753                       # Number of tag accesses
system.l2.tags.data_accesses                 46576753                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20776896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20841088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        64192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12089152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12089152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          324639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              325642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       188893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             188893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             61693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19968112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20029805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        61693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            61693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11618557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11618557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11618557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            61693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19968112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31648362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    188893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    324370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.352785406500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10967                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1102025                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178037                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      325642                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     188893                       # Number of write requests accepted
system.mem_ctrls.readBursts                    325642                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   188893                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4023061000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1626865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10123804750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12364.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31114.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   196559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                325642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               188893                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.084146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.640705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.526863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       134273     65.72%     65.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32609     15.96%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13454      6.59%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5244      2.57%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9447      4.62%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1160      0.57%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1032      0.51%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          868      0.42%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6225      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204312                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.411598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.448818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.238969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         10956     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10967                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.221483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.193531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4222     38.50%     38.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      1.03%     39.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6613     60.30%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10967                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20823872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12087552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20841088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12089152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1040470504500                       # Total gap between requests
system.mem_ctrls.avgGap                    2022156.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        64192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20759680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12087552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 61693.192414409306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19951566.125086687505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11617018.808499159291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       324639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       188893                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28599000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10095205750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22659958099250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28513.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31096.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119961873.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            726209400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            385989450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1156722840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          495351900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82136187120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93402489690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     320898724320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       499201674720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.769208                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 833311069000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34744580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172448132500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            732578280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            389374590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1166440380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          490539060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82136187120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96251370210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     318499667040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499666156680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.215609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 827048007500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34744580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178711194000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    687733659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687733659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    687733659                       # number of overall hits
system.cpu.icache.overall_hits::total       687733659                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1032                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1032                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1032                       # number of overall misses
system.cpu.icache.overall_misses::total          1032                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82462000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82462000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82462000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82462000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    687734691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687734691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    687734691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687734691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79905.038760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79905.038760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79905.038760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79905.038760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          526                       # number of writebacks
system.cpu.icache.writebacks::total               526                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1032                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1032                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1032                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1032                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     81430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     81430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81430000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78905.038760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78905.038760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78905.038760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78905.038760                       # average overall mshr miss latency
system.cpu.icache.replacements                    526                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    687733659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687733659                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1032                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1032                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82462000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82462000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    687734691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687734691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79905.038760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79905.038760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     81430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78905.038760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78905.038760                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.543408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687734691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1032                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          666409.584302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.543408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1375470414                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1375470414                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    293095372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293095372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    293095372                       # number of overall hits
system.cpu.dcache.overall_hits::total       293095372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2873762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2873762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2890146                       # number of overall misses
system.cpu.dcache.overall_misses::total       2890146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  59461269500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59461269500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59461269500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59461269500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    295969134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    295985518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009764                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009764                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20691.090459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20691.090459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20573.794369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20573.794369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       244617                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5308                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.084589                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1450514                       # number of writebacks
system.cpu.dcache.writebacks::total           1450514                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2873762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2873762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2890146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2890146                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  56587507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56587507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  57886919993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57886919993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009764                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009764                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19691.090459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19691.090459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20029.064273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20029.064273                       # average overall mshr miss latency
system.cpu.dcache.replacements                2889634                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    223779182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223779182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2151246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2151246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  38285866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  38285866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    225930428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17797.065515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17797.065515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2151246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2151246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36134620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36134620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16797.065515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16797.065515                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     69316190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69316190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       722516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       722516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21175403500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21175403500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70038706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29307.867923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29307.867923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       722516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       722516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20452887500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20452887500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28307.867923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28307.867923                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1299412493                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1299412493                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79309.844543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79309.844543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040503781500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.896703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           295985518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2890146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.411961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.896703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594861182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594861182                       # Number of data accesses

---------- End Simulation Statistics   ----------
