{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664257616794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257616810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:46:56 2022 " "Processing started: Tue Sep 27 00:46:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257616810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257616810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257616811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664257618057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664257618057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/ripple_adder_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/ripple_adder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_9 " "Found entity 1: ripple_adder_9" {  } { { "385_lab4_adders_provided_fa20/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634023 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/select_adder_low.sv " "Can't analyze file -- file output_files/select_adder_low.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664257634036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/select_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/select_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder_4 " "Found entity 1: select_adder_4" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "385_lab4_adders_provided_fa20/router.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "385_lab4_adders_provided_fa20/reg_17.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead_adder " "Found entity 1: lookahead_adder" {  } { { "385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634105 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664257634121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "385_lab4_adders_provided_fa20/control.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_4 " "Found entity 1: ripple_adder_4" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cla_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cla_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder_4 " "Found entity 1: CLA_adder_4" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634207 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/full_adder_CLA_lowest.sv " "Can't analyze file -- file output_files/full_adder_CLA_lowest.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664257634218 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/full_adder_CLA.sv " "Can't analyze file -- file output_files/full_adder_CLA.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664257634227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/testbench_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_adder " "Found entity 1: testbench_adder" {  } { { "output_files/testbench_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/testbench_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257634237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257634237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 ripple_adder_9.sv(33) " "Verilog HDL Implicit Net warning at ripple_adder_9.sv(33): created implicit net for \"cout0\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder_9.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 ripple_adder_9.sv(34) " "Verilog HDL Implicit Net warning at ripple_adder_9.sv(34): created implicit net for \"cout1\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder_9.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0_0 select_adder_4.sv(11) " "Verilog HDL Implicit Net warning at select_adder_4.sv(11): created implicit net for \"cout0_0\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0_1 select_adder_4.sv(12) " "Verilog HDL Implicit Net warning at select_adder_4.sv(12): created implicit net for \"cout0_1\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0_2 select_adder_4.sv(13) " "Verilog HDL Implicit Net warning at select_adder_4.sv(13): created implicit net for \"cout0_2\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 select_adder_4.sv(14) " "Verilog HDL Implicit Net warning at select_adder_4.sv(14): created implicit net for \"cout0\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1_0 select_adder_4.sv(17) " "Verilog HDL Implicit Net warning at select_adder_4.sv(17): created implicit net for \"cout1_0\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1_1 select_adder_4.sv(18) " "Verilog HDL Implicit Net warning at select_adder_4.sv(18): created implicit net for \"cout1_1\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1_2 select_adder_4.sv(19) " "Verilog HDL Implicit Net warning at select_adder_4.sv(19): created implicit net for \"cout1_2\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 select_adder_4.sv(20) " "Verilog HDL Implicit Net warning at select_adder_4.sv(20): created implicit net for \"cout1\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 select_adder.sv(9) " "Verilog HDL Implicit Net warning at select_adder.sv(9): created implicit net for \"cout0\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 select_adder.sv(11) " "Verilog HDL Implicit Net warning at select_adder.sv(11): created implicit net for \"cout1\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 select_adder.sv(13) " "Verilog HDL Implicit Net warning at select_adder.sv(13): created implicit net for \"cout2\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 ripple_adder.sv(9) " "Verilog HDL Implicit Net warning at ripple_adder.sv(9): created implicit net for \"cout0\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 ripple_adder.sv(10) " "Verilog HDL Implicit Net warning at ripple_adder.sv(10): created implicit net for \"cout1\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 ripple_adder.sv(11) " "Verilog HDL Implicit Net warning at ripple_adder.sv(11): created implicit net for \"cout2\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 ripple_adder_4.sv(9) " "Verilog HDL Implicit Net warning at ripple_adder_4.sv(9): created implicit net for \"cout0\"" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 ripple_adder_4.sv(10) " "Verilog HDL Implicit Net warning at ripple_adder_4.sv(10): created implicit net for \"cout1\"" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 ripple_adder_4.sv(11) " "Verilog HDL Implicit Net warning at ripple_adder_4.sv(11): created implicit net for \"cout2\"" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE0 CLA_adder_4.sv(20) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(20): created implicit net for \"IDONTCARE0\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE1 CLA_adder_4.sv(21) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(21): created implicit net for \"IDONTCARE1\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE2 CLA_adder_4.sv(22) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(22): created implicit net for \"IDONTCARE2\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE3 CLA_adder_4.sv(23) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(23): created implicit net for \"IDONTCARE3\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder2 " "Elaborating entity \"adder2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664257634332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "run_once" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "route" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "reg_unit" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder select_adder:adders " "Elaborating entity \"select_adder\" for hierarchy \"select_adder:adders\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "adders" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder_4 select_adder:adders\|ripple_adder_4:s_adder1 " "Elaborating entity \"ripple_adder_4\" for hierarchy \"select_adder:adders\|ripple_adder_4:s_adder1\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "s_adder1" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder select_adder:adders\|ripple_adder_4:s_adder1\|full_adder:f_adder1 " "Elaborating entity \"full_adder\" for hierarchy \"select_adder:adders\|ripple_adder_4:s_adder1\|full_adder:f_adder1\"" {  } { { "ripple_adder_4.sv" "f_adder1" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder_4 select_adder:adders\|select_adder_4:s_adder2 " "Elaborating entity \"select_adder_4\" for hierarchy \"select_adder:adders\|select_adder_4:s_adder2\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "s_adder2" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "AHex0" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257634464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257635387 "|adder2|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664257635387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664257635580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664257636269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/lab_3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/lab_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257636329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664257636535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257636535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664257636604 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664257636604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664257636604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664257636604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257636628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:47:16 2022 " "Processing ended: Tue Sep 27 00:47:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257636628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257636628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257636628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257636628 ""}
