# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-410.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# -- Compiling package body constants
# -- Loading package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity comparator
# -- Compiling architecture structural of comparator
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(18): (vcom-1136) Unknown identifier "log2".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(18): Type error in range expression.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(27): (vcom-1136) Unknown identifier "log2".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(27): Cannot resolve expression type.
# ** Warning: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(27): (vcom-1147) Range in FOR GENERATE must be static.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(28): No feasible entries for infix operator "**".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(28): Bad expression in right operand of infix expression "/".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(28): Bad expression in left operand of infix expression "-".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(28): Bad expression in right bound of range expression.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(28): Cannot resolve expression type.
# ** Warning: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(28): (vcom-1147) Range in FOR GENERATE must be static.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): No feasible entries for infix operator "-".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): No feasible entries for infix operator "*".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): No feasible entries for infix operator "-".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): No feasible entries for infix operator "*".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Bad expression in left operand of infix expression "-".
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Constant "x" is type (error); expecting type levels.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Constant "i" is type (error); expecting type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Type error resolving infix expression "-" as type levels.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Type error resolving infix expression "*" as type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Type error resolving infix expression "-" as type levels.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(29): Type error resolving infix expression "-" as type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/comparator.vhd(36): near "output": expecting: <= :=
vcom -reportprogress 300 -work work {/home/ms18.4/Desktop/project/Alu/Adder/carry_generator2 (copy).vhd}
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity carry_generator2
# -- Compiling architecture structural of carry_generator2
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/SumP4.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity sump4
# -- Compiling architecture structural of sump4
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/TBp4_32.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tbp4_32
# -- Compiling architecture testp4_32 of tbp4_32
vsim work.tbp4_32
# vsim work.tbp4_32 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Fatal: Unexpected signal: 11.
# ** Error: Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work {/home/ms18.4/Desktop/project/Alu/Adder/carry_generator2 .vhd}
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity carry_generator2
# -- Compiling architecture structural of carry_generator2
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/SumP4.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity sump4
# -- Compiling architecture structural of sump4
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/TBp4_32.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tbp4_32
# -- Compiling architecture testp4_32 of tbp4_32
vsim work.tbp4_32
# vsim work.tbp4_32 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tbp4_32(testp4_32)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants(body)
# Loading work.sump4(structural)#1
# Loading work.carry_generator2(structural)#1
# Loading work.gen1(structural)#1
# Loading work.gen2(structural)#1
# Loading work.propagate(structural)#1
# Loading work.sum_generator(structural)#1
# Loading work.carry_select(structural)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
# Loading work.mux21_generic(structural)#1
# Loading work.mux21(structural)
# Loading work.iv(behavioral)
# Loading work.nd2(arch2)
# Loading work.lfsr16(rtl)
add waves *
run 100ns
# ** Error: (vsim-3601) Iteration limit reached at time 0 ns.
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Adder/TBp4_32.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tbp4_32
# -- Compiling architecture testp4_32 of tbp4_32
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/TBp4_32.vhd(42): Signal "s" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/project/Alu/Adder/TBp4_32.vhd(87): VHDL Compiler exiting
