============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 16 2019  10:58:08 pm
  Module:                 top_module
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance      Module     Cell Count  Cell Area  Net Area   Total Area  Wireload     
-------------------------------------------------------------------------------------
top_module                     36620  61117.213     0.000    61117.213    <none> (D) 
  uut4     alu                 31759  48850.921     0.000    48850.921    <none> (D) 
  uut3     register_file        3623   9879.816     0.000     9879.816    <none> (D) 

 (D) = wireload is default in technology library
