#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 18 17:08:57 2022
# Process ID: 8668
# Current directory: D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1
# Command line: vivado.exe -log CSSTE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CSSTE.tcl
# Log file: D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.vds
# Journal file: D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CSSTE.tcl -notrace
Command: synth_design -top CSSTE -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 401.305 ; gain = 94.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CSSTE' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:22]
INFO: [Synth 8-638] synthesizing module 'SCPU' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/imports/new/SCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'SCPU_ctrl' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/SCPU_ctrl.v:23]
WARNING: [Synth 8-3848] Net CPU_MIO in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/SCPU_ctrl.v:36]
INFO: [Synth 8-256] done synthesizing module 'SCPU_ctrl' (1#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/SCPU_ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'DataPath' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/DataPath.v:23]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (2#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-638] synthesizing module 'add_32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/add_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'add_32' (3#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/add_32.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/MUX2T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_32' (4#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/MUX2T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX4T1_32' (5#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'regs' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/regs.v:23]
INFO: [Synth 8-256] done synthesizing module 'regs' (6#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/regs.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (7#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'and32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/and32.v:23]
INFO: [Synth 8-256] done synthesizing module 'and32' (8#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/and32.v:23]
INFO: [Synth 8-638] synthesizing module 'or32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/or32.v:23]
INFO: [Synth 8-256] done synthesizing module 'or32' (9#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/or32.v:23]
INFO: [Synth 8-638] synthesizing module 'nor32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/nor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'nor32' (10#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/nor32.v:23]
INFO: [Synth 8-638] synthesizing module 'srl32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/srl32.v:23]
INFO: [Synth 8-256] done synthesizing module 'srl32' (11#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/srl32.v:23]
INFO: [Synth 8-638] synthesizing module 'xor32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/xor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'xor32' (12#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/xor32.v:23]
INFO: [Synth 8-638] synthesizing module 'or_bit_32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/or_bit_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'or_bit_32' (13#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/or_bit_32.v:2]
INFO: [Synth 8-638] synthesizing module 'ADC32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/ADC32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADC32' (14#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/ADC32.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExt_32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/SignalExt_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'SignalExt_32' (15#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/SignalExt_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALU' (16#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'REG32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'REG32' (17#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (18#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/DataPath.v:23]
INFO: [Synth 8-256] done synthesizing module 'SCPU' (19#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/imports/new/SCPU.v:23]
WARNING: [Synth 8-350] instance 'U1' of module 'SCPU' requires 10 connections, but only 8 given [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:71]
INFO: [Synth 8-638] synthesizing module 'ROM_D_0' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/realtime/ROM_D_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ROM_D_0' (20#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/realtime/ROM_D_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/RAM_B.v:15]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (10) of module 'RAM_B_bbox_0' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:93]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/MIO_BUS.v:15]
WARNING: [Synth 8-689] width (9) of port connection 'ram_addr' does not match port width (10) of module 'MIO_BUS_bbox_1' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:115]
INFO: [Synth 8-638] synthesizing module 'Multi_8CH32' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/Multi_8CH32.v:15]
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev_0' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/realtime/SSeg7_Dev_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev_0' (21#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/realtime/SSeg7_Dev_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'SPIO' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/SPIO.v:15]
WARNING: [Synth 8-350] instance 'U7' of module 'SPIO' requires 12 connections, but only 11 given [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:160]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/clk_div.v:15]
INFO: [Synth 8-638] synthesizing module 'SAnti_jitter' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/SAnti_jitter.v:15]
WARNING: [Synth 8-350] instance 'U9' of module 'SAnti_jitter' requires 13 connections, but only 7 given [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:186]
INFO: [Synth 8-638] synthesizing module 'Counter_x' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/Counter_x.v:15]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/VGA.v:15]
INFO: [Synth 8-256] done synthesizing module 'CSSTE' (22#1) [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:22]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[31]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[30]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[29]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[28]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[27]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[26]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[25]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[24]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[23]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[22]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[21]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[20]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[19]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[18]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[17]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[16]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[15]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[14]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[13]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[12]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[11]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[10]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[9]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[8]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[7]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[6]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[0]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port CPU_MIO
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port MIO_ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 453.320 ; gain = 146.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U1:MIO_ready to constant 0 [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 453.320 ; gain = 146.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/dcp2/dist_mem_gen_0_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/dcp2/dist_mem_gen_0_in_context.xdc] for cell 'U2'
Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/dcp3/SSeg7_Dev_0_in_context.xdc] for cell 'U6'
Finished Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-8668-LAPTOP-23S8O1B1/dcp3/SSeg7_Dev_0_in_context.xdc] for cell 'U6'
Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]
Finished Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CSSTE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CSSTE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 818.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 818.336 ; gain = 511.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 818.336 ; gain = 511.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 818.336 ; gain = 511.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ImmSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc_B" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemRW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 818.336 ; gain = 511.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	  17 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SCPU_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX2T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX4T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module xor32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ADC32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module REG32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U1/U0/PC/Q_reg was removed.  [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/sources_1/new/REG32.v:32]
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[31]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[30]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[29]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[28]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[27]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[26]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[25]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[24]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[23]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[22]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[21]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[20]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[19]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[18]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[17]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[16]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[15]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[14]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[13]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[12]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[11]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[10]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[9]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[8]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[7]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[6]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[5]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[4]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[3]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[2]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[1]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U0/MUX4T1_32_0/O_reg[0]) is unused and will be removed from module CSSTE.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 818.336 ; gain = 511.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 839.355 ; gain = 532.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:01 . Memory (MB): peak = 840.871 ; gain = 534.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module U3 has unconnected pin addra[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U9 has unconnected pin readn
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_D_0       |         1|
|2     |RAM_B         |         1|
|3     |MIO_BUS       |         1|
|4     |Multi_8CH32   |         1|
|5     |SSeg7_Dev_0   |         1|
|6     |SPIO          |         1|
|7     |clk_div       |         1|
|8     |SAnti_jitter  |         1|
|9     |Counter_x     |         1|
|10    |VGA           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |Counter_x_bbox_6    |     1|
|2     |MIO_BUS_bbox_1      |     1|
|3     |Multi_8CH32_bbox_2  |     1|
|4     |RAM_B_bbox_0        |     1|
|5     |ROM_D_0             |     1|
|6     |SAnti_jitter_bbox_5 |     1|
|7     |SPIO_bbox_3         |     1|
|8     |SSeg7_Dev_0         |     1|
|9     |VGA_bbox_7          |     1|
|10    |clk_div_bbox_4      |     1|
|11    |CARRY4              |    33|
|12    |LUT1                |     4|
|13    |LUT2                |    26|
|14    |LUT3                |    63|
|15    |LUT4                |    36|
|16    |LUT5                |   157|
|17    |LUT6                |   713|
|18    |MUXF7               |   268|
|19    |MUXF8               |     8|
|20    |FDCE                |  1024|
|21    |IBUF                |    22|
|22    |OBUF                |    22|
+------+--------------------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |  2757|
|2     |  U1            |SCPU     |  2327|
|3     |    U0          |DataPath |  2327|
|4     |      ALU       |ALU      |    32|
|5     |        ADC32_0 |ADC32    |    32|
|6     |      PC        |REG32    |   127|
|7     |      Regs      |regs     |  2151|
|8     |      add_32_0  |add_32   |     8|
|9     |      add_32_1  |add_32_0 |     9|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 876.145 ; gain = 569.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:58 . Memory (MB): peak = 876.145 ; gain = 204.445
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 876.145 ; gain = 569.461
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/RAM_B.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/RAM_B.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/MIO_BUS.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/MIO_BUS.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/Multi_8CH32.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/Multi_8CH32.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/SPIO.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/SPIO.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/clk_div.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/clk_div.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/SAnti_jitter.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/SAnti_jitter.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/Counter_x.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/Counter_x.edf]
Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/VGA.edf]
Finished Parsing EDIF File [D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Supplementary/VGA.edf]
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 77 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 880.121 ; gain = 584.953
INFO: [Common 17-1381] The checkpoint 'D:/14.7/LabofCOAD/project2/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CSSTE_utilization_synth.rpt -pb CSSTE_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 880.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 17:11:20 2022...
