// Seed: 4136732905
module module_0;
  reg id_1;
  assign id_2 = id_2;
  assign id_1 = -1'b0;
  assign id_1 = 1;
  always id_1 <= id_1;
  assign module_2.type_12 = 0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7, id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    inout uwire id_10
);
  always id_5 = id_2 * id_8;
  module_0 modCall_1 ();
endmodule
