
2021 0419 IoT_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003b74  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00003b74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000055c8  20000070  00003be4  00020070  2**2
                  ALLOC
  3 .stack        00002000  20005638  000091ac  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0008753f  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008824  00000000  00000000  000a7630  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009e9f  00000000  00000000  000afe54  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ab8  00000000  00000000  000b9cf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bb8  00000000  00000000  000ba7ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001cadd  00000000  00000000  000bb363  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001ff80  00000000  00000000  000d7e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00061dad  00000000  00000000  000f7dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001c3c  00000000  00000000  00159b70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
#include <stdio.h>
#include "myDefine.h"


void Judg_KEY_C(void)
{
       0:	38 76 00 20 dd 28 00 00 d9 28 00 00 d9 28 00 00     8v. .(...(...(..
	...
	
	if(ascii_to_hex(UserKeyInBuf[0]) != KEYC) return;
	
	if(ascii_to_hex(UserKeyInBuf[1]) == KEYL)
	{
		if(UserKeyInBufCount != 3 && UserKeyInBuf[2] != 0x0d) return;
      2c:	d9 28 00 00 00 00 00 00 00 00 00 00 d9 28 00 00     .(...........(..
		unsigned int i, j, k;
		k = 0;
		uart_str("          MAC   Fn CT  D1   D2   D3  V1 V2 V3 V4        St OK Cl\r\0");
      3c:	d9 28 00 00 d9 28 00 00 d9 28 00 00 11 1a 00 00     .(...(...(......
			if(LORA_Dev_List_Index[i].Dev_En_Flag == Dev_EN)
			{
				uTXByte(Debug_COM, 'N');
				uTXByte(Debug_COM, 'o');
				uTXByte(Debug_COM, '.');
				uart_send_word_for_ListNumber(Debug_COM, hex_to_bcd(LORA_Dev_List_Index[i].Dev_Number));
      4c:	d9 28 00 00 e1 13 00 00 d9 28 00 00 d9 28 00 00     .(.......(...(..
				uTXByte(Debug_COM, 'N');
      5c:	a1 1e 00 00 b1 1e 00 00 c1 1e 00 00 d1 1e 00 00     ................
	...
				uart_send_word_for_ListNumber(Debug_COM, hex_to_bcd(LORA_Dev_List_Index[i].Dev_Number));
      74:	dd 15 00 00 ed 15 00 00 fd 15 00 00 0d 16 00 00     ................
				uTXByte(Debug_COM, ' ');	
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[0]);		//MAC
      84:	1d 16 00 00 2d 16 00 00 00 00 00 00 00 00 00 00     ....-...........
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[1]);
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[2]);
      94:	d9 28 00 00 d9 28 00 00 d9 28 00 00 d9 28 00 00     .(...(...(...(..

000000a4 <__do_global_dtors_aux>:
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[3]);
				uTXByte(Debug_COM, ' ');
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[4]);		//功能
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
				uTXByte(Debug_COM, ' ');
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[5]);		//Counter
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	20000070 	.word	0x20000070
				uTXByte(Debug_COM, ' ');
      c4:	00000000 	.word	0x00000000
      c8:	00003b74 	.word	0x00003b74

000000cc <frame_dummy>:
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[6]);		//資料1
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[7]);
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
				uTXByte(Debug_COM, ' ');
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[8]);		//資料2
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[9]);
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	20000074 	.word	0x20000074
				uTXByte(Debug_COM, ' ');
      f8:	00003b74 	.word	0x00003b74
      fc:	00003b74 	.word	0x00003b74
				uart_send_ascii_byte(Debug_COM, LORA_Dev_List_Index[i].cmd_buf[10]);	//資料3
     100:	00000000 	.word	0x00000000

00000104 <nvm_set_config>:
	fusebits[1] |= fb->wdt_early_warning_offset << WDT_FUSES_EWOFFSET_Pos;

	fusebits[1] &= (~WDT_FUSES_WEN_Msk);
	fusebits[1] |= fb->wdt_window_mode_enable_at_poweron << WDT_FUSES_WEN_Pos;

	fusebits[1] &= (~NVMCTRL_FUSES_REGION_LOCKS_Msk);
     104:	b510      	push	{r4, lr}
	fusebits[1] |= fb->lockbits << NVMCTRL_FUSES_REGION_LOCKS_Pos;
     106:	4a1e      	ldr	r2, [pc, #120]	; (180 <nvm_set_config+0x7c>)
     108:	69d3      	ldr	r3, [r2, #28]
	if (error_code != STATUS_OK) {
		return error_code;
	}

	*((uint32_t *)NVMCTRL_AUX0_ADDRESS) = fusebits[0];
    *(((uint32_t *)NVMCTRL_AUX0_ADDRESS) + 1) = fusebits[1];
     10a:	2104      	movs	r1, #4
     10c:	430b      	orrs	r3, r1

	error_code = nvm_execute_command(NVM_COMMAND_WRITE_AUX_ROW,NVMCTRL_AUX0_ADDRESS,0);
     10e:	61d3      	str	r3, [r2, #28]
     110:	4b1c      	ldr	r3, [pc, #112]	; (184 <nvm_set_config+0x80>)
     112:	2220      	movs	r2, #32
     114:	32ff      	adds	r2, #255	; 0xff
     116:	831a      	strh	r2, [r3, #24]
     118:	7d1a      	ldrb	r2, [r3, #20]
     11a:	2305      	movs	r3, #5
     11c:	07d2      	lsls	r2, r2, #31
     11e:	d401      	bmi.n	124 <nvm_set_config+0x20>
     120:	0018      	movs	r0, r3
     122:	bd10      	pop	{r4, pc}
     124:	7803      	ldrb	r3, [r0, #0]
     126:	021b      	lsls	r3, r3, #8
     128:	22c0      	movs	r2, #192	; 0xc0
     12a:	0092      	lsls	r2, r2, #2
     12c:	4013      	ands	r3, r2
     12e:	7841      	ldrb	r1, [r0, #1]
     130:	01c9      	lsls	r1, r1, #7
     132:	22ff      	movs	r2, #255	; 0xff
     134:	400a      	ands	r2, r1
     136:	4313      	orrs	r3, r2
     138:	7881      	ldrb	r1, [r0, #2]
     13a:	0049      	lsls	r1, r1, #1
     13c:	221e      	movs	r2, #30
     13e:	400a      	ands	r2, r1
     140:	4313      	orrs	r3, r2
     142:	78c2      	ldrb	r2, [r0, #3]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     144:	0492      	lsls	r2, r2, #18
     146:	2180      	movs	r1, #128	; 0x80
     148:	02c9      	lsls	r1, r1, #11
     14a:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     14c:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     14e:	7902      	ldrb	r2, [r0, #4]
     150:	0412      	lsls	r2, r2, #16
     152:	21c0      	movs	r1, #192	; 0xc0
     154:	0289      	lsls	r1, r1, #10
     156:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     158:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     15a:	4a0a      	ldr	r2, [pc, #40]	; (184 <nvm_set_config+0x80>)
     15c:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     15e:	6893      	ldr	r3, [r2, #8]
     160:	035b      	lsls	r3, r3, #13
     162:	0f5b      	lsrs	r3, r3, #29
     164:	4908      	ldr	r1, [pc, #32]	; (188 <nvm_set_config+0x84>)
     166:	2408      	movs	r4, #8
     168:	409c      	lsls	r4, r3
     16a:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     16c:	6893      	ldr	r3, [r2, #8]
     16e:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     170:	7843      	ldrb	r3, [r0, #1]
     172:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     174:	8b13      	ldrh	r3, [r2, #24]
     176:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     178:	0fdb      	lsrs	r3, r3, #31
     17a:	011b      	lsls	r3, r3, #4
     17c:	e7d0      	b.n	120 <nvm_set_config+0x1c>
     17e:	46c0      	nop			; (mov r8, r8)
     180:	40000400 	.word	0x40000400
     184:	41004000 	.word	0x41004000
     188:	2000008c 	.word	0x2000008c

0000018c <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     18c:	6802      	ldr	r2, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
     18e:	8a13      	ldrh	r3, [r2, #16]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     190:	b21b      	sxth	r3, r3
     192:	2b00      	cmp	r3, #0
     194:	dbfb      	blt.n	18e <_i2c_master_wait_for_sync+0x2>
		/* Wait for I2C module to sync. */
	}
}
     196:	4770      	bx	lr

00000198 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     198:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     19a:	7b9a      	ldrb	r2, [r3, #14]
     19c:	0792      	lsls	r2, r2, #30
     19e:	d507      	bpl.n	1b0 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     1a0:	2202      	movs	r2, #2
     1a2:	739a      	strb	r2, [r3, #14]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     1a4:	8a1b      	ldrh	r3, [r3, #16]
     1a6:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     1a8:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     1aa:	17db      	asrs	r3, r3, #31
     1ac:	4018      	ands	r0, r3
}
     1ae:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     1b0:	8a1a      	ldrh	r2, [r3, #16]
     1b2:	0752      	lsls	r2, r2, #29
     1b4:	d506      	bpl.n	1c4 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     1b6:	6859      	ldr	r1, [r3, #4]
     1b8:	22c0      	movs	r2, #192	; 0xc0
     1ba:	0292      	lsls	r2, r2, #10
     1bc:	430a      	orrs	r2, r1
     1be:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     1c0:	2018      	movs	r0, #24
     1c2:	e7f4      	b.n	1ae <_i2c_master_address_response+0x16>
	return STATUS_OK;
     1c4:	2000      	movs	r0, #0
     1c6:	e7f2      	b.n	1ae <_i2c_master_address_response+0x16>

000001c8 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     1c8:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     1ca:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     1cc:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     1ce:	2401      	movs	r4, #1
     1d0:	2502      	movs	r5, #2
     1d2:	7b91      	ldrb	r1, [r2, #14]
     1d4:	4221      	tst	r1, r4
     1d6:	d10b      	bne.n	1f0 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     1d8:	7b91      	ldrb	r1, [r2, #14]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     1da:	4229      	tst	r1, r5
     1dc:	d106      	bne.n	1ec <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     1de:	3301      	adds	r3, #1
     1e0:	b29b      	uxth	r3, r3
     1e2:	8901      	ldrh	r1, [r0, #8]
     1e4:	4299      	cmp	r1, r3
     1e6:	d8f4      	bhi.n	1d2 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     1e8:	2012      	movs	r0, #18
     1ea:	e002      	b.n	1f2 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     1ec:	2000      	movs	r0, #0
     1ee:	e000      	b.n	1f2 <_i2c_master_wait_for_bus+0x2a>
     1f0:	2000      	movs	r0, #0
}
     1f2:	bd30      	pop	{r4, r5, pc}

000001f4 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     1f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f6:	46de      	mov	lr, fp
     1f8:	4657      	mov	r7, sl
     1fa:	464e      	mov	r6, r9
     1fc:	4645      	mov	r5, r8
     1fe:	b5e0      	push	{r5, r6, r7, lr}
     200:	b083      	sub	sp, #12
     202:	0006      	movs	r6, r0
     204:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     206:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     208:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	/* Set address and direction bit. Will send start command on bus. */
	i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ;
     20a:	880b      	ldrh	r3, [r1, #0]
     20c:	005b      	lsls	r3, r3, #1
     20e:	2201      	movs	r2, #1
     210:	4313      	orrs	r3, r2
     212:	b2db      	uxtb	r3, r3
     214:	752b      	strb	r3, [r5, #20]

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     216:	4b32      	ldr	r3, [pc, #200]	; (2e0 <_i2c_master_read_packet+0xec>)
     218:	4798      	blx	r3
     21a:	9001      	str	r0, [sp, #4]

	/* Set action to ack. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     21c:	686b      	ldr	r3, [r5, #4]
     21e:	4a31      	ldr	r2, [pc, #196]	; (2e4 <_i2c_master_read_packet+0xf0>)
     220:	4013      	ands	r3, r2
     222:	606b      	str	r3, [r5, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     224:	2800      	cmp	r0, #0
     226:	d007      	beq.n	238 <_i2c_master_read_packet+0x44>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     228:	9801      	ldr	r0, [sp, #4]
     22a:	b003      	add	sp, #12
     22c:	bc3c      	pop	{r2, r3, r4, r5}
     22e:	4690      	mov	r8, r2
     230:	4699      	mov	r9, r3
     232:	46a2      	mov	sl, r4
     234:	46ab      	mov	fp, r5
     236:	bdf0      	pop	{r4, r5, r6, r7, pc}
		tmp_status = _i2c_master_address_response(module);
     238:	0030      	movs	r0, r6
     23a:	4b2b      	ldr	r3, [pc, #172]	; (2e8 <_i2c_master_read_packet+0xf4>)
     23c:	4798      	blx	r3
     23e:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     240:	2800      	cmp	r0, #0
     242:	d1f1      	bne.n	228 <_i2c_master_read_packet+0x34>
     244:	3c01      	subs	r4, #1
     246:	b2a4      	uxth	r4, r4
     248:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     24a:	4b28      	ldr	r3, [pc, #160]	; (2ec <_i2c_master_read_packet+0xf8>)
     24c:	469a      	mov	sl, r3
				_i2c_master_wait_for_sync(module);
     24e:	4b28      	ldr	r3, [pc, #160]	; (2f0 <_i2c_master_read_packet+0xfc>)
     250:	469b      	mov	fp, r3
     252:	e011      	b.n	278 <_i2c_master_read_packet+0x84>
     254:	0030      	movs	r0, r6
     256:	47d8      	blx	fp
				packet->data[counter++] = i2c_module->DATA.reg;
     258:	4643      	mov	r3, r8
     25a:	1c5f      	adds	r7, r3, #1
     25c:	b2bf      	uxth	r7, r7
     25e:	7e2b      	ldrb	r3, [r5, #24]
     260:	464a      	mov	r2, r9
     262:	6852      	ldr	r2, [r2, #4]
     264:	4641      	mov	r1, r8
     266:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     268:	0030      	movs	r0, r6
     26a:	4b1d      	ldr	r3, [pc, #116]	; (2e0 <_i2c_master_read_packet+0xec>)
     26c:	4798      	blx	r3
     26e:	3c01      	subs	r4, #1
     270:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     272:	2800      	cmp	r0, #0
     274:	d112      	bne.n	29c <_i2c_master_read_packet+0xa8>
				packet->data[counter++] = i2c_module->DATA.reg;
     276:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     278:	4554      	cmp	r4, sl
     27a:	d011      	beq.n	2a0 <_i2c_master_read_packet+0xac>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     27c:	8a2b      	ldrh	r3, [r5, #16]
     27e:	069b      	lsls	r3, r3, #26
     280:	d52b      	bpl.n	2da <_i2c_master_read_packet+0xe6>
			if (module->send_nack && tmp_data_length == 0) {
     282:	7af3      	ldrb	r3, [r6, #11]
     284:	2b00      	cmp	r3, #0
     286:	d0e5      	beq.n	254 <_i2c_master_read_packet+0x60>
     288:	2c00      	cmp	r4, #0
     28a:	d1e3      	bne.n	254 <_i2c_master_read_packet+0x60>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     28c:	686a      	ldr	r2, [r5, #4]
     28e:	2380      	movs	r3, #128	; 0x80
     290:	02db      	lsls	r3, r3, #11
     292:	4313      	orrs	r3, r2
     294:	606b      	str	r3, [r5, #4]
     296:	3c01      	subs	r4, #1
     298:	b2a4      	uxth	r4, r4
     29a:	e7ed      	b.n	278 <_i2c_master_read_packet+0x84>
				packet->data[counter++] = i2c_module->DATA.reg;
     29c:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     29e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     2a0:	7ab3      	ldrb	r3, [r6, #10]
     2a2:	2b00      	cmp	r3, #0
     2a4:	d010      	beq.n	2c8 <_i2c_master_read_packet+0xd4>
			_i2c_master_wait_for_sync(module);
     2a6:	0030      	movs	r0, r6
     2a8:	4b11      	ldr	r3, [pc, #68]	; (2f0 <_i2c_master_read_packet+0xfc>)
     2aa:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     2ac:	686a      	ldr	r2, [r5, #4]
     2ae:	23c0      	movs	r3, #192	; 0xc0
     2b0:	029b      	lsls	r3, r3, #10
     2b2:	4313      	orrs	r3, r2
     2b4:	606b      	str	r3, [r5, #4]
		_i2c_master_wait_for_sync(module);
     2b6:	0030      	movs	r0, r6
     2b8:	4b0d      	ldr	r3, [pc, #52]	; (2f0 <_i2c_master_read_packet+0xfc>)
     2ba:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     2bc:	7e2a      	ldrb	r2, [r5, #24]
     2be:	464b      	mov	r3, r9
     2c0:	685b      	ldr	r3, [r3, #4]
     2c2:	4641      	mov	r1, r8
     2c4:	545a      	strb	r2, [r3, r1]
     2c6:	e7af      	b.n	228 <_i2c_master_read_packet+0x34>
		  	_i2c_master_wait_for_sync(module);
     2c8:	0030      	movs	r0, r6
     2ca:	4b09      	ldr	r3, [pc, #36]	; (2f0 <_i2c_master_read_packet+0xfc>)
     2cc:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(1);
     2ce:	686a      	ldr	r2, [r5, #4]
     2d0:	2380      	movs	r3, #128	; 0x80
     2d2:	025b      	lsls	r3, r3, #9
     2d4:	4313      	orrs	r3, r2
     2d6:	606b      	str	r3, [r5, #4]
     2d8:	e7ed      	b.n	2b6 <_i2c_master_read_packet+0xc2>
				return STATUS_ERR_PACKET_COLLISION;
     2da:	2341      	movs	r3, #65	; 0x41
     2dc:	9301      	str	r3, [sp, #4]
     2de:	e7a3      	b.n	228 <_i2c_master_read_packet+0x34>
     2e0:	000001c9 	.word	0x000001c9
     2e4:	fffbffff 	.word	0xfffbffff
     2e8:	00000199 	.word	0x00000199
     2ec:	0000ffff 	.word	0x0000ffff
     2f0:	0000018d 	.word	0x0000018d

000002f4 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     2f6:	46de      	mov	lr, fp
     2f8:	4657      	mov	r7, sl
     2fa:	464e      	mov	r6, r9
     2fc:	4645      	mov	r5, r8
     2fe:	b5e0      	push	{r5, r6, r7, lr}
     300:	b083      	sub	sp, #12
     302:	0006      	movs	r6, r0
     304:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     306:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     308:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     30a:	4b24      	ldr	r3, [pc, #144]	; (39c <_i2c_master_write_packet+0xa8>)
     30c:	4798      	blx	r3

	/* Set address and direction bit. Will send start command on bus. */
	i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE;
     30e:	883b      	ldrh	r3, [r7, #0]
     310:	005b      	lsls	r3, r3, #1
     312:	b2db      	uxtb	r3, r3
     314:	752b      	strb	r3, [r5, #20]

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     316:	0030      	movs	r0, r6
     318:	4b21      	ldr	r3, [pc, #132]	; (3a0 <_i2c_master_write_packet+0xac>)
     31a:	4798      	blx	r3
     31c:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     31e:	2800      	cmp	r0, #0
     320:	d007      	beq.n	332 <_i2c_master_write_packet+0x3e>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     322:	9801      	ldr	r0, [sp, #4]
     324:	b003      	add	sp, #12
     326:	bc3c      	pop	{r2, r3, r4, r5}
     328:	4690      	mov	r8, r2
     32a:	4699      	mov	r9, r3
     32c:	46a2      	mov	sl, r4
     32e:	46ab      	mov	fp, r5
     330:	bdf0      	pop	{r4, r5, r6, r7, pc}
		tmp_status = _i2c_master_address_response(module);
     332:	0030      	movs	r0, r6
     334:	4b1b      	ldr	r3, [pc, #108]	; (3a4 <_i2c_master_write_packet+0xb0>)
     336:	4798      	blx	r3
     338:	1e03      	subs	r3, r0, #0
     33a:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     33c:	d1f1      	bne.n	322 <_i2c_master_write_packet+0x2e>
     33e:	46a0      	mov	r8, r4
     340:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     342:	3320      	adds	r3, #32
     344:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     346:	4b15      	ldr	r3, [pc, #84]	; (39c <_i2c_master_write_packet+0xa8>)
     348:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     34a:	4b15      	ldr	r3, [pc, #84]	; (3a0 <_i2c_master_write_packet+0xac>)
     34c:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     34e:	4544      	cmp	r4, r8
     350:	d014      	beq.n	37c <_i2c_master_write_packet+0x88>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     352:	8a2b      	ldrh	r3, [r5, #16]
     354:	464a      	mov	r2, r9
     356:	4213      	tst	r3, r2
     358:	d01c      	beq.n	394 <_i2c_master_write_packet+0xa0>
			_i2c_master_wait_for_sync(module);
     35a:	0030      	movs	r0, r6
     35c:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     35e:	687b      	ldr	r3, [r7, #4]
     360:	5d1b      	ldrb	r3, [r3, r4]
     362:	762b      	strb	r3, [r5, #24]
			tmp_status = _i2c_master_wait_for_bus(module);
     364:	0030      	movs	r0, r6
     366:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     368:	2800      	cmp	r0, #0
     36a:	d106      	bne.n	37a <_i2c_master_write_packet+0x86>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     36c:	8a2b      	ldrh	r3, [r5, #16]
     36e:	3401      	adds	r4, #1
     370:	075b      	lsls	r3, r3, #29
     372:	d5ec      	bpl.n	34e <_i2c_master_write_packet+0x5a>
				tmp_status = STATUS_ERR_OVERFLOW;
     374:	231e      	movs	r3, #30
     376:	9301      	str	r3, [sp, #4]
     378:	e000      	b.n	37c <_i2c_master_write_packet+0x88>
			tmp_status = _i2c_master_wait_for_bus(module);
     37a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     37c:	7ab3      	ldrb	r3, [r6, #10]
     37e:	2b00      	cmp	r3, #0
     380:	d0cf      	beq.n	322 <_i2c_master_write_packet+0x2e>
			_i2c_master_wait_for_sync(module);
     382:	0030      	movs	r0, r6
     384:	4b05      	ldr	r3, [pc, #20]	; (39c <_i2c_master_write_packet+0xa8>)
     386:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     388:	686a      	ldr	r2, [r5, #4]
     38a:	23c0      	movs	r3, #192	; 0xc0
     38c:	029b      	lsls	r3, r3, #10
     38e:	4313      	orrs	r3, r2
     390:	606b      	str	r3, [r5, #4]
     392:	e7c6      	b.n	322 <_i2c_master_write_packet+0x2e>
				return STATUS_ERR_PACKET_COLLISION;
     394:	2341      	movs	r3, #65	; 0x41
     396:	9301      	str	r3, [sp, #4]
     398:	e7c3      	b.n	322 <_i2c_master_write_packet+0x2e>
     39a:	46c0      	nop			; (mov r8, r8)
     39c:	0000018d 	.word	0x0000018d
     3a0:	000001c9 	.word	0x000001c9
     3a4:	00000199 	.word	0x00000199

000003a8 <i2c_master_init>:
{
     3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
     3aa:	46c6      	mov	lr, r8
     3ac:	b500      	push	{lr}
     3ae:	b082      	sub	sp, #8
     3b0:	0007      	movs	r7, r0
     3b2:	000d      	movs	r5, r1
     3b4:	0016      	movs	r6, r2
	module->hw = hw;
     3b6:	6039      	str	r1, [r7, #0]
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     3b8:	0008      	movs	r0, r1
     3ba:	4b45      	ldr	r3, [pc, #276]	; (4d0 <i2c_master_init+0x128>)
     3bc:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     3be:	4a45      	ldr	r2, [pc, #276]	; (4d4 <i2c_master_init+0x12c>)
     3c0:	6a11      	ldr	r1, [r2, #32]
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     3c2:	1c84      	adds	r4, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     3c4:	2301      	movs	r3, #1
     3c6:	40a3      	lsls	r3, r4
     3c8:	430b      	orrs	r3, r1
     3ca:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     3cc:	a901      	add	r1, sp, #4
     3ce:	7933      	ldrb	r3, [r6, #4]
     3d0:	700b      	strb	r3, [r1, #0]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     3d2:	300d      	adds	r0, #13
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     3d4:	b2c4      	uxtb	r4, r0
     3d6:	0020      	movs	r0, r4
     3d8:	4b3f      	ldr	r3, [pc, #252]	; (4d8 <i2c_master_init+0x130>)
     3da:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     3dc:	0020      	movs	r0, r4
     3de:	4b3f      	ldr	r3, [pc, #252]	; (4dc <i2c_master_init+0x134>)
     3e0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     3e2:	7930      	ldrb	r0, [r6, #4]
     3e4:	2100      	movs	r1, #0
     3e6:	4b3e      	ldr	r3, [pc, #248]	; (4e0 <i2c_master_init+0x138>)
     3e8:	4798      	blx	r3
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     3ea:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
     3ec:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     3ee:	079b      	lsls	r3, r3, #30
     3f0:	d503      	bpl.n	3fa <i2c_master_init+0x52>
}
     3f2:	b002      	add	sp, #8
     3f4:	bc04      	pop	{r2}
     3f6:	4690      	mov	r8, r2
     3f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     3fa:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
     3fc:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     3fe:	07db      	lsls	r3, r3, #31
     400:	d4f7      	bmi.n	3f2 <i2c_master_init+0x4a>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE_I2C_MASTER;
     402:	2314      	movs	r3, #20
     404:	602b      	str	r3, [r5, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     406:	683c      	ldr	r4, [r7, #0]
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     408:	0020      	movs	r0, r4
     40a:	4b31      	ldr	r3, [pc, #196]	; (4d0 <i2c_master_init+0x128>)
     40c:	4798      	blx	r3
     40e:	4680      	mov	r8, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     410:	2380      	movs	r3, #128	; 0x80
     412:	466a      	mov	r2, sp
     414:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     416:	2300      	movs	r3, #0
     418:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     41a:	2201      	movs	r2, #1
     41c:	4669      	mov	r1, sp
     41e:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     420:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     422:	6970      	ldr	r0, [r6, #20]
	uint32_t pad1 = config->pinmux_pad1;
     424:	69b5      	ldr	r5, [r6, #24]
	if (pad0 == PINMUX_DEFAULT) {
     426:	2800      	cmp	r0, #0
     428:	d047      	beq.n	4ba <i2c_master_init+0x112>
	pin_conf.mux_position = pad0 & 0xFFFF;
     42a:	466b      	mov	r3, sp
     42c:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     42e:	2302      	movs	r3, #2
     430:	466a      	mov	r2, sp
     432:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     434:	0c00      	lsrs	r0, r0, #16
     436:	b2c0      	uxtb	r0, r0
     438:	4669      	mov	r1, sp
     43a:	4b2a      	ldr	r3, [pc, #168]	; (4e4 <i2c_master_init+0x13c>)
     43c:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     43e:	2d00      	cmp	r5, #0
     440:	d040      	beq.n	4c4 <i2c_master_init+0x11c>
	pin_conf.mux_position = pad1 & 0xFFFF;
     442:	466b      	mov	r3, sp
     444:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     446:	2302      	movs	r3, #2
     448:	466a      	mov	r2, sp
     44a:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     44c:	0c28      	lsrs	r0, r5, #16
     44e:	b2c0      	uxtb	r0, r0
     450:	4669      	mov	r1, sp
     452:	4b24      	ldr	r3, [pc, #144]	; (4e4 <i2c_master_init+0x13c>)
     454:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     456:	89b3      	ldrh	r3, [r6, #12]
     458:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
     45a:	89f3      	ldrh	r3, [r6, #14]
     45c:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     45e:	7c32      	ldrb	r2, [r6, #16]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     460:	2380      	movs	r3, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     462:	2a00      	cmp	r2, #0
     464:	d104      	bne.n	470 <i2c_master_init+0xc8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     466:	4b20      	ldr	r3, [pc, #128]	; (4e8 <i2c_master_init+0x140>)
     468:	789b      	ldrb	r3, [r3, #2]
     46a:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     46c:	0fdb      	lsrs	r3, r3, #31
     46e:	01db      	lsls	r3, r3, #7
		tmp_ctrla |= config->start_hold_time;
     470:	68b2      	ldr	r2, [r6, #8]
     472:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     474:	7f32      	ldrb	r2, [r6, #28]
     476:	2a00      	cmp	r2, #0
     478:	d002      	beq.n	480 <i2c_master_init+0xd8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUT;
     47a:	2280      	movs	r2, #128	; 0x80
     47c:	05d2      	lsls	r2, r2, #23
     47e:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     480:	6822      	ldr	r2, [r4, #0]
     482:	6a31      	ldr	r1, [r6, #32]
     484:	430a      	orrs	r2, r1
     486:	4313      	orrs	r3, r2
     488:	6023      	str	r3, [r4, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     48a:	2380      	movs	r3, #128	; 0x80
     48c:	005b      	lsls	r3, r3, #1
     48e:	6063      	str	r3, [r4, #4]
	tmp_baud = (int32_t)(div_ceil(
     490:	4645      	mov	r5, r8
     492:	350d      	adds	r5, #13
     494:	b2e8      	uxtb	r0, r5
     496:	4b15      	ldr	r3, [pc, #84]	; (4ec <i2c_master_init+0x144>)
     498:	4798      	blx	r3
     49a:	6833      	ldr	r3, [r6, #0]
     49c:	21fa      	movs	r1, #250	; 0xfa
     49e:	00c9      	lsls	r1, r1, #3
     4a0:	4359      	muls	r1, r3
     4a2:	1e4b      	subs	r3, r1, #1
     4a4:	1818      	adds	r0, r3, r0
     4a6:	4b12      	ldr	r3, [pc, #72]	; (4f0 <i2c_master_init+0x148>)
     4a8:	4798      	blx	r3
				(2000*(config->baud_rate))) - 5);
     4aa:	1f43      	subs	r3, r0, #5
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4ac:	2040      	movs	r0, #64	; 0x40
	if (tmp_baud > 255 || tmp_baud < 0) {
     4ae:	2bff      	cmp	r3, #255	; 0xff
     4b0:	d89f      	bhi.n	3f2 <i2c_master_init+0x4a>
		i2c_module->BAUD.reg = (uint8_t)tmp_baud;
     4b2:	b2db      	uxtb	r3, r3
     4b4:	8163      	strh	r3, [r4, #10]
	enum status_code tmp_status_code = STATUS_OK;
     4b6:	2000      	movs	r0, #0
     4b8:	e79b      	b.n	3f2 <i2c_master_init+0x4a>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     4ba:	2100      	movs	r1, #0
     4bc:	0020      	movs	r0, r4
     4be:	4b0d      	ldr	r3, [pc, #52]	; (4f4 <i2c_master_init+0x14c>)
     4c0:	4798      	blx	r3
     4c2:	e7b2      	b.n	42a <i2c_master_init+0x82>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     4c4:	2101      	movs	r1, #1
     4c6:	0020      	movs	r0, r4
     4c8:	4b0a      	ldr	r3, [pc, #40]	; (4f4 <i2c_master_init+0x14c>)
     4ca:	4798      	blx	r3
     4cc:	0005      	movs	r5, r0
     4ce:	e7b8      	b.n	442 <i2c_master_init+0x9a>
     4d0:	00001df1 	.word	0x00001df1
     4d4:	40000400 	.word	0x40000400
     4d8:	00002751 	.word	0x00002751
     4dc:	000026c5 	.word	0x000026c5
     4e0:	00001ca9 	.word	0x00001ca9
     4e4:	00002879 	.word	0x00002879
     4e8:	41002000 	.word	0x41002000
     4ec:	0000279d 	.word	0x0000279d
     4f0:	00002e15 	.word	0x00002e15
     4f4:	00001cf5 	.word	0x00001cf5

000004f8 <i2c_master_read_packet_wait>:
{
     4f8:	b510      	push	{r4, lr}
	module->send_stop = true;
     4fa:	2301      	movs	r3, #1
     4fc:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     4fe:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     500:	4b01      	ldr	r3, [pc, #4]	; (508 <i2c_master_read_packet_wait+0x10>)
     502:	4798      	blx	r3
}
     504:	bd10      	pop	{r4, pc}
     506:	46c0      	nop			; (mov r8, r8)
     508:	000001f5 	.word	0x000001f5

0000050c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     50c:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     50e:	2301      	movs	r3, #1
     510:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     512:	72c3      	strb	r3, [r0, #11]
	
	return _i2c_master_write_packet(module, packet);
     514:	4b01      	ldr	r3, [pc, #4]	; (51c <i2c_master_write_packet_wait+0x10>)
     516:	4798      	blx	r3
}
     518:	bd10      	pop	{r4, pc}
     51a:	46c0      	nop			; (mov r8, r8)
     51c:	000002f5 	.word	0x000002f5

00000520 <Main_Startup>:
#include "myDefine.h"
#include <string.h> 


void Main_Startup(void)
{
     520:	b570      	push	{r4, r5, r6, lr}
	UINT16u_t tmp16;
	volatile Write_PLC_List_t *Write_PLC_List_Index = Write_PLC_List_In_RAM;
	volatile LORA_Dev_List_t *LORA_Dev_List_Index = LORA_Dev_List_In_RAM;
		uint16_t timeout = 0;
	IO_init();
     522:	4b23      	ldr	r3, [pc, #140]	; (5b0 <Main_Startup+0x90>)
     524:	4798      	blx	r3
	system_init();
     526:	4b23      	ldr	r3, [pc, #140]	; (5b4 <Main_Startup+0x94>)
     528:	4798      	blx	r3
	
	delay_init();
     52a:	4b23      	ldr	r3, [pc, #140]	; (5b8 <Main_Startup+0x98>)
     52c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     52e:	4b23      	ldr	r3, [pc, #140]	; (5bc <Main_Startup+0x9c>)
     530:	2280      	movs	r2, #128	; 0x80
     532:	0412      	lsls	r2, r2, #16
     534:	615a      	str	r2, [r3, #20]
     536:	2280      	movs	r2, #128	; 0x80
     538:	0512      	lsls	r2, r2, #20
     53a:	615a      	str	r2, [r3, #20]
     53c:	2280      	movs	r2, #128	; 0x80
     53e:	0552      	lsls	r2, r2, #21
     540:	615a      	str	r2, [r3, #20]

	
	LED_G_ON
	LED_R_ON
	LED_B_ON
	configure_usart();
     542:	4b1f      	ldr	r3, [pc, #124]	; (5c0 <Main_Startup+0xa0>)
     544:	4798      	blx	r3
	configure_usart_callbacks();
     546:	4b1f      	ldr	r3, [pc, #124]	; (5c4 <Main_Startup+0xa4>)
     548:	4798      	blx	r3
	
	uart_str_COM(Debug_COM, "\r mcu [uart]");
     54a:	4d1f      	ldr	r5, [pc, #124]	; (5c8 <Main_Startup+0xa8>)
     54c:	491f      	ldr	r1, [pc, #124]	; (5cc <Main_Startup+0xac>)
     54e:	0028      	movs	r0, r5
     550:	4c1f      	ldr	r4, [pc, #124]	; (5d0 <Main_Startup+0xb0>)
     552:	47a0      	blx	r4

	uart_str_COM(Debug_COM, "\r mcu [i2c]");
     554:	491f      	ldr	r1, [pc, #124]	; (5d4 <Main_Startup+0xb4>)
     556:	0028      	movs	r0, r5
     558:	47a0      	blx	r4
	configure_i2c_master();
     55a:	4b1f      	ldr	r3, [pc, #124]	; (5d8 <Main_Startup+0xb8>)
     55c:	4798      	blx	r3
	
	uart_str_COM(Debug_COM, "\r mcu [adc]");
     55e:	491f      	ldr	r1, [pc, #124]	; (5dc <Main_Startup+0xbc>)
     560:	0028      	movs	r0, r5
     562:	47a0      	blx	r4
	configure_adc();
     564:	4b1e      	ldr	r3, [pc, #120]	; (5e0 <Main_Startup+0xc0>)
     566:	4798      	blx	r3
	
	timer_configure();
     568:	4b1e      	ldr	r3, [pc, #120]	; (5e4 <Main_Startup+0xc4>)
     56a:	4798      	blx	r3
	uart_str_COM(Debug_COM, "\r mcu [timer]");
     56c:	491e      	ldr	r1, [pc, #120]	; (5e8 <Main_Startup+0xc8>)
     56e:	0028      	movs	r0, r5
     570:	47a0      	blx	r4
	
	configure_extint_channel();
     572:	4b1e      	ldr	r3, [pc, #120]	; (5ec <Main_Startup+0xcc>)
     574:	4798      	blx	r3
	configure_extint_callbacks();
     576:	4b1e      	ldr	r3, [pc, #120]	; (5f0 <Main_Startup+0xd0>)
     578:	4798      	blx	r3
	uart_str_COM(Debug_COM, "\r mcu [exint]");
     57a:	491e      	ldr	r1, [pc, #120]	; (5f4 <Main_Startup+0xd4>)
     57c:	0028      	movs	r0, r5
     57e:	47a0      	blx	r4
	
	
	configure_wdt();
     580:	4b1d      	ldr	r3, [pc, #116]	; (5f8 <Main_Startup+0xd8>)
     582:	4798      	blx	r3
	configure_wdt_callbacks();
     584:	4b1d      	ldr	r3, [pc, #116]	; (5fc <Main_Startup+0xdc>)
     586:	4798      	blx	r3
	uart_str_COM(Debug_COM, "\r mcu [wdt]");
     588:	491d      	ldr	r1, [pc, #116]	; (600 <Main_Startup+0xe0>)
     58a:	0028      	movs	r0, r5
     58c:	47a0      	blx	r4
	
	configure_nvm();
     58e:	4b1d      	ldr	r3, [pc, #116]	; (604 <Main_Startup+0xe4>)
     590:	4798      	blx	r3
	uart_str_COM(Debug_COM, "\r mcu [nvm]");
     592:	491d      	ldr	r1, [pc, #116]	; (608 <Main_Startup+0xe8>)
     594:	0028      	movs	r0, r5
     596:	47a0      	blx	r4
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     598:	2201      	movs	r2, #1
     59a:	4b1c      	ldr	r3, [pc, #112]	; (60c <Main_Startup+0xec>)
     59c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     59e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     5a2:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	uart_str_COM(Debug_COM, "\r mcu [int on]");
     5a4:	491a      	ldr	r1, [pc, #104]	; (610 <Main_Startup+0xf0>)
     5a6:	0028      	movs	r0, r5
     5a8:	47a0      	blx	r4
	wdt_reset_count();
     5aa:	4b1a      	ldr	r3, [pc, #104]	; (614 <Main_Startup+0xf4>)
     5ac:	4798      	blx	r3
	#ifdef Dev_Wifi
		Wifi_inital();
	#endif
	
		
     5ae:	bd70      	pop	{r4, r5, r6, pc}
     5b0:	00000de1 	.word	0x00000de1
     5b4:	000028ad 	.word	0x000028ad
     5b8:	00001a2d 	.word	0x00001a2d
     5bc:	41004400 	.word	0x41004400
     5c0:	00000bf1 	.word	0x00000bf1
     5c4:	00000cf1 	.word	0x00000cf1
     5c8:	20000120 	.word	0x20000120
     5cc:	0000380c 	.word	0x0000380c
     5d0:	00000bd1 	.word	0x00000bd1
     5d4:	0000381c 	.word	0x0000381c
     5d8:	00000e89 	.word	0x00000e89
     5dc:	00003828 	.word	0x00003828
     5e0:	00000619 	.word	0x00000619
     5e4:	000008d9 	.word	0x000008d9
     5e8:	00003834 	.word	0x00003834
     5ec:	00000731 	.word	0x00000731
     5f0:	00000771 	.word	0x00000771
     5f4:	00003844 	.word	0x00003844
     5f8:	00000d65 	.word	0x00000d65
     5fc:	00000d91 	.word	0x00000d91
     600:	00003854 	.word	0x00003854
     604:	00000db1 	.word	0x00000db1
     608:	00003860 	.word	0x00003860
     60c:	20000008 	.word	0x20000008
     610:	0000386c 	.word	0x0000386c
     614:	000019c5 	.word	0x000019c5

00000618 <configure_adc>:



//! [setup]
void configure_adc(void)
{
     618:	b510      	push	{r4, lr}
     61a:	b08c      	sub	sp, #48	; 0x30
	//! [setup_config]
	struct adc_config config_adc;
	//! [setup_config]
	//! [setup_config_defaults]
	adc_get_config_defaults(&config_adc);
     61c:	4668      	mov	r0, sp
     61e:	4b0e      	ldr	r3, [pc, #56]	; (658 <configure_adc+0x40>)
     620:	4798      	blx	r3
	//! [setup_config_defaults]

	//! [setup_set_config]
	adc_init(&adc_instance, ADC, &config_adc);
     622:	4c0e      	ldr	r4, [pc, #56]	; (65c <configure_adc+0x44>)
     624:	466a      	mov	r2, sp
     626:	490e      	ldr	r1, [pc, #56]	; (660 <configure_adc+0x48>)
     628:	0020      	movs	r0, r4
     62a:	4b0e      	ldr	r3, [pc, #56]	; (664 <configure_adc+0x4c>)
     62c:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     62e:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     630:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     632:	b25b      	sxtb	r3, r3
     634:	2b00      	cmp	r3, #0
     636:	dbfb      	blt.n	630 <configure_adc+0x18>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     638:	230f      	movs	r3, #15
     63a:	7593      	strb	r3, [r2, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     63c:	7613      	strb	r3, [r2, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     63e:	7813      	ldrb	r3, [r2, #0]
     640:	2102      	movs	r1, #2
     642:	430b      	orrs	r3, r1
     644:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
     646:	4b05      	ldr	r3, [pc, #20]	; (65c <configure_adc+0x44>)
     648:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     64a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     64c:	b25b      	sxtb	r3, r3
     64e:	2b00      	cmp	r3, #0
     650:	dbfb      	blt.n	64a <configure_adc+0x32>
	//! [setup_set_config]

	//! [setup_enable]
	adc_enable(&adc_instance);
	//! [setup_enable]
}
     652:	b00c      	add	sp, #48	; 0x30
     654:	bd10      	pop	{r4, pc}
     656:	46c0      	nop			; (mov r8, r8)
     658:	00000f11 	.word	0x00000f11
     65c:	200053cc 	.word	0x200053cc
     660:	42004000 	.word	0x42004000
     664:	00000f5d 	.word	0x00000f5d

00000668 <LORA01_extint_detection_callback>:


unsigned char tmp_data;
void LORA01_extint_detection_callback(void)
{
	if(LORA01->LoRa_IRQ_Flag == 0)
     668:	4b04      	ldr	r3, [pc, #16]	; (67c <LORA01_extint_detection_callback+0x14>)
     66a:	681b      	ldr	r3, [r3, #0]
     66c:	4a04      	ldr	r2, [pc, #16]	; (680 <LORA01_extint_detection_callback+0x18>)
     66e:	5c9a      	ldrb	r2, [r3, r2]
     670:	2a00      	cmp	r2, #0
     672:	d102      	bne.n	67a <LORA01_extint_detection_callback+0x12>
	{
		LORA01->LoRa_IRQ_Flag = 1;
     674:	2101      	movs	r1, #1
     676:	4a02      	ldr	r2, [pc, #8]	; (680 <LORA01_extint_detection_callback+0x18>)
     678:	5499      	strb	r1, [r3, r2]
	}
}
     67a:	4770      	bx	lr
     67c:	20002f58 	.word	0x20002f58
     680:	00000223 	.word	0x00000223

00000684 <LORA02_extint_detection_callback>:

void LORA02_extint_detection_callback(void)
{
     684:	b510      	push	{r4, lr}
	return (port_base->IN.reg & pin_mask);
     686:	4b20      	ldr	r3, [pc, #128]	; (708 <LORA02_extint_detection_callback+0x84>)
     688:	6a1a      	ldr	r2, [r3, #32]
     68a:	2380      	movs	r3, #128	; 0x80
     68c:	4013      	ands	r3, r2
     68e:	0018      	movs	r0, r3
     690:	1e42      	subs	r2, r0, #1
     692:	4190      	sbcs	r0, r2
	//=================================================
	#ifdef Dev_Wifi
	//=================================================

	
	My_WiFi.AP_Mode_Switch = port_pin_get_input_level(PIN_PA07);
     694:	4a1d      	ldr	r2, [pc, #116]	; (70c <LORA02_extint_detection_callback+0x88>)
     696:	491e      	ldr	r1, [pc, #120]	; (710 <LORA02_extint_detection_callback+0x8c>)
     698:	5488      	strb	r0, [r1, r2]
	if(My_WiFi.AP_Mode_Switch == Is_AP_Mode)
     69a:	2b00      	cmp	r3, #0
     69c:	d021      	beq.n	6e2 <LORA02_extint_detection_callback+0x5e>
		port_base->OUTSET.reg = pin_mask;
     69e:	4b1a      	ldr	r3, [pc, #104]	; (708 <LORA02_extint_detection_callback+0x84>)
     6a0:	2280      	movs	r2, #128	; 0x80
     6a2:	0512      	lsls	r2, r2, #20
     6a4:	619a      	str	r2, [r3, #24]
     6a6:	2280      	movs	r2, #128	; 0x80
     6a8:	0412      	lsls	r2, r2, #16
     6aa:	619a      	str	r2, [r3, #24]
     6ac:	2280      	movs	r2, #128	; 0x80
     6ae:	0552      	lsls	r2, r2, #21
     6b0:	619a      	str	r2, [r3, #24]
	else
	{
		LED_R_OFF
		LED_G_OFF
		LED_B_OFF
		My_WiFi.wifi_work_led_flag =  true;
     6b2:	4c17      	ldr	r4, [pc, #92]	; (710 <LORA02_extint_detection_callback+0x8c>)
     6b4:	2201      	movs	r2, #1
     6b6:	4b17      	ldr	r3, [pc, #92]	; (714 <LORA02_extint_detection_callback+0x90>)
     6b8:	54e2      	strb	r2, [r4, r3]
		uart_str_COM(Debug_COM, "AP Mode OFF..\r\0");	
     6ba:	4917      	ldr	r1, [pc, #92]	; (718 <LORA02_extint_detection_callback+0x94>)
     6bc:	3110      	adds	r1, #16
     6be:	4817      	ldr	r0, [pc, #92]	; (71c <LORA02_extint_detection_callback+0x98>)
     6c0:	4b17      	ldr	r3, [pc, #92]	; (720 <LORA02_extint_detection_callback+0x9c>)
     6c2:	4798      	blx	r3
		My_WiFi.Cycletime = 140;
     6c4:	228c      	movs	r2, #140	; 0x8c
     6c6:	4b17      	ldr	r3, [pc, #92]	; (724 <LORA02_extint_detection_callback+0xa0>)
     6c8:	50e2      	str	r2, [r4, r3]
	}
	My_WiFi.RunStep			= 0;
     6ca:	4b11      	ldr	r3, [pc, #68]	; (710 <LORA02_extint_detection_callback+0x8c>)
     6cc:	2200      	movs	r2, #0
     6ce:	2182      	movs	r1, #130	; 0x82
     6d0:	0109      	lsls	r1, r1, #4
     6d2:	545a      	strb	r2, [r3, r1]
	My_WiFi.Send_UnSuccess_count	= 0;
     6d4:	4914      	ldr	r1, [pc, #80]	; (728 <LORA02_extint_detection_callback+0xa4>)
     6d6:	545a      	strb	r2, [r3, r1]
	My_WiFi.WIFI_Main_Counter		= 0;
     6d8:	4914      	ldr	r1, [pc, #80]	; (72c <LORA02_extint_detection_callback+0xa8>)
     6da:	505a      	str	r2, [r3, r1]
	My_WiFi.NowStatus				= WiFi_NOP;
     6dc:	321c      	adds	r2, #28
     6de:	701a      	strb	r2, [r3, #0]
	//=================================================
	#endif
	//=================================================
}
     6e0:	bd10      	pop	{r4, pc}
     6e2:	4b09      	ldr	r3, [pc, #36]	; (708 <LORA02_extint_detection_callback+0x84>)
     6e4:	2280      	movs	r2, #128	; 0x80
     6e6:	0512      	lsls	r2, r2, #20
     6e8:	619a      	str	r2, [r3, #24]
     6ea:	2280      	movs	r2, #128	; 0x80
     6ec:	0412      	lsls	r2, r2, #16
     6ee:	619a      	str	r2, [r3, #24]
     6f0:	2280      	movs	r2, #128	; 0x80
     6f2:	0552      	lsls	r2, r2, #21
     6f4:	619a      	str	r2, [r3, #24]
		My_WiFi.wifi_work_led_flag =  true;
     6f6:	2101      	movs	r1, #1
     6f8:	4b06      	ldr	r3, [pc, #24]	; (714 <LORA02_extint_detection_callback+0x90>)
     6fa:	4a05      	ldr	r2, [pc, #20]	; (710 <LORA02_extint_detection_callback+0x8c>)
     6fc:	54d1      	strb	r1, [r2, r3]
		uart_str_COM(Debug_COM, "AP Mode ON..\r\0");
     6fe:	4906      	ldr	r1, [pc, #24]	; (718 <LORA02_extint_detection_callback+0x94>)
     700:	4806      	ldr	r0, [pc, #24]	; (71c <LORA02_extint_detection_callback+0x98>)
     702:	4b07      	ldr	r3, [pc, #28]	; (720 <LORA02_extint_detection_callback+0x9c>)
     704:	4798      	blx	r3
     706:	e7e0      	b.n	6ca <LORA02_extint_detection_callback+0x46>
     708:	41004400 	.word	0x41004400
     70c:	0000083b 	.word	0x0000083b
     710:	200040d4 	.word	0x200040d4
     714:	00000834 	.word	0x00000834
     718:	0000387c 	.word	0x0000387c
     71c:	20000120 	.word	0x20000120
     720:	00000bd1 	.word	0x00000bd1
     724:	00000824 	.word	0x00000824
     728:	00000828 	.word	0x00000828
     72c:	0000082c 	.word	0x0000082c

00000730 <configure_extint_channel>:
{
     730:	b5f0      	push	{r4, r5, r6, r7, lr}
     732:	b085      	sub	sp, #20
	extint_chan_get_config_defaults(&config_extint_chan);
     734:	ac01      	add	r4, sp, #4
     736:	0020      	movs	r0, r4
     738:	4b0b      	ldr	r3, [pc, #44]	; (768 <configure_extint_channel+0x38>)
     73a:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PIN_PA11A_EIC_EXTINT11;
     73c:	230b      	movs	r3, #11
     73e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA11A_EIC_EXTINT11;
     740:	2500      	movs	r5, #0
     742:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
     744:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
     746:	2701      	movs	r7, #1
     748:	72e7      	strb	r7, [r4, #11]
	extint_chan_set_config(PIN_PA11, &config_extint_chan);
     74a:	0021      	movs	r1, r4
     74c:	200b      	movs	r0, #11
     74e:	4e07      	ldr	r6, [pc, #28]	; (76c <configure_extint_channel+0x3c>)
     750:	47b0      	blx	r6
	config_extint_chan.gpio_pin           = PIN_PA07A_EIC_EXTINT7;
     752:	2307      	movs	r3, #7
     754:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA07A_EIC_EXTINT7;
     756:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
     758:	7227      	strb	r7, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;
     75a:	3b04      	subs	r3, #4
     75c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(PIN_PA07, &config_extint_chan);
     75e:	0021      	movs	r1, r4
     760:	2007      	movs	r0, #7
     762:	47b0      	blx	r6
}
     764:	b005      	add	sp, #20
     766:	bdf0      	pop	{r4, r5, r6, r7, pc}
     768:	000014b9 	.word	0x000014b9
     76c:	000014cd 	.word	0x000014cd

00000770 <configure_extint_callbacks>:
{
     770:	b570      	push	{r4, r5, r6, lr}
	extint_register_callback(LORA01_extint_detection_callback, PIN_PA11, EXTINT_CALLBACK_TYPE_DETECT);
     772:	2200      	movs	r2, #0
     774:	210b      	movs	r1, #11
     776:	4807      	ldr	r0, [pc, #28]	; (794 <configure_extint_callbacks+0x24>)
     778:	4d07      	ldr	r5, [pc, #28]	; (798 <configure_extint_callbacks+0x28>)
     77a:	47a8      	blx	r5
	extint_chan_enable_callback(PIN_PA11, EXTINT_CALLBACK_TYPE_DETECT);
     77c:	2100      	movs	r1, #0
     77e:	200b      	movs	r0, #11
     780:	4c06      	ldr	r4, [pc, #24]	; (79c <configure_extint_callbacks+0x2c>)
     782:	47a0      	blx	r4
	extint_register_callback(LORA02_extint_detection_callback, PIN_PA07, EXTINT_CALLBACK_TYPE_DETECT);
     784:	2200      	movs	r2, #0
     786:	2107      	movs	r1, #7
     788:	4805      	ldr	r0, [pc, #20]	; (7a0 <configure_extint_callbacks+0x30>)
     78a:	47a8      	blx	r5
	extint_chan_enable_callback(PIN_PA07, EXTINT_CALLBACK_TYPE_DETECT);
     78c:	2100      	movs	r1, #0
     78e:	2007      	movs	r0, #7
     790:	47a0      	blx	r4
}
     792:	bd70      	pop	{r4, r5, r6, pc}
     794:	00000669 	.word	0x00000669
     798:	00001395 	.word	0x00001395
     79c:	000013c1 	.word	0x000013c1
     7a0:	00000685 	.word	0x00000685

000007a4 <configure_tc>:
#define PWM_OUT_MUX     MUX_PA00F_TC2_WO0
//[definition_pwm]

//! [setup]
void configure_tc(void)
{
     7a4:	b510      	push	{r4, lr}
     7a6:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     7a8:	aa01      	add	r2, sp, #4
     7aa:	2300      	movs	r3, #0
     7ac:	2100      	movs	r1, #0
     7ae:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     7b0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     7b2:	2000      	movs	r0, #0
     7b4:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     7b6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     7b8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     7ba:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     7bc:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     7be:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     7c0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     7c2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     7c4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     7c6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     7c8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     7ca:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     7cc:	8513      	strh	r3, [r2, #40]	; 0x28
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.clock_source    = GCLK_GENERATOR_1;
     7ce:	3301      	adds	r3, #1
     7d0:	7013      	strb	r3, [r2, #0]
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_prescaler  =TC_CLOCK_PRESCALER_DIV16;
     7d2:	2380      	movs	r3, #128	; 0x80
     7d4:	00db      	lsls	r3, r3, #3
     7d6:	8093      	strh	r3, [r2, #4]
	config_tc.wave_generation = TC_WAVE_GENERATION_MATCH_FREQ;
     7d8:	2320      	movs	r3, #32
     7da:	7193      	strb	r3, [r2, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 50;
     7dc:	3312      	adds	r3, #18
     7de:	8553      	strh	r3, [r2, #42]	; 0x2a
	config_tc.counter_16_bit.compare_capture_channel[1] = 50;
     7e0:	8593      	strh	r3, [r2, #44]	; 0x2c
	
	tc_init(&MyTimer02, TC2, &config_tc);
     7e2:	4c13      	ldr	r4, [pc, #76]	; (830 <configure_tc+0x8c>)
     7e4:	4913      	ldr	r1, [pc, #76]	; (834 <configure_tc+0x90>)
     7e6:	0020      	movs	r0, r4
     7e8:	4b13      	ldr	r3, [pc, #76]	; (838 <configure_tc+0x94>)
     7ea:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7ec:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7ee:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     7f0:	b25b      	sxtb	r3, r3
     7f2:	2b00      	cmp	r3, #0
     7f4:	dbfb      	blt.n	7ee <configure_tc+0x4a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     7f6:	8813      	ldrh	r3, [r2, #0]
     7f8:	2102      	movs	r1, #2
     7fa:	430b      	orrs	r3, r1
     7fc:	8013      	strh	r3, [r2, #0]
	tc_enable(&MyTimer02);

	config_tc.clock_prescaler  =TC_CLOCK_PRESCALER_DIV1024;
     7fe:	aa01      	add	r2, sp, #4
     800:	23e0      	movs	r3, #224	; 0xe0
     802:	00db      	lsls	r3, r3, #3
     804:	8093      	strh	r3, [r2, #4]
	config_tc.wave_generation = TC_WAVE_GENERATION_MATCH_FREQ;
     806:	2320      	movs	r3, #32
     808:	7193      	strb	r3, [r2, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 50;
     80a:	3312      	adds	r3, #18
     80c:	8553      	strh	r3, [r2, #42]	; 0x2a
	config_tc.counter_16_bit.compare_capture_channel[1] = 50;
     80e:	8593      	strh	r3, [r2, #44]	; 0x2c
	tc_init(&MyTimer01, TC1, &config_tc);
     810:	4c0a      	ldr	r4, [pc, #40]	; (83c <configure_tc+0x98>)
     812:	490b      	ldr	r1, [pc, #44]	; (840 <configure_tc+0x9c>)
     814:	0020      	movs	r0, r4
     816:	4b08      	ldr	r3, [pc, #32]	; (838 <configure_tc+0x94>)
     818:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     81a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     81c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     81e:	b25b      	sxtb	r3, r3
     820:	2b00      	cmp	r3, #0
     822:	dbfb      	blt.n	81c <configure_tc+0x78>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     824:	8813      	ldrh	r3, [r2, #0]
     826:	2102      	movs	r1, #2
     828:	430b      	orrs	r3, r1
     82a:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&MyTimer03);
	*/
}
     82c:	b00e      	add	sp, #56	; 0x38
     82e:	bd10      	pop	{r4, pc}
     830:	20000144 	.word	0x20000144
     834:	42002800 	.word	0x42002800
     838:	00001675 	.word	0x00001675
     83c:	20002bc8 	.word	0x20002bc8
     840:	42002400 	.word	0x42002400

00000844 <configure_tc_callbacks>:
//! [setup]
void configure_tc_callbacks(void)
{
     844:	b5f0      	push	{r4, r5, r6, r7, lr}
     846:	46d6      	mov	lr, sl
     848:	464f      	mov	r7, r9
     84a:	4646      	mov	r6, r8
     84c:	b5c0      	push	{r6, r7, lr}
	#ifdef HMI_001
		tc_register_callback(&MyTimer03, tc_PLC_Catch, TC_CALLBACK_CC_CHANNEL1);
		tc_enable_callback(&MyTimer03, TC_CALLBACK_CC_CHANNEL1);
	#endif
	
	tc_register_callback(&MyTimer01, tc_callback_to_to_period_51200us, TC_CALLBACK_CC_CHANNEL0);
     84e:	4c1a      	ldr	r4, [pc, #104]	; (8b8 <configure_tc_callbacks+0x74>)
     850:	2202      	movs	r2, #2
     852:	491a      	ldr	r1, [pc, #104]	; (8bc <configure_tc_callbacks+0x78>)
     854:	0020      	movs	r0, r4
     856:	4b1a      	ldr	r3, [pc, #104]	; (8c0 <configure_tc_callbacks+0x7c>)
     858:	469a      	mov	sl, r3
     85a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     85c:	6820      	ldr	r0, [r4, #0]
     85e:	4b19      	ldr	r3, [pc, #100]	; (8c4 <configure_tc_callbacks+0x80>)
     860:	4699      	mov	r9, r3
     862:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     864:	4b18      	ldr	r3, [pc, #96]	; (8c8 <configure_tc_callbacks+0x84>)
     866:	4698      	mov	r8, r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     868:	5c1b      	ldrb	r3, [r3, r0]
     86a:	261f      	movs	r6, #31
     86c:	4033      	ands	r3, r6
     86e:	2501      	movs	r5, #1
     870:	002a      	movs	r2, r5
     872:	409a      	lsls	r2, r3
     874:	4f15      	ldr	r7, [pc, #84]	; (8cc <configure_tc_callbacks+0x88>)
     876:	603a      	str	r2, [r7, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
     878:	7e63      	ldrb	r3, [r4, #25]
     87a:	2210      	movs	r2, #16
     87c:	4313      	orrs	r3, r2
     87e:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
     880:	6823      	ldr	r3, [r4, #0]
     882:	2210      	movs	r2, #16
     884:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&MyTimer01, TC_CALLBACK_CC_CHANNEL0);
	
	tc_register_callback(&MyTimer02, tc_callback_to_to_period_200us, TC_CALLBACK_CC_CHANNEL1);
     886:	4c12      	ldr	r4, [pc, #72]	; (8d0 <configure_tc_callbacks+0x8c>)
     888:	3a0d      	subs	r2, #13
     88a:	4912      	ldr	r1, [pc, #72]	; (8d4 <configure_tc_callbacks+0x90>)
     88c:	0020      	movs	r0, r4
     88e:	47d0      	blx	sl
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     890:	6820      	ldr	r0, [r4, #0]
     892:	47c8      	blx	r9
     894:	4643      	mov	r3, r8
     896:	5c1b      	ldrb	r3, [r3, r0]
     898:	401e      	ands	r6, r3
     89a:	40b5      	lsls	r5, r6
     89c:	603d      	str	r5, [r7, #0]
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
     89e:	7e63      	ldrb	r3, [r4, #25]
     8a0:	2220      	movs	r2, #32
     8a2:	4313      	orrs	r3, r2
     8a4:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
     8a6:	6823      	ldr	r3, [r4, #0]
     8a8:	2220      	movs	r2, #32
     8aa:	735a      	strb	r2, [r3, #13]
	//tc_register_callback(&MyTimer03, tc_callback_to_to_period_10us, TC_CALLBACK_CC_CHANNEL0);
	//tc_enable_callback(&MyTimer03, TC_CALLBACK_CC_CHANNEL0);
	
	//tc_register_callback(&MyTimer04, tc_user_keyin, TC_CALLBACK_CC_CHANNEL1);
	//tc_enable_callback(&MyTimer04, TC_CALLBACK_CC_CHANNEL1);
}
     8ac:	bc1c      	pop	{r2, r3, r4}
     8ae:	4690      	mov	r8, r2
     8b0:	4699      	mov	r9, r3
     8b2:	46a2      	mov	sl, r4
     8b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8b6:	46c0      	nop			; (mov r8, r8)
     8b8:	20002bc8 	.word	0x20002bc8
     8bc:	000008ed 	.word	0x000008ed
     8c0:	00001545 	.word	0x00001545
     8c4:	0000163d 	.word	0x0000163d
     8c8:	0000389c 	.word	0x0000389c
     8cc:	e000e100 	.word	0xe000e100
     8d0:	20000144 	.word	0x20000144
     8d4:	000009e5 	.word	0x000009e5

000008d8 <timer_configure>:

void timer_configure(void)
{
     8d8:	b510      	push	{r4, lr}
	configure_tc();
     8da:	4b02      	ldr	r3, [pc, #8]	; (8e4 <timer_configure+0xc>)
     8dc:	4798      	blx	r3
	configure_tc_callbacks();
     8de:	4b02      	ldr	r3, [pc, #8]	; (8e8 <timer_configure+0x10>)
     8e0:	4798      	blx	r3
     8e2:	bd10      	pop	{r4, pc}
     8e4:	000007a5 	.word	0x000007a5
     8e8:	00000845 	.word	0x00000845

000008ec <tc_callback_to_to_period_51200us>:


void tc_callback_to_to_period_51200us(struct tc_module *const module_inst)
{
	//計數Dev List設定Polling的時間
	if(LORA01->Lora_Dev_Count_IRQ_Flag == 0)
     8ec:	4b35      	ldr	r3, [pc, #212]	; (9c4 <tc_callback_to_to_period_51200us+0xd8>)
     8ee:	681b      	ldr	r3, [r3, #0]
     8f0:	4a35      	ldr	r2, [pc, #212]	; (9c8 <tc_callback_to_to_period_51200us+0xdc>)
     8f2:	5c9a      	ldrb	r2, [r3, r2]
     8f4:	2a00      	cmp	r2, #0
     8f6:	d107      	bne.n	908 <tc_callback_to_to_period_51200us+0x1c>
	{
		if(LORA01->t2_tmp_count > 10)	//51.2ms * 10 = 512ms
     8f8:	2290      	movs	r2, #144	; 0x90
     8fa:	0092      	lsls	r2, r2, #2
     8fc:	589a      	ldr	r2, [r3, r2]
     8fe:	2a0a      	cmp	r2, #10
     900:	d922      	bls.n	948 <tc_callback_to_to_period_51200us+0x5c>
			LORA01->Lora_Dev_Count_IRQ_Flag = 1;
     902:	2101      	movs	r1, #1
     904:	4a30      	ldr	r2, [pc, #192]	; (9c8 <tc_callback_to_to_period_51200us+0xdc>)
     906:	5499      	strb	r1, [r3, r2]
		else
			LORA01->t2_tmp_count++;
	}
	
	if(debug_cycle_time < debug_cycle_time_Max) debug_cycle_time++;
     908:	4b30      	ldr	r3, [pc, #192]	; (9cc <tc_callback_to_to_period_51200us+0xe0>)
     90a:	681b      	ldr	r3, [r3, #0]
     90c:	2b01      	cmp	r3, #1
     90e:	d921      	bls.n	954 <tc_callback_to_to_period_51200us+0x68>
		if(Sensor_Module_Time_Count > 0)			Sensor_Module_Time_Count--;
		if(Sensor_Relay.to_OFF_Count > 0)			Sensor_Relay.to_OFF_Count--;
		if(LORA01->Sensor_Count < 9)				LORA01->Sensor_Count++;
		if(LORA01->Power_On_Delay > 0)				LORA01->Power_On_Delay--;
	#elif defined(Dev_Wifi)
		if(My_WiFi.wifi_work_led_flag == true)
     910:	4b2f      	ldr	r3, [pc, #188]	; (9d0 <tc_callback_to_to_period_51200us+0xe4>)
     912:	4a30      	ldr	r2, [pc, #192]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     914:	5cd3      	ldrb	r3, [r2, r3]
     916:	2b00      	cmp	r3, #0
     918:	d049      	beq.n	9ae <tc_callback_to_to_period_51200us+0xc2>
		{
			if(My_WiFi.wifi_work_led == wifi_work_led_on)
     91a:	2383      	movs	r3, #131	; 0x83
     91c:	011b      	lsls	r3, r3, #4
     91e:	58d3      	ldr	r3, [r2, r3]
     920:	2b0a      	cmp	r3, #10
     922:	d01b      	beq.n	95c <tc_callback_to_to_period_51200us+0x70>
				if(My_WiFi.AP_Mode_Switch == Is_AP_Mode)
				LED_R_ON
				else
				LED_B_ON
			}
			else if(My_WiFi.wifi_work_led == wifi_work_led_off)
     924:	2b14      	cmp	r3, #20
     926:	d027      	beq.n	978 <tc_callback_to_to_period_51200us+0x8c>
				LED_R_OFF
				else
				LED_B_OFF
			}
			
			if(My_WiFi.wifi_work_led < wifi_work_led_off)
     928:	2383      	movs	r3, #131	; 0x83
     92a:	011b      	lsls	r3, r3, #4
     92c:	4a29      	ldr	r2, [pc, #164]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     92e:	58d3      	ldr	r3, [r2, r3]
     930:	2b13      	cmp	r3, #19
     932:	d836      	bhi.n	9a2 <tc_callback_to_to_period_51200us+0xb6>
			{
				if(My_WiFi.wifi_network_flag == true)
     934:	4a28      	ldr	r2, [pc, #160]	; (9d8 <tc_callback_to_to_period_51200us+0xec>)
     936:	4927      	ldr	r1, [pc, #156]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     938:	5c8a      	ldrb	r2, [r1, r2]
     93a:	2a00      	cmp	r2, #0
     93c:	d02b      	beq.n	996 <tc_callback_to_to_period_51200us+0xaa>
					My_WiFi.wifi_work_led = My_WiFi.wifi_work_led + 5;
     93e:	3305      	adds	r3, #5
     940:	2283      	movs	r2, #131	; 0x83
     942:	0112      	lsls	r2, r2, #4
     944:	508b      	str	r3, [r1, r2]
     946:	e03b      	b.n	9c0 <tc_callback_to_to_period_51200us+0xd4>
			LORA01->t2_tmp_count++;
     948:	2190      	movs	r1, #144	; 0x90
     94a:	0089      	lsls	r1, r1, #2
     94c:	585a      	ldr	r2, [r3, r1]
     94e:	3201      	adds	r2, #1
     950:	505a      	str	r2, [r3, r1]
     952:	e7d9      	b.n	908 <tc_callback_to_to_period_51200us+0x1c>
	if(debug_cycle_time < debug_cycle_time_Max) debug_cycle_time++;
     954:	3301      	adds	r3, #1
     956:	4a1d      	ldr	r2, [pc, #116]	; (9cc <tc_callback_to_to_period_51200us+0xe0>)
     958:	6013      	str	r3, [r2, #0]
     95a:	e7d9      	b.n	910 <tc_callback_to_to_period_51200us+0x24>
				if(My_WiFi.AP_Mode_Switch == Is_AP_Mode)
     95c:	4b1f      	ldr	r3, [pc, #124]	; (9dc <tc_callback_to_to_period_51200us+0xf0>)
     95e:	5cd3      	ldrb	r3, [r2, r3]
     960:	2b00      	cmp	r3, #0
     962:	d104      	bne.n	96e <tc_callback_to_to_period_51200us+0x82>
		port_base->OUTCLR.reg = pin_mask;
     964:	2280      	movs	r2, #128	; 0x80
     966:	0512      	lsls	r2, r2, #20
     968:	4b1d      	ldr	r3, [pc, #116]	; (9e0 <tc_callback_to_to_period_51200us+0xf4>)
     96a:	615a      	str	r2, [r3, #20]
     96c:	e7dc      	b.n	928 <tc_callback_to_to_period_51200us+0x3c>
     96e:	2280      	movs	r2, #128	; 0x80
     970:	0552      	lsls	r2, r2, #21
     972:	4b1b      	ldr	r3, [pc, #108]	; (9e0 <tc_callback_to_to_period_51200us+0xf4>)
     974:	615a      	str	r2, [r3, #20]
     976:	e7d7      	b.n	928 <tc_callback_to_to_period_51200us+0x3c>
				if(My_WiFi.AP_Mode_Switch == Is_AP_Mode)
     978:	4b18      	ldr	r3, [pc, #96]	; (9dc <tc_callback_to_to_period_51200us+0xf0>)
     97a:	4a16      	ldr	r2, [pc, #88]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     97c:	5cd3      	ldrb	r3, [r2, r3]
     97e:	2b00      	cmp	r3, #0
     980:	d104      	bne.n	98c <tc_callback_to_to_period_51200us+0xa0>
		port_base->OUTSET.reg = pin_mask;
     982:	2280      	movs	r2, #128	; 0x80
     984:	0512      	lsls	r2, r2, #20
     986:	4b16      	ldr	r3, [pc, #88]	; (9e0 <tc_callback_to_to_period_51200us+0xf4>)
     988:	619a      	str	r2, [r3, #24]
     98a:	e7cd      	b.n	928 <tc_callback_to_to_period_51200us+0x3c>
     98c:	2280      	movs	r2, #128	; 0x80
     98e:	0552      	lsls	r2, r2, #21
     990:	4b13      	ldr	r3, [pc, #76]	; (9e0 <tc_callback_to_to_period_51200us+0xf4>)
     992:	619a      	str	r2, [r3, #24]
     994:	e7c8      	b.n	928 <tc_callback_to_to_period_51200us+0x3c>
				else
					My_WiFi.wifi_work_led++;
     996:	3301      	adds	r3, #1
     998:	2283      	movs	r2, #131	; 0x83
     99a:	0112      	lsls	r2, r2, #4
     99c:	490d      	ldr	r1, [pc, #52]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     99e:	508b      	str	r3, [r1, r2]
     9a0:	e00e      	b.n	9c0 <tc_callback_to_to_period_51200us+0xd4>
			}
			else
				My_WiFi.wifi_work_led = 0;
     9a2:	2100      	movs	r1, #0
     9a4:	2383      	movs	r3, #131	; 0x83
     9a6:	011b      	lsls	r3, r3, #4
     9a8:	4a0a      	ldr	r2, [pc, #40]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     9aa:	50d1      	str	r1, [r2, r3]
     9ac:	e008      	b.n	9c0 <tc_callback_to_to_period_51200us+0xd4>
		}
		else
		{
			My_WiFi.wifi_work_led = 0;
     9ae:	2100      	movs	r1, #0
     9b0:	2383      	movs	r3, #131	; 0x83
     9b2:	011b      	lsls	r3, r3, #4
     9b4:	4a07      	ldr	r2, [pc, #28]	; (9d4 <tc_callback_to_to_period_51200us+0xe8>)
     9b6:	50d1      	str	r1, [r2, r3]
		port_base->OUTCLR.reg = pin_mask;
     9b8:	2280      	movs	r2, #128	; 0x80
     9ba:	0552      	lsls	r2, r2, #21
     9bc:	4b08      	ldr	r3, [pc, #32]	; (9e0 <tc_callback_to_to_period_51200us+0xf4>)
     9be:	615a      	str	r2, [r3, #20]
			LED_B_ON
		}
	#endif
}
     9c0:	4770      	bx	lr
     9c2:	46c0      	nop			; (mov r8, r8)
     9c4:	20002f58 	.word	0x20002f58
     9c8:	00000227 	.word	0x00000227
     9cc:	20002f6c 	.word	0x20002f6c
     9d0:	00000834 	.word	0x00000834
     9d4:	200040d4 	.word	0x200040d4
     9d8:	00000835 	.word	0x00000835
     9dc:	0000083b 	.word	0x0000083b
     9e0:	41004400 	.word	0x41004400

000009e4 <tc_callback_to_to_period_200us>:

unsigned long mcu_reset;
void tc_callback_to_to_period_200us(struct tc_module *const module_inst)
{
	
	if(LORA01->f_count < Timer_Timeout)	LORA01->f_count++;
     9e4:	4b1c      	ldr	r3, [pc, #112]	; (a58 <tc_callback_to_to_period_200us+0x74>)
     9e6:	681b      	ldr	r3, [r3, #0]
     9e8:	228f      	movs	r2, #143	; 0x8f
     9ea:	0092      	lsls	r2, r2, #2
     9ec:	5899      	ldr	r1, [r3, r2]
     9ee:	4a1b      	ldr	r2, [pc, #108]	; (a5c <tc_callback_to_to_period_200us+0x78>)
     9f0:	4291      	cmp	r1, r2
     9f2:	d804      	bhi.n	9fe <tc_callback_to_to_period_200us+0x1a>
     9f4:	218f      	movs	r1, #143	; 0x8f
     9f6:	0089      	lsls	r1, r1, #2
     9f8:	585a      	ldr	r2, [r3, r1]
     9fa:	3201      	adds	r2, #1
     9fc:	505a      	str	r2, [r3, r1]
	if(LORA02->f_count < Timer_Timeout)	LORA02->f_count++;
     9fe:	4b18      	ldr	r3, [pc, #96]	; (a60 <tc_callback_to_to_period_200us+0x7c>)
     a00:	681b      	ldr	r3, [r3, #0]
     a02:	228f      	movs	r2, #143	; 0x8f
     a04:	0092      	lsls	r2, r2, #2
     a06:	5899      	ldr	r1, [r3, r2]
     a08:	4a14      	ldr	r2, [pc, #80]	; (a5c <tc_callback_to_to_period_200us+0x78>)
     a0a:	4291      	cmp	r1, r2
     a0c:	d804      	bhi.n	a18 <tc_callback_to_to_period_200us+0x34>
     a0e:	218f      	movs	r1, #143	; 0x8f
     a10:	0089      	lsls	r1, r1, #2
     a12:	585a      	ldr	r2, [r3, r1]
     a14:	3201      	adds	r2, #1
     a16:	505a      	str	r2, [r3, r1]
	//usart_read_buffer_job(Debug_COM, (uint8_t *)user_rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	
	#ifdef Dev_Wifi
		if(My_WiFi.WIFI_Main_Counter < WIFI_Main_Counter_Max)		My_WiFi.WIFI_Main_Counter++;
     a18:	4b12      	ldr	r3, [pc, #72]	; (a64 <tc_callback_to_to_period_200us+0x80>)
     a1a:	4a13      	ldr	r2, [pc, #76]	; (a68 <tc_callback_to_to_period_200us+0x84>)
     a1c:	58d3      	ldr	r3, [r2, r3]
     a1e:	2bc7      	cmp	r3, #199	; 0xc7
     a20:	d803      	bhi.n	a2a <tc_callback_to_to_period_200us+0x46>
     a22:	3301      	adds	r3, #1
     a24:	4a0f      	ldr	r2, [pc, #60]	; (a64 <tc_callback_to_to_period_200us+0x80>)
     a26:	4910      	ldr	r1, [pc, #64]	; (a68 <tc_callback_to_to_period_200us+0x84>)
     a28:	508b      	str	r3, [r1, r2]
		if(My_WiFi.Rx_Timeout_Count < WIFI_Rx_Timeout_Count_Max)	My_WiFi.Rx_Timeout_Count++;
     a2a:	4b10      	ldr	r3, [pc, #64]	; (a6c <tc_callback_to_to_period_200us+0x88>)
     a2c:	4a0e      	ldr	r2, [pc, #56]	; (a68 <tc_callback_to_to_period_200us+0x84>)
     a2e:	58d3      	ldr	r3, [r2, r3]
     a30:	4a0f      	ldr	r2, [pc, #60]	; (a70 <tc_callback_to_to_period_200us+0x8c>)
     a32:	4293      	cmp	r3, r2
     a34:	d803      	bhi.n	a3e <tc_callback_to_to_period_200us+0x5a>
     a36:	3301      	adds	r3, #1
     a38:	4a0c      	ldr	r2, [pc, #48]	; (a6c <tc_callback_to_to_period_200us+0x88>)
     a3a:	490b      	ldr	r1, [pc, #44]	; (a68 <tc_callback_to_to_period_200us+0x84>)
     a3c:	508b      	str	r3, [r1, r2]
		if(My_WiFi.f_count < WIFI_f_count_Timer_Max)				My_WiFi.f_count++;
     a3e:	2381      	movs	r3, #129	; 0x81
     a40:	011b      	lsls	r3, r3, #4
     a42:	4a09      	ldr	r2, [pc, #36]	; (a68 <tc_callback_to_to_period_200us+0x84>)
     a44:	58d3      	ldr	r3, [r2, r3]
     a46:	4a0b      	ldr	r2, [pc, #44]	; (a74 <tc_callback_to_to_period_200us+0x90>)
     a48:	4293      	cmp	r3, r2
     a4a:	d804      	bhi.n	a56 <tc_callback_to_to_period_200us+0x72>
     a4c:	3301      	adds	r3, #1
     a4e:	2281      	movs	r2, #129	; 0x81
     a50:	0112      	lsls	r2, r2, #4
     a52:	4905      	ldr	r1, [pc, #20]	; (a68 <tc_callback_to_to_period_200us+0x84>)
     a54:	508b      	str	r3, [r1, r2]
	else
	{
		mcu_reset++;
	}
	*/
}
     a56:	4770      	bx	lr
     a58:	20002f58 	.word	0x20002f58
     a5c:	00004e1f 	.word	0x00004e1f
     a60:	20000d1c 	.word	0x20000d1c
     a64:	0000082c 	.word	0x0000082c
     a68:	200040d4 	.word	0x200040d4
     a6c:	0000080c 	.word	0x0000080c
     a70:	000003e7 	.word	0x000003e7
     a74:	0000c34f 	.word	0x0000c34f

00000a78 <usart_read_func>:
	}
}

*/
void usart_read_func(void)
{
     a78:	b5f0      	push	{r4, r5, r6, r7, lr}
     a7a:	b085      	sub	sp, #20
	unsigned char i, k;
	if(UserKeyInStauts == UserKeyInEnterIndex) return;
     a7c:	4b29      	ldr	r3, [pc, #164]	; (b24 <usart_read_func+0xac>)
     a7e:	781b      	ldrb	r3, [r3, #0]
     a80:	2b01      	cmp	r3, #1
     a82:	d049      	beq.n	b18 <usart_read_func+0xa0>
     a84:	2401      	movs	r4, #1
	
	for(k = 1; k < uart_buffer_max; k++)
	{
		if(STATUS_OK == usart_read_buffer_job(Debug_COM, &tmp_uart_buf, k))
     a86:	4e28      	ldr	r6, [pc, #160]	; (b28 <usart_read_func+0xb0>)
     a88:	4d28      	ldr	r5, [pc, #160]	; (b2c <usart_read_func+0xb4>)
     a8a:	4f29      	ldr	r7, [pc, #164]	; (b30 <usart_read_func+0xb8>)
     a8c:	b2a2      	uxth	r2, r4
     a8e:	0031      	movs	r1, r6
     a90:	0028      	movs	r0, r5
     a92:	47b8      	blx	r7
     a94:	2800      	cmp	r0, #0
     a96:	d002      	beq.n	a9e <usart_read_func+0x26>
	for(k = 1; k < uart_buffer_max; k++)
     a98:	3401      	adds	r4, #1
     a9a:	b2e4      	uxtb	r4, r4
		if(STATUS_OK == usart_read_buffer_job(Debug_COM, &tmp_uart_buf, k))
     a9c:	e7f6      	b.n	a8c <usart_read_func+0x14>
		{
			for(i = 0; i < k; i++)
     a9e:	2c00      	cmp	r4, #0
     aa0:	d03a      	beq.n	b18 <usart_read_func+0xa0>
     aa2:	4b20      	ldr	r3, [pc, #128]	; (b24 <usart_read_func+0xac>)
     aa4:	781b      	ldrb	r3, [r3, #0]
     aa6:	9302      	str	r3, [sp, #8]
     aa8:	4b22      	ldr	r3, [pc, #136]	; (b34 <usart_read_func+0xbc>)
     aaa:	7819      	ldrb	r1, [r3, #0]
     aac:	4b1e      	ldr	r3, [pc, #120]	; (b28 <usart_read_func+0xb0>)
     aae:	3c01      	subs	r4, #1
     ab0:	b2e4      	uxtb	r4, r4
     ab2:	3401      	adds	r4, #1
     ab4:	18e4      	adds	r4, r4, r3
     ab6:	2200      	movs	r2, #0
     ab8:	9203      	str	r2, [sp, #12]
     aba:	9201      	str	r2, [sp, #4]
     abc:	3001      	adds	r0, #1
				{
					case 0x0d:	//換行
					if(UserKeyInBufCount > 0)
					{
						UserKeyInStauts = UserKeyInEnterIndex;
						UserKeyInBuf[UserKeyInBufCount] = 0x0d;
     abe:	4d1e      	ldr	r5, [pc, #120]	; (b38 <usart_read_func+0xc0>)
     ac0:	260d      	movs	r6, #13
					break;
					
					default:
					if(UserKeyInBufCount < UserKeyInBufMax)
					{
						UserKeyInBuf[UserKeyInBufCount] = tmp_uart_buf[i];
     ac2:	002f      	movs	r7, r5
     ac4:	e007      	b.n	ad6 <usart_read_func+0x5e>
					if(UserKeyInBufCount > 0)
     ac6:	2900      	cmp	r1, #0
     ac8:	d002      	beq.n	ad0 <usart_read_func+0x58>
						UserKeyInBuf[UserKeyInBufCount] = 0x0d;
     aca:	546e      	strb	r6, [r5, r1]
     acc:	9003      	str	r0, [sp, #12]
						UserKeyInStauts = UserKeyInEnterIndex;
     ace:	9002      	str	r0, [sp, #8]
     ad0:	3301      	adds	r3, #1
			for(i = 0; i < k; i++)
     ad2:	42a3      	cmp	r3, r4
     ad4:	d016      	beq.n	b04 <usart_read_func+0x8c>
				switch(tmp_uart_buf[i])
     ad6:	781a      	ldrb	r2, [r3, #0]
     ad8:	2a08      	cmp	r2, #8
     ada:	d00a      	beq.n	af2 <usart_read_func+0x7a>
     adc:	2a0d      	cmp	r2, #13
     ade:	d0f2      	beq.n	ac6 <usart_read_func+0x4e>
     ae0:	2a00      	cmp	r2, #0
     ae2:	d0f5      	beq.n	ad0 <usart_read_func+0x58>
					if(UserKeyInBufCount < UserKeyInBufMax)
     ae4:	2963      	cmp	r1, #99	; 0x63
     ae6:	d8f3      	bhi.n	ad0 <usart_read_func+0x58>
						UserKeyInBuf[UserKeyInBufCount] = tmp_uart_buf[i];
     ae8:	547a      	strb	r2, [r7, r1]
						UserKeyInBufCount++;
     aea:	3101      	adds	r1, #1
     aec:	b2c9      	uxtb	r1, r1
     aee:	9001      	str	r0, [sp, #4]
     af0:	e7ee      	b.n	ad0 <usart_read_func+0x58>
					if(UserKeyInBufCount > 2)
     af2:	2902      	cmp	r1, #2
     af4:	d903      	bls.n	afe <usart_read_func+0x86>
						UserKeyInBufCount--;
     af6:	3902      	subs	r1, #2
     af8:	b2c9      	uxtb	r1, r1
     afa:	9001      	str	r0, [sp, #4]
     afc:	e7e8      	b.n	ad0 <usart_read_func+0x58>
     afe:	9001      	str	r0, [sp, #4]
						UserKeyInBufCount = 0;
     b00:	2100      	movs	r1, #0
     b02:	e7e5      	b.n	ad0 <usart_read_func+0x58>
     b04:	9b01      	ldr	r3, [sp, #4]
     b06:	2b00      	cmp	r3, #0
     b08:	d108      	bne.n	b1c <usart_read_func+0xa4>
     b0a:	9b03      	ldr	r3, [sp, #12]
     b0c:	2b00      	cmp	r3, #0
     b0e:	d003      	beq.n	b18 <usart_read_func+0xa0>
     b10:	4b04      	ldr	r3, [pc, #16]	; (b24 <usart_read_func+0xac>)
     b12:	466a      	mov	r2, sp
     b14:	7a12      	ldrb	r2, [r2, #8]
     b16:	701a      	strb	r2, [r3, #0]
				
			}
			return;
		}
	}
     b18:	b005      	add	sp, #20
     b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b1c:	4b05      	ldr	r3, [pc, #20]	; (b34 <usart_read_func+0xbc>)
     b1e:	7019      	strb	r1, [r3, #0]
     b20:	e7f3      	b.n	b0a <usart_read_func+0x92>
     b22:	46c0      	nop			; (mov r8, r8)
     b24:	20000d35 	.word	0x20000d35
     b28:	20000358 	.word	0x20000358
     b2c:	20000120 	.word	0x20000120
     b30:	000021b9 	.word	0x000021b9
     b34:	200002bc 	.word	0x200002bc
     b38:	200001e4 	.word	0x200001e4

00000b3c <Uart_Form_WIFI_callback>:
#define			wifi_uart_buffer_max	2048
unsigned char	wifi_tmp_uart_buf[wifi_uart_buffer_max];


void Uart_Form_WIFI_callback(struct usart_module *const usart_module)
{
     b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b3e:	b083      	sub	sp, #12
	char str[50];
	unsigned int k, i;
	

	for(k = 1; k < uart_buffer_max; k++)
     b40:	2401      	movs	r4, #1
	{
		if(STATUS_OK == usart_read_buffer_job(Wifi_COM, &tmp_uart_buf, k))
     b42:	4e1d      	ldr	r6, [pc, #116]	; (bb8 <Uart_Form_WIFI_callback+0x7c>)
     b44:	4d1d      	ldr	r5, [pc, #116]	; (bbc <Uart_Form_WIFI_callback+0x80>)
     b46:	4f1e      	ldr	r7, [pc, #120]	; (bc0 <Uart_Form_WIFI_callback+0x84>)
     b48:	b2a2      	uxth	r2, r4
     b4a:	0031      	movs	r1, r6
     b4c:	0028      	movs	r0, r5
     b4e:	47b8      	blx	r7
     b50:	2800      	cmp	r0, #0
     b52:	d005      	beq.n	b60 <Uart_Form_WIFI_callback+0x24>
	for(k = 1; k < uart_buffer_max; k++)
     b54:	3401      	adds	r4, #1
     b56:	23fa      	movs	r3, #250	; 0xfa
     b58:	005b      	lsls	r3, r3, #1
     b5a:	429c      	cmp	r4, r3
     b5c:	d1f4      	bne.n	b48 <Uart_Form_WIFI_callback+0xc>
     b5e:	e026      	b.n	bae <Uart_Form_WIFI_callback+0x72>
		{
			for(i = 0; i < k; i++)
     b60:	2c00      	cmp	r4, #0
     b62:	d01d      	beq.n	ba0 <Uart_Form_WIFI_callback+0x64>
     b64:	4b17      	ldr	r3, [pc, #92]	; (bc4 <Uart_Form_WIFI_callback+0x88>)
     b66:	685a      	ldr	r2, [r3, #4]
     b68:	7a1e      	ldrb	r6, [r3, #8]
     b6a:	2300      	movs	r3, #0
     b6c:	9301      	str	r3, [sp, #4]
     b6e:	2500      	movs	r5, #0
			{
				if(My_WiFi.Rx_buffer_Count < WIFI_Input_buffer_Max)
     b70:	4815      	ldr	r0, [pc, #84]	; (bc8 <Uart_Form_WIFI_callback+0x8c>)
				{
					My_WiFi.Input_buffer[My_WiFi.Rx_buffer_Count] = tmp_uart_buf[i];
     b72:	4914      	ldr	r1, [pc, #80]	; (bc4 <Uart_Form_WIFI_callback+0x88>)
     b74:	4f10      	ldr	r7, [pc, #64]	; (bb8 <Uart_Form_WIFI_callback+0x7c>)
     b76:	e002      	b.n	b7e <Uart_Form_WIFI_callback+0x42>
			for(i = 0; i < k; i++)
     b78:	3301      	adds	r3, #1
     b7a:	42a3      	cmp	r3, r4
     b7c:	d009      	beq.n	b92 <Uart_Form_WIFI_callback+0x56>
				if(My_WiFi.Rx_buffer_Count < WIFI_Input_buffer_Max)
     b7e:	4282      	cmp	r2, r0
     b80:	d8fa      	bhi.n	b78 <Uart_Form_WIFI_callback+0x3c>
					My_WiFi.Input_buffer[My_WiFi.Rx_buffer_Count] = tmp_uart_buf[i];
     b82:	188d      	adds	r5, r1, r2
     b84:	5cfe      	ldrb	r6, [r7, r3]
     b86:	726e      	strb	r6, [r5, #9]
					My_WiFi.Rx_buffer_Count++;
     b88:	3201      	adds	r2, #1
     b8a:	2501      	movs	r5, #1
     b8c:	9501      	str	r5, [sp, #4]
					My_WiFi.new_data = true;
     b8e:	2601      	movs	r6, #1
     b90:	e7f2      	b.n	b78 <Uart_Form_WIFI_callback+0x3c>
     b92:	2d00      	cmp	r5, #0
     b94:	d10d      	bne.n	bb2 <Uart_Form_WIFI_callback+0x76>
     b96:	9b01      	ldr	r3, [sp, #4]
     b98:	2b00      	cmp	r3, #0
     b9a:	d001      	beq.n	ba0 <Uart_Form_WIFI_callback+0x64>
     b9c:	4b09      	ldr	r3, [pc, #36]	; (bc4 <Uart_Form_WIFI_callback+0x88>)
     b9e:	721e      	strb	r6, [r3, #8]
				}
			}
			//如果有接收到新的資料，不斷清除Time Out
			My_WiFi.f_count = 0;
     ba0:	4b08      	ldr	r3, [pc, #32]	; (bc4 <Uart_Form_WIFI_callback+0x88>)
     ba2:	2200      	movs	r2, #0
     ba4:	2181      	movs	r1, #129	; 0x81
     ba6:	0109      	lsls	r1, r1, #4
     ba8:	505a      	str	r2, [r3, r1]
			My_WiFi.Rx_Timeout_Count = 0;
     baa:	4908      	ldr	r1, [pc, #32]	; (bcc <Uart_Form_WIFI_callback+0x90>)
     bac:	505a      	str	r2, [r3, r1]
			return;
		}
	}
	
	
}
     bae:	b003      	add	sp, #12
     bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bb2:	4b04      	ldr	r3, [pc, #16]	; (bc4 <Uart_Form_WIFI_callback+0x88>)
     bb4:	605a      	str	r2, [r3, #4]
     bb6:	e7ee      	b.n	b96 <Uart_Form_WIFI_callback+0x5a>
     bb8:	20000358 	.word	0x20000358
     bbc:	200053a4 	.word	0x200053a4
     bc0:	000021b9 	.word	0x000021b9
     bc4:	200040d4 	.word	0x200040d4
     bc8:	000007ff 	.word	0x000007ff
     bcc:	0000080c 	.word	0x0000080c

00000bd0 <uart_str_COM>:




void uart_str_COM(struct usart_module *const usart_module, const char *tmp_ptr)
{
     bd0:	b570      	push	{r4, r5, r6, lr}
     bd2:	0005      	movs	r5, r0
     bd4:	000c      	movs	r4, r1
	char *ptr;
	ptr = tmp_ptr;
	while(*ptr != '\0')
     bd6:	7809      	ldrb	r1, [r1, #0]
     bd8:	2900      	cmp	r1, #0
     bda:	d006      	beq.n	bea <uart_str_COM+0x1a>
	{
		uTXByte(usart_module, *ptr);
     bdc:	4e03      	ldr	r6, [pc, #12]	; (bec <uart_str_COM+0x1c>)
     bde:	0028      	movs	r0, r5
     be0:	47b0      	blx	r6
		ptr++;
     be2:	3401      	adds	r4, #1
	while(*ptr != '\0')
     be4:	7821      	ldrb	r1, [r4, #0]
     be6:	2900      	cmp	r1, #0
     be8:	d1f9      	bne.n	bde <uart_str_COM+0xe>
	}
}
     bea:	bd70      	pop	{r4, r5, r6, pc}
     bec:	00000d31 	.word	0x00000d31

00000bf0 <configure_usart>:
#include <asf.h>
#include <stdio.h>
#include "myDefine.h"

void configure_usart(void)
{
     bf0:	b530      	push	{r4, r5, lr}
     bf2:	b08d      	sub	sp, #52	; 0x34
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     bf4:	2380      	movs	r3, #128	; 0x80
     bf6:	05db      	lsls	r3, r3, #23
     bf8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     bfa:	2300      	movs	r3, #0
     bfc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     bfe:	22ff      	movs	r2, #255	; 0xff
     c00:	4669      	mov	r1, sp
     c02:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     c04:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     c06:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     c08:	2201      	movs	r2, #1
     c0a:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
     c0c:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
     c0e:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
     c10:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
     c12:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     c14:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
     c16:	774b      	strb	r3, [r1, #29]
	
	
	
	// Debug_COM
	//! [setup_change_config]
	config_usart.baudrate    = 115200;
     c18:	23e1      	movs	r3, #225	; 0xe1
     c1a:	025b      	lsls	r3, r3, #9
     c1c:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
     c1e:	23c4      	movs	r3, #196	; 0xc4
     c20:	039b      	lsls	r3, r3, #14
     c22:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
     c24:	2301      	movs	r3, #1
     c26:	425b      	negs	r3, r3
     c28:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
     c2a:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
     c2c:	4b25      	ldr	r3, [pc, #148]	; (cc4 <configure_usart+0xd4>)
     c2e:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
     c30:	4b25      	ldr	r3, [pc, #148]	; (cc8 <configure_usart+0xd8>)
     c32:	930b      	str	r3, [sp, #44]	; 0x2c
	config_usart.parity				= USART_PARITY_NONE;
	config_usart.character_size		= USART_CHARACTER_SIZE_8BIT;
	while (usart_init(Debug_COM, SERCOM1, &config_usart) != STATUS_OK);
     c34:	4d25      	ldr	r5, [pc, #148]	; (ccc <configure_usart+0xdc>)
     c36:	4c26      	ldr	r4, [pc, #152]	; (cd0 <configure_usart+0xe0>)
     c38:	466a      	mov	r2, sp
     c3a:	4926      	ldr	r1, [pc, #152]	; (cd4 <configure_usart+0xe4>)
     c3c:	0028      	movs	r0, r5
     c3e:	47a0      	blx	r4
     c40:	2800      	cmp	r0, #0
     c42:	d1f9      	bne.n	c38 <configure_usart+0x48>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     c44:	4d21      	ldr	r5, [pc, #132]	; (ccc <configure_usart+0xdc>)
     c46:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     c48:	0020      	movs	r0, r4
     c4a:	4b23      	ldr	r3, [pc, #140]	; (cd8 <configure_usart+0xe8>)
     c4c:	4798      	blx	r3
     c4e:	231f      	movs	r3, #31
     c50:	4018      	ands	r0, r3
     c52:	3b1e      	subs	r3, #30
     c54:	4083      	lsls	r3, r0
     c56:	4a21      	ldr	r2, [pc, #132]	; (cdc <configure_usart+0xec>)
     c58:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     c5a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     c5c:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     c5e:	b21b      	sxth	r3, r3
     c60:	2b00      	cmp	r3, #0
     c62:	dbfb      	blt.n	c5c <configure_usart+0x6c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     c64:	6823      	ldr	r3, [r4, #0]
     c66:	2202      	movs	r2, #2
     c68:	4313      	orrs	r3, r2
     c6a:	6023      	str	r3, [r4, #0]
	//config_usart.pinmux_pad3 = PINMUX_UNUSED;
	//while (usart_init(Debug_COM,SERCOM0, &config_usart) != STATUS_OK);
	//usart_enable(Debug_COM);
	
	//USART_RX_1_TX_0_XCK_1
	config_usart.baudrate    = 115200;
     c6c:	23e1      	movs	r3, #225	; 0xe1
     c6e:	025b      	lsls	r3, r3, #9
     c70:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3 ;
     c72:	23c4      	movs	r3, #196	; 0xc4
     c74:	039b      	lsls	r3, r3, #14
     c76:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
     c78:	2301      	movs	r3, #1
     c7a:	425b      	negs	r3, r3
     c7c:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
     c7e:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA14C_SERCOM2_PAD2;
     c80:	4b17      	ldr	r3, [pc, #92]	; (ce0 <configure_usart+0xf0>)
     c82:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA15C_SERCOM2_PAD3;
     c84:	4b17      	ldr	r3, [pc, #92]	; (ce4 <configure_usart+0xf4>)
     c86:	930b      	str	r3, [sp, #44]	; 0x2c
	while (usart_init(Wifi_COM,	SERCOM2, &config_usart) != STATUS_OK);
     c88:	4d17      	ldr	r5, [pc, #92]	; (ce8 <configure_usart+0xf8>)
     c8a:	4c11      	ldr	r4, [pc, #68]	; (cd0 <configure_usart+0xe0>)
     c8c:	466a      	mov	r2, sp
     c8e:	4917      	ldr	r1, [pc, #92]	; (cec <configure_usart+0xfc>)
     c90:	0028      	movs	r0, r5
     c92:	47a0      	blx	r4
     c94:	2800      	cmp	r0, #0
     c96:	d1f9      	bne.n	c8c <configure_usart+0x9c>
	SercomUsart *const usart_hw = &(module->hw->USART);
     c98:	4d13      	ldr	r5, [pc, #76]	; (ce8 <configure_usart+0xf8>)
     c9a:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     c9c:	0020      	movs	r0, r4
     c9e:	4b0e      	ldr	r3, [pc, #56]	; (cd8 <configure_usart+0xe8>)
     ca0:	4798      	blx	r3
     ca2:	231f      	movs	r3, #31
     ca4:	4018      	ands	r0, r3
     ca6:	3b1e      	subs	r3, #30
     ca8:	4083      	lsls	r3, r0
     caa:	4a0c      	ldr	r2, [pc, #48]	; (cdc <configure_usart+0xec>)
     cac:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     cae:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     cb0:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     cb2:	b21b      	sxth	r3, r3
     cb4:	2b00      	cmp	r3, #0
     cb6:	dbfb      	blt.n	cb0 <configure_usart+0xc0>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     cb8:	6823      	ldr	r3, [r4, #0]
     cba:	2202      	movs	r2, #2
     cbc:	4313      	orrs	r3, r2
     cbe:	6023      	str	r3, [r4, #0]
	usart_enable(Wifi_COM);
	
}
     cc0:	b00d      	add	sp, #52	; 0x34
     cc2:	bd30      	pop	{r4, r5, pc}
     cc4:	00120002 	.word	0x00120002
     cc8:	00130002 	.word	0x00130002
     ccc:	20000120 	.word	0x20000120
     cd0:	00001ee1 	.word	0x00001ee1
     cd4:	42000c00 	.word	0x42000c00
     cd8:	00001e7d 	.word	0x00001e7d
     cdc:	e000e100 	.word	0xe000e100
     ce0:	000e0002 	.word	0x000e0002
     ce4:	000f0002 	.word	0x000f0002
     ce8:	200053a4 	.word	0x200053a4
     cec:	42001000 	.word	0x42001000

00000cf0 <configure_usart_callbacks>:


void configure_usart_callbacks(void)
{
     cf0:	b570      	push	{r4, r5, r6, lr}
	//usart_register_callback(&MyUart02,	usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_register_callback(Debug_COM,	usart_read_func, USART_CALLBACK_BUFFER_RECEIVED);
     cf2:	4d0a      	ldr	r5, [pc, #40]	; (d1c <configure_usart_callbacks+0x2c>)
     cf4:	2201      	movs	r2, #1
     cf6:	490a      	ldr	r1, [pc, #40]	; (d20 <configure_usart_callbacks+0x30>)
     cf8:	0028      	movs	r0, r5
     cfa:	4e0a      	ldr	r6, [pc, #40]	; (d24 <configure_usart_callbacks+0x34>)
     cfc:	47b0      	blx	r6
	//usart_register_callback(&MyUart01,	Uart_Form_LORA01_callback, USART_CALLBACK_BUFFER_RECEIVED);
	#ifdef Dev_Wifi
	usart_register_callback(Wifi_COM,	Uart_Form_WIFI_callback, USART_CALLBACK_BUFFER_RECEIVED);
     cfe:	4c0a      	ldr	r4, [pc, #40]	; (d28 <configure_usart_callbacks+0x38>)
     d00:	2201      	movs	r2, #1
     d02:	490a      	ldr	r1, [pc, #40]	; (d2c <configure_usart_callbacks+0x3c>)
     d04:	0020      	movs	r0, r4
     d06:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     d08:	2321      	movs	r3, #33	; 0x21
     d0a:	2002      	movs	r0, #2
     d0c:	5ce9      	ldrb	r1, [r5, r3]
     d0e:	4301      	orrs	r1, r0
     d10:	54e9      	strb	r1, [r5, r3]
     d12:	5ce2      	ldrb	r2, [r4, r3]
     d14:	4302      	orrs	r2, r0
     d16:	54e2      	strb	r2, [r4, r3]
	//usart_enable_callback(&MyUart01, USART_CALLBACK_BUFFER_RECEIVED);
	#ifdef Dev_Wifi
	usart_enable_callback(Wifi_COM, USART_CALLBACK_BUFFER_RECEIVED);
	#endif
	
}
     d18:	bd70      	pop	{r4, r5, r6, pc}
     d1a:	46c0      	nop			; (mov r8, r8)
     d1c:	20000120 	.word	0x20000120
     d20:	00000a79 	.word	0x00000a79
     d24:	000021a1 	.word	0x000021a1
     d28:	200053a4 	.word	0x200053a4
     d2c:	00000b3d 	.word	0x00000b3d

00000d30 <uTXByte>:
	}
	uTXByte(Debug_COM, ']');
}

void uTXByte(struct usart_module *const usart_module, uint8_t tmp_data)
{
     d30:	b570      	push	{r4, r5, r6, lr}
	if(usart_module == Debug_COM)
     d32:	4b08      	ldr	r3, [pc, #32]	; (d54 <uTXByte+0x24>)
     d34:	4298      	cmp	r0, r3
     d36:	d003      	beq.n	d40 <uTXByte+0x10>
		usart_write_wait(usart_module, tmp_data);
		RS485_EN_Low
	}
	else
	{
		usart_write_wait(usart_module, tmp_data);
     d38:	b289      	uxth	r1, r1
     d3a:	4b07      	ldr	r3, [pc, #28]	; (d58 <uTXByte+0x28>)
     d3c:	4798      	blx	r3
	}
	
}
     d3e:	bd70      	pop	{r4, r5, r6, pc}
		port_base->OUTSET.reg = pin_mask;
     d40:	4c06      	ldr	r4, [pc, #24]	; (d5c <uTXByte+0x2c>)
     d42:	2580      	movs	r5, #128	; 0x80
     d44:	026d      	lsls	r5, r5, #9
     d46:	61a5      	str	r5, [r4, #24]
		usart_write_wait(usart_module, tmp_data);
     d48:	b289      	uxth	r1, r1
     d4a:	0018      	movs	r0, r3
     d4c:	4b02      	ldr	r3, [pc, #8]	; (d58 <uTXByte+0x28>)
     d4e:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
     d50:	6165      	str	r5, [r4, #20]
     d52:	e7f4      	b.n	d3e <uTXByte+0xe>
     d54:	20000120 	.word	0x20000120
     d58:	00002135 	.word	0x00002135
     d5c:	41004400 	.word	0x41004400

00000d60 <watchdog_early_warning_callback>:


void watchdog_early_warning_callback(void)
{
	
}
     d60:	4770      	bx	lr
	...

00000d64 <configure_wdt>:

void configure_wdt(void)
{
     d64:	b500      	push	{lr}
     d66:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->always_on            = false;
     d68:	2300      	movs	r3, #0
     d6a:	466a      	mov	r2, sp
     d6c:	7013      	strb	r3, [r2, #0]
	config->enable               = true;
     d6e:	2201      	movs	r2, #1
     d70:	4669      	mov	r1, sp
     d72:	704a      	strb	r2, [r1, #1]
#if !(SAML21) && !(SAML22) && !(SAMC20) && !(SAMC21) && !(SAMR30)
	config->clock_source         = GCLK_GENERATOR_4;
     d74:	3203      	adds	r2, #3
     d76:	708a      	strb	r2, [r1, #2]
#endif
	config->timeout_period       = WDT_PERIOD_16384CLK;
     d78:	3208      	adds	r2, #8
     d7a:	70ca      	strb	r2, [r1, #3]
	config->window_period        = WDT_PERIOD_NONE;
     d7c:	710b      	strb	r3, [r1, #4]
#if !((SAML21) || (SAMC21) || (SAML22) || (SAMR30))
	config_wdt.clock_source         = GCLK_GENERATOR_4;
#endif
	//config_wdt.timeout_period       = WDT_PERIOD_4096CLK;
	config_wdt.timeout_period       = WDT_PERIOD_16384CLK;
	config_wdt.early_warning_period = WDT_PERIOD_2048CLK;
     d7e:	3309      	adds	r3, #9
     d80:	714b      	strb	r3, [r1, #5]
	//! [setup_3]

	/* Initialize and enable the Watchdog with the user settings */
	//! [setup_4]
	wdt_set_config(&config_wdt);
     d82:	4668      	mov	r0, sp
     d84:	4b01      	ldr	r3, [pc, #4]	; (d8c <configure_wdt+0x28>)
     d86:	4798      	blx	r3
	//! [setup_4]
}
     d88:	b003      	add	sp, #12
     d8a:	bd00      	pop	{pc}
     d8c:	000018c5 	.word	0x000018c5

00000d90 <configure_wdt_callbacks>:

void configure_wdt_callbacks(void)
{
     d90:	b510      	push	{r4, lr}
	//! [setup_5]
	wdt_register_callback(watchdog_early_warning_callback,
     d92:	2100      	movs	r1, #0
     d94:	4803      	ldr	r0, [pc, #12]	; (da4 <configure_wdt_callbacks+0x14>)
     d96:	4b04      	ldr	r3, [pc, #16]	; (da8 <configure_wdt_callbacks+0x18>)
     d98:	4798      	blx	r3
		WDT_CALLBACK_EARLY_WARNING);
	//! [setup_5]

	//! [setup_6]
	wdt_enable_callback(WDT_CALLBACK_EARLY_WARNING);
     d9a:	2000      	movs	r0, #0
     d9c:	4b03      	ldr	r3, [pc, #12]	; (dac <configure_wdt_callbacks+0x1c>)
     d9e:	4798      	blx	r3
	//! [setup_6]
	
	
}
     da0:	bd10      	pop	{r4, pc}
     da2:	46c0      	nop			; (mov r8, r8)
     da4:	00000d61 	.word	0x00000d61
     da8:	000019dd 	.word	0x000019dd
     dac:	000019f1 	.word	0x000019f1

00000db0 <configure_nvm>:



//! [setup]
void configure_nvm(void)
{
     db0:	b500      	push	{lr}
     db2:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
     db4:	2200      	movs	r2, #0
     db6:	466b      	mov	r3, sp
     db8:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
     dba:	4b07      	ldr	r3, [pc, #28]	; (dd8 <configure_nvm+0x28>)
     dbc:	685b      	ldr	r3, [r3, #4]
     dbe:	06db      	lsls	r3, r3, #27
     dc0:	0f1b      	lsrs	r3, r3, #28
     dc2:	4669      	mov	r1, sp
     dc4:	708b      	strb	r3, [r1, #2]
	config->disable_cache     = false;
     dc6:	70ca      	strb	r2, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
     dc8:	710a      	strb	r2, [r1, #4]
	//! [setup_2]
	nvm_get_config_defaults(&config_nvm);
	//! [setup_2]

	//! [setup_3]
	config_nvm.manual_page_write = false;
     dca:	704a      	strb	r2, [r1, #1]
	//config_nvm.manual_page_write = true;
	//! [setup_3]

	//! [setup_4]
	nvm_set_config(&config_nvm);
     dcc:	4668      	mov	r0, sp
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <configure_nvm+0x2c>)
     dd0:	4798      	blx	r3
	//! [setup_4]
}
     dd2:	b003      	add	sp, #12
     dd4:	bd00      	pop	{pc}
     dd6:	46c0      	nop			; (mov r8, r8)
     dd8:	41004000 	.word	0x41004000
     ddc:	00000105 	.word	0x00000105

00000de0 <IO_init>:
	LORA02->Lora_Show_Flag = true;
}


void IO_init(void)
{
     de0:	b5f0      	push	{r4, r5, r6, r7, lr}
     de2:	46c6      	mov	lr, r8
     de4:	b500      	push	{lr}
     de6:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
     de8:	ac01      	add	r4, sp, #4
     dea:	2301      	movs	r3, #1
     dec:	4698      	mov	r8, r3
     dee:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     df0:	2700      	movs	r7, #0
     df2:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	/* Configure LEDs as outputs, turn them off */
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     df4:	7023      	strb	r3, [r4, #0]
	//	RGB LED PIN DEFINE
	port_pin_set_config(PIN_PA23, &pin_conf);
     df6:	0021      	movs	r1, r4
     df8:	2017      	movs	r0, #23
     dfa:	4e21      	ldr	r6, [pc, #132]	; (e80 <IO_init+0xa0>)
     dfc:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     dfe:	4d21      	ldr	r5, [pc, #132]	; (e84 <IO_init+0xa4>)
     e00:	2380      	movs	r3, #128	; 0x80
     e02:	041b      	lsls	r3, r3, #16
     e04:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA23, true);
	port_pin_set_config(PIN_PA27, &pin_conf);
     e06:	0021      	movs	r1, r4
     e08:	201b      	movs	r0, #27
     e0a:	47b0      	blx	r6
     e0c:	2380      	movs	r3, #128	; 0x80
     e0e:	051b      	lsls	r3, r3, #20
     e10:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA27, true);
	port_pin_set_config(PIN_PA28, &pin_conf);
     e12:	0021      	movs	r1, r4
     e14:	201c      	movs	r0, #28
     e16:	47b0      	blx	r6
     e18:	2380      	movs	r3, #128	; 0x80
     e1a:	055b      	lsls	r3, r3, #21
     e1c:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA28, true);
	
	port_pin_set_config(PIN_PA17, &pin_conf);
     e1e:	0021      	movs	r1, r4
     e20:	2011      	movs	r0, #17
     e22:	47b0      	blx	r6
     e24:	2380      	movs	r3, #128	; 0x80
     e26:	029b      	lsls	r3, r3, #10
     e28:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA17, true);
	port_pin_set_config(PIN_PA16, &pin_conf);
     e2a:	0021      	movs	r1, r4
     e2c:	2010      	movs	r0, #16
     e2e:	47b0      	blx	r6
     e30:	2380      	movs	r3, #128	; 0x80
     e32:	025b      	lsls	r3, r3, #9
     e34:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA16, true);

	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     e36:	7027      	strb	r7, [r4, #0]
	//port_pin_set_output_level(PIN_PA14, false);
	//
	//port_pin_set_config(PIN_PA15, &pin_conf);
	//port_pin_set_output_level(PIN_PA15, false);
	
	port_pin_set_config(PIN_PA11, &pin_conf);
     e38:	0021      	movs	r1, r4
     e3a:	200b      	movs	r0, #11
     e3c:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     e3e:	2380      	movs	r3, #128	; 0x80
     e40:	011b      	lsls	r3, r3, #4
     e42:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA11, false);
	
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     e44:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(PIN_PA07, &pin_conf);
     e46:	0021      	movs	r1, r4
     e48:	2007      	movs	r0, #7
     e4a:	47b0      	blx	r6
     e4c:	2380      	movs	r3, #128	; 0x80
     e4e:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA07, false);
	
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     e50:	4643      	mov	r3, r8
     e52:	7063      	strb	r3, [r4, #1]
	
	// DIP SWITCH 4
	port_pin_set_config(PIN_PA22, &pin_conf);
     e54:	0021      	movs	r1, r4
     e56:	2016      	movs	r0, #22
     e58:	47b0      	blx	r6
     e5a:	2380      	movs	r3, #128	; 0x80
     e5c:	03db      	lsls	r3, r3, #15
     e5e:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA22, false);
	
	port_pin_set_config(PIN_PA01, &pin_conf);
     e60:	0021      	movs	r1, r4
     e62:	2001      	movs	r0, #1
     e64:	47b0      	blx	r6
     e66:	2302      	movs	r3, #2
     e68:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA01, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     e6a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(PIN_PA10, &pin_conf);
     e6c:	0021      	movs	r1, r4
     e6e:	200a      	movs	r0, #10
     e70:	47b0      	blx	r6
     e72:	2380      	movs	r3, #128	; 0x80
     e74:	00db      	lsls	r3, r3, #3
     e76:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA10, false);	// ADC因為是用數位IO所以需要設定為輸入
}
     e78:	b002      	add	sp, #8
     e7a:	bc04      	pop	{r2}
     e7c:	4690      	mov	r8, r2
     e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e80:	00001b0d 	.word	0x00001b0d
     e84:	41004400 	.word	0x41004400

00000e88 <configure_i2c_master>:
	return crc;
}


void configure_i2c_master(void)
{
     e88:	b510      	push	{r4, lr}
     e8a:	b08a      	sub	sp, #40	; 0x28
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     e8c:	2364      	movs	r3, #100	; 0x64
     e8e:	9300      	str	r3, [sp, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
#endif
	config->generator_source = GCLK_GENERATOR_0;
     e90:	2300      	movs	r3, #0
     e92:	466a      	mov	r2, sp
     e94:	7113      	strb	r3, [r2, #4]
	config->run_in_standby   = false;
     e96:	7413      	strb	r3, [r2, #16]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     e98:	2280      	movs	r2, #128	; 0x80
     e9a:	0392      	lsls	r2, r2, #14
     e9c:	9202      	str	r2, [sp, #8]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
     e9e:	2201      	movs	r2, #1
     ea0:	4252      	negs	r2, r2
     ea2:	4669      	mov	r1, sp
     ea4:	818a      	strh	r2, [r1, #12]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     ea6:	466a      	mov	r2, sp
     ea8:	770b      	strb	r3, [r1, #28]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     eaa:	9308      	str	r3, [sp, #32]
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);

	config_i2c_master.buffer_timeout = TIMEOUT;
     eac:	4b12      	ldr	r3, [pc, #72]	; (ef8 <configure_i2c_master+0x70>)
     eae:	81cb      	strh	r3, [r1, #14]
	config_i2c_master.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0;
     eb0:	4b12      	ldr	r3, [pc, #72]	; (efc <configure_i2c_master+0x74>)
     eb2:	9305      	str	r3, [sp, #20]
	config_i2c_master.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1;
     eb4:	4b12      	ldr	r3, [pc, #72]	; (f00 <configure_i2c_master+0x78>)
     eb6:	9306      	str	r3, [sp, #24]
	config_i2c_master.sda_scl_rise_time_ns = 600;
     eb8:	2396      	movs	r3, #150	; 0x96
     eba:	009b      	lsls	r3, r3, #2
     ebc:	848b      	strh	r3, [r1, #36]	; 0x24
	
	i2c_master_init(IIC_PA0809, SERCOM0, &config_i2c_master);
     ebe:	4c11      	ldr	r4, [pc, #68]	; (f04 <configure_i2c_master+0x7c>)
     ec0:	4911      	ldr	r1, [pc, #68]	; (f08 <configure_i2c_master+0x80>)
     ec2:	0020      	movs	r0, r4
     ec4:	4b11      	ldr	r3, [pc, #68]	; (f0c <configure_i2c_master+0x84>)
     ec6:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     ec8:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
     eca:	8a13      	ldrh	r3, [r2, #16]
	while (i2c_master_is_syncing(module)) {
     ecc:	b21b      	sxth	r3, r3
     ece:	2b00      	cmp	r3, #0
     ed0:	dbfb      	blt.n	eca <configure_i2c_master+0x42>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     ed2:	6813      	ldr	r3, [r2, #0]
     ed4:	2102      	movs	r1, #2
     ed6:	430b      	orrs	r3, r1
     ed8:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     eda:	4b0a      	ldr	r3, [pc, #40]	; (f04 <configure_i2c_master+0x7c>)
     edc:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
     ede:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     ee0:	2010      	movs	r0, #16
     ee2:	8a11      	ldrh	r1, [r2, #16]
     ee4:	4201      	tst	r1, r0
     ee6:	d104      	bne.n	ef2 <configure_i2c_master+0x6a>
		timeout_counter++;
     ee8:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     eea:	42a3      	cmp	r3, r4
     eec:	d3f9      	bcc.n	ee2 <configure_i2c_master+0x5a>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     eee:	2310      	movs	r3, #16
     ef0:	8213      	strh	r3, [r2, #16]
	i2c_master_enable(IIC_PA0809);
}
     ef2:	b00a      	add	sp, #40	; 0x28
     ef4:	bd10      	pop	{r4, pc}
     ef6:	46c0      	nop			; (mov r8, r8)
     ef8:	00002710 	.word	0x00002710
     efc:	00080002 	.word	0x00080002
     f00:	00090002 	.word	0x00090002
     f04:	20002cb8 	.word	0x20002cb8
     f08:	42000800 	.word	0x42000800
     f0c:	000003a9 	.word	0x000003a9

00000f10 <adc_get_config_defaults>:
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     f10:	2300      	movs	r3, #0
     f12:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_AREFA;
     f14:	2203      	movs	r2, #3
     f16:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV32;
     f18:	22c0      	movs	r2, #192	; 0xc0
     f1a:	0092      	lsls	r2, r2, #2
     f1c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     f1e:	7103      	strb	r3, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     f20:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     f22:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     f24:	61c3      	str	r3, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     f26:	6083      	str	r3, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
	//FDOק
	#ifndef Dev_DO
 		config->positive_input                = ADC_POSITIVE_INPUT_PIN7 ;
     f28:	2207      	movs	r2, #7
     f2a:	7302      	strb	r2, [r0, #12]
	#else
		config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
	#endif
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     f2c:	22c0      	movs	r2, #192	; 0xc0
     f2e:	0152      	lsls	r2, r2, #5
     f30:	81c2      	strh	r2, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     f32:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     f34:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     f36:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     f38:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     f3a:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     f3c:	222a      	movs	r2, #42	; 0x2a
     f3e:	5483      	strb	r3, [r0, r2]
	config->run_in_standby                = false;
     f40:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     f42:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     f44:	3a06      	subs	r2, #6
     f46:	5483      	strb	r3, [r0, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     f48:	2200      	movs	r2, #0
     f4a:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     f4c:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     f4e:	75c2      	strb	r2, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     f50:	332b      	adds	r3, #43	; 0x2b
     f52:	54c2      	strb	r2, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     f54:	3301      	adds	r3, #1
     f56:	54c2      	strb	r2, [r0, r3]
}
     f58:	4770      	bx	lr
	...

00000f5c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f5e:	46de      	mov	lr, fp
     f60:	4657      	mov	r7, sl
     f62:	464e      	mov	r6, r9
     f64:	4645      	mov	r5, r8
     f66:	b5e0      	push	{r5, r6, r7, lr}
     f68:	b097      	sub	sp, #92	; 0x5c
     f6a:	0007      	movs	r7, r0
     f6c:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     f6e:	6001      	str	r1, [r0, #0]
     f70:	4ac9      	ldr	r2, [pc, #804]	; (1298 <adc_init+0x33c>)
     f72:	6a10      	ldr	r0, [r2, #32]
     f74:	2380      	movs	r3, #128	; 0x80
     f76:	025b      	lsls	r3, r3, #9
     f78:	4303      	orrs	r3, r0
     f7a:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     f7c:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     f7e:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     f80:	07db      	lsls	r3, r3, #31
     f82:	d506      	bpl.n	f92 <adc_init+0x36>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     f84:	b017      	add	sp, #92	; 0x5c
     f86:	bc3c      	pop	{r2, r3, r4, r5}
     f88:	4690      	mov	r8, r2
     f8a:	4699      	mov	r9, r3
     f8c:	46a2      	mov	sl, r4
     f8e:	46ab      	mov	fp, r5
     f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     f92:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     f94:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     f96:	079b      	lsls	r3, r3, #30
     f98:	d4f4      	bmi.n	f84 <adc_init+0x28>
	module_inst->reference = config->reference;
     f9a:	7873      	ldrb	r3, [r6, #1]
     f9c:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     f9e:	2b00      	cmp	r3, #0
     fa0:	d104      	bne.n	fac <adc_init+0x50>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     fa2:	4abe      	ldr	r2, [pc, #760]	; (129c <adc_init+0x340>)
     fa4:	6c13      	ldr	r3, [r2, #64]	; 0x40
     fa6:	2104      	movs	r1, #4
     fa8:	430b      	orrs	r3, r1
     faa:	6413      	str	r3, [r2, #64]	; 0x40
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
     fac:	4bbc      	ldr	r3, [pc, #752]	; (12a0 <adc_init+0x344>)
     fae:	681b      	ldr	r3, [r3, #0]
     fb0:	041b      	lsls	r3, r3, #16
     fb2:	0f1b      	lsrs	r3, r3, #28
     fb4:	4698      	mov	r8, r3
	Adc *const adc_module = module_inst->hw;
     fb6:	683b      	ldr	r3, [r7, #0]
     fb8:	469b      	mov	fp, r3
	gclk_chan_conf.source_generator = config->clock_source;
     fba:	7833      	ldrb	r3, [r6, #0]
     fbc:	466a      	mov	r2, sp
     fbe:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     fc0:	4669      	mov	r1, sp
     fc2:	2017      	movs	r0, #23
     fc4:	4bb7      	ldr	r3, [pc, #732]	; (12a4 <adc_init+0x348>)
     fc6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     fc8:	2017      	movs	r0, #23
     fca:	4bb7      	ldr	r3, [pc, #732]	; (12a8 <adc_init+0x34c>)
     fcc:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     fce:	232c      	movs	r3, #44	; 0x2c
     fd0:	5cf2      	ldrb	r2, [r6, r3]
     fd2:	2a00      	cmp	r2, #0
     fd4:	d05a      	beq.n	108c <adc_init+0x130>
		uint8_t offset = config->pin_scan.offset_start_scan;
     fd6:	3b01      	subs	r3, #1
     fd8:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     fda:	7b33      	ldrb	r3, [r6, #12]
     fdc:	18eb      	adds	r3, r5, r3
     fde:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     fe0:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     fe2:	b2c9      	uxtb	r1, r1
     fe4:	428b      	cmp	r3, r1
     fe6:	d227      	bcs.n	1038 <adc_init+0xdc>
     fe8:	1952      	adds	r2, r2, r5
     fea:	b2d3      	uxtb	r3, r2
     fec:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     fee:	4baf      	ldr	r3, [pc, #700]	; (12ac <adc_init+0x350>)
     ff0:	469a      	mov	sl, r3
		system_pinmux_pin_set_config(pin_map_result, &config);
     ff2:	0033      	movs	r3, r6
     ff4:	464e      	mov	r6, r9
     ff6:	46b9      	mov	r9, r7
     ff8:	001f      	movs	r7, r3
     ffa:	e003      	b.n	1004 <adc_init+0xa8>
			offset++;
     ffc:	3501      	adds	r5, #1
     ffe:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
    1000:	42ae      	cmp	r6, r5
    1002:	d017      	beq.n	1034 <adc_init+0xd8>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    1004:	240f      	movs	r4, #15
    1006:	402c      	ands	r4, r5
    1008:	7b3b      	ldrb	r3, [r7, #12]
    100a:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
    100c:	2250      	movs	r2, #80	; 0x50
    100e:	49a8      	ldr	r1, [pc, #672]	; (12b0 <adc_init+0x354>)
    1010:	a802      	add	r0, sp, #8
    1012:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
    1014:	2c13      	cmp	r4, #19
    1016:	d8f1      	bhi.n	ffc <adc_init+0xa0>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1018:	00a4      	lsls	r4, r4, #2
    101a:	ab02      	add	r3, sp, #8
    101c:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    101e:	a901      	add	r1, sp, #4
    1020:	2300      	movs	r3, #0
    1022:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    1024:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1026:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1028:	3301      	adds	r3, #1
    102a:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    102c:	b2c0      	uxtb	r0, r0
    102e:	4ba1      	ldr	r3, [pc, #644]	; (12b4 <adc_init+0x358>)
    1030:	4798      	blx	r3
    1032:	e7e3      	b.n	ffc <adc_init+0xa0>
    1034:	003e      	movs	r6, r7
    1036:	464f      	mov	r7, r9
		_adc_configure_ain_pin(config->negative_input);
    1038:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
    103a:	2250      	movs	r2, #80	; 0x50
    103c:	499c      	ldr	r1, [pc, #624]	; (12b0 <adc_init+0x354>)
    103e:	a802      	add	r0, sp, #8
    1040:	4b9a      	ldr	r3, [pc, #616]	; (12ac <adc_init+0x350>)
    1042:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
    1044:	2c13      	cmp	r4, #19
    1046:	d913      	bls.n	1070 <adc_init+0x114>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1048:	7d73      	ldrb	r3, [r6, #21]
    104a:	009b      	lsls	r3, r3, #2
    104c:	b2db      	uxtb	r3, r3
    104e:	465a      	mov	r2, fp
    1050:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    1052:	7db3      	ldrb	r3, [r6, #22]
    1054:	01db      	lsls	r3, r3, #7
    1056:	7872      	ldrb	r2, [r6, #1]
    1058:	4313      	orrs	r3, r2
    105a:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
    105c:	465a      	mov	r2, fp
    105e:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
    1060:	7933      	ldrb	r3, [r6, #4]
    1062:	2b34      	cmp	r3, #52	; 0x34
    1064:	d900      	bls.n	1068 <adc_init+0x10c>
    1066:	e18c      	b.n	1382 <adc_init+0x426>
    1068:	009b      	lsls	r3, r3, #2
    106a:	4a93      	ldr	r2, [pc, #588]	; (12b8 <adc_init+0x35c>)
    106c:	58d3      	ldr	r3, [r2, r3]
    106e:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1070:	00a4      	lsls	r4, r4, #2
    1072:	ab02      	add	r3, sp, #8
    1074:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1076:	a901      	add	r1, sp, #4
    1078:	2300      	movs	r3, #0
    107a:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    107c:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    107e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1080:	3301      	adds	r3, #1
    1082:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    1084:	b2c0      	uxtb	r0, r0
    1086:	4b8b      	ldr	r3, [pc, #556]	; (12b4 <adc_init+0x358>)
    1088:	4798      	blx	r3
    108a:	e7dd      	b.n	1048 <adc_init+0xec>
		_adc_configure_ain_pin(config->positive_input);
    108c:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
    108e:	2250      	movs	r2, #80	; 0x50
    1090:	4987      	ldr	r1, [pc, #540]	; (12b0 <adc_init+0x354>)
    1092:	a802      	add	r0, sp, #8
    1094:	4b85      	ldr	r3, [pc, #532]	; (12ac <adc_init+0x350>)
    1096:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
    1098:	2c13      	cmp	r4, #19
    109a:	d915      	bls.n	10c8 <adc_init+0x16c>
		_adc_configure_ain_pin(config->negative_input);
    109c:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
    109e:	2250      	movs	r2, #80	; 0x50
    10a0:	4983      	ldr	r1, [pc, #524]	; (12b0 <adc_init+0x354>)
    10a2:	a802      	add	r0, sp, #8
    10a4:	4b81      	ldr	r3, [pc, #516]	; (12ac <adc_init+0x350>)
    10a6:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
    10a8:	2c13      	cmp	r4, #19
    10aa:	d8cd      	bhi.n	1048 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    10ac:	00a4      	lsls	r4, r4, #2
    10ae:	ab02      	add	r3, sp, #8
    10b0:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    10b2:	a901      	add	r1, sp, #4
    10b4:	2300      	movs	r3, #0
    10b6:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    10b8:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    10ba:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    10bc:	3301      	adds	r3, #1
    10be:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    10c0:	b2c0      	uxtb	r0, r0
    10c2:	4b7c      	ldr	r3, [pc, #496]	; (12b4 <adc_init+0x358>)
    10c4:	4798      	blx	r3
    10c6:	e7bf      	b.n	1048 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    10c8:	00a4      	lsls	r4, r4, #2
    10ca:	ab02      	add	r3, sp, #8
    10cc:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    10ce:	a901      	add	r1, sp, #4
    10d0:	2300      	movs	r3, #0
    10d2:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    10d4:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    10d6:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    10d8:	3301      	adds	r3, #1
    10da:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    10dc:	b2c0      	uxtb	r0, r0
    10de:	4b75      	ldr	r3, [pc, #468]	; (12b4 <adc_init+0x358>)
    10e0:	4798      	blx	r3
    10e2:	e7db      	b.n	109c <adc_init+0x140>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    10e4:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
    10e6:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
    10e8:	2102      	movs	r1, #2
    10ea:	e022      	b.n	1132 <adc_init+0x1d6>
		adjres = config->divide_result;
    10ec:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
    10ee:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
    10f0:	2410      	movs	r4, #16
    10f2:	e01e      	b.n	1132 <adc_init+0x1d6>
		if(revision_num < REVISON_D_NUM) {
    10f4:	4643      	mov	r3, r8
    10f6:	2b02      	cmp	r3, #2
    10f8:	d800      	bhi.n	10fc <adc_init+0x1a0>
    10fa:	e0c4      	b.n	1286 <adc_init+0x32a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    10fc:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
    10fe:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_2;
    1100:	2101      	movs	r1, #1
    1102:	e016      	b.n	1132 <adc_init+0x1d6>
		if(revision_num < REVISON_D_NUM) {
    1104:	4643      	mov	r3, r8
    1106:	2b02      	cmp	r3, #2
    1108:	d800      	bhi.n	110c <adc_init+0x1b0>
    110a:	e0c0      	b.n	128e <adc_init+0x332>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    110c:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
    110e:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_DISABLE;
    1110:	2100      	movs	r1, #0
    1112:	e00e      	b.n	1132 <adc_init+0x1d6>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1114:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
    1116:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
    1118:	2100      	movs	r1, #0
    111a:	e00a      	b.n	1132 <adc_init+0x1d6>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    111c:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
    111e:	2420      	movs	r4, #32
	uint8_t adjres = 0;
    1120:	2100      	movs	r1, #0
    1122:	e006      	b.n	1132 <adc_init+0x1d6>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1124:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
    1126:	2400      	movs	r4, #0
	uint8_t adjres = 0;
    1128:	2100      	movs	r1, #0
    112a:	e002      	b.n	1132 <adc_init+0x1d6>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    112c:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
    112e:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
    1130:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1132:	0109      	lsls	r1, r1, #4
    1134:	2270      	movs	r2, #112	; 0x70
    1136:	400a      	ands	r2, r1
    1138:	4313      	orrs	r3, r2
    113a:	465a      	mov	r2, fp
    113c:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
    113e:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
    1140:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
    1142:	2b3f      	cmp	r3, #63	; 0x3f
    1144:	d900      	bls.n	1148 <adc_init+0x1ec>
    1146:	e71d      	b.n	f84 <adc_init+0x28>
		adc_module->SAMPCTRL.reg =
    1148:	70d3      	strb	r3, [r2, #3]
	Adc *const adc_module = module_inst->hw;
    114a:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    114c:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    114e:	b25b      	sxtb	r3, r3
    1150:	2b00      	cmp	r3, #0
    1152:	dbfb      	blt.n	114c <adc_init+0x1f0>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    1154:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    1156:	8872      	ldrh	r2, [r6, #2]
    1158:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    115a:	2224      	movs	r2, #36	; 0x24
    115c:	5cb2      	ldrb	r2, [r6, r2]
    115e:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    1160:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    1162:	7d32      	ldrb	r2, [r6, #20]
    1164:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    1166:	4313      	orrs	r3, r2
    1168:	7cb2      	ldrb	r2, [r6, #18]
    116a:	0052      	lsls	r2, r2, #1
    116c:	4313      	orrs	r3, r2
    116e:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
    1170:	465a      	mov	r2, fp
    1172:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1174:	7e33      	ldrb	r3, [r6, #24]
    1176:	2b00      	cmp	r3, #0
    1178:	d020      	beq.n	11bc <adc_init+0x260>
		switch (resolution) {
    117a:	2c10      	cmp	r4, #16
    117c:	d100      	bne.n	1180 <adc_init+0x224>
    117e:	e0e2      	b.n	1346 <adc_init+0x3ea>
    1180:	d800      	bhi.n	1184 <adc_init+0x228>
    1182:	e0a1      	b.n	12c8 <adc_init+0x36c>
    1184:	2c20      	cmp	r4, #32
    1186:	d100      	bne.n	118a <adc_init+0x22e>
    1188:	e0bf      	b.n	130a <adc_init+0x3ae>
    118a:	2c30      	cmp	r4, #48	; 0x30
    118c:	d116      	bne.n	11bc <adc_init+0x260>
			if (config->differential_mode &&
    118e:	7cf2      	ldrb	r2, [r6, #19]
    1190:	2a00      	cmp	r2, #0
    1192:	d00a      	beq.n	11aa <adc_init+0x24e>
					(config->window.window_lower_value > 127 ||
    1194:	69f2      	ldr	r2, [r6, #28]
    1196:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
    1198:	2017      	movs	r0, #23
			if (config->differential_mode &&
    119a:	2aff      	cmp	r2, #255	; 0xff
    119c:	d900      	bls.n	11a0 <adc_init+0x244>
    119e:	e6f1      	b.n	f84 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
    11a0:	6a32      	ldr	r2, [r6, #32]
    11a2:	3280      	adds	r2, #128	; 0x80
    11a4:	2aff      	cmp	r2, #255	; 0xff
    11a6:	d900      	bls.n	11aa <adc_init+0x24e>
    11a8:	e6ec      	b.n	f84 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
    11aa:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
    11ac:	69f2      	ldr	r2, [r6, #28]
    11ae:	2aff      	cmp	r2, #255	; 0xff
    11b0:	dd00      	ble.n	11b4 <adc_init+0x258>
    11b2:	e6e7      	b.n	f84 <adc_init+0x28>
    11b4:	6a32      	ldr	r2, [r6, #32]
    11b6:	2aff      	cmp	r2, #255	; 0xff
    11b8:	dd00      	ble.n	11bc <adc_init+0x260>
    11ba:	e6e3      	b.n	f84 <adc_init+0x28>
	Adc *const adc_module = module_inst->hw;
    11bc:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    11be:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    11c0:	b252      	sxtb	r2, r2
    11c2:	2a00      	cmp	r2, #0
    11c4:	dbfb      	blt.n	11be <adc_init+0x262>
	adc_module->WINCTRL.reg = config->window.window_mode;
    11c6:	465a      	mov	r2, fp
    11c8:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
    11ca:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    11cc:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    11ce:	b25b      	sxtb	r3, r3
    11d0:	2b00      	cmp	r3, #0
    11d2:	dbfb      	blt.n	11cc <adc_init+0x270>
	adc_module->WINLT.reg =
    11d4:	8bb3      	ldrh	r3, [r6, #28]
    11d6:	465a      	mov	r2, fp
    11d8:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
    11da:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    11dc:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    11de:	b25b      	sxtb	r3, r3
    11e0:	2b00      	cmp	r3, #0
    11e2:	dbfb      	blt.n	11dc <adc_init+0x280>
	adc_module->WINUT.reg = config->window.window_upper_value <<
    11e4:	8c33      	ldrh	r3, [r6, #32]
    11e6:	465a      	mov	r2, fp
    11e8:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    11ea:	232c      	movs	r3, #44	; 0x2c
    11ec:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
    11ee:	2b00      	cmp	r3, #0
    11f0:	d005      	beq.n	11fe <adc_init+0x2a2>
		inputs_to_scan--;
    11f2:	3b01      	subs	r3, #1
    11f4:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
    11f6:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    11f8:	2b0f      	cmp	r3, #15
    11fa:	d900      	bls.n	11fe <adc_init+0x2a2>
    11fc:	e6c2      	b.n	f84 <adc_init+0x28>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    11fe:	222b      	movs	r2, #43	; 0x2b
    1200:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
    1202:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1204:	290f      	cmp	r1, #15
    1206:	d900      	bls.n	120a <adc_init+0x2ae>
    1208:	e6bc      	b.n	f84 <adc_init+0x28>
	Adc *const adc_module = module_inst->hw;
    120a:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    120c:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
    120e:	b252      	sxtb	r2, r2
    1210:	2a00      	cmp	r2, #0
    1212:	dbfb      	blt.n	120c <adc_init+0x2b0>
			config->negative_input |
    1214:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
    1216:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
    1218:	4302      	orrs	r2, r0
    121a:	68b0      	ldr	r0, [r6, #8]
    121c:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
    121e:	0509      	lsls	r1, r1, #20
			config->negative_input |
    1220:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1222:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1224:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
    1226:	465a      	mov	r2, fp
    1228:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
    122a:	232a      	movs	r3, #42	; 0x2a
    122c:	5cf3      	ldrb	r3, [r6, r3]
    122e:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
    1230:	230f      	movs	r3, #15
    1232:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
    1234:	3315      	adds	r3, #21
    1236:	5cf3      	ldrb	r3, [r6, r3]
    1238:	2b00      	cmp	r3, #0
    123a:	d012      	beq.n	1262 <adc_init+0x306>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    123c:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
    123e:	4a1f      	ldr	r2, [pc, #124]	; (12bc <adc_init+0x360>)
			return STATUS_ERR_INVALID_ARG;
    1240:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1242:	4293      	cmp	r3, r2
    1244:	d900      	bls.n	1248 <adc_init+0x2ec>
    1246:	e69d      	b.n	f84 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1248:	465a      	mov	r2, fp
    124a:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
    124c:	8d32      	ldrh	r2, [r6, #40]	; 0x28
    124e:	2380      	movs	r3, #128	; 0x80
    1250:	011b      	lsls	r3, r3, #4
    1252:	18d3      	adds	r3, r2, r3
    1254:	4919      	ldr	r1, [pc, #100]	; (12bc <adc_init+0x360>)
    1256:	b29b      	uxth	r3, r3
    1258:	428b      	cmp	r3, r1
    125a:	d900      	bls.n	125e <adc_init+0x302>
    125c:	e692      	b.n	f84 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    125e:	465b      	mov	r3, fp
    1260:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
    1262:	4b17      	ldr	r3, [pc, #92]	; (12c0 <adc_init+0x364>)
    1264:	681b      	ldr	r3, [r3, #0]
    1266:	015b      	lsls	r3, r3, #5
    1268:	22e0      	movs	r2, #224	; 0xe0
    126a:	00d2      	lsls	r2, r2, #3
    126c:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
    126e:	4a15      	ldr	r2, [pc, #84]	; (12c4 <adc_init+0x368>)
    1270:	6851      	ldr	r1, [r2, #4]
    1272:	0149      	lsls	r1, r1, #5
    1274:	6812      	ldr	r2, [r2, #0]
    1276:	0ed2      	lsrs	r2, r2, #27
    1278:	430a      	orrs	r2, r1
    127a:	b2d2      	uxtb	r2, r2
			) |
    127c:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
    127e:	465a      	mov	r2, fp
    1280:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
    1282:	2000      	movs	r0, #0
    1284:	e67e      	b.n	f84 <adc_init+0x28>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1286:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
    1288:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_8;
    128a:	2103      	movs	r1, #3
    128c:	e751      	b.n	1132 <adc_init+0x1d6>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    128e:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
    1290:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_16;
    1292:	2104      	movs	r1, #4
    1294:	e74d      	b.n	1132 <adc_init+0x1d6>
    1296:	46c0      	nop			; (mov r8, r8)
    1298:	40000400 	.word	0x40000400
    129c:	40000800 	.word	0x40000800
    12a0:	41002018 	.word	0x41002018
    12a4:	00002751 	.word	0x00002751
    12a8:	000026c5 	.word	0x000026c5
    12ac:	00002fc9 	.word	0x00002fc9
    12b0:	00003978 	.word	0x00003978
    12b4:	00002879 	.word	0x00002879
    12b8:	000038a4 	.word	0x000038a4
    12bc:	00000fff 	.word	0x00000fff
    12c0:	00806024 	.word	0x00806024
    12c4:	00806020 	.word	0x00806020
		switch (resolution) {
    12c8:	2c00      	cmp	r4, #0
    12ca:	d000      	beq.n	12ce <adc_init+0x372>
    12cc:	e776      	b.n	11bc <adc_init+0x260>
			if (config->differential_mode &&
    12ce:	7cf2      	ldrb	r2, [r6, #19]
    12d0:	2a00      	cmp	r2, #0
    12d2:	d00f      	beq.n	12f4 <adc_init+0x398>
					(config->window.window_lower_value > 2047 ||
    12d4:	69f2      	ldr	r2, [r6, #28]
    12d6:	2180      	movs	r1, #128	; 0x80
    12d8:	0109      	lsls	r1, r1, #4
    12da:	468c      	mov	ip, r1
    12dc:	4462      	add	r2, ip
			if (config->differential_mode &&
    12de:	492a      	ldr	r1, [pc, #168]	; (1388 <adc_init+0x42c>)
				return STATUS_ERR_INVALID_ARG;
    12e0:	2017      	movs	r0, #23
			if (config->differential_mode &&
    12e2:	428a      	cmp	r2, r1
    12e4:	d900      	bls.n	12e8 <adc_init+0x38c>
    12e6:	e64d      	b.n	f84 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
    12e8:	6a32      	ldr	r2, [r6, #32]
    12ea:	4462      	add	r2, ip
    12ec:	4926      	ldr	r1, [pc, #152]	; (1388 <adc_init+0x42c>)
    12ee:	428a      	cmp	r2, r1
    12f0:	d900      	bls.n	12f4 <adc_init+0x398>
    12f2:	e647      	b.n	f84 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
    12f4:	4a24      	ldr	r2, [pc, #144]	; (1388 <adc_init+0x42c>)
				return STATUS_ERR_INVALID_ARG;
    12f6:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
    12f8:	69f1      	ldr	r1, [r6, #28]
    12fa:	4291      	cmp	r1, r2
    12fc:	dd00      	ble.n	1300 <adc_init+0x3a4>
    12fe:	e641      	b.n	f84 <adc_init+0x28>
    1300:	6a31      	ldr	r1, [r6, #32]
    1302:	4291      	cmp	r1, r2
    1304:	dd00      	ble.n	1308 <adc_init+0x3ac>
    1306:	e63d      	b.n	f84 <adc_init+0x28>
    1308:	e758      	b.n	11bc <adc_init+0x260>
			if (config->differential_mode &&
    130a:	7cf2      	ldrb	r2, [r6, #19]
    130c:	2a00      	cmp	r2, #0
    130e:	d00f      	beq.n	1330 <adc_init+0x3d4>
					(config->window.window_lower_value > 511 ||
    1310:	69f2      	ldr	r2, [r6, #28]
    1312:	2180      	movs	r1, #128	; 0x80
    1314:	0089      	lsls	r1, r1, #2
    1316:	468c      	mov	ip, r1
    1318:	4462      	add	r2, ip
			if (config->differential_mode &&
    131a:	491c      	ldr	r1, [pc, #112]	; (138c <adc_init+0x430>)
				return STATUS_ERR_INVALID_ARG;
    131c:	2017      	movs	r0, #23
			if (config->differential_mode &&
    131e:	428a      	cmp	r2, r1
    1320:	d900      	bls.n	1324 <adc_init+0x3c8>
    1322:	e62f      	b.n	f84 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
    1324:	6a32      	ldr	r2, [r6, #32]
    1326:	4462      	add	r2, ip
    1328:	4918      	ldr	r1, [pc, #96]	; (138c <adc_init+0x430>)
    132a:	428a      	cmp	r2, r1
    132c:	d900      	bls.n	1330 <adc_init+0x3d4>
    132e:	e629      	b.n	f84 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
    1330:	4a16      	ldr	r2, [pc, #88]	; (138c <adc_init+0x430>)
				return STATUS_ERR_INVALID_ARG;
    1332:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
    1334:	69f1      	ldr	r1, [r6, #28]
    1336:	4291      	cmp	r1, r2
    1338:	dd00      	ble.n	133c <adc_init+0x3e0>
    133a:	e623      	b.n	f84 <adc_init+0x28>
    133c:	6a31      	ldr	r1, [r6, #32]
    133e:	4291      	cmp	r1, r2
    1340:	dd00      	ble.n	1344 <adc_init+0x3e8>
    1342:	e61f      	b.n	f84 <adc_init+0x28>
    1344:	e73a      	b.n	11bc <adc_init+0x260>
			if (config->differential_mode &&
    1346:	7cf2      	ldrb	r2, [r6, #19]
    1348:	2a00      	cmp	r2, #0
    134a:	d00f      	beq.n	136c <adc_init+0x410>
					(config->window.window_lower_value > 32767 ||
    134c:	69f2      	ldr	r2, [r6, #28]
    134e:	2180      	movs	r1, #128	; 0x80
    1350:	0209      	lsls	r1, r1, #8
    1352:	468c      	mov	ip, r1
    1354:	4462      	add	r2, ip
			if (config->differential_mode &&
    1356:	490e      	ldr	r1, [pc, #56]	; (1390 <adc_init+0x434>)
				return STATUS_ERR_INVALID_ARG;
    1358:	2017      	movs	r0, #23
			if (config->differential_mode &&
    135a:	428a      	cmp	r2, r1
    135c:	d900      	bls.n	1360 <adc_init+0x404>
    135e:	e611      	b.n	f84 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
    1360:	6a32      	ldr	r2, [r6, #32]
    1362:	4462      	add	r2, ip
    1364:	490a      	ldr	r1, [pc, #40]	; (1390 <adc_init+0x434>)
    1366:	428a      	cmp	r2, r1
    1368:	d900      	bls.n	136c <adc_init+0x410>
    136a:	e60b      	b.n	f84 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
    136c:	4a08      	ldr	r2, [pc, #32]	; (1390 <adc_init+0x434>)
				return STATUS_ERR_INVALID_ARG;
    136e:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
    1370:	69f1      	ldr	r1, [r6, #28]
    1372:	4291      	cmp	r1, r2
    1374:	dd00      	ble.n	1378 <adc_init+0x41c>
    1376:	e605      	b.n	f84 <adc_init+0x28>
    1378:	6a31      	ldr	r1, [r6, #32]
    137a:	4291      	cmp	r1, r2
    137c:	dd00      	ble.n	1380 <adc_init+0x424>
    137e:	e601      	b.n	f84 <adc_init+0x28>
    1380:	e71c      	b.n	11bc <adc_init+0x260>
		return STATUS_ERR_INVALID_ARG;
    1382:	2017      	movs	r0, #23
    1384:	e5fe      	b.n	f84 <adc_init+0x28>
    1386:	46c0      	nop			; (mov r8, r8)
    1388:	00000fff 	.word	0x00000fff
    138c:	000003ff 	.word	0x000003ff
    1390:	0000ffff 	.word	0x0000ffff

00001394 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1394:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    1396:	2a00      	cmp	r2, #0
    1398:	d001      	beq.n	139e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    139a:	0018      	movs	r0, r3
    139c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    139e:	008b      	lsls	r3, r1, #2
    13a0:	4a06      	ldr	r2, [pc, #24]	; (13bc <extint_register_callback+0x28>)
    13a2:	589b      	ldr	r3, [r3, r2]
    13a4:	2b00      	cmp	r3, #0
    13a6:	d003      	beq.n	13b0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    13a8:	4283      	cmp	r3, r0
    13aa:	d005      	beq.n	13b8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    13ac:	231d      	movs	r3, #29
    13ae:	e7f4      	b.n	139a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    13b0:	0089      	lsls	r1, r1, #2
    13b2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    13b4:	2300      	movs	r3, #0
    13b6:	e7f0      	b.n	139a <extint_register_callback+0x6>
		return STATUS_OK;
    13b8:	2300      	movs	r3, #0
    13ba:	e7ee      	b.n	139a <extint_register_callback+0x6>
    13bc:	20005490 	.word	0x20005490

000013c0 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    13c0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    13c2:	2900      	cmp	r1, #0
    13c4:	d001      	beq.n	13ca <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    13c6:	0018      	movs	r0, r3
    13c8:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    13ca:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    13cc:	281f      	cmp	r0, #31
    13ce:	d800      	bhi.n	13d2 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    13d0:	4a02      	ldr	r2, [pc, #8]	; (13dc <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    13d2:	2301      	movs	r3, #1
    13d4:	4083      	lsls	r3, r0
    13d6:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    13d8:	2300      	movs	r3, #0
    13da:	e7f4      	b.n	13c6 <extint_chan_enable_callback+0x6>
    13dc:	40001800 	.word	0x40001800

000013e0 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    13e0:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    13e2:	2200      	movs	r2, #0
    13e4:	4b10      	ldr	r3, [pc, #64]	; (1428 <EIC_Handler+0x48>)
    13e6:	701a      	strb	r2, [r3, #0]
    13e8:	2300      	movs	r3, #0
    13ea:	4910      	ldr	r1, [pc, #64]	; (142c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    13ec:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    13ee:	4e10      	ldr	r6, [pc, #64]	; (1430 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    13f0:	4c0d      	ldr	r4, [pc, #52]	; (1428 <EIC_Handler+0x48>)
    13f2:	e00a      	b.n	140a <EIC_Handler+0x2a>
		return eics[eic_index];
    13f4:	490d      	ldr	r1, [pc, #52]	; (142c <EIC_Handler+0x4c>)
    13f6:	e008      	b.n	140a <EIC_Handler+0x2a>
    13f8:	7823      	ldrb	r3, [r4, #0]
    13fa:	3301      	adds	r3, #1
    13fc:	b2db      	uxtb	r3, r3
    13fe:	7023      	strb	r3, [r4, #0]
    1400:	2b0f      	cmp	r3, #15
    1402:	d810      	bhi.n	1426 <EIC_Handler+0x46>
		return NULL;
    1404:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    1406:	2b1f      	cmp	r3, #31
    1408:	d9f4      	bls.n	13f4 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    140a:	0028      	movs	r0, r5
    140c:	4018      	ands	r0, r3
    140e:	2201      	movs	r2, #1
    1410:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    1412:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    1414:	4210      	tst	r0, r2
    1416:	d0ef      	beq.n	13f8 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    1418:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    141a:	009b      	lsls	r3, r3, #2
    141c:	599b      	ldr	r3, [r3, r6]
    141e:	2b00      	cmp	r3, #0
    1420:	d0ea      	beq.n	13f8 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1422:	4798      	blx	r3
    1424:	e7e8      	b.n	13f8 <EIC_Handler+0x18>
			}
		}
	}
}
    1426:	bd70      	pop	{r4, r5, r6, pc}
    1428:	2000548c 	.word	0x2000548c
    142c:	40001800 	.word	0x40001800
    1430:	20005490 	.word	0x20005490

00001434 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    1434:	4a04      	ldr	r2, [pc, #16]	; (1448 <_extint_enable+0x14>)
    1436:	7813      	ldrb	r3, [r2, #0]
    1438:	2102      	movs	r1, #2
    143a:	430b      	orrs	r3, r1
    143c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    143e:	7853      	ldrb	r3, [r2, #1]
    1440:	b25b      	sxtb	r3, r3
    1442:	2b00      	cmp	r3, #0
    1444:	dbfb      	blt.n	143e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    1446:	4770      	bx	lr
    1448:	40001800 	.word	0x40001800

0000144c <_system_extint_init>:
{
    144c:	b500      	push	{lr}
    144e:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
    1450:	4a12      	ldr	r2, [pc, #72]	; (149c <_system_extint_init+0x50>)
    1452:	6993      	ldr	r3, [r2, #24]
    1454:	2140      	movs	r1, #64	; 0x40
    1456:	430b      	orrs	r3, r1
    1458:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    145a:	a901      	add	r1, sp, #4
    145c:	2300      	movs	r3, #0
    145e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1460:	2003      	movs	r0, #3
    1462:	4b0f      	ldr	r3, [pc, #60]	; (14a0 <_system_extint_init+0x54>)
    1464:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    1466:	2003      	movs	r0, #3
    1468:	4b0e      	ldr	r3, [pc, #56]	; (14a4 <_system_extint_init+0x58>)
    146a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    146c:	4a0e      	ldr	r2, [pc, #56]	; (14a8 <_system_extint_init+0x5c>)
    146e:	7813      	ldrb	r3, [r2, #0]
    1470:	2101      	movs	r1, #1
    1472:	430b      	orrs	r3, r1
    1474:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    1476:	7853      	ldrb	r3, [r2, #1]
    1478:	b25b      	sxtb	r3, r3
    147a:	2b00      	cmp	r3, #0
    147c:	dbfb      	blt.n	1476 <_system_extint_init+0x2a>
    147e:	4b0b      	ldr	r3, [pc, #44]	; (14ac <_system_extint_init+0x60>)
    1480:	0019      	movs	r1, r3
    1482:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    1484:	2200      	movs	r2, #0
    1486:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    1488:	4299      	cmp	r1, r3
    148a:	d1fc      	bne.n	1486 <_system_extint_init+0x3a>
    148c:	2210      	movs	r2, #16
    148e:	4b08      	ldr	r3, [pc, #32]	; (14b0 <_system_extint_init+0x64>)
    1490:	601a      	str	r2, [r3, #0]
	_extint_enable();
    1492:	4b08      	ldr	r3, [pc, #32]	; (14b4 <_system_extint_init+0x68>)
    1494:	4798      	blx	r3
}
    1496:	b003      	add	sp, #12
    1498:	bd00      	pop	{pc}
    149a:	46c0      	nop			; (mov r8, r8)
    149c:	40000400 	.word	0x40000400
    14a0:	00002751 	.word	0x00002751
    14a4:	000026c5 	.word	0x000026c5
    14a8:	40001800 	.word	0x40001800
    14ac:	20005490 	.word	0x20005490
    14b0:	e000e100 	.word	0xe000e100
    14b4:	00001435 	.word	0x00001435

000014b8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    14b8:	2300      	movs	r3, #0
    14ba:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    14bc:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    14be:	2201      	movs	r2, #1
    14c0:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    14c2:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    14c4:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    14c6:	3302      	adds	r3, #2
    14c8:	72c3      	strb	r3, [r0, #11]
}
    14ca:	4770      	bx	lr

000014cc <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    14cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    14ce:	b083      	sub	sp, #12
    14d0:	0005      	movs	r5, r0
    14d2:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    14d4:	a901      	add	r1, sp, #4
    14d6:	2300      	movs	r3, #0
    14d8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    14da:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    14dc:	7923      	ldrb	r3, [r4, #4]
    14de:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    14e0:	7a23      	ldrb	r3, [r4, #8]
    14e2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    14e4:	7820      	ldrb	r0, [r4, #0]
    14e6:	4b15      	ldr	r3, [pc, #84]	; (153c <extint_chan_set_config+0x70>)
    14e8:	4798      	blx	r3
		return NULL;
    14ea:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    14ec:	2d1f      	cmp	r5, #31
    14ee:	d800      	bhi.n	14f2 <extint_chan_set_config+0x26>
		return eics[eic_index];
    14f0:	4813      	ldr	r0, [pc, #76]	; (1540 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    14f2:	2207      	movs	r2, #7
    14f4:	402a      	ands	r2, r5
    14f6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    14f8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    14fa:	7aa3      	ldrb	r3, [r4, #10]
    14fc:	2b00      	cmp	r3, #0
    14fe:	d001      	beq.n	1504 <extint_chan_set_config+0x38>
    1500:	2308      	movs	r3, #8
    1502:	431f      	orrs	r7, r3
    1504:	08eb      	lsrs	r3, r5, #3
    1506:	009b      	lsls	r3, r3, #2
    1508:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    150a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    150c:	260f      	movs	r6, #15
    150e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1510:	43b1      	bics	r1, r6
			(new_config << config_pos);
    1512:	4097      	lsls	r7, r2
    1514:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1516:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    1518:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    151a:	7a63      	ldrb	r3, [r4, #9]
    151c:	2b00      	cmp	r3, #0
    151e:	d106      	bne.n	152e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    1520:	6943      	ldr	r3, [r0, #20]
    1522:	2201      	movs	r2, #1
    1524:	40aa      	lsls	r2, r5
    1526:	4393      	bics	r3, r2
    1528:	6143      	str	r3, [r0, #20]
	}
}
    152a:	b003      	add	sp, #12
    152c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    152e:	6942      	ldr	r2, [r0, #20]
    1530:	2301      	movs	r3, #1
    1532:	40ab      	lsls	r3, r5
    1534:	4313      	orrs	r3, r2
    1536:	6143      	str	r3, [r0, #20]
    1538:	e7f7      	b.n	152a <extint_chan_set_config+0x5e>
    153a:	46c0      	nop			; (mov r8, r8)
    153c:	00002879 	.word	0x00002879
    1540:	40001800 	.word	0x40001800

00001544 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1544:	1c93      	adds	r3, r2, #2
    1546:	009b      	lsls	r3, r3, #2
    1548:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    154a:	2a02      	cmp	r2, #2
    154c:	d009      	beq.n	1562 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    154e:	2a03      	cmp	r2, #3
    1550:	d00c      	beq.n	156c <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1552:	2301      	movs	r3, #1
    1554:	4093      	lsls	r3, r2
    1556:	001a      	movs	r2, r3
    1558:	7e03      	ldrb	r3, [r0, #24]
    155a:	4313      	orrs	r3, r2
    155c:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    155e:	2000      	movs	r0, #0
    1560:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1562:	7e03      	ldrb	r3, [r0, #24]
    1564:	2210      	movs	r2, #16
    1566:	4313      	orrs	r3, r2
    1568:	7603      	strb	r3, [r0, #24]
    156a:	e7f8      	b.n	155e <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    156c:	7e03      	ldrb	r3, [r0, #24]
    156e:	2220      	movs	r2, #32
    1570:	4313      	orrs	r3, r2
    1572:	7603      	strb	r3, [r0, #24]
    1574:	e7f3      	b.n	155e <tc_register_callback+0x1a>
	...

00001578 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1578:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    157a:	0080      	lsls	r0, r0, #2
    157c:	4b16      	ldr	r3, [pc, #88]	; (15d8 <_tc_interrupt_handler+0x60>)
    157e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1580:	6823      	ldr	r3, [r4, #0]
    1582:	7b9d      	ldrb	r5, [r3, #14]
    1584:	7e22      	ldrb	r2, [r4, #24]
    1586:	7e63      	ldrb	r3, [r4, #25]
    1588:	4013      	ands	r3, r2
    158a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    158c:	07eb      	lsls	r3, r5, #31
    158e:	d406      	bmi.n	159e <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1590:	07ab      	lsls	r3, r5, #30
    1592:	d40b      	bmi.n	15ac <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1594:	06eb      	lsls	r3, r5, #27
    1596:	d410      	bmi.n	15ba <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1598:	06ab      	lsls	r3, r5, #26
    159a:	d415      	bmi.n	15c8 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    159c:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    159e:	0020      	movs	r0, r4
    15a0:	68a3      	ldr	r3, [r4, #8]
    15a2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    15a4:	2301      	movs	r3, #1
    15a6:	6822      	ldr	r2, [r4, #0]
    15a8:	7393      	strb	r3, [r2, #14]
    15aa:	e7f1      	b.n	1590 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    15ac:	0020      	movs	r0, r4
    15ae:	68e3      	ldr	r3, [r4, #12]
    15b0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    15b2:	2302      	movs	r3, #2
    15b4:	6822      	ldr	r2, [r4, #0]
    15b6:	7393      	strb	r3, [r2, #14]
    15b8:	e7ec      	b.n	1594 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    15ba:	0020      	movs	r0, r4
    15bc:	6923      	ldr	r3, [r4, #16]
    15be:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    15c0:	2310      	movs	r3, #16
    15c2:	6822      	ldr	r2, [r4, #0]
    15c4:	7393      	strb	r3, [r2, #14]
    15c6:	e7e7      	b.n	1598 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    15c8:	0020      	movs	r0, r4
    15ca:	6963      	ldr	r3, [r4, #20]
    15cc:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    15ce:	6823      	ldr	r3, [r4, #0]
    15d0:	2220      	movs	r2, #32
    15d2:	739a      	strb	r2, [r3, #14]
}
    15d4:	e7e2      	b.n	159c <_tc_interrupt_handler+0x24>
    15d6:	46c0      	nop			; (mov r8, r8)
    15d8:	200054d0 	.word	0x200054d0

000015dc <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    15dc:	b510      	push	{r4, lr}
    15de:	2000      	movs	r0, #0
    15e0:	4b01      	ldr	r3, [pc, #4]	; (15e8 <TC0_Handler+0xc>)
    15e2:	4798      	blx	r3
    15e4:	bd10      	pop	{r4, pc}
    15e6:	46c0      	nop			; (mov r8, r8)
    15e8:	00001579 	.word	0x00001579

000015ec <TC1_Handler>:
    15ec:	b510      	push	{r4, lr}
    15ee:	2001      	movs	r0, #1
    15f0:	4b01      	ldr	r3, [pc, #4]	; (15f8 <TC1_Handler+0xc>)
    15f2:	4798      	blx	r3
    15f4:	bd10      	pop	{r4, pc}
    15f6:	46c0      	nop			; (mov r8, r8)
    15f8:	00001579 	.word	0x00001579

000015fc <TC2_Handler>:
    15fc:	b510      	push	{r4, lr}
    15fe:	2002      	movs	r0, #2
    1600:	4b01      	ldr	r3, [pc, #4]	; (1608 <TC2_Handler+0xc>)
    1602:	4798      	blx	r3
    1604:	bd10      	pop	{r4, pc}
    1606:	46c0      	nop			; (mov r8, r8)
    1608:	00001579 	.word	0x00001579

0000160c <TC3_Handler>:
    160c:	b510      	push	{r4, lr}
    160e:	2003      	movs	r0, #3
    1610:	4b01      	ldr	r3, [pc, #4]	; (1618 <TC3_Handler+0xc>)
    1612:	4798      	blx	r3
    1614:	bd10      	pop	{r4, pc}
    1616:	46c0      	nop			; (mov r8, r8)
    1618:	00001579 	.word	0x00001579

0000161c <TC4_Handler>:
    161c:	b510      	push	{r4, lr}
    161e:	2004      	movs	r0, #4
    1620:	4b01      	ldr	r3, [pc, #4]	; (1628 <TC4_Handler+0xc>)
    1622:	4798      	blx	r3
    1624:	bd10      	pop	{r4, pc}
    1626:	46c0      	nop			; (mov r8, r8)
    1628:	00001579 	.word	0x00001579

0000162c <TC5_Handler>:
    162c:	b510      	push	{r4, lr}
    162e:	2005      	movs	r0, #5
    1630:	4b01      	ldr	r3, [pc, #4]	; (1638 <TC5_Handler+0xc>)
    1632:	4798      	blx	r3
    1634:	bd10      	pop	{r4, pc}
    1636:	46c0      	nop			; (mov r8, r8)
    1638:	00001579 	.word	0x00001579

0000163c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    163c:	b530      	push	{r4, r5, lr}
    163e:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1640:	4b0b      	ldr	r3, [pc, #44]	; (1670 <_tc_get_inst_index+0x34>)
    1642:	466a      	mov	r2, sp
    1644:	cb32      	ldmia	r3!, {r1, r4, r5}
    1646:	c232      	stmia	r2!, {r1, r4, r5}
    1648:	cb32      	ldmia	r3!, {r1, r4, r5}
    164a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    164c:	9b00      	ldr	r3, [sp, #0]
    164e:	4298      	cmp	r0, r3
    1650:	d00b      	beq.n	166a <_tc_get_inst_index+0x2e>
    1652:	2301      	movs	r3, #1
    1654:	009a      	lsls	r2, r3, #2
    1656:	4669      	mov	r1, sp
    1658:	5852      	ldr	r2, [r2, r1]
    165a:	4282      	cmp	r2, r0
    165c:	d006      	beq.n	166c <_tc_get_inst_index+0x30>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    165e:	3301      	adds	r3, #1
    1660:	2b06      	cmp	r3, #6
    1662:	d1f7      	bne.n	1654 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1664:	2000      	movs	r0, #0
}
    1666:	b007      	add	sp, #28
    1668:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    166a:	2300      	movs	r3, #0
			return i;
    166c:	b2d8      	uxtb	r0, r3
    166e:	e7fa      	b.n	1666 <_tc_get_inst_index+0x2a>
    1670:	000039c8 	.word	0x000039c8

00001674 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1674:	b5f0      	push	{r4, r5, r6, r7, lr}
    1676:	46c6      	mov	lr, r8
    1678:	b500      	push	{lr}
    167a:	b088      	sub	sp, #32
    167c:	0004      	movs	r4, r0
    167e:	000d      	movs	r5, r1
    1680:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1682:	0008      	movs	r0, r1
    1684:	4b88      	ldr	r3, [pc, #544]	; (18a8 <tc_init+0x234>)
    1686:	4798      	blx	r3
    1688:	4680      	mov	r8, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    168a:	ab06      	add	r3, sp, #24
    168c:	2213      	movs	r2, #19
    168e:	701a      	strb	r2, [r3, #0]
    1690:	705a      	strb	r2, [r3, #1]
    1692:	3201      	adds	r2, #1
    1694:	709a      	strb	r2, [r3, #2]
    1696:	70da      	strb	r2, [r3, #3]
    1698:	3201      	adds	r2, #1
    169a:	711a      	strb	r2, [r3, #4]
    169c:	715a      	strb	r2, [r3, #5]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    169e:	aa03      	add	r2, sp, #12
    16a0:	4b82      	ldr	r3, [pc, #520]	; (18ac <tc_init+0x238>)
    16a2:	3318      	adds	r3, #24
    16a4:	cb83      	ldmia	r3!, {r0, r1, r7}
    16a6:	c283      	stmia	r2!, {r0, r1, r7}
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    16a8:	2300      	movs	r3, #0
    16aa:	60a3      	str	r3, [r4, #8]
    16ac:	60e3      	str	r3, [r4, #12]
    16ae:	6123      	str	r3, [r4, #16]
    16b0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    16b2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    16b4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    16b6:	4643      	mov	r3, r8
    16b8:	009a      	lsls	r2, r3, #2
    16ba:	4b7d      	ldr	r3, [pc, #500]	; (18b0 <tc_init+0x23c>)
    16bc:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    16be:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    16c0:	78b3      	ldrb	r3, [r6, #2]
    16c2:	2b08      	cmp	r3, #8
    16c4:	d008      	beq.n	16d8 <tc_init+0x64>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    16c6:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    16c8:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    16ca:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    16cc:	07db      	lsls	r3, r3, #31
    16ce:	d508      	bpl.n	16e2 <tc_init+0x6e>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    16d0:	b008      	add	sp, #32
    16d2:	bc04      	pop	{r2}
    16d4:	4690      	mov	r8, r2
    16d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    16d8:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    16da:	4642      	mov	r2, r8
    16dc:	07d2      	lsls	r2, r2, #31
    16de:	d4f7      	bmi.n	16d0 <tc_init+0x5c>
    16e0:	e7f1      	b.n	16c6 <tc_init+0x52>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    16e2:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    16e4:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    16e6:	06db      	lsls	r3, r3, #27
    16e8:	d4f2      	bmi.n	16d0 <tc_init+0x5c>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    16ea:	882b      	ldrh	r3, [r5, #0]
    16ec:	079b      	lsls	r3, r3, #30
    16ee:	d4ef      	bmi.n	16d0 <tc_init+0x5c>
	if (config->pwm_channel[0].enabled) {
    16f0:	7c33      	ldrb	r3, [r6, #16]
    16f2:	2b00      	cmp	r3, #0
    16f4:	d000      	beq.n	16f8 <tc_init+0x84>
    16f6:	e07b      	b.n	17f0 <tc_init+0x17c>
	if (config->pwm_channel[1].enabled) {
    16f8:	7f33      	ldrb	r3, [r6, #28]
    16fa:	2b00      	cmp	r3, #0
    16fc:	d000      	beq.n	1700 <tc_init+0x8c>
    16fe:	e083      	b.n	1808 <tc_init+0x194>
			PM->APBCMASK.reg |= mask;
    1700:	496c      	ldr	r1, [pc, #432]	; (18b4 <tc_init+0x240>)
    1702:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    1704:	4643      	mov	r3, r8
    1706:	005a      	lsls	r2, r3, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1708:	ab03      	add	r3, sp, #12
    170a:	5ad3      	ldrh	r3, [r2, r3]
    170c:	4303      	orrs	r3, r0
    170e:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1710:	78b3      	ldrb	r3, [r6, #2]
    1712:	2b08      	cmp	r3, #8
    1714:	d100      	bne.n	1718 <tc_init+0xa4>
    1716:	e087      	b.n	1828 <tc_init+0x1b4>
	gclk_chan_config.source_generator = config->clock_source;
    1718:	a901      	add	r1, sp, #4
    171a:	7833      	ldrb	r3, [r6, #0]
    171c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    171e:	ab06      	add	r3, sp, #24
    1720:	4642      	mov	r2, r8
    1722:	5c9f      	ldrb	r7, [r3, r2]
    1724:	0038      	movs	r0, r7
    1726:	4b64      	ldr	r3, [pc, #400]	; (18b8 <tc_init+0x244>)
    1728:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    172a:	0038      	movs	r0, r7
    172c:	4b63      	ldr	r3, [pc, #396]	; (18bc <tc_init+0x248>)
    172e:	4798      	blx	r3
	ctrla_tmp =
    1730:	8931      	ldrh	r1, [r6, #8]
    1732:	88b3      	ldrh	r3, [r6, #4]
    1734:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1736:	78b1      	ldrb	r1, [r6, #2]
    1738:	79b2      	ldrb	r2, [r6, #6]
    173a:	4311      	orrs	r1, r2
	ctrla_tmp =
    173c:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    173e:	7873      	ldrb	r3, [r6, #1]
    1740:	2b00      	cmp	r3, #0
    1742:	d002      	beq.n	174a <tc_init+0xd6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1744:	2380      	movs	r3, #128	; 0x80
    1746:	011b      	lsls	r3, r3, #4
    1748:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    174a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    174c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    174e:	b25b      	sxtb	r3, r3
    1750:	2b00      	cmp	r3, #0
    1752:	dbfb      	blt.n	174c <tc_init+0xd8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1754:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    1756:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1758:	1e4b      	subs	r3, r1, #1
    175a:	4199      	sbcs	r1, r3
    175c:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    175e:	7bb3      	ldrb	r3, [r6, #14]
    1760:	2b00      	cmp	r3, #0
    1762:	d001      	beq.n	1768 <tc_init+0xf4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1764:	2301      	movs	r3, #1
    1766:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1768:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    176a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    176c:	b25b      	sxtb	r3, r3
    176e:	2b00      	cmp	r3, #0
    1770:	dbfb      	blt.n	176a <tc_init+0xf6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1772:	23ff      	movs	r3, #255	; 0xff
    1774:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    1776:	2900      	cmp	r1, #0
    1778:	d005      	beq.n	1786 <tc_init+0x112>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    177a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    177c:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    177e:	b25b      	sxtb	r3, r3
    1780:	2b00      	cmp	r3, #0
    1782:	dbfb      	blt.n	177c <tc_init+0x108>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1784:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    1786:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    1788:	7af3      	ldrb	r3, [r6, #11]
    178a:	2b00      	cmp	r3, #0
    178c:	d001      	beq.n	1792 <tc_init+0x11e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    178e:	2310      	movs	r3, #16
    1790:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    1792:	7b33      	ldrb	r3, [r6, #12]
    1794:	2b00      	cmp	r3, #0
    1796:	d001      	beq.n	179c <tc_init+0x128>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1798:	2320      	movs	r3, #32
    179a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    179c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    179e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    17a0:	b25b      	sxtb	r3, r3
    17a2:	2b00      	cmp	r3, #0
    17a4:	dbfb      	blt.n	179e <tc_init+0x12a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    17a6:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    17a8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    17aa:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    17ac:	b25b      	sxtb	r3, r3
    17ae:	2b00      	cmp	r3, #0
    17b0:	dbfb      	blt.n	17aa <tc_init+0x136>
	switch (module_inst->counter_size) {
    17b2:	7923      	ldrb	r3, [r4, #4]
    17b4:	2b04      	cmp	r3, #4
    17b6:	d040      	beq.n	183a <tc_init+0x1c6>
    17b8:	2b08      	cmp	r3, #8
    17ba:	d05f      	beq.n	187c <tc_init+0x208>
	return STATUS_ERR_INVALID_ARG;
    17bc:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    17be:	2b00      	cmp	r3, #0
    17c0:	d000      	beq.n	17c4 <tc_init+0x150>
    17c2:	e785      	b.n	16d0 <tc_init+0x5c>
    17c4:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    17c6:	b25b      	sxtb	r3, r3
    17c8:	2b00      	cmp	r3, #0
    17ca:	dbfb      	blt.n	17c4 <tc_init+0x150>
				= config->counter_16_bit.value;
    17cc:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    17ce:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    17d0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    17d2:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    17d4:	b25b      	sxtb	r3, r3
    17d6:	2b00      	cmp	r3, #0
    17d8:	dbfb      	blt.n	17d2 <tc_init+0x15e>
					config->counter_16_bit.compare_capture_channel[0];
    17da:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    17dc:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    17de:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    17e0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    17e2:	b25b      	sxtb	r3, r3
    17e4:	2b00      	cmp	r3, #0
    17e6:	dbfb      	blt.n	17e0 <tc_init+0x16c>
					config->counter_16_bit.compare_capture_channel[1];
    17e8:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    17ea:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    17ec:	2000      	movs	r0, #0
    17ee:	e76f      	b.n	16d0 <tc_init+0x5c>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    17f0:	a902      	add	r1, sp, #8
    17f2:	2301      	movs	r3, #1
    17f4:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    17f6:	2200      	movs	r2, #0
    17f8:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    17fa:	7e32      	ldrb	r2, [r6, #24]
    17fc:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    17fe:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1800:	7d30      	ldrb	r0, [r6, #20]
    1802:	4b2f      	ldr	r3, [pc, #188]	; (18c0 <tc_init+0x24c>)
    1804:	4798      	blx	r3
    1806:	e777      	b.n	16f8 <tc_init+0x84>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1808:	a902      	add	r1, sp, #8
    180a:	2301      	movs	r3, #1
    180c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    180e:	2200      	movs	r2, #0
    1810:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1812:	3224      	adds	r2, #36	; 0x24
    1814:	18b2      	adds	r2, r6, r2
    1816:	7812      	ldrb	r2, [r2, #0]
    1818:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    181a:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    181c:	331f      	adds	r3, #31
    181e:	18f3      	adds	r3, r6, r3
    1820:	7818      	ldrb	r0, [r3, #0]
    1822:	4b27      	ldr	r3, [pc, #156]	; (18c0 <tc_init+0x24c>)
    1824:	4798      	blx	r3
    1826:	e76b      	b.n	1700 <tc_init+0x8c>
    1828:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    182a:	4643      	mov	r3, r8
    182c:	1c5a      	adds	r2, r3, #1
    182e:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1830:	ab03      	add	r3, sp, #12
    1832:	5ad3      	ldrh	r3, [r2, r3]
    1834:	4303      	orrs	r3, r0
    1836:	620b      	str	r3, [r1, #32]
    1838:	e76e      	b.n	1718 <tc_init+0xa4>
    183a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    183c:	b25b      	sxtb	r3, r3
    183e:	2b00      	cmp	r3, #0
    1840:	dbfb      	blt.n	183a <tc_init+0x1c6>
					config->counter_8_bit.value;
    1842:	2328      	movs	r3, #40	; 0x28
    1844:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    1846:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1848:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    184a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    184c:	b25b      	sxtb	r3, r3
    184e:	2b00      	cmp	r3, #0
    1850:	dbfb      	blt.n	184a <tc_init+0x1d6>
					config->counter_8_bit.period;
    1852:	2329      	movs	r3, #41	; 0x29
    1854:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    1856:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1858:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    185a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    185c:	b25b      	sxtb	r3, r3
    185e:	2b00      	cmp	r3, #0
    1860:	dbfb      	blt.n	185a <tc_init+0x1e6>
					config->counter_8_bit.compare_capture_channel[0];
    1862:	232a      	movs	r3, #42	; 0x2a
    1864:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    1866:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1868:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    186a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    186c:	b25b      	sxtb	r3, r3
    186e:	2b00      	cmp	r3, #0
    1870:	dbfb      	blt.n	186a <tc_init+0x1f6>
					config->counter_8_bit.compare_capture_channel[1];
    1872:	232b      	movs	r3, #43	; 0x2b
    1874:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    1876:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    1878:	2000      	movs	r0, #0
    187a:	e729      	b.n	16d0 <tc_init+0x5c>
    187c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    187e:	b25b      	sxtb	r3, r3
    1880:	2b00      	cmp	r3, #0
    1882:	dbfb      	blt.n	187c <tc_init+0x208>
				= config->counter_32_bit.value;
    1884:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1886:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1888:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    188a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    188c:	b25b      	sxtb	r3, r3
    188e:	2b00      	cmp	r3, #0
    1890:	dbfb      	blt.n	188a <tc_init+0x216>
			hw->COUNT32.CC[0].reg =
    1892:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1894:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1896:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1898:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    189a:	b25b      	sxtb	r3, r3
    189c:	2b00      	cmp	r3, #0
    189e:	dbfb      	blt.n	1898 <tc_init+0x224>
					config->counter_32_bit.compare_capture_channel[1];
    18a0:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    18a2:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    18a4:	2000      	movs	r0, #0
    18a6:	e713      	b.n	16d0 <tc_init+0x5c>
    18a8:	0000163d 	.word	0x0000163d
    18ac:	000039c8 	.word	0x000039c8
    18b0:	200054d0 	.word	0x200054d0
    18b4:	40000400 	.word	0x40000400
    18b8:	00002751 	.word	0x00002751
    18bc:	000026c5 	.word	0x000026c5
    18c0:	00002879 	.word	0x00002879

000018c4 <wdt_set_config>:
	return STATUS_OK;
}
#else
enum status_code wdt_set_config(
		const struct wdt_conf *const config)
{
    18c4:	b510      	push	{r4, lr}
    18c6:	b082      	sub	sp, #8
    18c8:	0004      	movs	r4, r0
			PM->APBAMASK.reg |= mask;
    18ca:	4a39      	ldr	r2, [pc, #228]	; (19b0 <wdt_set_config+0xec>)
    18cc:	6993      	ldr	r3, [r2, #24]
    18ce:	2110      	movs	r1, #16
    18d0:	430b      	orrs	r3, r1
    18d2:	6193      	str	r3, [r2, #24]
	Wdt *const WDT_module = WDT;

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (WDT_module->CTRLA.reg & WDT_CTRLA_ALWAYSON);
#else
	return (WDT_module->CTRL.reg & WDT_CTRL_ALWAYSON);
    18d4:	4b37      	ldr	r3, [pc, #220]	; (19b4 <wdt_set_config+0xf0>)
    18d6:	781b      	ldrb	r3, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_WDT);

	/* Check of the Watchdog has been locked to be always on, if so, abort */
	if (wdt_is_locked()) {
    18d8:	b25b      	sxtb	r3, r3
		return STATUS_ERR_IO;
    18da:	2010      	movs	r0, #16
	if (wdt_is_locked()) {
    18dc:	2b00      	cmp	r3, #0
    18de:	db03      	blt.n	18e8 <wdt_set_config+0x24>
	}

	/* Check for an invalid timeout period, abort if found */
	if (config->timeout_period == WDT_PERIOD_NONE) {
    18e0:	78e3      	ldrb	r3, [r4, #3]
		return STATUS_ERR_INVALID_ARG;
    18e2:	3007      	adds	r0, #7
	if (config->timeout_period == WDT_PERIOD_NONE) {
    18e4:	2b00      	cmp	r3, #0
    18e6:	d101      	bne.n	18ec <wdt_set_config+0x28>
	while (wdt_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}

	return STATUS_OK;
}
    18e8:	b002      	add	sp, #8
    18ea:	bd10      	pop	{r4, pc}
	if ((config->timeout_period < config->window_period) ||
    18ec:	7922      	ldrb	r2, [r4, #4]
    18ee:	429a      	cmp	r2, r3
    18f0:	d8fa      	bhi.n	18e8 <wdt_set_config+0x24>
    18f2:	7962      	ldrb	r2, [r4, #5]
    18f4:	429a      	cmp	r2, r3
    18f6:	d8f7      	bhi.n	18e8 <wdt_set_config+0x24>
	WDT_module->CTRL.reg &= ~WDT_CTRL_ENABLE;
    18f8:	4a2e      	ldr	r2, [pc, #184]	; (19b4 <wdt_set_config+0xf0>)
    18fa:	7813      	ldrb	r3, [r2, #0]
    18fc:	390e      	subs	r1, #14
    18fe:	438b      	bics	r3, r1
    1900:	7013      	strb	r3, [r2, #0]
	if (WDT_module->STATUS.reg & WDT_STATUS_SYNCBUSY) {
    1902:	79d3      	ldrb	r3, [r2, #7]
	while (wdt_is_syncing()) {
    1904:	b25b      	sxtb	r3, r3
    1906:	2b00      	cmp	r3, #0
    1908:	dbfb      	blt.n	1902 <wdt_set_config+0x3e>
	if(config->enable == false) {
    190a:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
    190c:	2000      	movs	r0, #0
	if(config->enable == false) {
    190e:	2b00      	cmp	r3, #0
    1910:	d0ea      	beq.n	18e8 <wdt_set_config+0x24>
	gclk_chan_conf.source_generator = config->clock_source;
    1912:	a901      	add	r1, sp, #4
    1914:	78a3      	ldrb	r3, [r4, #2]
    1916:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(WDT_GCLK_ID, &gclk_chan_conf);
    1918:	3001      	adds	r0, #1
    191a:	4b27      	ldr	r3, [pc, #156]	; (19b8 <wdt_set_config+0xf4>)
    191c:	4798      	blx	r3
	system_gclk_chan_enable(WDT_GCLK_ID);
    191e:	2001      	movs	r0, #1
    1920:	4b26      	ldr	r3, [pc, #152]	; (19bc <wdt_set_config+0xf8>)
    1922:	4798      	blx	r3
	if (config->always_on) {
    1924:	7823      	ldrb	r3, [r4, #0]
    1926:	2b00      	cmp	r3, #0
    1928:	d127      	bne.n	197a <wdt_set_config+0xb6>
	new_config |= (config->timeout_period - 1) << WDT_CONFIG_PER_Pos;
    192a:	78e3      	ldrb	r3, [r4, #3]
    192c:	3b01      	subs	r3, #1
	if (config->window_period != WDT_PERIOD_NONE) {
    192e:	7922      	ldrb	r2, [r4, #4]
    1930:	2a00      	cmp	r2, #0
    1932:	d026      	beq.n	1982 <wdt_set_config+0xbe>
		WDT_module->CTRL.reg |= WDT_CTRL_WEN;
    1934:	491f      	ldr	r1, [pc, #124]	; (19b4 <wdt_set_config+0xf0>)
    1936:	780a      	ldrb	r2, [r1, #0]
    1938:	2004      	movs	r0, #4
    193a:	4302      	orrs	r2, r0
    193c:	700a      	strb	r2, [r1, #0]
		new_config |= (config->window_period - 1) << WDT_CONFIG_WINDOW_Pos;
    193e:	7922      	ldrb	r2, [r4, #4]
    1940:	3a01      	subs	r2, #1
    1942:	4082      	lsls	r2, r0
    1944:	4313      	orrs	r3, r2
    1946:	491b      	ldr	r1, [pc, #108]	; (19b4 <wdt_set_config+0xf0>)
    1948:	79ca      	ldrb	r2, [r1, #7]
	while (wdt_is_syncing()) {
    194a:	b252      	sxtb	r2, r2
    194c:	2a00      	cmp	r2, #0
    194e:	dbfb      	blt.n	1948 <wdt_set_config+0x84>
	WDT_module->CONFIG.reg = new_config;
    1950:	b2db      	uxtb	r3, r3
    1952:	4a18      	ldr	r2, [pc, #96]	; (19b4 <wdt_set_config+0xf0>)
    1954:	7053      	strb	r3, [r2, #1]
	if (config->early_warning_period != WDT_PERIOD_NONE) {
    1956:	7963      	ldrb	r3, [r4, #5]
    1958:	2b00      	cmp	r3, #0
    195a:	d118      	bne.n	198e <wdt_set_config+0xca>
	if (config->always_on) {
    195c:	7823      	ldrb	r3, [r4, #0]
    195e:	2b00      	cmp	r3, #0
    1960:	d01f      	beq.n	19a2 <wdt_set_config+0xde>
		WDT_module->CTRL.reg |= WDT_CTRL_ALWAYSON;
    1962:	4a14      	ldr	r2, [pc, #80]	; (19b4 <wdt_set_config+0xf0>)
    1964:	7813      	ldrb	r3, [r2, #0]
    1966:	2180      	movs	r1, #128	; 0x80
    1968:	430b      	orrs	r3, r1
    196a:	7013      	strb	r3, [r2, #0]
    196c:	4a11      	ldr	r2, [pc, #68]	; (19b4 <wdt_set_config+0xf0>)
    196e:	79d3      	ldrb	r3, [r2, #7]
	while (wdt_is_syncing()) {
    1970:	b25b      	sxtb	r3, r3
    1972:	2b00      	cmp	r3, #0
    1974:	dbfb      	blt.n	196e <wdt_set_config+0xaa>
	return STATUS_OK;
    1976:	2000      	movs	r0, #0
    1978:	e7b6      	b.n	18e8 <wdt_set_config+0x24>
		system_gclk_chan_lock(WDT_GCLK_ID);
    197a:	2001      	movs	r0, #1
    197c:	4b10      	ldr	r3, [pc, #64]	; (19c0 <wdt_set_config+0xfc>)
    197e:	4798      	blx	r3
    1980:	e7d3      	b.n	192a <wdt_set_config+0x66>
		WDT_module->CTRL.reg &= ~WDT_CTRL_WEN;
    1982:	490c      	ldr	r1, [pc, #48]	; (19b4 <wdt_set_config+0xf0>)
    1984:	780a      	ldrb	r2, [r1, #0]
    1986:	2004      	movs	r0, #4
    1988:	4382      	bics	r2, r0
    198a:	700a      	strb	r2, [r1, #0]
    198c:	e7db      	b.n	1946 <wdt_set_config+0x82>
    198e:	0011      	movs	r1, r2
    1990:	79ca      	ldrb	r2, [r1, #7]
		while (wdt_is_syncing()) {
    1992:	b252      	sxtb	r2, r2
    1994:	2a00      	cmp	r2, #0
    1996:	dbfb      	blt.n	1990 <wdt_set_config+0xcc>
			= (config->early_warning_period - 1) << WDT_EWCTRL_EWOFFSET_Pos;
    1998:	3b01      	subs	r3, #1
    199a:	b2db      	uxtb	r3, r3
    199c:	4a05      	ldr	r2, [pc, #20]	; (19b4 <wdt_set_config+0xf0>)
    199e:	7093      	strb	r3, [r2, #2]
    19a0:	e7dc      	b.n	195c <wdt_set_config+0x98>
		WDT_module->CTRL.reg |= WDT_CTRL_ENABLE;
    19a2:	4a04      	ldr	r2, [pc, #16]	; (19b4 <wdt_set_config+0xf0>)
    19a4:	7813      	ldrb	r3, [r2, #0]
    19a6:	2102      	movs	r1, #2
    19a8:	430b      	orrs	r3, r1
    19aa:	7013      	strb	r3, [r2, #0]
    19ac:	e7de      	b.n	196c <wdt_set_config+0xa8>
    19ae:	46c0      	nop			; (mov r8, r8)
    19b0:	40000400 	.word	0x40000400
    19b4:	40001000 	.word	0x40001000
    19b8:	00002751 	.word	0x00002751
    19bc:	000026c5 	.word	0x000026c5
    19c0:	0000276d 	.word	0x0000276d

000019c4 <wdt_reset_count>:
void wdt_reset_count(void)
{
	Wdt *const WDT_module = WDT;

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    19c4:	22a5      	movs	r2, #165	; 0xa5
    19c6:	4b04      	ldr	r3, [pc, #16]	; (19d8 <wdt_reset_count+0x14>)
    19c8:	721a      	strb	r2, [r3, #8]
    19ca:	001a      	movs	r2, r3
    19cc:	79d3      	ldrb	r3, [r2, #7]

	while (wdt_is_syncing()) {
    19ce:	b25b      	sxtb	r3, r3
    19d0:	2b00      	cmp	r3, #0
    19d2:	dbfb      	blt.n	19cc <wdt_reset_count+0x8>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    19d4:	4770      	bx	lr
    19d6:	46c0      	nop			; (mov r8, r8)
    19d8:	40001000 	.word	0x40001000

000019dc <wdt_register_callback>:
		const enum wdt_callback type)
{
	/* Sanity check arguments */
	Assert(callback);

	switch (type)
    19dc:	2900      	cmp	r1, #0
    19de:	d001      	beq.n	19e4 <wdt_register_callback+0x8>
	case WDT_CALLBACK_EARLY_WARNING:
		wdt_early_warning_callback = callback;
		return STATUS_OK;
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    19e0:	2017      	movs	r0, #23
	}
}
    19e2:	4770      	bx	lr
		wdt_early_warning_callback = callback;
    19e4:	4b01      	ldr	r3, [pc, #4]	; (19ec <wdt_register_callback+0x10>)
    19e6:	6018      	str	r0, [r3, #0]
		return STATUS_OK;
    19e8:	2000      	movs	r0, #0
    19ea:	e7fa      	b.n	19e2 <wdt_register_callback+0x6>
    19ec:	200054e8 	.word	0x200054e8

000019f0 <wdt_enable_callback>:
enum status_code wdt_enable_callback(
		const enum wdt_callback type)
{
	Wdt *const WDT_module = WDT;

	switch (type)
    19f0:	2800      	cmp	r0, #0
    19f2:	d001      	beq.n	19f8 <wdt_enable_callback+0x8>
		WDT_module->INTENSET.reg = WDT_INTENSET_EW;
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_WDT);
		return STATUS_OK;
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    19f4:	2017      	movs	r0, #23
	}
}
    19f6:	4770      	bx	lr
		WDT_module->INTENSET.reg = WDT_INTENSET_EW;
    19f8:	2201      	movs	r2, #1
    19fa:	4b03      	ldr	r3, [pc, #12]	; (1a08 <wdt_enable_callback+0x18>)
    19fc:	715a      	strb	r2, [r3, #5]
    19fe:	3203      	adds	r2, #3
    1a00:	4b02      	ldr	r3, [pc, #8]	; (1a0c <wdt_enable_callback+0x1c>)
    1a02:	601a      	str	r2, [r3, #0]
		return STATUS_OK;
    1a04:	e7f7      	b.n	19f6 <wdt_enable_callback+0x6>
    1a06:	46c0      	nop			; (mov r8, r8)
    1a08:	40001000 	.word	0x40001000
    1a0c:	e000e100 	.word	0xe000e100

00001a10 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    1a10:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    1a12:	2201      	movs	r2, #1
    1a14:	4b03      	ldr	r3, [pc, #12]	; (1a24 <WDT_Handler+0x14>)
    1a16:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    1a18:	4b03      	ldr	r3, [pc, #12]	; (1a28 <WDT_Handler+0x18>)
    1a1a:	681b      	ldr	r3, [r3, #0]
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d000      	beq.n	1a22 <WDT_Handler+0x12>
		wdt_early_warning_callback();
    1a20:	4798      	blx	r3
	}
}
    1a22:	bd10      	pop	{r4, pc}
    1a24:	40001000 	.word	0x40001000
    1a28:	200054e8 	.word	0x200054e8

00001a2c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1a2c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1a2e:	2000      	movs	r0, #0
    1a30:	4b08      	ldr	r3, [pc, #32]	; (1a54 <delay_init+0x28>)
    1a32:	4798      	blx	r3
    1a34:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1a36:	4c08      	ldr	r4, [pc, #32]	; (1a58 <delay_init+0x2c>)
    1a38:	21fa      	movs	r1, #250	; 0xfa
    1a3a:	0089      	lsls	r1, r1, #2
    1a3c:	47a0      	blx	r4
    1a3e:	4b07      	ldr	r3, [pc, #28]	; (1a5c <delay_init+0x30>)
    1a40:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1a42:	4907      	ldr	r1, [pc, #28]	; (1a60 <delay_init+0x34>)
    1a44:	0028      	movs	r0, r5
    1a46:	47a0      	blx	r4
    1a48:	4b06      	ldr	r3, [pc, #24]	; (1a64 <delay_init+0x38>)
    1a4a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1a4c:	2205      	movs	r2, #5
    1a4e:	4b06      	ldr	r3, [pc, #24]	; (1a68 <delay_init+0x3c>)
    1a50:	601a      	str	r2, [r3, #0]
}
    1a52:	bd70      	pop	{r4, r5, r6, pc}
    1a54:	00002639 	.word	0x00002639
    1a58:	00002e15 	.word	0x00002e15
    1a5c:	20000000 	.word	0x20000000
    1a60:	000f4240 	.word	0x000f4240
    1a64:	20000004 	.word	0x20000004
    1a68:	e000e010 	.word	0xe000e010

00001a6c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1a6c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1a6e:	4b08      	ldr	r3, [pc, #32]	; (1a90 <delay_cycles_ms+0x24>)
    1a70:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1a72:	4a08      	ldr	r2, [pc, #32]	; (1a94 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1a74:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1a76:	2180      	movs	r1, #128	; 0x80
    1a78:	0249      	lsls	r1, r1, #9
	while (n--) {
    1a7a:	3801      	subs	r0, #1
    1a7c:	d307      	bcc.n	1a8e <delay_cycles_ms+0x22>
	if (n > 0) {
    1a7e:	2c00      	cmp	r4, #0
    1a80:	d0fb      	beq.n	1a7a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    1a82:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1a84:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1a86:	6813      	ldr	r3, [r2, #0]
    1a88:	420b      	tst	r3, r1
    1a8a:	d0fc      	beq.n	1a86 <delay_cycles_ms+0x1a>
    1a8c:	e7f5      	b.n	1a7a <delay_cycles_ms+0xe>
	}
}
    1a8e:	bd30      	pop	{r4, r5, pc}
    1a90:	20000000 	.word	0x20000000
    1a94:	e000e010 	.word	0xe000e010

00001a98 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1a98:	4b0c      	ldr	r3, [pc, #48]	; (1acc <cpu_irq_enter_critical+0x34>)
    1a9a:	681b      	ldr	r3, [r3, #0]
    1a9c:	2b00      	cmp	r3, #0
    1a9e:	d106      	bne.n	1aae <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1aa0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1aa4:	2b00      	cmp	r3, #0
    1aa6:	d007      	beq.n	1ab8 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1aa8:	2200      	movs	r2, #0
    1aaa:	4b09      	ldr	r3, [pc, #36]	; (1ad0 <cpu_irq_enter_critical+0x38>)
    1aac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1aae:	4a07      	ldr	r2, [pc, #28]	; (1acc <cpu_irq_enter_critical+0x34>)
    1ab0:	6813      	ldr	r3, [r2, #0]
    1ab2:	3301      	adds	r3, #1
    1ab4:	6013      	str	r3, [r2, #0]
}
    1ab6:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1ab8:	b672      	cpsid	i
    1aba:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1abe:	2200      	movs	r2, #0
    1ac0:	4b04      	ldr	r3, [pc, #16]	; (1ad4 <cpu_irq_enter_critical+0x3c>)
    1ac2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1ac4:	3201      	adds	r2, #1
    1ac6:	4b02      	ldr	r3, [pc, #8]	; (1ad0 <cpu_irq_enter_critical+0x38>)
    1ac8:	701a      	strb	r2, [r3, #0]
    1aca:	e7f0      	b.n	1aae <cpu_irq_enter_critical+0x16>
    1acc:	20000094 	.word	0x20000094
    1ad0:	20000098 	.word	0x20000098
    1ad4:	20000008 	.word	0x20000008

00001ad8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1ad8:	4b08      	ldr	r3, [pc, #32]	; (1afc <cpu_irq_leave_critical+0x24>)
    1ada:	681a      	ldr	r2, [r3, #0]
    1adc:	3a01      	subs	r2, #1
    1ade:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1ae0:	681b      	ldr	r3, [r3, #0]
    1ae2:	2b00      	cmp	r3, #0
    1ae4:	d109      	bne.n	1afa <cpu_irq_leave_critical+0x22>
    1ae6:	4b06      	ldr	r3, [pc, #24]	; (1b00 <cpu_irq_leave_critical+0x28>)
    1ae8:	781b      	ldrb	r3, [r3, #0]
    1aea:	2b00      	cmp	r3, #0
    1aec:	d005      	beq.n	1afa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1aee:	2201      	movs	r2, #1
    1af0:	4b04      	ldr	r3, [pc, #16]	; (1b04 <cpu_irq_leave_critical+0x2c>)
    1af2:	701a      	strb	r2, [r3, #0]
    1af4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1af8:	b662      	cpsie	i
	}
}
    1afa:	4770      	bx	lr
    1afc:	20000094 	.word	0x20000094
    1b00:	20000098 	.word	0x20000098
    1b04:	20000008 	.word	0x20000008

00001b08 <system_board_init>:

void system_board_init(void)
{
	

}
    1b08:	4770      	bx	lr
	...

00001b0c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1b0c:	b500      	push	{lr}
    1b0e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b10:	ab01      	add	r3, sp, #4
    1b12:	2280      	movs	r2, #128	; 0x80
    1b14:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1b16:	780a      	ldrb	r2, [r1, #0]
    1b18:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1b1a:	784a      	ldrb	r2, [r1, #1]
    1b1c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1b1e:	788a      	ldrb	r2, [r1, #2]
    1b20:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1b22:	0019      	movs	r1, r3
    1b24:	4b01      	ldr	r3, [pc, #4]	; (1b2c <port_pin_set_config+0x20>)
    1b26:	4798      	blx	r3
}
    1b28:	b003      	add	sp, #12
    1b2a:	bd00      	pop	{pc}
    1b2c:	00002879 	.word	0x00002879

00001b30 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b32:	46de      	mov	lr, fp
    1b34:	4657      	mov	r7, sl
    1b36:	464e      	mov	r6, r9
    1b38:	4645      	mov	r5, r8
    1b3a:	b5e0      	push	{r5, r6, r7, lr}
    1b3c:	b087      	sub	sp, #28
    1b3e:	4680      	mov	r8, r0
    1b40:	9104      	str	r1, [sp, #16]
    1b42:	0016      	movs	r6, r2
    1b44:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1b46:	2200      	movs	r2, #0
    1b48:	2300      	movs	r3, #0
    1b4a:	2100      	movs	r1, #0
    1b4c:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1b4e:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1b50:	2001      	movs	r0, #1
    1b52:	0021      	movs	r1, r4
    1b54:	9600      	str	r6, [sp, #0]
    1b56:	9701      	str	r7, [sp, #4]
    1b58:	465c      	mov	r4, fp
    1b5a:	9403      	str	r4, [sp, #12]
    1b5c:	4644      	mov	r4, r8
    1b5e:	9405      	str	r4, [sp, #20]
    1b60:	e013      	b.n	1b8a <long_division+0x5a>
    1b62:	2420      	movs	r4, #32
    1b64:	1a64      	subs	r4, r4, r1
    1b66:	0005      	movs	r5, r0
    1b68:	40e5      	lsrs	r5, r4
    1b6a:	46a8      	mov	r8, r5
    1b6c:	e014      	b.n	1b98 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1b6e:	9c00      	ldr	r4, [sp, #0]
    1b70:	9d01      	ldr	r5, [sp, #4]
    1b72:	1b12      	subs	r2, r2, r4
    1b74:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1b76:	465c      	mov	r4, fp
    1b78:	464d      	mov	r5, r9
    1b7a:	432c      	orrs	r4, r5
    1b7c:	46a3      	mov	fp, r4
    1b7e:	9c03      	ldr	r4, [sp, #12]
    1b80:	4645      	mov	r5, r8
    1b82:	432c      	orrs	r4, r5
    1b84:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1b86:	3901      	subs	r1, #1
    1b88:	d325      	bcc.n	1bd6 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1b8a:	2420      	movs	r4, #32
    1b8c:	4264      	negs	r4, r4
    1b8e:	190c      	adds	r4, r1, r4
    1b90:	d4e7      	bmi.n	1b62 <long_division+0x32>
    1b92:	0005      	movs	r5, r0
    1b94:	40a5      	lsls	r5, r4
    1b96:	46a8      	mov	r8, r5
    1b98:	0004      	movs	r4, r0
    1b9a:	408c      	lsls	r4, r1
    1b9c:	46a1      	mov	r9, r4
		r = r << 1;
    1b9e:	1892      	adds	r2, r2, r2
    1ba0:	415b      	adcs	r3, r3
    1ba2:	0014      	movs	r4, r2
    1ba4:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1ba6:	9e05      	ldr	r6, [sp, #20]
    1ba8:	464f      	mov	r7, r9
    1baa:	403e      	ands	r6, r7
    1bac:	46b4      	mov	ip, r6
    1bae:	9e04      	ldr	r6, [sp, #16]
    1bb0:	4647      	mov	r7, r8
    1bb2:	403e      	ands	r6, r7
    1bb4:	46b2      	mov	sl, r6
    1bb6:	4666      	mov	r6, ip
    1bb8:	4657      	mov	r7, sl
    1bba:	433e      	orrs	r6, r7
    1bbc:	d003      	beq.n	1bc6 <long_division+0x96>
			r |= 0x01;
    1bbe:	0006      	movs	r6, r0
    1bc0:	4326      	orrs	r6, r4
    1bc2:	0032      	movs	r2, r6
    1bc4:	002b      	movs	r3, r5
		if (r >= d) {
    1bc6:	9c00      	ldr	r4, [sp, #0]
    1bc8:	9d01      	ldr	r5, [sp, #4]
    1bca:	429d      	cmp	r5, r3
    1bcc:	d8db      	bhi.n	1b86 <long_division+0x56>
    1bce:	d1ce      	bne.n	1b6e <long_division+0x3e>
    1bd0:	4294      	cmp	r4, r2
    1bd2:	d8d8      	bhi.n	1b86 <long_division+0x56>
    1bd4:	e7cb      	b.n	1b6e <long_division+0x3e>
    1bd6:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1bd8:	4658      	mov	r0, fp
    1bda:	0019      	movs	r1, r3
    1bdc:	b007      	add	sp, #28
    1bde:	bc3c      	pop	{r2, r3, r4, r5}
    1be0:	4690      	mov	r8, r2
    1be2:	4699      	mov	r9, r3
    1be4:	46a2      	mov	sl, r4
    1be6:	46ab      	mov	fp, r5
    1be8:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001bea <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1bea:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1bec:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1bee:	2340      	movs	r3, #64	; 0x40
    1bf0:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1bf2:	4281      	cmp	r1, r0
    1bf4:	d202      	bcs.n	1bfc <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1bf6:	0018      	movs	r0, r3
    1bf8:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1bfa:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1bfc:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1bfe:	1c63      	adds	r3, r4, #1
    1c00:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1c02:	4288      	cmp	r0, r1
    1c04:	d9f9      	bls.n	1bfa <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c06:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1c08:	2cff      	cmp	r4, #255	; 0xff
    1c0a:	d8f4      	bhi.n	1bf6 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1c0c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1c0e:	2300      	movs	r3, #0
    1c10:	e7f1      	b.n	1bf6 <_sercom_get_sync_baud_val+0xc>
	...

00001c14 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1c14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c16:	b083      	sub	sp, #12
    1c18:	000f      	movs	r7, r1
    1c1a:	0016      	movs	r6, r2
    1c1c:	aa08      	add	r2, sp, #32
    1c1e:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1c20:	0004      	movs	r4, r0
    1c22:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c24:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1c26:	42bc      	cmp	r4, r7
    1c28:	d902      	bls.n	1c30 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1c2a:	0010      	movs	r0, r2
    1c2c:	b003      	add	sp, #12
    1c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1c30:	2b00      	cmp	r3, #0
    1c32:	d114      	bne.n	1c5e <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1c34:	0002      	movs	r2, r0
    1c36:	0008      	movs	r0, r1
    1c38:	2100      	movs	r1, #0
    1c3a:	4c19      	ldr	r4, [pc, #100]	; (1ca0 <_sercom_get_async_baud_val+0x8c>)
    1c3c:	47a0      	blx	r4
    1c3e:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1c40:	003a      	movs	r2, r7
    1c42:	2300      	movs	r3, #0
    1c44:	2000      	movs	r0, #0
    1c46:	4c17      	ldr	r4, [pc, #92]	; (1ca4 <_sercom_get_async_baud_val+0x90>)
    1c48:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1c4a:	2200      	movs	r2, #0
    1c4c:	2301      	movs	r3, #1
    1c4e:	1a12      	subs	r2, r2, r0
    1c50:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1c52:	0c12      	lsrs	r2, r2, #16
    1c54:	041b      	lsls	r3, r3, #16
    1c56:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1c58:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1c5a:	2200      	movs	r2, #0
    1c5c:	e7e5      	b.n	1c2a <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1c5e:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1c60:	2b01      	cmp	r3, #1
    1c62:	d1f9      	bne.n	1c58 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1c64:	000a      	movs	r2, r1
    1c66:	2300      	movs	r3, #0
    1c68:	2100      	movs	r1, #0
    1c6a:	4c0d      	ldr	r4, [pc, #52]	; (1ca0 <_sercom_get_async_baud_val+0x8c>)
    1c6c:	47a0      	blx	r4
    1c6e:	0002      	movs	r2, r0
    1c70:	000b      	movs	r3, r1
    1c72:	9200      	str	r2, [sp, #0]
    1c74:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1c76:	0038      	movs	r0, r7
    1c78:	2100      	movs	r1, #0
    1c7a:	4c0a      	ldr	r4, [pc, #40]	; (1ca4 <_sercom_get_async_baud_val+0x90>)
    1c7c:	47a0      	blx	r4
    1c7e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1c80:	2380      	movs	r3, #128	; 0x80
    1c82:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c84:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1c86:	4298      	cmp	r0, r3
    1c88:	d8cf      	bhi.n	1c2a <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1c8a:	0f79      	lsrs	r1, r7, #29
    1c8c:	00f8      	lsls	r0, r7, #3
    1c8e:	9a00      	ldr	r2, [sp, #0]
    1c90:	9b01      	ldr	r3, [sp, #4]
    1c92:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1c94:	00ea      	lsls	r2, r5, #3
    1c96:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1c98:	b2d2      	uxtb	r2, r2
    1c9a:	0352      	lsls	r2, r2, #13
    1c9c:	432a      	orrs	r2, r5
    1c9e:	e7db      	b.n	1c58 <_sercom_get_async_baud_val+0x44>
    1ca0:	00002f2d 	.word	0x00002f2d
    1ca4:	00001b31 	.word	0x00001b31

00001ca8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1ca8:	b510      	push	{r4, lr}
    1caa:	b082      	sub	sp, #8
    1cac:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1cae:	4b0e      	ldr	r3, [pc, #56]	; (1ce8 <sercom_set_gclk_generator+0x40>)
    1cb0:	781b      	ldrb	r3, [r3, #0]
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	d007      	beq.n	1cc6 <sercom_set_gclk_generator+0x1e>
    1cb6:	2900      	cmp	r1, #0
    1cb8:	d105      	bne.n	1cc6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1cba:	4b0b      	ldr	r3, [pc, #44]	; (1ce8 <sercom_set_gclk_generator+0x40>)
    1cbc:	785b      	ldrb	r3, [r3, #1]
    1cbe:	4283      	cmp	r3, r0
    1cc0:	d010      	beq.n	1ce4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1cc2:	201d      	movs	r0, #29
    1cc4:	e00c      	b.n	1ce0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1cc6:	a901      	add	r1, sp, #4
    1cc8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1cca:	200c      	movs	r0, #12
    1ccc:	4b07      	ldr	r3, [pc, #28]	; (1cec <sercom_set_gclk_generator+0x44>)
    1cce:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1cd0:	200c      	movs	r0, #12
    1cd2:	4b07      	ldr	r3, [pc, #28]	; (1cf0 <sercom_set_gclk_generator+0x48>)
    1cd4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1cd6:	4b04      	ldr	r3, [pc, #16]	; (1ce8 <sercom_set_gclk_generator+0x40>)
    1cd8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1cda:	2201      	movs	r2, #1
    1cdc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1cde:	2000      	movs	r0, #0
}
    1ce0:	b002      	add	sp, #8
    1ce2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1ce4:	2000      	movs	r0, #0
    1ce6:	e7fb      	b.n	1ce0 <sercom_set_gclk_generator+0x38>
    1ce8:	2000009c 	.word	0x2000009c
    1cec:	00002751 	.word	0x00002751
    1cf0:	000026c5 	.word	0x000026c5

00001cf4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1cf4:	4b2b      	ldr	r3, [pc, #172]	; (1da4 <_sercom_get_default_pad+0xb0>)
    1cf6:	4298      	cmp	r0, r3
    1cf8:	d023      	beq.n	1d42 <_sercom_get_default_pad+0x4e>
    1cfa:	d90f      	bls.n	1d1c <_sercom_get_default_pad+0x28>
    1cfc:	4b2a      	ldr	r3, [pc, #168]	; (1da8 <_sercom_get_default_pad+0xb4>)
    1cfe:	4298      	cmp	r0, r3
    1d00:	d02f      	beq.n	1d62 <_sercom_get_default_pad+0x6e>
    1d02:	4b2a      	ldr	r3, [pc, #168]	; (1dac <_sercom_get_default_pad+0xb8>)
    1d04:	4298      	cmp	r0, r3
    1d06:	d142      	bne.n	1d8e <_sercom_get_default_pad+0x9a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d08:	2901      	cmp	r1, #1
    1d0a:	d03a      	beq.n	1d82 <_sercom_get_default_pad+0x8e>
    1d0c:	2900      	cmp	r1, #0
    1d0e:	d046      	beq.n	1d9e <_sercom_get_default_pad+0xaa>
    1d10:	2902      	cmp	r1, #2
    1d12:	d038      	beq.n	1d86 <_sercom_get_default_pad+0x92>
    1d14:	2903      	cmp	r1, #3
    1d16:	d038      	beq.n	1d8a <_sercom_get_default_pad+0x96>
	}

	Assert(false);
	return 0;
    1d18:	2000      	movs	r0, #0
    1d1a:	e039      	b.n	1d90 <_sercom_get_default_pad+0x9c>
	switch ((uintptr_t)sercom_module) {
    1d1c:	4b24      	ldr	r3, [pc, #144]	; (1db0 <_sercom_get_default_pad+0xbc>)
    1d1e:	4298      	cmp	r0, r3
    1d20:	d135      	bne.n	1d8e <_sercom_get_default_pad+0x9a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d22:	2901      	cmp	r1, #1
    1d24:	d007      	beq.n	1d36 <_sercom_get_default_pad+0x42>
    1d26:	2900      	cmp	r1, #0
    1d28:	d033      	beq.n	1d92 <_sercom_get_default_pad+0x9e>
    1d2a:	2902      	cmp	r1, #2
    1d2c:	d005      	beq.n	1d3a <_sercom_get_default_pad+0x46>
    1d2e:	2903      	cmp	r1, #3
    1d30:	d005      	beq.n	1d3e <_sercom_get_default_pad+0x4a>
	return 0;
    1d32:	2000      	movs	r0, #0
    1d34:	e02c      	b.n	1d90 <_sercom_get_default_pad+0x9c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d36:	481f      	ldr	r0, [pc, #124]	; (1db4 <_sercom_get_default_pad+0xc0>)
    1d38:	e02a      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d3a:	481f      	ldr	r0, [pc, #124]	; (1db8 <_sercom_get_default_pad+0xc4>)
    1d3c:	e028      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d3e:	481f      	ldr	r0, [pc, #124]	; (1dbc <_sercom_get_default_pad+0xc8>)
    1d40:	e026      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d42:	2901      	cmp	r1, #1
    1d44:	d007      	beq.n	1d56 <_sercom_get_default_pad+0x62>
    1d46:	2900      	cmp	r1, #0
    1d48:	d025      	beq.n	1d96 <_sercom_get_default_pad+0xa2>
    1d4a:	2902      	cmp	r1, #2
    1d4c:	d005      	beq.n	1d5a <_sercom_get_default_pad+0x66>
    1d4e:	2903      	cmp	r1, #3
    1d50:	d005      	beq.n	1d5e <_sercom_get_default_pad+0x6a>
	return 0;
    1d52:	2000      	movs	r0, #0
    1d54:	e01c      	b.n	1d90 <_sercom_get_default_pad+0x9c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d56:	481a      	ldr	r0, [pc, #104]	; (1dc0 <_sercom_get_default_pad+0xcc>)
    1d58:	e01a      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d5a:	481a      	ldr	r0, [pc, #104]	; (1dc4 <_sercom_get_default_pad+0xd0>)
    1d5c:	e018      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d5e:	481a      	ldr	r0, [pc, #104]	; (1dc8 <_sercom_get_default_pad+0xd4>)
    1d60:	e016      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d62:	2901      	cmp	r1, #1
    1d64:	d007      	beq.n	1d76 <_sercom_get_default_pad+0x82>
    1d66:	2900      	cmp	r1, #0
    1d68:	d017      	beq.n	1d9a <_sercom_get_default_pad+0xa6>
    1d6a:	2902      	cmp	r1, #2
    1d6c:	d005      	beq.n	1d7a <_sercom_get_default_pad+0x86>
    1d6e:	2903      	cmp	r1, #3
    1d70:	d005      	beq.n	1d7e <_sercom_get_default_pad+0x8a>
	return 0;
    1d72:	2000      	movs	r0, #0
    1d74:	e00c      	b.n	1d90 <_sercom_get_default_pad+0x9c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d76:	4815      	ldr	r0, [pc, #84]	; (1dcc <_sercom_get_default_pad+0xd8>)
    1d78:	e00a      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d7a:	4815      	ldr	r0, [pc, #84]	; (1dd0 <_sercom_get_default_pad+0xdc>)
    1d7c:	e008      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d7e:	4815      	ldr	r0, [pc, #84]	; (1dd4 <_sercom_get_default_pad+0xe0>)
    1d80:	e006      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d82:	4815      	ldr	r0, [pc, #84]	; (1dd8 <_sercom_get_default_pad+0xe4>)
    1d84:	e004      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d86:	4815      	ldr	r0, [pc, #84]	; (1ddc <_sercom_get_default_pad+0xe8>)
    1d88:	e002      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d8a:	4815      	ldr	r0, [pc, #84]	; (1de0 <_sercom_get_default_pad+0xec>)
    1d8c:	e000      	b.n	1d90 <_sercom_get_default_pad+0x9c>
	return 0;
    1d8e:	2000      	movs	r0, #0
}
    1d90:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d92:	4814      	ldr	r0, [pc, #80]	; (1de4 <_sercom_get_default_pad+0xf0>)
    1d94:	e7fc      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d96:	2003      	movs	r0, #3
    1d98:	e7fa      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d9a:	4813      	ldr	r0, [pc, #76]	; (1de8 <_sercom_get_default_pad+0xf4>)
    1d9c:	e7f8      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1d9e:	4813      	ldr	r0, [pc, #76]	; (1dec <_sercom_get_default_pad+0xf8>)
    1da0:	e7f6      	b.n	1d90 <_sercom_get_default_pad+0x9c>
    1da2:	46c0      	nop			; (mov r8, r8)
    1da4:	42000c00 	.word	0x42000c00
    1da8:	42001000 	.word	0x42001000
    1dac:	42001400 	.word	0x42001400
    1db0:	42000800 	.word	0x42000800
    1db4:	00050003 	.word	0x00050003
    1db8:	00060003 	.word	0x00060003
    1dbc:	00070003 	.word	0x00070003
    1dc0:	00010003 	.word	0x00010003
    1dc4:	001e0003 	.word	0x001e0003
    1dc8:	001f0003 	.word	0x001f0003
    1dcc:	00090003 	.word	0x00090003
    1dd0:	000a0003 	.word	0x000a0003
    1dd4:	000b0003 	.word	0x000b0003
    1dd8:	00110003 	.word	0x00110003
    1ddc:	00120003 	.word	0x00120003
    1de0:	00130003 	.word	0x00130003
    1de4:	00040003 	.word	0x00040003
    1de8:	00080003 	.word	0x00080003
    1dec:	00100003 	.word	0x00100003

00001df0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1df0:	b530      	push	{r4, r5, lr}
    1df2:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1df4:	466a      	mov	r2, sp
    1df6:	4b0f      	ldr	r3, [pc, #60]	; (1e34 <_sercom_get_sercom_inst_index+0x44>)
    1df8:	cb32      	ldmia	r3!, {r1, r4, r5}
    1dfa:	c232      	stmia	r2!, {r1, r4, r5}
    1dfc:	681b      	ldr	r3, [r3, #0]
    1dfe:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1e00:	0003      	movs	r3, r0
    1e02:	9a00      	ldr	r2, [sp, #0]
    1e04:	4282      	cmp	r2, r0
    1e06:	d011      	beq.n	1e2c <_sercom_get_sercom_inst_index+0x3c>
    1e08:	9a01      	ldr	r2, [sp, #4]
    1e0a:	4282      	cmp	r2, r0
    1e0c:	d00a      	beq.n	1e24 <_sercom_get_sercom_inst_index+0x34>
    1e0e:	9a02      	ldr	r2, [sp, #8]
    1e10:	4282      	cmp	r2, r0
    1e12:	d009      	beq.n	1e28 <_sercom_get_sercom_inst_index+0x38>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1e14:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1e16:	9a03      	ldr	r2, [sp, #12]
    1e18:	429a      	cmp	r2, r3
    1e1a:	d001      	beq.n	1e20 <_sercom_get_sercom_inst_index+0x30>
}
    1e1c:	b005      	add	sp, #20
    1e1e:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1e20:	3003      	adds	r0, #3
    1e22:	e004      	b.n	1e2e <_sercom_get_sercom_inst_index+0x3e>
    1e24:	2001      	movs	r0, #1
    1e26:	e002      	b.n	1e2e <_sercom_get_sercom_inst_index+0x3e>
    1e28:	2002      	movs	r0, #2
    1e2a:	e000      	b.n	1e2e <_sercom_get_sercom_inst_index+0x3e>
    1e2c:	2000      	movs	r0, #0
			return i;
    1e2e:	b2c0      	uxtb	r0, r0
    1e30:	e7f4      	b.n	1e1c <_sercom_get_sercom_inst_index+0x2c>
    1e32:	46c0      	nop			; (mov r8, r8)
    1e34:	000039ec 	.word	0x000039ec

00001e38 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1e38:	4770      	bx	lr
	...

00001e3c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1e3c:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1e3e:	4b0b      	ldr	r3, [pc, #44]	; (1e6c <_sercom_set_handler+0x30>)
    1e40:	781b      	ldrb	r3, [r3, #0]
    1e42:	2b00      	cmp	r3, #0
    1e44:	d10e      	bne.n	1e64 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1e46:	4c0a      	ldr	r4, [pc, #40]	; (1e70 <_sercom_set_handler+0x34>)
    1e48:	4d0a      	ldr	r5, [pc, #40]	; (1e74 <_sercom_set_handler+0x38>)
    1e4a:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1e4c:	4b0a      	ldr	r3, [pc, #40]	; (1e78 <_sercom_set_handler+0x3c>)
    1e4e:	2200      	movs	r2, #0
    1e50:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1e52:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1e54:	605a      	str	r2, [r3, #4]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1e56:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1e58:	609a      	str	r2, [r3, #8]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1e5a:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    1e5c:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    1e5e:	3201      	adds	r2, #1
    1e60:	4b02      	ldr	r3, [pc, #8]	; (1e6c <_sercom_set_handler+0x30>)
    1e62:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1e64:	0080      	lsls	r0, r0, #2
    1e66:	4b02      	ldr	r3, [pc, #8]	; (1e70 <_sercom_set_handler+0x34>)
    1e68:	50c1      	str	r1, [r0, r3]
}
    1e6a:	bd30      	pop	{r4, r5, pc}
    1e6c:	2000009e 	.word	0x2000009e
    1e70:	200000a0 	.word	0x200000a0
    1e74:	00001e39 	.word	0x00001e39
    1e78:	200054ec 	.word	0x200054ec

00001e7c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1e7c:	b510      	push	{r4, lr}
    1e7e:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1e80:	ac01      	add	r4, sp, #4
    1e82:	2307      	movs	r3, #7
    1e84:	7023      	strb	r3, [r4, #0]
    1e86:	3301      	adds	r3, #1
    1e88:	7063      	strb	r3, [r4, #1]
    1e8a:	3301      	adds	r3, #1
    1e8c:	70a3      	strb	r3, [r4, #2]
    1e8e:	3301      	adds	r3, #1
    1e90:	70e3      	strb	r3, [r4, #3]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1e92:	4b02      	ldr	r3, [pc, #8]	; (1e9c <_sercom_get_interrupt_vector+0x20>)
    1e94:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1e96:	5620      	ldrsb	r0, [r4, r0]
}
    1e98:	b002      	add	sp, #8
    1e9a:	bd10      	pop	{r4, pc}
    1e9c:	00001df1 	.word	0x00001df1

00001ea0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1ea0:	b510      	push	{r4, lr}
    1ea2:	4b02      	ldr	r3, [pc, #8]	; (1eac <SERCOM0_Handler+0xc>)
    1ea4:	681b      	ldr	r3, [r3, #0]
    1ea6:	2000      	movs	r0, #0
    1ea8:	4798      	blx	r3
    1eaa:	bd10      	pop	{r4, pc}
    1eac:	200000a0 	.word	0x200000a0

00001eb0 <SERCOM1_Handler>:
    1eb0:	b510      	push	{r4, lr}
    1eb2:	4b02      	ldr	r3, [pc, #8]	; (1ebc <SERCOM1_Handler+0xc>)
    1eb4:	685b      	ldr	r3, [r3, #4]
    1eb6:	2001      	movs	r0, #1
    1eb8:	4798      	blx	r3
    1eba:	bd10      	pop	{r4, pc}
    1ebc:	200000a0 	.word	0x200000a0

00001ec0 <SERCOM2_Handler>:
    1ec0:	b510      	push	{r4, lr}
    1ec2:	4b02      	ldr	r3, [pc, #8]	; (1ecc <SERCOM2_Handler+0xc>)
    1ec4:	689b      	ldr	r3, [r3, #8]
    1ec6:	2002      	movs	r0, #2
    1ec8:	4798      	blx	r3
    1eca:	bd10      	pop	{r4, pc}
    1ecc:	200000a0 	.word	0x200000a0

00001ed0 <SERCOM3_Handler>:
    1ed0:	b510      	push	{r4, lr}
    1ed2:	4b02      	ldr	r3, [pc, #8]	; (1edc <SERCOM3_Handler+0xc>)
    1ed4:	68db      	ldr	r3, [r3, #12]
    1ed6:	2003      	movs	r0, #3
    1ed8:	4798      	blx	r3
    1eda:	bd10      	pop	{r4, pc}
    1edc:	200000a0 	.word	0x200000a0

00001ee0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ee2:	46de      	mov	lr, fp
    1ee4:	4657      	mov	r7, sl
    1ee6:	464e      	mov	r6, r9
    1ee8:	4645      	mov	r5, r8
    1eea:	b5e0      	push	{r5, r6, r7, lr}
    1eec:	b08d      	sub	sp, #52	; 0x34
    1eee:	0005      	movs	r5, r0
    1ef0:	000c      	movs	r4, r1
    1ef2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1ef4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ef6:	0008      	movs	r0, r1
    1ef8:	4b80      	ldr	r3, [pc, #512]	; (20fc <STACK_SIZE+0xfc>)
    1efa:	4798      	blx	r3
    1efc:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1efe:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1f00:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1f02:	07db      	lsls	r3, r3, #31
    1f04:	d506      	bpl.n	1f14 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1f06:	b00d      	add	sp, #52	; 0x34
    1f08:	bc3c      	pop	{r2, r3, r4, r5}
    1f0a:	4690      	mov	r8, r2
    1f0c:	4699      	mov	r9, r3
    1f0e:	46a2      	mov	sl, r4
    1f10:	46ab      	mov	fp, r5
    1f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1f14:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1f16:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1f18:	079b      	lsls	r3, r3, #30
    1f1a:	d4f4      	bmi.n	1f06 <usart_init+0x26>
			PM->APBCMASK.reg |= mask;
    1f1c:	4978      	ldr	r1, [pc, #480]	; (2100 <STACK_SIZE+0x100>)
    1f1e:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1f20:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1f22:	2301      	movs	r3, #1
    1f24:	40bb      	lsls	r3, r7
    1f26:	4303      	orrs	r3, r0
    1f28:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1f2a:	a90b      	add	r1, sp, #44	; 0x2c
    1f2c:	7f73      	ldrb	r3, [r6, #29]
    1f2e:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1f30:	320d      	adds	r2, #13
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1f32:	b2d7      	uxtb	r7, r2
    1f34:	0038      	movs	r0, r7
    1f36:	4b73      	ldr	r3, [pc, #460]	; (2104 <STACK_SIZE+0x104>)
    1f38:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1f3a:	0038      	movs	r0, r7
    1f3c:	4b72      	ldr	r3, [pc, #456]	; (2108 <STACK_SIZE+0x108>)
    1f3e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1f40:	7f70      	ldrb	r0, [r6, #29]
    1f42:	2100      	movs	r1, #0
    1f44:	4b71      	ldr	r3, [pc, #452]	; (210c <STACK_SIZE+0x10c>)
    1f46:	4798      	blx	r3
	module->character_size = config->character_size;
    1f48:	7af3      	ldrb	r3, [r6, #11]
    1f4a:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1f4c:	7d33      	ldrb	r3, [r6, #20]
    1f4e:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1f50:	7d73      	ldrb	r3, [r6, #21]
    1f52:	71eb      	strb	r3, [r5, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1f54:	682b      	ldr	r3, [r5, #0]
    1f56:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1f58:	0018      	movs	r0, r3
    1f5a:	4b68      	ldr	r3, [pc, #416]	; (20fc <STACK_SIZE+0xfc>)
    1f5c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1f5e:	300d      	adds	r0, #13
	uint16_t baud  = 0;
    1f60:	2200      	movs	r2, #0
    1f62:	230e      	movs	r3, #14
    1f64:	a902      	add	r1, sp, #8
    1f66:	468c      	mov	ip, r1
    1f68:	4463      	add	r3, ip
    1f6a:	801a      	strh	r2, [r3, #0]
	ctrla = (uint32_t)config->data_order |
    1f6c:	6833      	ldr	r3, [r6, #0]
    1f6e:	9303      	str	r3, [sp, #12]
		(uint32_t)config->mux_setting |
    1f70:	68f3      	ldr	r3, [r6, #12]
    1f72:	469a      	mov	sl, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1f74:	7db3      	ldrb	r3, [r6, #22]
    1f76:	469b      	mov	fp, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1f78:	6873      	ldr	r3, [r6, #4]
    1f7a:	4699      	mov	r9, r3
	switch (transfer_mode)
    1f7c:	2b00      	cmp	r3, #0
    1f7e:	d014      	beq.n	1faa <usart_init+0xca>
    1f80:	2380      	movs	r3, #128	; 0x80
    1f82:	055b      	lsls	r3, r3, #21
    1f84:	4599      	cmp	r9, r3
    1f86:	d130      	bne.n	1fea <usart_init+0x10a>
			if (!config->use_external_clock) {
    1f88:	7df3      	ldrb	r3, [r6, #23]
    1f8a:	2b00      	cmp	r3, #0
    1f8c:	d131      	bne.n	1ff2 <usart_init+0x112>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1f8e:	6933      	ldr	r3, [r6, #16]
    1f90:	001f      	movs	r7, r3
    1f92:	b2c0      	uxtb	r0, r0
    1f94:	4b5e      	ldr	r3, [pc, #376]	; (2110 <STACK_SIZE+0x110>)
    1f96:	4798      	blx	r3
    1f98:	0001      	movs	r1, r0
    1f9a:	220e      	movs	r2, #14
    1f9c:	ab02      	add	r3, sp, #8
    1f9e:	469c      	mov	ip, r3
    1fa0:	4462      	add	r2, ip
    1fa2:	0038      	movs	r0, r7
    1fa4:	4b5b      	ldr	r3, [pc, #364]	; (2114 <STACK_SIZE+0x114>)
    1fa6:	4798      	blx	r3
    1fa8:	e020      	b.n	1fec <usart_init+0x10c>
			if (config->use_external_clock) {
    1faa:	7df3      	ldrb	r3, [r6, #23]
    1fac:	2b00      	cmp	r3, #0
    1fae:	d00b      	beq.n	1fc8 <usart_init+0xe8>
				status_code =
    1fb0:	2310      	movs	r3, #16
    1fb2:	9300      	str	r3, [sp, #0]
    1fb4:	2300      	movs	r3, #0
    1fb6:	220e      	movs	r2, #14
    1fb8:	a902      	add	r1, sp, #8
    1fba:	468c      	mov	ip, r1
    1fbc:	4462      	add	r2, ip
    1fbe:	69b1      	ldr	r1, [r6, #24]
    1fc0:	6930      	ldr	r0, [r6, #16]
    1fc2:	4f55      	ldr	r7, [pc, #340]	; (2118 <STACK_SIZE+0x118>)
    1fc4:	47b8      	blx	r7
    1fc6:	e011      	b.n	1fec <usart_init+0x10c>
						_sercom_get_async_baud_val(config->baudrate,
    1fc8:	6933      	ldr	r3, [r6, #16]
    1fca:	001f      	movs	r7, r3
    1fcc:	b2c0      	uxtb	r0, r0
    1fce:	4b50      	ldr	r3, [pc, #320]	; (2110 <STACK_SIZE+0x110>)
    1fd0:	4798      	blx	r3
    1fd2:	0001      	movs	r1, r0
				status_code =
    1fd4:	2310      	movs	r3, #16
    1fd6:	9300      	str	r3, [sp, #0]
    1fd8:	2300      	movs	r3, #0
    1fda:	220e      	movs	r2, #14
    1fdc:	a802      	add	r0, sp, #8
    1fde:	4684      	mov	ip, r0
    1fe0:	4462      	add	r2, ip
    1fe2:	0038      	movs	r0, r7
    1fe4:	4f4c      	ldr	r7, [pc, #304]	; (2118 <STACK_SIZE+0x118>)
    1fe6:	47b8      	blx	r7
    1fe8:	e000      	b.n	1fec <usart_init+0x10c>
	enum status_code status_code = STATUS_OK;
    1fea:	2000      	movs	r0, #0
	if (status_code != STATUS_OK) {
    1fec:	2800      	cmp	r0, #0
    1fee:	d000      	beq.n	1ff2 <usart_init+0x112>
    1ff0:	e789      	b.n	1f06 <usart_init+0x26>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ff2:	682a      	ldr	r2, [r5, #0]
    1ff4:	9f03      	ldr	r7, [sp, #12]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1ff6:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1ff8:	b21b      	sxth	r3, r3
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	dbfb      	blt.n	1ff6 <usart_init+0x116>
	usart_hw->BAUD.reg = baud;
    1ffe:	230e      	movs	r3, #14
    2000:	aa02      	add	r2, sp, #8
    2002:	4694      	mov	ip, r2
    2004:	4463      	add	r3, ip
    2006:	881b      	ldrh	r3, [r3, #0]
    2008:	4642      	mov	r2, r8
    200a:	8153      	strh	r3, [r2, #10]
	ctrla |= transfer_mode;
    200c:	4653      	mov	r3, sl
    200e:	431f      	orrs	r7, r3
    2010:	464b      	mov	r3, r9
    2012:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2014:	465b      	mov	r3, fp
    2016:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    2018:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    201a:	7df3      	ldrb	r3, [r6, #23]
    201c:	2b00      	cmp	r3, #0
    201e:	d101      	bne.n	2024 <STACK_SIZE+0x24>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2020:	3304      	adds	r3, #4
    2022:	431f      	orrs	r7, r3
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2024:	7d31      	ldrb	r1, [r6, #20]
    2026:	0449      	lsls	r1, r1, #17
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2028:	7d73      	ldrb	r3, [r6, #21]
    202a:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    202c:	430b      	orrs	r3, r1
	ctrlb |= (uint32_t)config->character_size;
    202e:	7ab1      	ldrb	r1, [r6, #10]
    2030:	7af2      	ldrb	r2, [r6, #11]
    2032:	4311      	orrs	r1, r2
    2034:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2036:	8933      	ldrh	r3, [r6, #8]
    2038:	2bff      	cmp	r3, #255	; 0xff
    203a:	d003      	beq.n	2044 <STACK_SIZE+0x44>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    203c:	2280      	movs	r2, #128	; 0x80
    203e:	0452      	lsls	r2, r2, #17
    2040:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2042:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    2044:	7f33      	ldrb	r3, [r6, #28]
    2046:	2b00      	cmp	r3, #0
    2048:	d103      	bne.n	2052 <STACK_SIZE+0x52>
    204a:	4b34      	ldr	r3, [pc, #208]	; (211c <STACK_SIZE+0x11c>)
    204c:	789b      	ldrb	r3, [r3, #2]
    204e:	079b      	lsls	r3, r3, #30
    2050:	d501      	bpl.n	2056 <STACK_SIZE+0x56>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2052:	2380      	movs	r3, #128	; 0x80
    2054:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    2056:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    2058:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    205a:	b21b      	sxth	r3, r3
    205c:	2b00      	cmp	r3, #0
    205e:	dbfb      	blt.n	2058 <STACK_SIZE+0x58>
	usart_hw->CTRLB.reg = ctrlb;
    2060:	4643      	mov	r3, r8
    2062:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2064:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    2066:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    2068:	b21b      	sxth	r3, r3
    206a:	2b00      	cmp	r3, #0
    206c:	dbfb      	blt.n	2066 <STACK_SIZE+0x66>
	usart_hw->CTRLA.reg = ctrla;
    206e:	4643      	mov	r3, r8
    2070:	601f      	str	r7, [r3, #0]
    2072:	ab0a      	add	r3, sp, #40	; 0x28
    2074:	2280      	movs	r2, #128	; 0x80
    2076:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2078:	2200      	movs	r2, #0
    207a:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    207c:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    207e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2080:	6a33      	ldr	r3, [r6, #32]
    2082:	9306      	str	r3, [sp, #24]
    2084:	6a73      	ldr	r3, [r6, #36]	; 0x24
    2086:	9307      	str	r3, [sp, #28]
    2088:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    208a:	9308      	str	r3, [sp, #32]
    208c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    208e:	9303      	str	r3, [sp, #12]
    2090:	9309      	str	r3, [sp, #36]	; 0x24
    2092:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2094:	ae06      	add	r6, sp, #24
    2096:	e006      	b.n	20a6 <STACK_SIZE+0xa6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2098:	0020      	movs	r0, r4
    209a:	4b21      	ldr	r3, [pc, #132]	; (2120 <STACK_SIZE+0x120>)
    209c:	4798      	blx	r3
    209e:	e007      	b.n	20b0 <STACK_SIZE+0xb0>
    20a0:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    20a2:	2f04      	cmp	r7, #4
    20a4:	d00d      	beq.n	20c2 <STACK_SIZE+0xc2>
    20a6:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    20a8:	00bb      	lsls	r3, r7, #2
    20aa:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    20ac:	2800      	cmp	r0, #0
    20ae:	d0f3      	beq.n	2098 <STACK_SIZE+0x98>
		if (current_pinmux != PINMUX_UNUSED) {
    20b0:	1c43      	adds	r3, r0, #1
    20b2:	d0f5      	beq.n	20a0 <STACK_SIZE+0xa0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    20b4:	a90a      	add	r1, sp, #40	; 0x28
    20b6:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    20b8:	0c00      	lsrs	r0, r0, #16
    20ba:	b2c0      	uxtb	r0, r0
    20bc:	4b19      	ldr	r3, [pc, #100]	; (2124 <STACK_SIZE+0x124>)
    20be:	4798      	blx	r3
    20c0:	e7ee      	b.n	20a0 <STACK_SIZE+0xa0>
		module->callback[i]            = NULL;
    20c2:	2300      	movs	r3, #0
    20c4:	60ab      	str	r3, [r5, #8]
    20c6:	60eb      	str	r3, [r5, #12]
    20c8:	612b      	str	r3, [r5, #16]
	module->tx_buffer_ptr              = NULL;
    20ca:	61ab      	str	r3, [r5, #24]
	module->rx_buffer_ptr              = NULL;
    20cc:	616b      	str	r3, [r5, #20]
	module->remaining_tx_buffer_length = 0x0000;
    20ce:	2200      	movs	r2, #0
    20d0:	83eb      	strh	r3, [r5, #30]
	module->remaining_rx_buffer_length = 0x0000;
    20d2:	83ab      	strh	r3, [r5, #28]
	module->callback_reg_mask          = 0x00;
    20d4:	3320      	adds	r3, #32
    20d6:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    20d8:	3301      	adds	r3, #1
    20da:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    20dc:	3301      	adds	r3, #1
    20de:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    20e0:	3301      	adds	r3, #1
    20e2:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    20e4:	6828      	ldr	r0, [r5, #0]
    20e6:	4b05      	ldr	r3, [pc, #20]	; (20fc <STACK_SIZE+0xfc>)
    20e8:	4798      	blx	r3
    20ea:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    20ec:	490e      	ldr	r1, [pc, #56]	; (2128 <STACK_SIZE+0x128>)
    20ee:	4b0f      	ldr	r3, [pc, #60]	; (212c <STACK_SIZE+0x12c>)
    20f0:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    20f2:	00a4      	lsls	r4, r4, #2
    20f4:	4b0e      	ldr	r3, [pc, #56]	; (2130 <STACK_SIZE+0x130>)
    20f6:	50e5      	str	r5, [r4, r3]
	return status_code;
    20f8:	2000      	movs	r0, #0
    20fa:	e704      	b.n	1f06 <usart_init+0x26>
    20fc:	00001df1 	.word	0x00001df1
    2100:	40000400 	.word	0x40000400
    2104:	00002751 	.word	0x00002751
    2108:	000026c5 	.word	0x000026c5
    210c:	00001ca9 	.word	0x00001ca9
    2110:	0000279d 	.word	0x0000279d
    2114:	00001beb 	.word	0x00001beb
    2118:	00001c15 	.word	0x00001c15
    211c:	41002000 	.word	0x41002000
    2120:	00001cf5 	.word	0x00001cf5
    2124:	00002879 	.word	0x00002879
    2128:	000021d9 	.word	0x000021d9
    212c:	00001e3d 	.word	0x00001e3d
    2130:	200054ec 	.word	0x200054ec

00002134 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2134:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    2136:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    2138:	2a00      	cmp	r2, #0
    213a:	d101      	bne.n	2140 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    213c:	0018      	movs	r0, r3
    213e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    2140:	8bc2      	ldrh	r2, [r0, #30]
    2142:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2144:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    2146:	2a00      	cmp	r2, #0
    2148:	d1f8      	bne.n	213c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    214a:	6802      	ldr	r2, [r0, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    214c:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    214e:	b21b      	sxth	r3, r3
    2150:	2b00      	cmp	r3, #0
    2152:	dbfb      	blt.n	214c <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    2154:	8311      	strh	r1, [r2, #24]
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2156:	2102      	movs	r1, #2
    2158:	7b93      	ldrb	r3, [r2, #14]
    215a:	420b      	tst	r3, r1
    215c:	d0fc      	beq.n	2158 <usart_write_wait+0x24>
	return STATUS_OK;
    215e:	2300      	movs	r3, #0
    2160:	e7ec      	b.n	213c <usart_write_wait+0x8>
	...

00002164 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2166:	0006      	movs	r6, r0
    2168:	000c      	movs	r4, r1
    216a:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    216c:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    216e:	4b0a      	ldr	r3, [pc, #40]	; (2198 <_usart_read_buffer+0x34>)
    2170:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    2172:	8bb3      	ldrh	r3, [r6, #28]
    2174:	b29b      	uxth	r3, r3
    2176:	2b00      	cmp	r3, #0
    2178:	d003      	beq.n	2182 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    217a:	4b08      	ldr	r3, [pc, #32]	; (219c <_usart_read_buffer+0x38>)
    217c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    217e:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    2180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    2182:	83b5      	strh	r5, [r6, #28]
    2184:	4b05      	ldr	r3, [pc, #20]	; (219c <_usart_read_buffer+0x38>)
    2186:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    2188:	6174      	str	r4, [r6, #20]
	module->rx_status                  = STATUS_BUSY;
    218a:	2205      	movs	r2, #5
    218c:	2322      	movs	r3, #34	; 0x22
    218e:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2190:	3b1e      	subs	r3, #30
    2192:	737b      	strb	r3, [r7, #13]
	return STATUS_OK;
    2194:	2000      	movs	r0, #0
    2196:	e7f3      	b.n	2180 <_usart_read_buffer+0x1c>
    2198:	00001a99 	.word	0x00001a99
    219c:	00001ad9 	.word	0x00001ad9

000021a0 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    21a0:	1c93      	adds	r3, r2, #2
    21a2:	009b      	lsls	r3, r3, #2
    21a4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    21a6:	2120      	movs	r1, #32
    21a8:	2301      	movs	r3, #1
    21aa:	4093      	lsls	r3, r2
    21ac:	001a      	movs	r2, r3
    21ae:	5c43      	ldrb	r3, [r0, r1]
    21b0:	4313      	orrs	r3, r2
    21b2:	5443      	strb	r3, [r0, r1]
}
    21b4:	4770      	bx	lr
	...

000021b8 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    21b8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    21ba:	2317      	movs	r3, #23
	if (length == 0) {
    21bc:	2a00      	cmp	r2, #0
    21be:	d101      	bne.n	21c4 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    21c0:	0018      	movs	r0, r3
    21c2:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    21c4:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    21c6:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    21c8:	2c00      	cmp	r4, #0
    21ca:	d0f9      	beq.n	21c0 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    21cc:	4b01      	ldr	r3, [pc, #4]	; (21d4 <usart_read_buffer_job+0x1c>)
    21ce:	4798      	blx	r3
    21d0:	0003      	movs	r3, r0
    21d2:	e7f5      	b.n	21c0 <usart_read_buffer_job+0x8>
    21d4:	00002165 	.word	0x00002165

000021d8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    21d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    21da:	0080      	lsls	r0, r0, #2
    21dc:	4b46      	ldr	r3, [pc, #280]	; (22f8 <_usart_interrupt_handler+0x120>)
    21de:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    21e0:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    21e2:	8a23      	ldrh	r3, [r4, #16]
	while (usart_is_syncing(module)) {
    21e4:	b21b      	sxth	r3, r3
    21e6:	2b00      	cmp	r3, #0
    21e8:	dbfb      	blt.n	21e2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    21ea:	7ba3      	ldrb	r3, [r4, #14]
	interrupt_status &= usart_hw->INTENSET.reg;
    21ec:	7b66      	ldrb	r6, [r4, #13]
    21ee:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    21f0:	2320      	movs	r3, #32
    21f2:	5ceb      	ldrb	r3, [r5, r3]
    21f4:	2221      	movs	r2, #33	; 0x21
    21f6:	5caf      	ldrb	r7, [r5, r2]
    21f8:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    21fa:	07f3      	lsls	r3, r6, #31
    21fc:	d522      	bpl.n	2244 <_usart_interrupt_handler+0x6c>
		if (module->remaining_tx_buffer_length) {
    21fe:	8beb      	ldrh	r3, [r5, #30]
    2200:	b29b      	uxth	r3, r3
    2202:	2b00      	cmp	r3, #0
    2204:	d01c      	beq.n	2240 <_usart_interrupt_handler+0x68>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2206:	69aa      	ldr	r2, [r5, #24]
    2208:	7813      	ldrb	r3, [r2, #0]
    220a:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    220c:	1c51      	adds	r1, r2, #1
    220e:	61a9      	str	r1, [r5, #24]

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2210:	7969      	ldrb	r1, [r5, #5]
    2212:	2901      	cmp	r1, #1
    2214:	d00e      	beq.n	2234 <_usart_interrupt_handler+0x5c>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2216:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2218:	05db      	lsls	r3, r3, #23
    221a:	0ddb      	lsrs	r3, r3, #23
    221c:	8323      	strh	r3, [r4, #24]

			if (--(module->remaining_tx_buffer_length) == 0) {
    221e:	8beb      	ldrh	r3, [r5, #30]
    2220:	3b01      	subs	r3, #1
    2222:	b29b      	uxth	r3, r3
    2224:	83eb      	strh	r3, [r5, #30]
    2226:	2b00      	cmp	r3, #0
    2228:	d10c      	bne.n	2244 <_usart_interrupt_handler+0x6c>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    222a:	3301      	adds	r3, #1
    222c:	7323      	strb	r3, [r4, #12]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    222e:	3301      	adds	r3, #1
    2230:	7363      	strb	r3, [r4, #13]
    2232:	e007      	b.n	2244 <_usart_interrupt_handler+0x6c>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2234:	7851      	ldrb	r1, [r2, #1]
    2236:	0209      	lsls	r1, r1, #8
    2238:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    223a:	3202      	adds	r2, #2
    223c:	61aa      	str	r2, [r5, #24]
    223e:	e7eb      	b.n	2218 <_usart_interrupt_handler+0x40>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2240:	2301      	movs	r3, #1
    2242:	7323      	strb	r3, [r4, #12]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2244:	07b3      	lsls	r3, r6, #30
    2246:	d506      	bpl.n	2256 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2248:	2302      	movs	r3, #2
    224a:	7323      	strb	r3, [r4, #12]
		module->tx_status = STATUS_OK;
    224c:	2200      	movs	r2, #0
    224e:	3321      	adds	r3, #33	; 0x21
    2250:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2252:	07fb      	lsls	r3, r7, #31
    2254:	d416      	bmi.n	2284 <_usart_interrupt_handler+0xac>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2256:	0773      	lsls	r3, r6, #29
    2258:	d54d      	bpl.n	22f6 <_usart_interrupt_handler+0x11e>

		if (module->remaining_rx_buffer_length) {
    225a:	8bab      	ldrh	r3, [r5, #28]
    225c:	b29b      	uxth	r3, r3
    225e:	2b00      	cmp	r3, #0
    2260:	d047      	beq.n	22f2 <_usart_interrupt_handler+0x11a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2262:	8a23      	ldrh	r3, [r4, #16]
    2264:	b2db      	uxtb	r3, r3
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2266:	075a      	lsls	r2, r3, #29
    2268:	d020      	beq.n	22ac <_usart_interrupt_handler+0xd4>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    226a:	079a      	lsls	r2, r3, #30
    226c:	d50e      	bpl.n	228c <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    226e:	221a      	movs	r2, #26
    2270:	2322      	movs	r3, #34	; 0x22
    2272:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2274:	3b20      	subs	r3, #32
    2276:	8223      	strh	r3, [r4, #16]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2278:	077b      	lsls	r3, r7, #29
    227a:	d53c      	bpl.n	22f6 <_usart_interrupt_handler+0x11e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    227c:	692b      	ldr	r3, [r5, #16]
    227e:	0028      	movs	r0, r5
    2280:	4798      	blx	r3
    2282:	e038      	b.n	22f6 <_usart_interrupt_handler+0x11e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2284:	0028      	movs	r0, r5
    2286:	68ab      	ldr	r3, [r5, #8]
    2288:	4798      	blx	r3
    228a:	e7e4      	b.n	2256 <_usart_interrupt_handler+0x7e>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    228c:	075a      	lsls	r2, r3, #29
    228e:	d505      	bpl.n	229c <_usart_interrupt_handler+0xc4>
					module->rx_status = STATUS_ERR_OVERFLOW;
    2290:	221e      	movs	r2, #30
    2292:	2322      	movs	r3, #34	; 0x22
    2294:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2296:	3b1e      	subs	r3, #30
    2298:	8223      	strh	r3, [r4, #16]
    229a:	e7ed      	b.n	2278 <_usart_interrupt_handler+0xa0>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    229c:	07db      	lsls	r3, r3, #31
    229e:	d5eb      	bpl.n	2278 <_usart_interrupt_handler+0xa0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    22a0:	2213      	movs	r2, #19
    22a2:	2322      	movs	r3, #34	; 0x22
    22a4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    22a6:	3b21      	subs	r3, #33	; 0x21
    22a8:	8223      	strh	r3, [r4, #16]
    22aa:	e7e5      	b.n	2278 <_usart_interrupt_handler+0xa0>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    22ac:	8b23      	ldrh	r3, [r4, #24]
    22ae:	05db      	lsls	r3, r3, #23
    22b0:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    22b2:	b2da      	uxtb	r2, r3
    22b4:	6969      	ldr	r1, [r5, #20]
    22b6:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    22b8:	696a      	ldr	r2, [r5, #20]
    22ba:	1c51      	adds	r1, r2, #1
    22bc:	6169      	str	r1, [r5, #20]

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    22be:	7969      	ldrb	r1, [r5, #5]
    22c0:	2901      	cmp	r1, #1
    22c2:	d010      	beq.n	22e6 <_usart_interrupt_handler+0x10e>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    22c4:	8bab      	ldrh	r3, [r5, #28]
    22c6:	3b01      	subs	r3, #1
    22c8:	b29b      	uxth	r3, r3
    22ca:	83ab      	strh	r3, [r5, #28]
    22cc:	2b00      	cmp	r3, #0
    22ce:	d112      	bne.n	22f6 <_usart_interrupt_handler+0x11e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    22d0:	3304      	adds	r3, #4
    22d2:	7323      	strb	r3, [r4, #12]
					module->rx_status = STATUS_OK;
    22d4:	2200      	movs	r2, #0
    22d6:	331e      	adds	r3, #30
    22d8:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    22da:	07bb      	lsls	r3, r7, #30
    22dc:	d50b      	bpl.n	22f6 <_usart_interrupt_handler+0x11e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    22de:	68eb      	ldr	r3, [r5, #12]
    22e0:	0028      	movs	r0, r5
    22e2:	4798      	blx	r3
    22e4:	e007      	b.n	22f6 <_usart_interrupt_handler+0x11e>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    22e6:	0a1b      	lsrs	r3, r3, #8
    22e8:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    22ea:	696b      	ldr	r3, [r5, #20]
    22ec:	3301      	adds	r3, #1
    22ee:	616b      	str	r3, [r5, #20]
    22f0:	e7e8      	b.n	22c4 <_usart_interrupt_handler+0xec>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    22f2:	2304      	movs	r3, #4
    22f4:	7323      	strb	r3, [r4, #12]
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    22f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22f8:	200054ec 	.word	0x200054ec

000022fc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    22fc:	b510      	push	{r4, lr}
	switch (clock_source) {
    22fe:	2807      	cmp	r0, #7
    2300:	d803      	bhi.n	230a <system_clock_source_get_hz+0xe>
    2302:	0080      	lsls	r0, r0, #2
    2304:	4b16      	ldr	r3, [pc, #88]	; (2360 <system_clock_source_get_hz+0x64>)
    2306:	581b      	ldr	r3, [r3, r0]
    2308:	469f      	mov	pc, r3
		}

		return 48000000UL;

	default:
		return 0;
    230a:	2000      	movs	r0, #0
    230c:	e027      	b.n	235e <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc.frequency;
    230e:	4b15      	ldr	r3, [pc, #84]	; (2364 <system_clock_source_get_hz+0x68>)
    2310:	68d8      	ldr	r0, [r3, #12]
    2312:	e024      	b.n	235e <system_clock_source_get_hz+0x62>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2314:	4b14      	ldr	r3, [pc, #80]	; (2368 <system_clock_source_get_hz+0x6c>)
    2316:	6a1b      	ldr	r3, [r3, #32]
    2318:	059b      	lsls	r3, r3, #22
    231a:	0f9b      	lsrs	r3, r3, #30
    231c:	4813      	ldr	r0, [pc, #76]	; (236c <system_clock_source_get_hz+0x70>)
    231e:	40d8      	lsrs	r0, r3
    2320:	e01d      	b.n	235e <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc32k.frequency;
    2322:	4b10      	ldr	r3, [pc, #64]	; (2364 <system_clock_source_get_hz+0x68>)
    2324:	6918      	ldr	r0, [r3, #16]
    2326:	e01a      	b.n	235e <system_clock_source_get_hz+0x62>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2328:	4b0e      	ldr	r3, [pc, #56]	; (2364 <system_clock_source_get_hz+0x68>)
    232a:	681b      	ldr	r3, [r3, #0]
			return 0;
    232c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    232e:	079b      	lsls	r3, r3, #30
    2330:	d515      	bpl.n	235e <system_clock_source_get_hz+0x62>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2332:	490d      	ldr	r1, [pc, #52]	; (2368 <system_clock_source_get_hz+0x6c>)
    2334:	2210      	movs	r2, #16
    2336:	68cb      	ldr	r3, [r1, #12]
    2338:	421a      	tst	r2, r3
    233a:	d0fc      	beq.n	2336 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    233c:	4b09      	ldr	r3, [pc, #36]	; (2364 <system_clock_source_get_hz+0x68>)
    233e:	681b      	ldr	r3, [r3, #0]
    2340:	075b      	lsls	r3, r3, #29
    2342:	d401      	bmi.n	2348 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2344:	480a      	ldr	r0, [pc, #40]	; (2370 <system_clock_source_get_hz+0x74>)
    2346:	e00a      	b.n	235e <system_clock_source_get_hz+0x62>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2348:	2000      	movs	r0, #0
    234a:	4b0a      	ldr	r3, [pc, #40]	; (2374 <system_clock_source_get_hz+0x78>)
    234c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    234e:	4b05      	ldr	r3, [pc, #20]	; (2364 <system_clock_source_get_hz+0x68>)
    2350:	689b      	ldr	r3, [r3, #8]
    2352:	041b      	lsls	r3, r3, #16
    2354:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2356:	4358      	muls	r0, r3
    2358:	e001      	b.n	235e <system_clock_source_get_hz+0x62>
		return 32768UL;
    235a:	2080      	movs	r0, #128	; 0x80
    235c:	0200      	lsls	r0, r0, #8
	}
}
    235e:	bd10      	pop	{r4, pc}
    2360:	000039fc 	.word	0x000039fc
    2364:	200000b0 	.word	0x200000b0
    2368:	40000800 	.word	0x40000800
    236c:	007a1200 	.word	0x007a1200
    2370:	02dc6c00 	.word	0x02dc6c00
    2374:	0000279d 	.word	0x0000279d

00002378 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2378:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    237a:	490c      	ldr	r1, [pc, #48]	; (23ac <system_clock_source_osc8m_set_config+0x34>)
    237c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    237e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2380:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2382:	7840      	ldrb	r0, [r0, #1]
    2384:	2201      	movs	r2, #1
    2386:	4010      	ands	r0, r2
    2388:	0180      	lsls	r0, r0, #6
    238a:	2640      	movs	r6, #64	; 0x40
    238c:	43b3      	bics	r3, r6
    238e:	4303      	orrs	r3, r0
    2390:	402a      	ands	r2, r5
    2392:	01d2      	lsls	r2, r2, #7
    2394:	2080      	movs	r0, #128	; 0x80
    2396:	4383      	bics	r3, r0
    2398:	4313      	orrs	r3, r2
    239a:	2203      	movs	r2, #3
    239c:	4022      	ands	r2, r4
    239e:	0212      	lsls	r2, r2, #8
    23a0:	4803      	ldr	r0, [pc, #12]	; (23b0 <system_clock_source_osc8m_set_config+0x38>)
    23a2:	4003      	ands	r3, r0
    23a4:	4313      	orrs	r3, r2
    23a6:	620b      	str	r3, [r1, #32]
}
    23a8:	bd70      	pop	{r4, r5, r6, pc}
    23aa:	46c0      	nop			; (mov r8, r8)
    23ac:	40000800 	.word	0x40000800
    23b0:	fffffcff 	.word	0xfffffcff

000023b4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    23b4:	2807      	cmp	r0, #7
    23b6:	d803      	bhi.n	23c0 <system_clock_source_enable+0xc>
    23b8:	0080      	lsls	r0, r0, #2
    23ba:	4b1e      	ldr	r3, [pc, #120]	; (2434 <system_clock_source_enable+0x80>)
    23bc:	581b      	ldr	r3, [r3, r0]
    23be:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    23c0:	2017      	movs	r0, #23
    23c2:	e036      	b.n	2432 <system_clock_source_enable+0x7e>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    23c4:	4a1c      	ldr	r2, [pc, #112]	; (2438 <system_clock_source_enable+0x84>)
    23c6:	6a13      	ldr	r3, [r2, #32]
    23c8:	2102      	movs	r1, #2
    23ca:	430b      	orrs	r3, r1
    23cc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    23ce:	2000      	movs	r0, #0
    23d0:	e02f      	b.n	2432 <system_clock_source_enable+0x7e>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    23d2:	4a19      	ldr	r2, [pc, #100]	; (2438 <system_clock_source_enable+0x84>)
    23d4:	6993      	ldr	r3, [r2, #24]
    23d6:	2102      	movs	r1, #2
    23d8:	430b      	orrs	r3, r1
    23da:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    23dc:	2000      	movs	r0, #0
		break;
    23de:	e028      	b.n	2432 <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    23e0:	4a15      	ldr	r2, [pc, #84]	; (2438 <system_clock_source_enable+0x84>)
    23e2:	8a13      	ldrh	r3, [r2, #16]
    23e4:	2102      	movs	r1, #2
    23e6:	430b      	orrs	r3, r1
    23e8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    23ea:	2000      	movs	r0, #0
		break;
    23ec:	e021      	b.n	2432 <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    23ee:	4a12      	ldr	r2, [pc, #72]	; (2438 <system_clock_source_enable+0x84>)
    23f0:	8a93      	ldrh	r3, [r2, #20]
    23f2:	2102      	movs	r1, #2
    23f4:	430b      	orrs	r3, r1
    23f6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    23f8:	2000      	movs	r0, #0
		break;
    23fa:	e01a      	b.n	2432 <system_clock_source_enable+0x7e>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    23fc:	4b0f      	ldr	r3, [pc, #60]	; (243c <system_clock_source_enable+0x88>)
    23fe:	681a      	ldr	r2, [r3, #0]
    2400:	2102      	movs	r1, #2
    2402:	430a      	orrs	r2, r1
    2404:	601a      	str	r2, [r3, #0]
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2406:	681b      	ldr	r3, [r3, #0]
    2408:	4a0d      	ldr	r2, [pc, #52]	; (2440 <system_clock_source_enable+0x8c>)
    240a:	4013      	ands	r3, r2
    240c:	4a0a      	ldr	r2, [pc, #40]	; (2438 <system_clock_source_enable+0x84>)
    240e:	8493      	strh	r3, [r2, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2410:	0011      	movs	r1, r2
    2412:	2210      	movs	r2, #16
    2414:	68cb      	ldr	r3, [r1, #12]
    2416:	421a      	tst	r2, r3
    2418:	d0fc      	beq.n	2414 <system_clock_source_enable+0x60>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    241a:	4a08      	ldr	r2, [pc, #32]	; (243c <system_clock_source_enable+0x88>)
    241c:	6891      	ldr	r1, [r2, #8]
    241e:	4b06      	ldr	r3, [pc, #24]	; (2438 <system_clock_source_enable+0x84>)
    2420:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2422:	6851      	ldr	r1, [r2, #4]
    2424:	6299      	str	r1, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2426:	6812      	ldr	r2, [r2, #0]
    2428:	b292      	uxth	r2, r2
    242a:	849a      	strh	r2, [r3, #36]	; 0x24
	return STATUS_OK;
    242c:	2000      	movs	r0, #0
    242e:	e000      	b.n	2432 <system_clock_source_enable+0x7e>
		return STATUS_OK;
    2430:	2000      	movs	r0, #0
}
    2432:	4770      	bx	lr
    2434:	00003a1c 	.word	0x00003a1c
    2438:	40000800 	.word	0x40000800
    243c:	200000b0 	.word	0x200000b0
    2440:	0000ff7f 	.word	0x0000ff7f

00002444 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2444:	b5f0      	push	{r4, r5, r6, r7, lr}
    2446:	46c6      	mov	lr, r8
    2448:	b500      	push	{lr}
    244a:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    244c:	22c2      	movs	r2, #194	; 0xc2
    244e:	00d2      	lsls	r2, r2, #3
    2450:	4b28      	ldr	r3, [pc, #160]	; (24f4 <system_clock_init+0xb0>)
    2452:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2454:	4a28      	ldr	r2, [pc, #160]	; (24f8 <system_clock_init+0xb4>)
    2456:	6853      	ldr	r3, [r2, #4]
    2458:	211e      	movs	r1, #30
    245a:	438b      	bics	r3, r1
    245c:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    245e:	2302      	movs	r3, #2
    2460:	466a      	mov	r2, sp
    2462:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2464:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2466:	4d25      	ldr	r5, [pc, #148]	; (24fc <system_clock_init+0xb8>)
    2468:	b2e0      	uxtb	r0, r4
    246a:	4669      	mov	r1, sp
    246c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    246e:	3401      	adds	r4, #1
    2470:	2c1c      	cmp	r4, #28
    2472:	d1f9      	bne.n	2468 <system_clock_init+0x24>
	config->run_in_standby  = false;
    2474:	a803      	add	r0, sp, #12
    2476:	2400      	movs	r4, #0
    2478:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    247a:	2301      	movs	r3, #1
    247c:	4698      	mov	r8, r3
    247e:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2480:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2482:	4b1f      	ldr	r3, [pc, #124]	; (2500 <system_clock_init+0xbc>)
    2484:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2486:	2006      	movs	r0, #6
    2488:	4b1e      	ldr	r3, [pc, #120]	; (2504 <system_clock_init+0xc0>)
    248a:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    248c:	4b1e      	ldr	r3, [pc, #120]	; (2508 <system_clock_init+0xc4>)
    248e:	4798      	blx	r3
	config->high_when_disabled = false;
    2490:	466b      	mov	r3, sp
    2492:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2494:	2706      	movs	r7, #6
    2496:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    2498:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    249a:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    249c:	2308      	movs	r3, #8
    249e:	9301      	str	r3, [sp, #4]
    24a0:	4669      	mov	r1, sp
    24a2:	2001      	movs	r0, #1
    24a4:	4e19      	ldr	r6, [pc, #100]	; (250c <system_clock_init+0xc8>)
    24a6:	47b0      	blx	r6
    24a8:	2001      	movs	r0, #1
    24aa:	4d19      	ldr	r5, [pc, #100]	; (2510 <system_clock_init+0xcc>)
    24ac:	47a8      	blx	r5
	config->high_when_disabled = false;
    24ae:	466b      	mov	r3, sp
    24b0:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    24b2:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    24b4:	725c      	strb	r4, [r3, #9]
    24b6:	2303      	movs	r3, #3
    24b8:	466a      	mov	r2, sp
    24ba:	7013      	strb	r3, [r2, #0]
    24bc:	333d      	adds	r3, #61	; 0x3d
    24be:	9301      	str	r3, [sp, #4]
    24c0:	4669      	mov	r1, sp
    24c2:	2004      	movs	r0, #4
    24c4:	47b0      	blx	r6
    24c6:	2004      	movs	r0, #4
    24c8:	47a8      	blx	r5
	PM->CPUSEL.reg = (uint32_t)divider;
    24ca:	4b12      	ldr	r3, [pc, #72]	; (2514 <system_clock_init+0xd0>)
    24cc:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    24ce:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    24d0:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    24d2:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    24d4:	4643      	mov	r3, r8
    24d6:	9301      	str	r3, [sp, #4]
	config->high_when_disabled = false;
    24d8:	466b      	mov	r3, sp
    24da:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    24dc:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    24de:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    24e0:	725c      	strb	r4, [r3, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    24e2:	4669      	mov	r1, sp
    24e4:	2000      	movs	r0, #0
    24e6:	47b0      	blx	r6
    24e8:	2000      	movs	r0, #0
    24ea:	47a8      	blx	r5
#endif
}
    24ec:	b004      	add	sp, #16
    24ee:	bc04      	pop	{r2}
    24f0:	4690      	mov	r8, r2
    24f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24f4:	40000800 	.word	0x40000800
    24f8:	41004000 	.word	0x41004000
    24fc:	00002751 	.word	0x00002751
    2500:	00002379 	.word	0x00002379
    2504:	000023b5 	.word	0x000023b5
    2508:	00002519 	.word	0x00002519
    250c:	0000253d 	.word	0x0000253d
    2510:	000025f5 	.word	0x000025f5
    2514:	40000400 	.word	0x40000400

00002518 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2518:	4a06      	ldr	r2, [pc, #24]	; (2534 <system_gclk_init+0x1c>)
    251a:	6993      	ldr	r3, [r2, #24]
    251c:	2108      	movs	r1, #8
    251e:	430b      	orrs	r3, r1
    2520:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2522:	2201      	movs	r2, #1
    2524:	4b04      	ldr	r3, [pc, #16]	; (2538 <system_gclk_init+0x20>)
    2526:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2528:	0019      	movs	r1, r3
    252a:	780b      	ldrb	r3, [r1, #0]
    252c:	4213      	tst	r3, r2
    252e:	d1fc      	bne.n	252a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2530:	4770      	bx	lr
    2532:	46c0      	nop			; (mov r8, r8)
    2534:	40000400 	.word	0x40000400
    2538:	40000c00 	.word	0x40000c00

0000253c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    253c:	b570      	push	{r4, r5, r6, lr}
    253e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2540:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2542:	780d      	ldrb	r5, [r1, #0]
    2544:	022d      	lsls	r5, r5, #8
    2546:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2548:	784b      	ldrb	r3, [r1, #1]
    254a:	2b00      	cmp	r3, #0
    254c:	d002      	beq.n	2554 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    254e:	2380      	movs	r3, #128	; 0x80
    2550:	02db      	lsls	r3, r3, #11
    2552:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2554:	7a4b      	ldrb	r3, [r1, #9]
    2556:	2b00      	cmp	r3, #0
    2558:	d002      	beq.n	2560 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    255a:	2380      	movs	r3, #128	; 0x80
    255c:	031b      	lsls	r3, r3, #12
    255e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2560:	6848      	ldr	r0, [r1, #4]
    2562:	2801      	cmp	r0, #1
    2564:	d910      	bls.n	2588 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2566:	1e43      	subs	r3, r0, #1
    2568:	4218      	tst	r0, r3
    256a:	d134      	bne.n	25d6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    256c:	2802      	cmp	r0, #2
    256e:	d930      	bls.n	25d2 <system_gclk_gen_set_config+0x96>
    2570:	2302      	movs	r3, #2
    2572:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2574:	3201      	adds	r2, #1
						mask <<= 1) {
    2576:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2578:	4298      	cmp	r0, r3
    257a:	d8fb      	bhi.n	2574 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    257c:	0212      	lsls	r2, r2, #8
    257e:	4332      	orrs	r2, r6
    2580:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	035b      	lsls	r3, r3, #13
    2586:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2588:	7a0b      	ldrb	r3, [r1, #8]
    258a:	2b00      	cmp	r3, #0
    258c:	d002      	beq.n	2594 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    258e:	2380      	movs	r3, #128	; 0x80
    2590:	039b      	lsls	r3, r3, #14
    2592:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2594:	4a13      	ldr	r2, [pc, #76]	; (25e4 <system_gclk_gen_set_config+0xa8>)
    2596:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2598:	b25b      	sxtb	r3, r3
    259a:	2b00      	cmp	r3, #0
    259c:	dbfb      	blt.n	2596 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    259e:	4b12      	ldr	r3, [pc, #72]	; (25e8 <system_gclk_gen_set_config+0xac>)
    25a0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    25a2:	4b12      	ldr	r3, [pc, #72]	; (25ec <system_gclk_gen_set_config+0xb0>)
    25a4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25a6:	4a0f      	ldr	r2, [pc, #60]	; (25e4 <system_gclk_gen_set_config+0xa8>)
    25a8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    25aa:	b25b      	sxtb	r3, r3
    25ac:	2b00      	cmp	r3, #0
    25ae:	dbfb      	blt.n	25a8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    25b0:	4b0c      	ldr	r3, [pc, #48]	; (25e4 <system_gclk_gen_set_config+0xa8>)
    25b2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25b4:	001a      	movs	r2, r3
    25b6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    25b8:	b25b      	sxtb	r3, r3
    25ba:	2b00      	cmp	r3, #0
    25bc:	dbfb      	blt.n	25b6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    25be:	4a09      	ldr	r2, [pc, #36]	; (25e4 <system_gclk_gen_set_config+0xa8>)
    25c0:	6853      	ldr	r3, [r2, #4]
    25c2:	2180      	movs	r1, #128	; 0x80
    25c4:	0249      	lsls	r1, r1, #9
    25c6:	400b      	ands	r3, r1
    25c8:	431d      	orrs	r5, r3
    25ca:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    25cc:	4b08      	ldr	r3, [pc, #32]	; (25f0 <system_gclk_gen_set_config+0xb4>)
    25ce:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25d0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    25d2:	2200      	movs	r2, #0
    25d4:	e7d2      	b.n	257c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    25d6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    25d8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    25da:	2380      	movs	r3, #128	; 0x80
    25dc:	029b      	lsls	r3, r3, #10
    25de:	431d      	orrs	r5, r3
    25e0:	e7d2      	b.n	2588 <system_gclk_gen_set_config+0x4c>
    25e2:	46c0      	nop			; (mov r8, r8)
    25e4:	40000c00 	.word	0x40000c00
    25e8:	00001a99 	.word	0x00001a99
    25ec:	40000c08 	.word	0x40000c08
    25f0:	00001ad9 	.word	0x00001ad9

000025f4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    25f4:	b510      	push	{r4, lr}
    25f6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25f8:	4a0b      	ldr	r2, [pc, #44]	; (2628 <system_gclk_gen_enable+0x34>)
    25fa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25fc:	b25b      	sxtb	r3, r3
    25fe:	2b00      	cmp	r3, #0
    2600:	dbfb      	blt.n	25fa <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2602:	4b0a      	ldr	r3, [pc, #40]	; (262c <system_gclk_gen_enable+0x38>)
    2604:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2606:	4b0a      	ldr	r3, [pc, #40]	; (2630 <system_gclk_gen_enable+0x3c>)
    2608:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    260a:	4a07      	ldr	r2, [pc, #28]	; (2628 <system_gclk_gen_enable+0x34>)
    260c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    260e:	b25b      	sxtb	r3, r3
    2610:	2b00      	cmp	r3, #0
    2612:	dbfb      	blt.n	260c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2614:	4a04      	ldr	r2, [pc, #16]	; (2628 <system_gclk_gen_enable+0x34>)
    2616:	6851      	ldr	r1, [r2, #4]
    2618:	2380      	movs	r3, #128	; 0x80
    261a:	025b      	lsls	r3, r3, #9
    261c:	430b      	orrs	r3, r1
    261e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2620:	4b04      	ldr	r3, [pc, #16]	; (2634 <system_gclk_gen_enable+0x40>)
    2622:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2624:	bd10      	pop	{r4, pc}
    2626:	46c0      	nop			; (mov r8, r8)
    2628:	40000c00 	.word	0x40000c00
    262c:	00001a99 	.word	0x00001a99
    2630:	40000c04 	.word	0x40000c04
    2634:	00001ad9 	.word	0x00001ad9

00002638 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2638:	b570      	push	{r4, r5, r6, lr}
    263a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    263c:	4a1a      	ldr	r2, [pc, #104]	; (26a8 <system_gclk_gen_get_hz+0x70>)
    263e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2640:	b25b      	sxtb	r3, r3
    2642:	2b00      	cmp	r3, #0
    2644:	dbfb      	blt.n	263e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2646:	4b19      	ldr	r3, [pc, #100]	; (26ac <system_gclk_gen_get_hz+0x74>)
    2648:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    264a:	4b19      	ldr	r3, [pc, #100]	; (26b0 <system_gclk_gen_get_hz+0x78>)
    264c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    264e:	4a16      	ldr	r2, [pc, #88]	; (26a8 <system_gclk_gen_get_hz+0x70>)
    2650:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2652:	b25b      	sxtb	r3, r3
    2654:	2b00      	cmp	r3, #0
    2656:	dbfb      	blt.n	2650 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2658:	4e13      	ldr	r6, [pc, #76]	; (26a8 <system_gclk_gen_get_hz+0x70>)
    265a:	6870      	ldr	r0, [r6, #4]
    265c:	04c0      	lsls	r0, r0, #19
    265e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2660:	4b14      	ldr	r3, [pc, #80]	; (26b4 <system_gclk_gen_get_hz+0x7c>)
    2662:	4798      	blx	r3
    2664:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2666:	4b12      	ldr	r3, [pc, #72]	; (26b0 <system_gclk_gen_get_hz+0x78>)
    2668:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    266a:	6876      	ldr	r6, [r6, #4]
    266c:	02f6      	lsls	r6, r6, #11
    266e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2670:	4b11      	ldr	r3, [pc, #68]	; (26b8 <system_gclk_gen_get_hz+0x80>)
    2672:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2674:	4a0c      	ldr	r2, [pc, #48]	; (26a8 <system_gclk_gen_get_hz+0x70>)
    2676:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2678:	b25b      	sxtb	r3, r3
    267a:	2b00      	cmp	r3, #0
    267c:	dbfb      	blt.n	2676 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    267e:	4b0a      	ldr	r3, [pc, #40]	; (26a8 <system_gclk_gen_get_hz+0x70>)
    2680:	689c      	ldr	r4, [r3, #8]
    2682:	0224      	lsls	r4, r4, #8
    2684:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2686:	4b0d      	ldr	r3, [pc, #52]	; (26bc <system_gclk_gen_get_hz+0x84>)
    2688:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    268a:	2e00      	cmp	r6, #0
    268c:	d107      	bne.n	269e <system_gclk_gen_get_hz+0x66>
    268e:	2c01      	cmp	r4, #1
    2690:	d907      	bls.n	26a2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2692:	0021      	movs	r1, r4
    2694:	0028      	movs	r0, r5
    2696:	4b0a      	ldr	r3, [pc, #40]	; (26c0 <system_gclk_gen_get_hz+0x88>)
    2698:	4798      	blx	r3
    269a:	0005      	movs	r5, r0
    269c:	e001      	b.n	26a2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    269e:	3401      	adds	r4, #1
    26a0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    26a2:	0028      	movs	r0, r5
    26a4:	bd70      	pop	{r4, r5, r6, pc}
    26a6:	46c0      	nop			; (mov r8, r8)
    26a8:	40000c00 	.word	0x40000c00
    26ac:	00001a99 	.word	0x00001a99
    26b0:	40000c04 	.word	0x40000c04
    26b4:	000022fd 	.word	0x000022fd
    26b8:	40000c08 	.word	0x40000c08
    26bc:	00001ad9 	.word	0x00001ad9
    26c0:	00002e15 	.word	0x00002e15

000026c4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    26c4:	b510      	push	{r4, lr}
    26c6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    26c8:	4b06      	ldr	r3, [pc, #24]	; (26e4 <system_gclk_chan_enable+0x20>)
    26ca:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26cc:	4b06      	ldr	r3, [pc, #24]	; (26e8 <system_gclk_chan_enable+0x24>)
    26ce:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    26d0:	4a06      	ldr	r2, [pc, #24]	; (26ec <system_gclk_chan_enable+0x28>)
    26d2:	8853      	ldrh	r3, [r2, #2]
    26d4:	2180      	movs	r1, #128	; 0x80
    26d6:	01c9      	lsls	r1, r1, #7
    26d8:	430b      	orrs	r3, r1
    26da:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    26dc:	4b04      	ldr	r3, [pc, #16]	; (26f0 <system_gclk_chan_enable+0x2c>)
    26de:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26e0:	bd10      	pop	{r4, pc}
    26e2:	46c0      	nop			; (mov r8, r8)
    26e4:	00001a99 	.word	0x00001a99
    26e8:	40000c02 	.word	0x40000c02
    26ec:	40000c00 	.word	0x40000c00
    26f0:	00001ad9 	.word	0x00001ad9

000026f4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    26f4:	b510      	push	{r4, lr}
    26f6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    26f8:	4b0f      	ldr	r3, [pc, #60]	; (2738 <system_gclk_chan_disable+0x44>)
    26fa:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26fc:	4b0f      	ldr	r3, [pc, #60]	; (273c <system_gclk_chan_disable+0x48>)
    26fe:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2700:	4a0f      	ldr	r2, [pc, #60]	; (2740 <system_gclk_chan_disable+0x4c>)
    2702:	8853      	ldrh	r3, [r2, #2]
    2704:	051b      	lsls	r3, r3, #20
    2706:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2708:	8853      	ldrh	r3, [r2, #2]
    270a:	490e      	ldr	r1, [pc, #56]	; (2744 <system_gclk_chan_disable+0x50>)
    270c:	400b      	ands	r3, r1
    270e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2710:	8853      	ldrh	r3, [r2, #2]
    2712:	490d      	ldr	r1, [pc, #52]	; (2748 <system_gclk_chan_disable+0x54>)
    2714:	400b      	ands	r3, r1
    2716:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2718:	0011      	movs	r1, r2
    271a:	2280      	movs	r2, #128	; 0x80
    271c:	01d2      	lsls	r2, r2, #7
    271e:	884b      	ldrh	r3, [r1, #2]
    2720:	4213      	tst	r3, r2
    2722:	d1fc      	bne.n	271e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2724:	4906      	ldr	r1, [pc, #24]	; (2740 <system_gclk_chan_disable+0x4c>)
    2726:	884a      	ldrh	r2, [r1, #2]
    2728:	0203      	lsls	r3, r0, #8
    272a:	4806      	ldr	r0, [pc, #24]	; (2744 <system_gclk_chan_disable+0x50>)
    272c:	4002      	ands	r2, r0
    272e:	4313      	orrs	r3, r2
    2730:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2732:	4b06      	ldr	r3, [pc, #24]	; (274c <system_gclk_chan_disable+0x58>)
    2734:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2736:	bd10      	pop	{r4, pc}
    2738:	00001a99 	.word	0x00001a99
    273c:	40000c02 	.word	0x40000c02
    2740:	40000c00 	.word	0x40000c00
    2744:	fffff0ff 	.word	0xfffff0ff
    2748:	ffffbfff 	.word	0xffffbfff
    274c:	00001ad9 	.word	0x00001ad9

00002750 <system_gclk_chan_set_config>:
{
    2750:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2752:	780c      	ldrb	r4, [r1, #0]
    2754:	0224      	lsls	r4, r4, #8
    2756:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2758:	4b02      	ldr	r3, [pc, #8]	; (2764 <system_gclk_chan_set_config+0x14>)
    275a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    275c:	b2a4      	uxth	r4, r4
    275e:	4b02      	ldr	r3, [pc, #8]	; (2768 <system_gclk_chan_set_config+0x18>)
    2760:	805c      	strh	r4, [r3, #2]
}
    2762:	bd10      	pop	{r4, pc}
    2764:	000026f5 	.word	0x000026f5
    2768:	40000c00 	.word	0x40000c00

0000276c <system_gclk_chan_lock>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_lock(
		const uint8_t channel)
{
    276c:	b510      	push	{r4, lr}
    276e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2770:	4b06      	ldr	r3, [pc, #24]	; (278c <system_gclk_chan_lock+0x20>)
    2772:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2774:	4b06      	ldr	r3, [pc, #24]	; (2790 <system_gclk_chan_lock+0x24>)
    2776:	701c      	strb	r4, [r3, #0]

	/* Lock the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN;
    2778:	4a06      	ldr	r2, [pc, #24]	; (2794 <system_gclk_chan_lock+0x28>)
    277a:	8853      	ldrh	r3, [r2, #2]
    277c:	21c0      	movs	r1, #192	; 0xc0
    277e:	0209      	lsls	r1, r1, #8
    2780:	430b      	orrs	r3, r1
    2782:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2784:	4b04      	ldr	r3, [pc, #16]	; (2798 <system_gclk_chan_lock+0x2c>)
    2786:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2788:	bd10      	pop	{r4, pc}
    278a:	46c0      	nop			; (mov r8, r8)
    278c:	00001a99 	.word	0x00001a99
    2790:	40000c02 	.word	0x40000c02
    2794:	40000c00 	.word	0x40000c00
    2798:	00001ad9 	.word	0x00001ad9

0000279c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    279c:	b510      	push	{r4, lr}
    279e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    27a0:	4b06      	ldr	r3, [pc, #24]	; (27bc <system_gclk_chan_get_hz+0x20>)
    27a2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    27a4:	4b06      	ldr	r3, [pc, #24]	; (27c0 <system_gclk_chan_get_hz+0x24>)
    27a6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    27a8:	4b06      	ldr	r3, [pc, #24]	; (27c4 <system_gclk_chan_get_hz+0x28>)
    27aa:	885c      	ldrh	r4, [r3, #2]
    27ac:	0524      	lsls	r4, r4, #20
    27ae:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    27b0:	4b05      	ldr	r3, [pc, #20]	; (27c8 <system_gclk_chan_get_hz+0x2c>)
    27b2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    27b4:	0020      	movs	r0, r4
    27b6:	4b05      	ldr	r3, [pc, #20]	; (27cc <system_gclk_chan_get_hz+0x30>)
    27b8:	4798      	blx	r3
}
    27ba:	bd10      	pop	{r4, pc}
    27bc:	00001a99 	.word	0x00001a99
    27c0:	40000c02 	.word	0x40000c02
    27c4:	40000c00 	.word	0x40000c00
    27c8:	00001ad9 	.word	0x00001ad9
    27cc:	00002639 	.word	0x00002639

000027d0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    27d0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    27d2:	78d3      	ldrb	r3, [r2, #3]
    27d4:	2b00      	cmp	r3, #0
    27d6:	d135      	bne.n	2844 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    27d8:	7813      	ldrb	r3, [r2, #0]
    27da:	2b80      	cmp	r3, #128	; 0x80
    27dc:	d029      	beq.n	2832 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    27de:	061b      	lsls	r3, r3, #24
    27e0:	2480      	movs	r4, #128	; 0x80
    27e2:	0264      	lsls	r4, r4, #9
    27e4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    27e6:	7854      	ldrb	r4, [r2, #1]
    27e8:	2502      	movs	r5, #2
    27ea:	43ac      	bics	r4, r5
    27ec:	d106      	bne.n	27fc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    27ee:	7894      	ldrb	r4, [r2, #2]
    27f0:	2c00      	cmp	r4, #0
    27f2:	d120      	bne.n	2836 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    27f4:	2480      	movs	r4, #128	; 0x80
    27f6:	02a4      	lsls	r4, r4, #10
    27f8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    27fa:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27fc:	7854      	ldrb	r4, [r2, #1]
    27fe:	3c01      	subs	r4, #1
    2800:	2c01      	cmp	r4, #1
    2802:	d91c      	bls.n	283e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2804:	040d      	lsls	r5, r1, #16
    2806:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2808:	24a0      	movs	r4, #160	; 0xa0
    280a:	05e4      	lsls	r4, r4, #23
    280c:	432c      	orrs	r4, r5
    280e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2810:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2812:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2814:	24d0      	movs	r4, #208	; 0xd0
    2816:	0624      	lsls	r4, r4, #24
    2818:	432c      	orrs	r4, r5
    281a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    281c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    281e:	78d4      	ldrb	r4, [r2, #3]
    2820:	2c00      	cmp	r4, #0
    2822:	d122      	bne.n	286a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2824:	035b      	lsls	r3, r3, #13
    2826:	d51c      	bpl.n	2862 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2828:	7893      	ldrb	r3, [r2, #2]
    282a:	2b01      	cmp	r3, #1
    282c:	d01e      	beq.n	286c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    282e:	6141      	str	r1, [r0, #20]
    2830:	e017      	b.n	2862 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2832:	2300      	movs	r3, #0
    2834:	e7d7      	b.n	27e6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2836:	24c0      	movs	r4, #192	; 0xc0
    2838:	02e4      	lsls	r4, r4, #11
    283a:	4323      	orrs	r3, r4
    283c:	e7dd      	b.n	27fa <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    283e:	4c0d      	ldr	r4, [pc, #52]	; (2874 <_system_pinmux_config+0xa4>)
    2840:	4023      	ands	r3, r4
    2842:	e7df      	b.n	2804 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2844:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2846:	040c      	lsls	r4, r1, #16
    2848:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    284a:	23a0      	movs	r3, #160	; 0xa0
    284c:	05db      	lsls	r3, r3, #23
    284e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2850:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2852:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2854:	23d0      	movs	r3, #208	; 0xd0
    2856:	061b      	lsls	r3, r3, #24
    2858:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    285a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    285c:	78d3      	ldrb	r3, [r2, #3]
    285e:	2b00      	cmp	r3, #0
    2860:	d103      	bne.n	286a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2862:	7853      	ldrb	r3, [r2, #1]
    2864:	3b01      	subs	r3, #1
    2866:	2b01      	cmp	r3, #1
    2868:	d902      	bls.n	2870 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    286a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    286c:	6181      	str	r1, [r0, #24]
    286e:	e7f8      	b.n	2862 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2870:	6081      	str	r1, [r0, #8]
}
    2872:	e7fa      	b.n	286a <_system_pinmux_config+0x9a>
    2874:	fffbffff 	.word	0xfffbffff

00002878 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2878:	b510      	push	{r4, lr}
    287a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    287c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    287e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2880:	2900      	cmp	r1, #0
    2882:	d104      	bne.n	288e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2884:	0943      	lsrs	r3, r0, #5
    2886:	01db      	lsls	r3, r3, #7
    2888:	4905      	ldr	r1, [pc, #20]	; (28a0 <system_pinmux_pin_set_config+0x28>)
    288a:	468c      	mov	ip, r1
    288c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    288e:	241f      	movs	r4, #31
    2890:	4020      	ands	r0, r4
    2892:	2101      	movs	r1, #1
    2894:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2896:	0018      	movs	r0, r3
    2898:	4b02      	ldr	r3, [pc, #8]	; (28a4 <system_pinmux_pin_set_config+0x2c>)
    289a:	4798      	blx	r3
}
    289c:	bd10      	pop	{r4, pc}
    289e:	46c0      	nop			; (mov r8, r8)
    28a0:	41004400 	.word	0x41004400
    28a4:	000027d1 	.word	0x000027d1

000028a8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    28a8:	4770      	bx	lr
	...

000028ac <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    28ac:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    28ae:	4b05      	ldr	r3, [pc, #20]	; (28c4 <system_init+0x18>)
    28b0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    28b2:	4b05      	ldr	r3, [pc, #20]	; (28c8 <system_init+0x1c>)
    28b4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    28b6:	4b05      	ldr	r3, [pc, #20]	; (28cc <system_init+0x20>)
    28b8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    28ba:	4b05      	ldr	r3, [pc, #20]	; (28d0 <system_init+0x24>)
    28bc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    28be:	4b05      	ldr	r3, [pc, #20]	; (28d4 <system_init+0x28>)
    28c0:	4798      	blx	r3
}
    28c2:	bd10      	pop	{r4, pc}
    28c4:	00002445 	.word	0x00002445
    28c8:	00001b09 	.word	0x00001b09
    28cc:	000028a9 	.word	0x000028a9
    28d0:	0000144d 	.word	0x0000144d
    28d4:	000028a9 	.word	0x000028a9

000028d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    28d8:	e7fe      	b.n	28d8 <Dummy_Handler>
	...

000028dc <Reset_Handler>:
{
    28dc:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    28de:	4a1a      	ldr	r2, [pc, #104]	; (2948 <Reset_Handler+0x6c>)
    28e0:	4b1a      	ldr	r3, [pc, #104]	; (294c <Reset_Handler+0x70>)
    28e2:	429a      	cmp	r2, r3
    28e4:	d011      	beq.n	290a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    28e6:	001a      	movs	r2, r3
    28e8:	4b19      	ldr	r3, [pc, #100]	; (2950 <Reset_Handler+0x74>)
    28ea:	429a      	cmp	r2, r3
    28ec:	d20d      	bcs.n	290a <Reset_Handler+0x2e>
    28ee:	4a19      	ldr	r2, [pc, #100]	; (2954 <Reset_Handler+0x78>)
    28f0:	3303      	adds	r3, #3
    28f2:	1a9b      	subs	r3, r3, r2
    28f4:	089b      	lsrs	r3, r3, #2
    28f6:	3301      	adds	r3, #1
    28f8:	009b      	lsls	r3, r3, #2
    28fa:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    28fc:	4813      	ldr	r0, [pc, #76]	; (294c <Reset_Handler+0x70>)
    28fe:	4912      	ldr	r1, [pc, #72]	; (2948 <Reset_Handler+0x6c>)
    2900:	588c      	ldr	r4, [r1, r2]
    2902:	5084      	str	r4, [r0, r2]
    2904:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2906:	429a      	cmp	r2, r3
    2908:	d1fa      	bne.n	2900 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    290a:	4a13      	ldr	r2, [pc, #76]	; (2958 <Reset_Handler+0x7c>)
    290c:	4b13      	ldr	r3, [pc, #76]	; (295c <Reset_Handler+0x80>)
    290e:	429a      	cmp	r2, r3
    2910:	d20a      	bcs.n	2928 <Reset_Handler+0x4c>
    2912:	43d3      	mvns	r3, r2
    2914:	4911      	ldr	r1, [pc, #68]	; (295c <Reset_Handler+0x80>)
    2916:	185b      	adds	r3, r3, r1
    2918:	2103      	movs	r1, #3
    291a:	438b      	bics	r3, r1
    291c:	3304      	adds	r3, #4
    291e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2920:	2100      	movs	r1, #0
    2922:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2924:	4293      	cmp	r3, r2
    2926:	d1fc      	bne.n	2922 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2928:	4a0d      	ldr	r2, [pc, #52]	; (2960 <Reset_Handler+0x84>)
    292a:	21ff      	movs	r1, #255	; 0xff
    292c:	4b0d      	ldr	r3, [pc, #52]	; (2964 <Reset_Handler+0x88>)
    292e:	438b      	bics	r3, r1
    2930:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2932:	4a0d      	ldr	r2, [pc, #52]	; (2968 <Reset_Handler+0x8c>)
    2934:	6853      	ldr	r3, [r2, #4]
    2936:	397f      	subs	r1, #127	; 0x7f
    2938:	430b      	orrs	r3, r1
    293a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    293c:	4b0b      	ldr	r3, [pc, #44]	; (296c <Reset_Handler+0x90>)
    293e:	4798      	blx	r3
        main();
    2940:	4b0b      	ldr	r3, [pc, #44]	; (2970 <Reset_Handler+0x94>)
    2942:	4798      	blx	r3
    2944:	e7fe      	b.n	2944 <Reset_Handler+0x68>
    2946:	46c0      	nop			; (mov r8, r8)
    2948:	00003b74 	.word	0x00003b74
    294c:	20000000 	.word	0x20000000
    2950:	20000070 	.word	0x20000070
    2954:	20000004 	.word	0x20000004
    2958:	20000070 	.word	0x20000070
    295c:	20005638 	.word	0x20005638
    2960:	e000ed00 	.word	0xe000ed00
    2964:	00000000 	.word	0x00000000
    2968:	41004000 	.word	0x41004000
    296c:	00002f81 	.word	0x00002f81
    2970:	00002d45 	.word	0x00002d45

00002974 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2974:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2976:	4a06      	ldr	r2, [pc, #24]	; (2990 <_sbrk+0x1c>)
    2978:	6812      	ldr	r2, [r2, #0]
    297a:	2a00      	cmp	r2, #0
    297c:	d004      	beq.n	2988 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    297e:	4a04      	ldr	r2, [pc, #16]	; (2990 <_sbrk+0x1c>)
    2980:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2982:	18c3      	adds	r3, r0, r3
    2984:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2986:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2988:	4902      	ldr	r1, [pc, #8]	; (2994 <_sbrk+0x20>)
    298a:	4a01      	ldr	r2, [pc, #4]	; (2990 <_sbrk+0x1c>)
    298c:	6011      	str	r1, [r2, #0]
    298e:	e7f6      	b.n	297e <_sbrk+0xa>
    2990:	200000c4 	.word	0x200000c4
    2994:	20007638 	.word	0x20007638

00002998 <IIC_Write>:

unsigned char IIC_Read_Error_Count;
unsigned char IIC_Write_Error_Count;

bool IIC_Write(IIC_Dev_t OBJ)
{
    2998:	b084      	sub	sp, #16
    299a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    299c:	1c05      	adds	r5, r0, #0
    299e:	0004      	movs	r4, r0
    29a0:	9006      	str	r0, [sp, #24]
    29a2:	9107      	str	r1, [sp, #28]
    29a4:	9208      	str	r2, [sp, #32]
    29a6:	9309      	str	r3, [sp, #36]	; 0x24
	packet.address = OBJ.address;					// I2C Addr m
    29a8:	4b0f      	ldr	r3, [pc, #60]	; (29e8 <IIC_Write+0x50>)
    29aa:	801d      	strh	r5, [r3, #0]
	packet.data_length = OBJ.Write_length ;			// I2C gJ
    29ac:	0c24      	lsrs	r4, r4, #16
    29ae:	805c      	strh	r4, [r3, #2]
	packet.data = OBJ.Write_Buf ;					// I2C Regm + 
    29b0:	6059      	str	r1, [r3, #4]
    29b2:	2430      	movs	r4, #48	; 0x30
	unsigned int count = 0;
	while(1)
	{
		switch(i2c_master_write_packet_wait(&i2c_master_instance, &packet))
    29b4:	4d0d      	ldr	r5, [pc, #52]	; (29ec <IIC_Write+0x54>)
    29b6:	490c      	ldr	r1, [pc, #48]	; (29e8 <IIC_Write+0x50>)
    29b8:	480d      	ldr	r0, [pc, #52]	; (29f0 <IIC_Write+0x58>)
    29ba:	47a8      	blx	r5
    29bc:	2800      	cmp	r0, #0
    29be:	d010      	beq.n	29e2 <IIC_Write+0x4a>
			
			//case STATUS_ERR_TIMEOUT:
				//return false;
			
			default:
				uTXByte(Debug_COM, 'W');
    29c0:	4f0c      	ldr	r7, [pc, #48]	; (29f4 <IIC_Write+0x5c>)
    29c2:	2157      	movs	r1, #87	; 0x57
    29c4:	0038      	movs	r0, r7
    29c6:	4e0c      	ldr	r6, [pc, #48]	; (29f8 <IIC_Write+0x60>)
    29c8:	47b0      	blx	r6
				uTXByte(Debug_COM, count + 0x30);
    29ca:	0021      	movs	r1, r4
    29cc:	0038      	movs	r0, r7
    29ce:	47b0      	blx	r6
    29d0:	3401      	adds	r4, #1
    29d2:	b2e4      	uxtb	r4, r4
				if(count++ == 3)	return false;
    29d4:	2c34      	cmp	r4, #52	; 0x34
    29d6:	d1ee      	bne.n	29b6 <IIC_Write+0x1e>
    29d8:	2000      	movs	r0, #0
				break;
		}
	}
}
    29da:	bcf8      	pop	{r3, r4, r5, r6, r7}
    29dc:	bc08      	pop	{r3}
    29de:	b004      	add	sp, #16
    29e0:	4718      	bx	r3
				return true;
    29e2:	2001      	movs	r0, #1
    29e4:	e7f9      	b.n	29da <IIC_Write+0x42>
    29e6:	46c0      	nop			; (mov r8, r8)
    29e8:	200001a0 	.word	0x200001a0
    29ec:	0000050d 	.word	0x0000050d
    29f0:	20002cb8 	.word	0x20002cb8
    29f4:	20000120 	.word	0x20000120
    29f8:	00000d31 	.word	0x00000d31

000029fc <IIC_Read>:
}



bool IIC_Read(IIC_Dev_t OBJ)
{
    29fc:	b084      	sub	sp, #16
    29fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a00:	9006      	str	r0, [sp, #24]
    2a02:	9107      	str	r1, [sp, #28]
    2a04:	1c11      	adds	r1, r2, #0
    2a06:	9208      	str	r2, [sp, #32]
    2a08:	001a      	movs	r2, r3
    2a0a:	9309      	str	r3, [sp, #36]	; 0x24
	packet.address = OBJ.address;
    2a0c:	4b0e      	ldr	r3, [pc, #56]	; (2a48 <IIC_Read+0x4c>)
    2a0e:	8018      	strh	r0, [r3, #0]
	packet.data_length = OBJ.Read_length;
    2a10:	8059      	strh	r1, [r3, #2]
	packet.data = OBJ.Read_Buf;
    2a12:	605a      	str	r2, [r3, #4]
    2a14:	2430      	movs	r4, #48	; 0x30
	unsigned int count = 0;

	while(1)
	{
		switch(i2c_master_read_packet_wait(&i2c_master_instance, &packet))
    2a16:	4d0d      	ldr	r5, [pc, #52]	; (2a4c <IIC_Read+0x50>)
    2a18:	490b      	ldr	r1, [pc, #44]	; (2a48 <IIC_Read+0x4c>)
    2a1a:	480d      	ldr	r0, [pc, #52]	; (2a50 <IIC_Read+0x54>)
    2a1c:	47a8      	blx	r5
    2a1e:	2800      	cmp	r0, #0
    2a20:	d010      	beq.n	2a44 <IIC_Read+0x48>
		{
			case STATUS_OK:
			return true;
			
			default:
			uTXByte(Debug_COM, 'R');
    2a22:	4f0c      	ldr	r7, [pc, #48]	; (2a54 <IIC_Read+0x58>)
    2a24:	2152      	movs	r1, #82	; 0x52
    2a26:	0038      	movs	r0, r7
    2a28:	4e0b      	ldr	r6, [pc, #44]	; (2a58 <IIC_Read+0x5c>)
    2a2a:	47b0      	blx	r6
			uTXByte(Debug_COM, count + 0x30);
    2a2c:	0021      	movs	r1, r4
    2a2e:	0038      	movs	r0, r7
    2a30:	47b0      	blx	r6
    2a32:	3401      	adds	r4, #1
    2a34:	b2e4      	uxtb	r4, r4
			if(count++ == 3)	return false;
    2a36:	2c34      	cmp	r4, #52	; 0x34
    2a38:	d1ee      	bne.n	2a18 <IIC_Read+0x1c>
    2a3a:	2000      	movs	r0, #0
			break;
		}
	}
}
    2a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2a3e:	bc08      	pop	{r3}
    2a40:	b004      	add	sp, #16
    2a42:	4718      	bx	r3
			return true;
    2a44:	2001      	movs	r0, #1
    2a46:	e7f9      	b.n	2a3c <IIC_Read+0x40>
    2a48:	200001a0 	.word	0x200001a0
    2a4c:	000004f9 	.word	0x000004f9
    2a50:	20002cb8 	.word	0x20002cb8
    2a54:	20000120 	.word	0x20000120
    2a58:	00000d31 	.word	0x00000d31

00002a5c <IIC_Read_packet>:

bool IIC_Read_packet(IIC_Dev_t OBJ)
{
    2a5c:	b084      	sub	sp, #16
    2a5e:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a60:	b08b      	sub	sp, #44	; 0x2c
    2a62:	1c06      	adds	r6, r0, #0
    2a64:	9007      	str	r0, [sp, #28]
    2a66:	9010      	str	r0, [sp, #64]	; 0x40
    2a68:	9108      	str	r1, [sp, #32]
    2a6a:	9111      	str	r1, [sp, #68]	; 0x44
    2a6c:	1c10      	adds	r0, r2, #0
    2a6e:	9209      	str	r2, [sp, #36]	; 0x24
    2a70:	9212      	str	r2, [sp, #72]	; 0x48
    2a72:	9313      	str	r3, [sp, #76]	; 0x4c
    2a74:	9d14      	ldr	r5, [sp, #80]	; 0x50
    2a76:	9c16      	ldr	r4, [sp, #88]	; 0x58
	packet.address = OBJ.address;
    2a78:	4a32      	ldr	r2, [pc, #200]	; (2b44 <IIC_Read_packet+0xe8>)
    2a7a:	8016      	strh	r6, [r2, #0]
	packet.data_length = OBJ.Read_length;
    2a7c:	8050      	strh	r0, [r2, #2]
	packet.data = OBJ.Read_Buf;
    2a7e:	6053      	str	r3, [r2, #4]


	if(IIC_Write(OBJ) == true)
    2a80:	aa14      	add	r2, sp, #80	; 0x50
    2a82:	4669      	mov	r1, sp
    2a84:	cac1      	ldmia	r2!, {r0, r6, r7}
    2a86:	c1c1      	stmia	r1!, {r0, r6, r7}
    2a88:	cac1      	ldmia	r2!, {r0, r6, r7}
    2a8a:	c1c1      	stmia	r1!, {r0, r6, r7}
    2a8c:	9807      	ldr	r0, [sp, #28]
    2a8e:	9908      	ldr	r1, [sp, #32]
    2a90:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2a92:	4e2d      	ldr	r6, [pc, #180]	; (2b48 <IIC_Read_packet+0xec>)
    2a94:	47b0      	blx	r6
    2a96:	2800      	cmp	r0, #0
    2a98:	d02e      	beq.n	2af8 <IIC_Read_packet+0x9c>
	{
		uart_str_COM(OBJ.Debug, "[");
    2a9a:	492c      	ldr	r1, [pc, #176]	; (2b4c <IIC_Read_packet+0xf0>)
    2a9c:	0020      	movs	r0, r4
    2a9e:	4e2c      	ldr	r6, [pc, #176]	; (2b50 <IIC_Read_packet+0xf4>)
    2aa0:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, OBJ.Read_Msg);
    2aa2:	0029      	movs	r1, r5
    2aa4:	0020      	movs	r0, r4
    2aa6:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, "_Dummy_buffer OK] ");
    2aa8:	492a      	ldr	r1, [pc, #168]	; (2b54 <IIC_Read_packet+0xf8>)
    2aaa:	0020      	movs	r0, r4
    2aac:	47b0      	blx	r6
		IIC_Write_Error_Count = 0;
    2aae:	2200      	movs	r2, #0
    2ab0:	4b29      	ldr	r3, [pc, #164]	; (2b58 <IIC_Read_packet+0xfc>)
    2ab2:	701a      	strb	r2, [r3, #0]
			while(1);
		}
	}
	
	//	Ū
	if(IIC_Read(OBJ) == true)
    2ab4:	9514      	str	r5, [sp, #80]	; 0x50
    2ab6:	9416      	str	r4, [sp, #88]	; 0x58
    2ab8:	ab14      	add	r3, sp, #80	; 0x50
    2aba:	466a      	mov	r2, sp
    2abc:	cb43      	ldmia	r3!, {r0, r1, r6}
    2abe:	c243      	stmia	r2!, {r0, r1, r6}
    2ac0:	cb43      	ldmia	r3!, {r0, r1, r6}
    2ac2:	c243      	stmia	r2!, {r0, r1, r6}
    2ac4:	9810      	ldr	r0, [sp, #64]	; 0x40
    2ac6:	9911      	ldr	r1, [sp, #68]	; 0x44
    2ac8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    2aca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2acc:	4e23      	ldr	r6, [pc, #140]	; (2b5c <IIC_Read_packet+0x100>)
    2ace:	47b0      	blx	r6
    2ad0:	2800      	cmp	r0, #0
    2ad2:	d124      	bne.n	2b1e <IIC_Read_packet+0xc2>
		uart_str_COM(OBJ.Debug, " OK] ");
		IIC_Read_Error_Count = 0;
	}
	else
	{
		uart_str_COM(OBJ.Debug, "[");
    2ad4:	491d      	ldr	r1, [pc, #116]	; (2b4c <IIC_Read_packet+0xf0>)
    2ad6:	0020      	movs	r0, r4
    2ad8:	4e1d      	ldr	r6, [pc, #116]	; (2b50 <IIC_Read_packet+0xf4>)
    2ada:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, OBJ.Read_Msg);
    2adc:	0029      	movs	r1, r5
    2ade:	0020      	movs	r0, r4
    2ae0:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, " NG] ");
    2ae2:	491f      	ldr	r1, [pc, #124]	; (2b60 <IIC_Read_packet+0x104>)
    2ae4:	0020      	movs	r0, r4
    2ae6:	47b0      	blx	r6
		if(IIC_Read_Error_Count < 3)
    2ae8:	4b1e      	ldr	r3, [pc, #120]	; (2b64 <IIC_Read_packet+0x108>)
    2aea:	781b      	ldrb	r3, [r3, #0]
    2aec:	2b02      	cmp	r3, #2
    2aee:	d828      	bhi.n	2b42 <IIC_Read_packet+0xe6>
		{
			IIC_Read_Error_Count++;
    2af0:	3301      	adds	r3, #1
    2af2:	4a1c      	ldr	r2, [pc, #112]	; (2b64 <IIC_Read_packet+0x108>)
    2af4:	7013      	strb	r3, [r2, #0]
    2af6:	e01f      	b.n	2b38 <IIC_Read_packet+0xdc>
		uart_str_COM(OBJ.Debug, "[");
    2af8:	4914      	ldr	r1, [pc, #80]	; (2b4c <IIC_Read_packet+0xf0>)
    2afa:	0020      	movs	r0, r4
    2afc:	4e14      	ldr	r6, [pc, #80]	; (2b50 <IIC_Read_packet+0xf4>)
    2afe:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, OBJ.Read_Msg);
    2b00:	0029      	movs	r1, r5
    2b02:	0020      	movs	r0, r4
    2b04:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, "_Dummy_buffer NG] ");
    2b06:	4918      	ldr	r1, [pc, #96]	; (2b68 <IIC_Read_packet+0x10c>)
    2b08:	0020      	movs	r0, r4
    2b0a:	47b0      	blx	r6
		if(IIC_Write_Error_Count < 3)
    2b0c:	4b12      	ldr	r3, [pc, #72]	; (2b58 <IIC_Read_packet+0xfc>)
    2b0e:	781b      	ldrb	r3, [r3, #0]
    2b10:	2b02      	cmp	r3, #2
    2b12:	d803      	bhi.n	2b1c <IIC_Read_packet+0xc0>
			IIC_Write_Error_Count++;
    2b14:	3301      	adds	r3, #1
    2b16:	4a10      	ldr	r2, [pc, #64]	; (2b58 <IIC_Read_packet+0xfc>)
    2b18:	7013      	strb	r3, [r2, #0]
    2b1a:	e7cb      	b.n	2ab4 <IIC_Read_packet+0x58>
    2b1c:	e7fe      	b.n	2b1c <IIC_Read_packet+0xc0>
		uart_str_COM(OBJ.Debug, "[");
    2b1e:	490b      	ldr	r1, [pc, #44]	; (2b4c <IIC_Read_packet+0xf0>)
    2b20:	0020      	movs	r0, r4
    2b22:	4e0b      	ldr	r6, [pc, #44]	; (2b50 <IIC_Read_packet+0xf4>)
    2b24:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, OBJ.Read_Msg);
    2b26:	0029      	movs	r1, r5
    2b28:	0020      	movs	r0, r4
    2b2a:	47b0      	blx	r6
		uart_str_COM(OBJ.Debug, " OK] ");
    2b2c:	490f      	ldr	r1, [pc, #60]	; (2b6c <IIC_Read_packet+0x110>)
    2b2e:	0020      	movs	r0, r4
    2b30:	47b0      	blx	r6
		IIC_Read_Error_Count = 0;
    2b32:	2200      	movs	r2, #0
    2b34:	4b0b      	ldr	r3, [pc, #44]	; (2b64 <IIC_Read_packet+0x108>)
    2b36:	701a      	strb	r2, [r3, #0]
		else
		{
			while(1);
		}
	}
}
    2b38:	b00b      	add	sp, #44	; 0x2c
    2b3a:	bcf0      	pop	{r4, r5, r6, r7}
    2b3c:	bc08      	pop	{r3}
    2b3e:	b004      	add	sp, #16
    2b40:	4718      	bx	r3
    2b42:	e7fe      	b.n	2b42 <IIC_Read_packet+0xe6>
    2b44:	200001a0 	.word	0x200001a0
    2b48:	00002999 	.word	0x00002999
    2b4c:	00003a3c 	.word	0x00003a3c
    2b50:	00000bd1 	.word	0x00000bd1
    2b54:	00003a40 	.word	0x00003a40
    2b58:	200055fc 	.word	0x200055fc
    2b5c:	000029fd 	.word	0x000029fd
    2b60:	00003a70 	.word	0x00003a70
    2b64:	200055c7 	.word	0x200055c7
    2b68:	00003a54 	.word	0x00003a54
    2b6c:	00003a68 	.word	0x00003a68

00002b70 <eID_initial>:


void eID_initial(Item_Dev_t *tmpItem)
{
    2b70:	b510      	push	{r4, lr}
    2b72:	0004      	movs	r4, r0
	
	uart_str_COM(Debug_COM, "\r eID_initial();");
    2b74:	490d      	ldr	r1, [pc, #52]	; (2bac <eID_initial+0x3c>)
    2b76:	480e      	ldr	r0, [pc, #56]	; (2bb0 <eID_initial+0x40>)
    2b78:	4b0e      	ldr	r3, [pc, #56]	; (2bb4 <eID_initial+0x44>)
    2b7a:	4798      	blx	r3
	
	//================================================================
	// 2023-03-03 gJ
	tmpItem->Write							= &eID_write_packet;
    2b7c:	4b0e      	ldr	r3, [pc, #56]	; (2bb8 <eID_initial+0x48>)
    2b7e:	6063      	str	r3, [r4, #4]
	tmpItem->Write->address					= i2c_EEPROM_ADDRESS;
    2b80:	2050      	movs	r0, #80	; 0x50
    2b82:	8018      	strh	r0, [r3, #0]
	tmpItem->Write->Write_Buf				= i2c_write_buffer;
    2b84:	4a0d      	ldr	r2, [pc, #52]	; (2bbc <eID_initial+0x4c>)
    2b86:	605a      	str	r2, [r3, #4]
	tmpItem->Write->Debug					= &IIC_Debug_Flag;
    2b88:	6861      	ldr	r1, [r4, #4]
    2b8a:	4b0d      	ldr	r3, [pc, #52]	; (2bc0 <eID_initial+0x50>)
    2b8c:	618b      	str	r3, [r1, #24]

	//================================================================
	// 2023-03-03 Ū
	
	tmpItem->Read							= &eID_Read_packet;
    2b8e:	490d      	ldr	r1, [pc, #52]	; (2bc4 <eID_initial+0x54>)
    2b90:	6021      	str	r1, [r4, #0]
	tmpItem->Read->address					= i2c_EEPROM_ADDRESS;
    2b92:	8008      	strh	r0, [r1, #0]
	tmpItem->Read->Write_Buf				= i2c_write_buffer;
    2b94:	6821      	ldr	r1, [r4, #0]
    2b96:	604a      	str	r2, [r1, #4]
	tmpItem->Read->Write_length				= 2;
    2b98:	2202      	movs	r2, #2
    2b9a:	6821      	ldr	r1, [r4, #0]
    2b9c:	804a      	strh	r2, [r1, #2]
	
	tmpItem->Read->Read_Buf					= i2c_Read_buffer;
    2b9e:	6822      	ldr	r2, [r4, #0]
    2ba0:	4909      	ldr	r1, [pc, #36]	; (2bc8 <eID_initial+0x58>)
    2ba2:	60d1      	str	r1, [r2, #12]
	tmpItem->Read->Debug					= &IIC_Debug_Flag;
    2ba4:	6822      	ldr	r2, [r4, #0]
    2ba6:	6193      	str	r3, [r2, #24]
}
    2ba8:	bd10      	pop	{r4, pc}
    2baa:	46c0      	nop			; (mov r8, r8)
    2bac:	00003adc 	.word	0x00003adc
    2bb0:	20000120 	.word	0x20000120
    2bb4:	00000bd1 	.word	0x00000bd1
    2bb8:	200055c8 	.word	0x200055c8
    2bbc:	200000e0 	.word	0x200000e0
    2bc0:	200055c6 	.word	0x200055c6
    2bc4:	2000554c 	.word	0x2000554c
    2bc8:	200000c8 	.word	0x200000c8

00002bcc <Load_eID_Flag>:

void Load_eID_Flag(Item_Dev_t *tmpItem)
{
    2bcc:	b570      	push	{r4, r5, r6, lr}
    2bce:	b094      	sub	sp, #80	; 0x50
    2bd0:	0004      	movs	r4, r0
	char str[50];
	UINT16u_t tmp16;
	tmp16.word = eMAP_eID;
	tmpItem->Read->Write_Buf[0]	= tmp16.byte[1];
    2bd2:	6803      	ldr	r3, [r0, #0]
    2bd4:	685a      	ldr	r2, [r3, #4]
    2bd6:	2300      	movs	r3, #0
    2bd8:	7013      	strb	r3, [r2, #0]
	tmpItem->Read->Write_Buf[1]	= tmp16.byte[0];
    2bda:	6802      	ldr	r2, [r0, #0]
    2bdc:	6852      	ldr	r2, [r2, #4]
    2bde:	7053      	strb	r3, [r2, #1]
	tmpItem->Read->Write_length	= 2;	// gӦmAReg_Addr
    2be0:	3302      	adds	r3, #2
    2be2:	6802      	ldr	r2, [r0, #0]
    2be4:	8053      	strh	r3, [r2, #2]
	tmpItem->Read->Read_length	= 1;	// Ū@Ӧm
    2be6:	3b01      	subs	r3, #1
    2be8:	6802      	ldr	r2, [r0, #0]
    2bea:	8113      	strh	r3, [r2, #8]
	IIC_Read_packet(*tmpItem->Read);
    2bec:	6805      	ldr	r5, [r0, #0]
    2bee:	002b      	movs	r3, r5
    2bf0:	3310      	adds	r3, #16
    2bf2:	466a      	mov	r2, sp
    2bf4:	cb43      	ldmia	r3!, {r0, r1, r6}
    2bf6:	c243      	stmia	r2!, {r0, r1, r6}
    2bf8:	cb43      	ldmia	r3!, {r0, r1, r6}
    2bfa:	c243      	stmia	r2!, {r0, r1, r6}
    2bfc:	6828      	ldr	r0, [r5, #0]
    2bfe:	6869      	ldr	r1, [r5, #4]
    2c00:	68aa      	ldr	r2, [r5, #8]
    2c02:	68eb      	ldr	r3, [r5, #12]
    2c04:	4d08      	ldr	r5, [pc, #32]	; (2c28 <Load_eID_Flag+0x5c>)
    2c06:	47a8      	blx	r5
	
	uEMS.ECM01.ePACK_ID = *(tmpItem->Read->Read_Buf);
    2c08:	6823      	ldr	r3, [r4, #0]
    2c0a:	68db      	ldr	r3, [r3, #12]
    2c0c:	781a      	ldrb	r2, [r3, #0]
    2c0e:	4b07      	ldr	r3, [pc, #28]	; (2c2c <Load_eID_Flag+0x60>)
    2c10:	715a      	strb	r2, [r3, #5]
	
	sprintf(str, "\r Load [eID] = 0x%02X", uEMS.ECM01.ePACK_ID);
    2c12:	4907      	ldr	r1, [pc, #28]	; (2c30 <Load_eID_Flag+0x64>)
    2c14:	a807      	add	r0, sp, #28
    2c16:	4b07      	ldr	r3, [pc, #28]	; (2c34 <Load_eID_Flag+0x68>)
    2c18:	4798      	blx	r3
	uart_str_COM(Debug_COM, str);
    2c1a:	a907      	add	r1, sp, #28
    2c1c:	4806      	ldr	r0, [pc, #24]	; (2c38 <Load_eID_Flag+0x6c>)
    2c1e:	4b07      	ldr	r3, [pc, #28]	; (2c3c <Load_eID_Flag+0x70>)
    2c20:	4798      	blx	r3
}
    2c22:	b014      	add	sp, #80	; 0x50
    2c24:	bd70      	pop	{r4, r5, r6, pc}
    2c26:	46c0      	nop			; (mov r8, r8)
    2c28:	00002a5d 	.word	0x00002a5d
    2c2c:	200000ec 	.word	0x200000ec
    2c30:	00003a78 	.word	0x00003a78
    2c34:	00002fdd 	.word	0x00002fdd
    2c38:	20000120 	.word	0x20000120
    2c3c:	00000bd1 	.word	0x00000bd1

00002c40 <show_eeprom_ok>:

void show_eeprom_ok(bool tmpFlag)
{
    2c40:	b510      	push	{r4, lr}
    2c42:	0004      	movs	r4, r0
	uart_str_COM(Debug_COM,  "[EEPEOM_Write ");
    2c44:	4907      	ldr	r1, [pc, #28]	; (2c64 <show_eeprom_ok+0x24>)
    2c46:	4808      	ldr	r0, [pc, #32]	; (2c68 <show_eeprom_ok+0x28>)
    2c48:	4b08      	ldr	r3, [pc, #32]	; (2c6c <show_eeprom_ok+0x2c>)
    2c4a:	4798      	blx	r3
	if(tmpFlag)
    2c4c:	2c00      	cmp	r4, #0
    2c4e:	d104      	bne.n	2c5a <show_eeprom_ok+0x1a>
		uart_str_COM(Debug_COM,  "OK]\r");
	else
		uart_str_COM(Debug_COM,  "NG]\r");
    2c50:	4907      	ldr	r1, [pc, #28]	; (2c70 <show_eeprom_ok+0x30>)
    2c52:	4805      	ldr	r0, [pc, #20]	; (2c68 <show_eeprom_ok+0x28>)
    2c54:	4b05      	ldr	r3, [pc, #20]	; (2c6c <show_eeprom_ok+0x2c>)
    2c56:	4798      	blx	r3
}
    2c58:	bd10      	pop	{r4, pc}
		uart_str_COM(Debug_COM,  "OK]\r");
    2c5a:	4906      	ldr	r1, [pc, #24]	; (2c74 <show_eeprom_ok+0x34>)
    2c5c:	4802      	ldr	r0, [pc, #8]	; (2c68 <show_eeprom_ok+0x28>)
    2c5e:	4b03      	ldr	r3, [pc, #12]	; (2c6c <show_eeprom_ok+0x2c>)
    2c60:	4798      	blx	r3
    2c62:	e7f9      	b.n	2c58 <show_eeprom_ok+0x18>
    2c64:	00003b00 	.word	0x00003b00
    2c68:	20000120 	.word	0x20000120
    2c6c:	00000bd1 	.word	0x00000bd1
    2c70:	00003b18 	.word	0x00003b18
    2c74:	00003b10 	.word	0x00003b10

00002c78 <Save_eID_Flag>:
void Save_eID_Flag(Item_Dev_t *tmpItem)
{
    2c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c7a:	b095      	sub	sp, #84	; 0x54
    2c7c:	0004      	movs	r4, r0
	UINT16u_t tmp16;
	char str[50];
	sprintf(str, "\r Save [eID] = 0x%02X", uEMS.ECM01.AFE_Board_ID);
    2c7e:	4e21      	ldr	r6, [pc, #132]	; (2d04 <Save_eID_Flag+0x8c>)
    2c80:	7932      	ldrb	r2, [r6, #4]
    2c82:	4921      	ldr	r1, [pc, #132]	; (2d08 <Save_eID_Flag+0x90>)
    2c84:	a807      	add	r0, sp, #28
    2c86:	4f21      	ldr	r7, [pc, #132]	; (2d0c <Save_eID_Flag+0x94>)
    2c88:	47b8      	blx	r7
	uart_str_COM(Debug_COM, str);
    2c8a:	a907      	add	r1, sp, #28
    2c8c:	4820      	ldr	r0, [pc, #128]	; (2d10 <Save_eID_Flag+0x98>)
    2c8e:	4d21      	ldr	r5, [pc, #132]	; (2d14 <Save_eID_Flag+0x9c>)
    2c90:	47a8      	blx	r5
	//IIC_Write_Func2(tmpItem->Write,	eMAP_eID);
	
	tmp16.word = eMAP_eID ;
	tmpItem->Write->Write_Buf[0] = tmp16.byte[1];
    2c92:	6863      	ldr	r3, [r4, #4]
    2c94:	685a      	ldr	r2, [r3, #4]
    2c96:	2300      	movs	r3, #0
    2c98:	7013      	strb	r3, [r2, #0]
	tmpItem->Write->Write_Buf[1] = tmp16.byte[0];
    2c9a:	6862      	ldr	r2, [r4, #4]
    2c9c:	6852      	ldr	r2, [r2, #4]
    2c9e:	7053      	strb	r3, [r2, #1]
	tmpItem->Write->Write_Buf[2] = uEMS.ECM01.AFE_Board_ID;
    2ca0:	6863      	ldr	r3, [r4, #4]
    2ca2:	685b      	ldr	r3, [r3, #4]
    2ca4:	7932      	ldrb	r2, [r6, #4]
    2ca6:	709a      	strb	r2, [r3, #2]
	tmpItem->Write->Write_length = 3;	// gӦmAReg_Addr + data(byte)
    2ca8:	2303      	movs	r3, #3
    2caa:	6862      	ldr	r2, [r4, #4]
    2cac:	8053      	strh	r3, [r2, #2]
	
	sprintf(str, "\r Save [i2c] = 0x%02X, 0x%02X, 0x%02X, Len(0x%02X),", 
					tmpItem->Write->Write_Buf[0],tmpItem->Write->Write_Buf[1],tmpItem->Write->Write_Buf[2],tmpItem->Write->Write_length);
    2cae:	6860      	ldr	r0, [r4, #4]
    2cb0:	6841      	ldr	r1, [r0, #4]
	sprintf(str, "\r Save [i2c] = 0x%02X, 0x%02X, 0x%02X, Len(0x%02X),", 
    2cb2:	784b      	ldrb	r3, [r1, #1]
    2cb4:	780a      	ldrb	r2, [r1, #0]
    2cb6:	8840      	ldrh	r0, [r0, #2]
    2cb8:	9001      	str	r0, [sp, #4]
    2cba:	7889      	ldrb	r1, [r1, #2]
    2cbc:	9100      	str	r1, [sp, #0]
    2cbe:	4916      	ldr	r1, [pc, #88]	; (2d18 <Save_eID_Flag+0xa0>)
    2cc0:	a807      	add	r0, sp, #28
    2cc2:	47b8      	blx	r7
	uart_str_COM(Debug_COM, str);
    2cc4:	a907      	add	r1, sp, #28
    2cc6:	4812      	ldr	r0, [pc, #72]	; (2d10 <Save_eID_Flag+0x98>)
    2cc8:	47a8      	blx	r5
	
	if(IIC_Write(*tmpItem->Write) == true)
    2cca:	6864      	ldr	r4, [r4, #4]
    2ccc:	0023      	movs	r3, r4
    2cce:	3310      	adds	r3, #16
    2cd0:	466a      	mov	r2, sp
    2cd2:	cb23      	ldmia	r3!, {r0, r1, r5}
    2cd4:	c223      	stmia	r2!, {r0, r1, r5}
    2cd6:	cb23      	ldmia	r3!, {r0, r1, r5}
    2cd8:	c223      	stmia	r2!, {r0, r1, r5}
    2cda:	6820      	ldr	r0, [r4, #0]
    2cdc:	6861      	ldr	r1, [r4, #4]
    2cde:	68a2      	ldr	r2, [r4, #8]
    2ce0:	68e3      	ldr	r3, [r4, #12]
    2ce2:	4c0e      	ldr	r4, [pc, #56]	; (2d1c <Save_eID_Flag+0xa4>)
    2ce4:	47a0      	blx	r4
    2ce6:	2800      	cmp	r0, #0
    2ce8:	d107      	bne.n	2cfa <Save_eID_Flag+0x82>
		show_eeprom_ok(true);
	else
		show_eeprom_ok(false);
    2cea:	2000      	movs	r0, #0
    2cec:	4b0c      	ldr	r3, [pc, #48]	; (2d20 <Save_eID_Flag+0xa8>)
    2cee:	4798      	blx	r3
	delay_ms(100);
    2cf0:	2064      	movs	r0, #100	; 0x64
    2cf2:	4b0c      	ldr	r3, [pc, #48]	; (2d24 <Save_eID_Flag+0xac>)
    2cf4:	4798      	blx	r3
}
    2cf6:	b015      	add	sp, #84	; 0x54
    2cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		show_eeprom_ok(true);
    2cfa:	2001      	movs	r0, #1
    2cfc:	4b08      	ldr	r3, [pc, #32]	; (2d20 <Save_eID_Flag+0xa8>)
    2cfe:	4798      	blx	r3
    2d00:	e7f6      	b.n	2cf0 <Save_eID_Flag+0x78>
    2d02:	46c0      	nop			; (mov r8, r8)
    2d04:	200000ec 	.word	0x200000ec
    2d08:	00003a90 	.word	0x00003a90
    2d0c:	00002fdd 	.word	0x00002fdd
    2d10:	20000120 	.word	0x20000120
    2d14:	00000bd1 	.word	0x00000bd1
    2d18:	00003aa8 	.word	0x00003aa8
    2d1c:	00002999 	.word	0x00002999
    2d20:	00002c41 	.word	0x00002c41
    2d24:	00001a6d 	.word	0x00001a6d

00002d28 <usart_read_Mainfunc>:
		
}


void usart_read_Mainfunc(void)
{
    2d28:	b510      	push	{r4, lr}
	usart_read_buffer_job(Debug_COM, &tmp_uart_buf, 1);
    2d2a:	2201      	movs	r2, #1
    2d2c:	4902      	ldr	r1, [pc, #8]	; (2d38 <usart_read_Mainfunc+0x10>)
    2d2e:	4803      	ldr	r0, [pc, #12]	; (2d3c <usart_read_Mainfunc+0x14>)
    2d30:	4b03      	ldr	r3, [pc, #12]	; (2d40 <usart_read_Mainfunc+0x18>)
    2d32:	4798      	blx	r3
}
    2d34:	bd10      	pop	{r4, pc}
    2d36:	46c0      	nop			; (mov r8, r8)
    2d38:	20000358 	.word	0x20000358
    2d3c:	20000120 	.word	0x20000120
    2d40:	000021b9 	.word	0x000021b9

00002d44 <main>:




int main(void)
{
    2d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d46:	46c6      	mov	lr, r8
    2d48:	b500      	push	{lr}
	

	
	
	
	Main_Startup();
    2d4a:	4b21      	ldr	r3, [pc, #132]	; (2dd0 <main+0x8c>)
    2d4c:	4798      	blx	r3
	My_WiFi.Cycletime = 600;
    2d4e:	4e21      	ldr	r6, [pc, #132]	; (2dd4 <main+0x90>)
    2d50:	2296      	movs	r2, #150	; 0x96
    2d52:	0092      	lsls	r2, r2, #2
    2d54:	4b20      	ldr	r3, [pc, #128]	; (2dd8 <main+0x94>)
    2d56:	50f2      	str	r2, [r6, r3]
	//EEPROM_initial();
	uEMS.ECM01.eID	= &define_eID;
    2d58:	4d20      	ldr	r5, [pc, #128]	; (2ddc <main+0x98>)
    2d5a:	4821      	ldr	r0, [pc, #132]	; (2de0 <main+0x9c>)
    2d5c:	6028      	str	r0, [r5, #0]
	eID_initial(uEMS.ECM01.eID);
    2d5e:	4b21      	ldr	r3, [pc, #132]	; (2de4 <main+0xa0>)
    2d60:	4798      	blx	r3
	
	
	uEMS.ECM01.AFE_Board_ID = 100;
    2d62:	2364      	movs	r3, #100	; 0x64
    2d64:	712b      	strb	r3, [r5, #4]
	Save_eID_Flag(uEMS.ECM01.eID);
    2d66:	6828      	ldr	r0, [r5, #0]
    2d68:	4b1f      	ldr	r3, [pc, #124]	; (2de8 <main+0xa4>)
    2d6a:	4698      	mov	r8, r3
    2d6c:	4798      	blx	r3
	Load_eID_Flag(uEMS.ECM01.eID);
    2d6e:	6828      	ldr	r0, [r5, #0]
    2d70:	4f1e      	ldr	r7, [pc, #120]	; (2dec <main+0xa8>)
    2d72:	47b8      	blx	r7
	
	uEMS.ECM01.AFE_Board_ID = 101;
    2d74:	2365      	movs	r3, #101	; 0x65
    2d76:	712b      	strb	r3, [r5, #4]
	Save_eID_Flag(uEMS.ECM01.eID);
    2d78:	6828      	ldr	r0, [r5, #0]
    2d7a:	47c0      	blx	r8
	Load_eID_Flag(uEMS.ECM01.eID);
    2d7c:	6828      	ldr	r0, [r5, #0]
    2d7e:	47b8      	blx	r7
	
	uEMS.ECM01.AFE_Board_ID = 102;
    2d80:	2366      	movs	r3, #102	; 0x66
    2d82:	712b      	strb	r3, [r5, #4]
	Save_eID_Flag(uEMS.ECM01.eID);
    2d84:	6828      	ldr	r0, [r5, #0]
    2d86:	47c0      	blx	r8
	Load_eID_Flag(uEMS.ECM01.eID);
    2d88:	6828      	ldr	r0, [r5, #0]
    2d8a:	47b8      	blx	r7

	//Save_SSID_txt_in_NVM_test();
	//Load_Save_SSID_txt_in_NVM();
	
	user_switch = false;
    2d8c:	2300      	movs	r3, #0
    2d8e:	4a18      	ldr	r2, [pc, #96]	; (2df0 <main+0xac>)
    2d90:	7013      	strb	r3, [r2, #0]
	My_WiFi.wifi_work_led_flag =  true;
    2d92:	2201      	movs	r2, #1
    2d94:	4917      	ldr	r1, [pc, #92]	; (2df4 <main+0xb0>)
    2d96:	5472      	strb	r2, [r6, r1]
	My_WiFi.debug_flag = true;
    2d98:	4917      	ldr	r1, [pc, #92]	; (2df8 <main+0xb4>)
    2d9a:	5472      	strb	r2, [r6, r1]
	
	//LORA01->Lora_Debug_Flag = 1;
	My_WiFi.inAP_Mode = false;
    2d9c:	2284      	movs	r2, #132	; 0x84
    2d9e:	0112      	lsls	r2, r2, #4
    2da0:	54b3      	strb	r3, [r6, r2]
	
	usart_read_Mainfunc(); //Ĳo 	
    2da2:	4b16      	ldr	r3, [pc, #88]	; (2dfc <main+0xb8>)
    2da4:	4798      	blx	r3
	
	unsigned int testCounter;
	while (true)
	{
		wdt_reset_count();
    2da6:	4d16      	ldr	r5, [pc, #88]	; (2e00 <main+0xbc>)
		if(testCounter == 100)
		{
			uart_str_COM(Debug_COM, "[Run]");
    2da8:	4f16      	ldr	r7, [pc, #88]	; (2e04 <main+0xc0>)
    2daa:	4e17      	ldr	r6, [pc, #92]	; (2e08 <main+0xc4>)
    2dac:	e00b      	b.n	2dc6 <main+0x82>
    2dae:	0039      	movs	r1, r7
    2db0:	0030      	movs	r0, r6
    2db2:	4c16      	ldr	r4, [pc, #88]	; (2e0c <main+0xc8>)
    2db4:	47a0      	blx	r4
			//uart_str_COM(Debug_COM, "\r[Save]");
			//Save_eID_Flag(uEMS.ECM01.eID);
			uart_str_COM(Debug_COM, "\r[Read]");
    2db6:	4916      	ldr	r1, [pc, #88]	; (2e10 <main+0xcc>)
    2db8:	0030      	movs	r0, r6
    2dba:	47a0      	blx	r4
			Load_eID_Flag(uEMS.ECM01.eID);
    2dbc:	4b07      	ldr	r3, [pc, #28]	; (2ddc <main+0x98>)
    2dbe:	6818      	ldr	r0, [r3, #0]
    2dc0:	4b0a      	ldr	r3, [pc, #40]	; (2dec <main+0xa8>)
    2dc2:	4798      	blx	r3
			testCounter=0;
    2dc4:	2400      	movs	r4, #0
		wdt_reset_count();
    2dc6:	47a8      	blx	r5
		if(testCounter == 100)
    2dc8:	2c64      	cmp	r4, #100	; 0x64
    2dca:	d0f0      	beq.n	2dae <main+0x6a>
			//break;
		}
		else
		{
			testCounter++;
    2dcc:	3401      	adds	r4, #1
    2dce:	e7fa      	b.n	2dc6 <main+0x82>
    2dd0:	00000521 	.word	0x00000521
    2dd4:	200040d4 	.word	0x200040d4
    2dd8:	00000824 	.word	0x00000824
    2ddc:	200000ec 	.word	0x200000ec
    2de0:	20002f30 	.word	0x20002f30
    2de4:	00002b71 	.word	0x00002b71
    2de8:	00002c79 	.word	0x00002c79
    2dec:	00002bcd 	.word	0x00002bcd
    2df0:	20000104 	.word	0x20000104
    2df4:	00000834 	.word	0x00000834
    2df8:	00000836 	.word	0x00000836
    2dfc:	00002d29 	.word	0x00002d29
    2e00:	000019c5 	.word	0x000019c5
    2e04:	00003af0 	.word	0x00003af0
    2e08:	20000120 	.word	0x20000120
    2e0c:	00000bd1 	.word	0x00000bd1
    2e10:	00003af8 	.word	0x00003af8

00002e14 <__udivsi3>:
    2e14:	2200      	movs	r2, #0
    2e16:	0843      	lsrs	r3, r0, #1
    2e18:	428b      	cmp	r3, r1
    2e1a:	d374      	bcc.n	2f06 <__udivsi3+0xf2>
    2e1c:	0903      	lsrs	r3, r0, #4
    2e1e:	428b      	cmp	r3, r1
    2e20:	d35f      	bcc.n	2ee2 <__udivsi3+0xce>
    2e22:	0a03      	lsrs	r3, r0, #8
    2e24:	428b      	cmp	r3, r1
    2e26:	d344      	bcc.n	2eb2 <__udivsi3+0x9e>
    2e28:	0b03      	lsrs	r3, r0, #12
    2e2a:	428b      	cmp	r3, r1
    2e2c:	d328      	bcc.n	2e80 <__udivsi3+0x6c>
    2e2e:	0c03      	lsrs	r3, r0, #16
    2e30:	428b      	cmp	r3, r1
    2e32:	d30d      	bcc.n	2e50 <__udivsi3+0x3c>
    2e34:	22ff      	movs	r2, #255	; 0xff
    2e36:	0209      	lsls	r1, r1, #8
    2e38:	ba12      	rev	r2, r2
    2e3a:	0c03      	lsrs	r3, r0, #16
    2e3c:	428b      	cmp	r3, r1
    2e3e:	d302      	bcc.n	2e46 <__udivsi3+0x32>
    2e40:	1212      	asrs	r2, r2, #8
    2e42:	0209      	lsls	r1, r1, #8
    2e44:	d065      	beq.n	2f12 <__udivsi3+0xfe>
    2e46:	0b03      	lsrs	r3, r0, #12
    2e48:	428b      	cmp	r3, r1
    2e4a:	d319      	bcc.n	2e80 <__udivsi3+0x6c>
    2e4c:	e000      	b.n	2e50 <__udivsi3+0x3c>
    2e4e:	0a09      	lsrs	r1, r1, #8
    2e50:	0bc3      	lsrs	r3, r0, #15
    2e52:	428b      	cmp	r3, r1
    2e54:	d301      	bcc.n	2e5a <__udivsi3+0x46>
    2e56:	03cb      	lsls	r3, r1, #15
    2e58:	1ac0      	subs	r0, r0, r3
    2e5a:	4152      	adcs	r2, r2
    2e5c:	0b83      	lsrs	r3, r0, #14
    2e5e:	428b      	cmp	r3, r1
    2e60:	d301      	bcc.n	2e66 <__udivsi3+0x52>
    2e62:	038b      	lsls	r3, r1, #14
    2e64:	1ac0      	subs	r0, r0, r3
    2e66:	4152      	adcs	r2, r2
    2e68:	0b43      	lsrs	r3, r0, #13
    2e6a:	428b      	cmp	r3, r1
    2e6c:	d301      	bcc.n	2e72 <__udivsi3+0x5e>
    2e6e:	034b      	lsls	r3, r1, #13
    2e70:	1ac0      	subs	r0, r0, r3
    2e72:	4152      	adcs	r2, r2
    2e74:	0b03      	lsrs	r3, r0, #12
    2e76:	428b      	cmp	r3, r1
    2e78:	d301      	bcc.n	2e7e <__udivsi3+0x6a>
    2e7a:	030b      	lsls	r3, r1, #12
    2e7c:	1ac0      	subs	r0, r0, r3
    2e7e:	4152      	adcs	r2, r2
    2e80:	0ac3      	lsrs	r3, r0, #11
    2e82:	428b      	cmp	r3, r1
    2e84:	d301      	bcc.n	2e8a <__udivsi3+0x76>
    2e86:	02cb      	lsls	r3, r1, #11
    2e88:	1ac0      	subs	r0, r0, r3
    2e8a:	4152      	adcs	r2, r2
    2e8c:	0a83      	lsrs	r3, r0, #10
    2e8e:	428b      	cmp	r3, r1
    2e90:	d301      	bcc.n	2e96 <__udivsi3+0x82>
    2e92:	028b      	lsls	r3, r1, #10
    2e94:	1ac0      	subs	r0, r0, r3
    2e96:	4152      	adcs	r2, r2
    2e98:	0a43      	lsrs	r3, r0, #9
    2e9a:	428b      	cmp	r3, r1
    2e9c:	d301      	bcc.n	2ea2 <__udivsi3+0x8e>
    2e9e:	024b      	lsls	r3, r1, #9
    2ea0:	1ac0      	subs	r0, r0, r3
    2ea2:	4152      	adcs	r2, r2
    2ea4:	0a03      	lsrs	r3, r0, #8
    2ea6:	428b      	cmp	r3, r1
    2ea8:	d301      	bcc.n	2eae <__udivsi3+0x9a>
    2eaa:	020b      	lsls	r3, r1, #8
    2eac:	1ac0      	subs	r0, r0, r3
    2eae:	4152      	adcs	r2, r2
    2eb0:	d2cd      	bcs.n	2e4e <__udivsi3+0x3a>
    2eb2:	09c3      	lsrs	r3, r0, #7
    2eb4:	428b      	cmp	r3, r1
    2eb6:	d301      	bcc.n	2ebc <__udivsi3+0xa8>
    2eb8:	01cb      	lsls	r3, r1, #7
    2eba:	1ac0      	subs	r0, r0, r3
    2ebc:	4152      	adcs	r2, r2
    2ebe:	0983      	lsrs	r3, r0, #6
    2ec0:	428b      	cmp	r3, r1
    2ec2:	d301      	bcc.n	2ec8 <__udivsi3+0xb4>
    2ec4:	018b      	lsls	r3, r1, #6
    2ec6:	1ac0      	subs	r0, r0, r3
    2ec8:	4152      	adcs	r2, r2
    2eca:	0943      	lsrs	r3, r0, #5
    2ecc:	428b      	cmp	r3, r1
    2ece:	d301      	bcc.n	2ed4 <__udivsi3+0xc0>
    2ed0:	014b      	lsls	r3, r1, #5
    2ed2:	1ac0      	subs	r0, r0, r3
    2ed4:	4152      	adcs	r2, r2
    2ed6:	0903      	lsrs	r3, r0, #4
    2ed8:	428b      	cmp	r3, r1
    2eda:	d301      	bcc.n	2ee0 <__udivsi3+0xcc>
    2edc:	010b      	lsls	r3, r1, #4
    2ede:	1ac0      	subs	r0, r0, r3
    2ee0:	4152      	adcs	r2, r2
    2ee2:	08c3      	lsrs	r3, r0, #3
    2ee4:	428b      	cmp	r3, r1
    2ee6:	d301      	bcc.n	2eec <__udivsi3+0xd8>
    2ee8:	00cb      	lsls	r3, r1, #3
    2eea:	1ac0      	subs	r0, r0, r3
    2eec:	4152      	adcs	r2, r2
    2eee:	0883      	lsrs	r3, r0, #2
    2ef0:	428b      	cmp	r3, r1
    2ef2:	d301      	bcc.n	2ef8 <__udivsi3+0xe4>
    2ef4:	008b      	lsls	r3, r1, #2
    2ef6:	1ac0      	subs	r0, r0, r3
    2ef8:	4152      	adcs	r2, r2
    2efa:	0843      	lsrs	r3, r0, #1
    2efc:	428b      	cmp	r3, r1
    2efe:	d301      	bcc.n	2f04 <__udivsi3+0xf0>
    2f00:	004b      	lsls	r3, r1, #1
    2f02:	1ac0      	subs	r0, r0, r3
    2f04:	4152      	adcs	r2, r2
    2f06:	1a41      	subs	r1, r0, r1
    2f08:	d200      	bcs.n	2f0c <__udivsi3+0xf8>
    2f0a:	4601      	mov	r1, r0
    2f0c:	4152      	adcs	r2, r2
    2f0e:	4610      	mov	r0, r2
    2f10:	4770      	bx	lr
    2f12:	e7ff      	b.n	2f14 <__udivsi3+0x100>
    2f14:	b501      	push	{r0, lr}
    2f16:	2000      	movs	r0, #0
    2f18:	f000 f806 	bl	2f28 <__aeabi_idiv0>
    2f1c:	bd02      	pop	{r1, pc}
    2f1e:	46c0      	nop			; (mov r8, r8)

00002f20 <__aeabi_uidivmod>:
    2f20:	2900      	cmp	r1, #0
    2f22:	d0f7      	beq.n	2f14 <__udivsi3+0x100>
    2f24:	e776      	b.n	2e14 <__udivsi3>
    2f26:	4770      	bx	lr

00002f28 <__aeabi_idiv0>:
    2f28:	4770      	bx	lr
    2f2a:	46c0      	nop			; (mov r8, r8)

00002f2c <__aeabi_lmul>:
    2f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f2e:	46ce      	mov	lr, r9
    2f30:	4647      	mov	r7, r8
    2f32:	0415      	lsls	r5, r2, #16
    2f34:	0c2d      	lsrs	r5, r5, #16
    2f36:	002e      	movs	r6, r5
    2f38:	b580      	push	{r7, lr}
    2f3a:	0407      	lsls	r7, r0, #16
    2f3c:	0c14      	lsrs	r4, r2, #16
    2f3e:	0c3f      	lsrs	r7, r7, #16
    2f40:	4699      	mov	r9, r3
    2f42:	0c03      	lsrs	r3, r0, #16
    2f44:	437e      	muls	r6, r7
    2f46:	435d      	muls	r5, r3
    2f48:	4367      	muls	r7, r4
    2f4a:	4363      	muls	r3, r4
    2f4c:	197f      	adds	r7, r7, r5
    2f4e:	0c34      	lsrs	r4, r6, #16
    2f50:	19e4      	adds	r4, r4, r7
    2f52:	469c      	mov	ip, r3
    2f54:	42a5      	cmp	r5, r4
    2f56:	d903      	bls.n	2f60 <__aeabi_lmul+0x34>
    2f58:	2380      	movs	r3, #128	; 0x80
    2f5a:	025b      	lsls	r3, r3, #9
    2f5c:	4698      	mov	r8, r3
    2f5e:	44c4      	add	ip, r8
    2f60:	464b      	mov	r3, r9
    2f62:	4351      	muls	r1, r2
    2f64:	4343      	muls	r3, r0
    2f66:	0436      	lsls	r6, r6, #16
    2f68:	0c36      	lsrs	r6, r6, #16
    2f6a:	0c25      	lsrs	r5, r4, #16
    2f6c:	0424      	lsls	r4, r4, #16
    2f6e:	4465      	add	r5, ip
    2f70:	19a4      	adds	r4, r4, r6
    2f72:	1859      	adds	r1, r3, r1
    2f74:	1949      	adds	r1, r1, r5
    2f76:	0020      	movs	r0, r4
    2f78:	bc0c      	pop	{r2, r3}
    2f7a:	4690      	mov	r8, r2
    2f7c:	4699      	mov	r9, r3
    2f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002f80 <__libc_init_array>:
    2f80:	b570      	push	{r4, r5, r6, lr}
    2f82:	2600      	movs	r6, #0
    2f84:	4d0c      	ldr	r5, [pc, #48]	; (2fb8 <__libc_init_array+0x38>)
    2f86:	4c0d      	ldr	r4, [pc, #52]	; (2fbc <__libc_init_array+0x3c>)
    2f88:	1b64      	subs	r4, r4, r5
    2f8a:	10a4      	asrs	r4, r4, #2
    2f8c:	42a6      	cmp	r6, r4
    2f8e:	d109      	bne.n	2fa4 <__libc_init_array+0x24>
    2f90:	2600      	movs	r6, #0
    2f92:	f000 fddf 	bl	3b54 <_init>
    2f96:	4d0a      	ldr	r5, [pc, #40]	; (2fc0 <__libc_init_array+0x40>)
    2f98:	4c0a      	ldr	r4, [pc, #40]	; (2fc4 <__libc_init_array+0x44>)
    2f9a:	1b64      	subs	r4, r4, r5
    2f9c:	10a4      	asrs	r4, r4, #2
    2f9e:	42a6      	cmp	r6, r4
    2fa0:	d105      	bne.n	2fae <__libc_init_array+0x2e>
    2fa2:	bd70      	pop	{r4, r5, r6, pc}
    2fa4:	00b3      	lsls	r3, r6, #2
    2fa6:	58eb      	ldr	r3, [r5, r3]
    2fa8:	4798      	blx	r3
    2faa:	3601      	adds	r6, #1
    2fac:	e7ee      	b.n	2f8c <__libc_init_array+0xc>
    2fae:	00b3      	lsls	r3, r6, #2
    2fb0:	58eb      	ldr	r3, [r5, r3]
    2fb2:	4798      	blx	r3
    2fb4:	3601      	adds	r6, #1
    2fb6:	e7f2      	b.n	2f9e <__libc_init_array+0x1e>
    2fb8:	00003b60 	.word	0x00003b60
    2fbc:	00003b60 	.word	0x00003b60
    2fc0:	00003b60 	.word	0x00003b60
    2fc4:	00003b64 	.word	0x00003b64

00002fc8 <memcpy>:
    2fc8:	2300      	movs	r3, #0
    2fca:	b510      	push	{r4, lr}
    2fcc:	429a      	cmp	r2, r3
    2fce:	d100      	bne.n	2fd2 <memcpy+0xa>
    2fd0:	bd10      	pop	{r4, pc}
    2fd2:	5ccc      	ldrb	r4, [r1, r3]
    2fd4:	54c4      	strb	r4, [r0, r3]
    2fd6:	3301      	adds	r3, #1
    2fd8:	e7f8      	b.n	2fcc <memcpy+0x4>
	...

00002fdc <siprintf>:
    2fdc:	b40e      	push	{r1, r2, r3}
    2fde:	b510      	push	{r4, lr}
    2fe0:	b09d      	sub	sp, #116	; 0x74
    2fe2:	a902      	add	r1, sp, #8
    2fe4:	9002      	str	r0, [sp, #8]
    2fe6:	6108      	str	r0, [r1, #16]
    2fe8:	480b      	ldr	r0, [pc, #44]	; (3018 <siprintf+0x3c>)
    2fea:	2482      	movs	r4, #130	; 0x82
    2fec:	6088      	str	r0, [r1, #8]
    2fee:	6148      	str	r0, [r1, #20]
    2ff0:	2001      	movs	r0, #1
    2ff2:	4240      	negs	r0, r0
    2ff4:	ab1f      	add	r3, sp, #124	; 0x7c
    2ff6:	81c8      	strh	r0, [r1, #14]
    2ff8:	4808      	ldr	r0, [pc, #32]	; (301c <siprintf+0x40>)
    2ffa:	cb04      	ldmia	r3!, {r2}
    2ffc:	00a4      	lsls	r4, r4, #2
    2ffe:	6800      	ldr	r0, [r0, #0]
    3000:	9301      	str	r3, [sp, #4]
    3002:	818c      	strh	r4, [r1, #12]
    3004:	f000 f86e 	bl	30e4 <_svfiprintf_r>
    3008:	2300      	movs	r3, #0
    300a:	9a02      	ldr	r2, [sp, #8]
    300c:	7013      	strb	r3, [r2, #0]
    300e:	b01d      	add	sp, #116	; 0x74
    3010:	bc10      	pop	{r4}
    3012:	bc08      	pop	{r3}
    3014:	b003      	add	sp, #12
    3016:	4718      	bx	r3
    3018:	7fffffff 	.word	0x7fffffff
    301c:	2000000c 	.word	0x2000000c

00003020 <__ssputs_r>:
    3020:	b5f0      	push	{r4, r5, r6, r7, lr}
    3022:	688e      	ldr	r6, [r1, #8]
    3024:	b085      	sub	sp, #20
    3026:	0007      	movs	r7, r0
    3028:	000c      	movs	r4, r1
    302a:	9203      	str	r2, [sp, #12]
    302c:	9301      	str	r3, [sp, #4]
    302e:	429e      	cmp	r6, r3
    3030:	d839      	bhi.n	30a6 <__ssputs_r+0x86>
    3032:	2390      	movs	r3, #144	; 0x90
    3034:	898a      	ldrh	r2, [r1, #12]
    3036:	00db      	lsls	r3, r3, #3
    3038:	421a      	tst	r2, r3
    303a:	d034      	beq.n	30a6 <__ssputs_r+0x86>
    303c:	2503      	movs	r5, #3
    303e:	6909      	ldr	r1, [r1, #16]
    3040:	6823      	ldr	r3, [r4, #0]
    3042:	1a5b      	subs	r3, r3, r1
    3044:	9302      	str	r3, [sp, #8]
    3046:	6963      	ldr	r3, [r4, #20]
    3048:	9802      	ldr	r0, [sp, #8]
    304a:	435d      	muls	r5, r3
    304c:	0feb      	lsrs	r3, r5, #31
    304e:	195d      	adds	r5, r3, r5
    3050:	9b01      	ldr	r3, [sp, #4]
    3052:	106d      	asrs	r5, r5, #1
    3054:	3301      	adds	r3, #1
    3056:	181b      	adds	r3, r3, r0
    3058:	42ab      	cmp	r3, r5
    305a:	d900      	bls.n	305e <__ssputs_r+0x3e>
    305c:	001d      	movs	r5, r3
    305e:	0553      	lsls	r3, r2, #21
    3060:	d532      	bpl.n	30c8 <__ssputs_r+0xa8>
    3062:	0029      	movs	r1, r5
    3064:	0038      	movs	r0, r7
    3066:	f000 fb31 	bl	36cc <_malloc_r>
    306a:	1e06      	subs	r6, r0, #0
    306c:	d109      	bne.n	3082 <__ssputs_r+0x62>
    306e:	230c      	movs	r3, #12
    3070:	603b      	str	r3, [r7, #0]
    3072:	2340      	movs	r3, #64	; 0x40
    3074:	2001      	movs	r0, #1
    3076:	89a2      	ldrh	r2, [r4, #12]
    3078:	4240      	negs	r0, r0
    307a:	4313      	orrs	r3, r2
    307c:	81a3      	strh	r3, [r4, #12]
    307e:	b005      	add	sp, #20
    3080:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3082:	9a02      	ldr	r2, [sp, #8]
    3084:	6921      	ldr	r1, [r4, #16]
    3086:	f7ff ff9f 	bl	2fc8 <memcpy>
    308a:	89a3      	ldrh	r3, [r4, #12]
    308c:	4a14      	ldr	r2, [pc, #80]	; (30e0 <__ssputs_r+0xc0>)
    308e:	401a      	ands	r2, r3
    3090:	2380      	movs	r3, #128	; 0x80
    3092:	4313      	orrs	r3, r2
    3094:	81a3      	strh	r3, [r4, #12]
    3096:	9b02      	ldr	r3, [sp, #8]
    3098:	6126      	str	r6, [r4, #16]
    309a:	18f6      	adds	r6, r6, r3
    309c:	6026      	str	r6, [r4, #0]
    309e:	6165      	str	r5, [r4, #20]
    30a0:	9e01      	ldr	r6, [sp, #4]
    30a2:	1aed      	subs	r5, r5, r3
    30a4:	60a5      	str	r5, [r4, #8]
    30a6:	9b01      	ldr	r3, [sp, #4]
    30a8:	42b3      	cmp	r3, r6
    30aa:	d200      	bcs.n	30ae <__ssputs_r+0x8e>
    30ac:	001e      	movs	r6, r3
    30ae:	0032      	movs	r2, r6
    30b0:	9903      	ldr	r1, [sp, #12]
    30b2:	6820      	ldr	r0, [r4, #0]
    30b4:	f000 faad 	bl	3612 <memmove>
    30b8:	68a3      	ldr	r3, [r4, #8]
    30ba:	2000      	movs	r0, #0
    30bc:	1b9b      	subs	r3, r3, r6
    30be:	60a3      	str	r3, [r4, #8]
    30c0:	6823      	ldr	r3, [r4, #0]
    30c2:	199e      	adds	r6, r3, r6
    30c4:	6026      	str	r6, [r4, #0]
    30c6:	e7da      	b.n	307e <__ssputs_r+0x5e>
    30c8:	002a      	movs	r2, r5
    30ca:	0038      	movs	r0, r7
    30cc:	f000 fb5c 	bl	3788 <_realloc_r>
    30d0:	1e06      	subs	r6, r0, #0
    30d2:	d1e0      	bne.n	3096 <__ssputs_r+0x76>
    30d4:	6921      	ldr	r1, [r4, #16]
    30d6:	0038      	movs	r0, r7
    30d8:	f000 faae 	bl	3638 <_free_r>
    30dc:	e7c7      	b.n	306e <__ssputs_r+0x4e>
    30de:	46c0      	nop			; (mov r8, r8)
    30e0:	fffffb7f 	.word	0xfffffb7f

000030e4 <_svfiprintf_r>:
    30e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    30e6:	b09f      	sub	sp, #124	; 0x7c
    30e8:	9002      	str	r0, [sp, #8]
    30ea:	9305      	str	r3, [sp, #20]
    30ec:	898b      	ldrh	r3, [r1, #12]
    30ee:	000f      	movs	r7, r1
    30f0:	0016      	movs	r6, r2
    30f2:	061b      	lsls	r3, r3, #24
    30f4:	d511      	bpl.n	311a <_svfiprintf_r+0x36>
    30f6:	690b      	ldr	r3, [r1, #16]
    30f8:	2b00      	cmp	r3, #0
    30fa:	d10e      	bne.n	311a <_svfiprintf_r+0x36>
    30fc:	2140      	movs	r1, #64	; 0x40
    30fe:	f000 fae5 	bl	36cc <_malloc_r>
    3102:	6038      	str	r0, [r7, #0]
    3104:	6138      	str	r0, [r7, #16]
    3106:	2800      	cmp	r0, #0
    3108:	d105      	bne.n	3116 <_svfiprintf_r+0x32>
    310a:	230c      	movs	r3, #12
    310c:	9a02      	ldr	r2, [sp, #8]
    310e:	3801      	subs	r0, #1
    3110:	6013      	str	r3, [r2, #0]
    3112:	b01f      	add	sp, #124	; 0x7c
    3114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3116:	2340      	movs	r3, #64	; 0x40
    3118:	617b      	str	r3, [r7, #20]
    311a:	2300      	movs	r3, #0
    311c:	ad06      	add	r5, sp, #24
    311e:	616b      	str	r3, [r5, #20]
    3120:	3320      	adds	r3, #32
    3122:	766b      	strb	r3, [r5, #25]
    3124:	3310      	adds	r3, #16
    3126:	76ab      	strb	r3, [r5, #26]
    3128:	0034      	movs	r4, r6
    312a:	7823      	ldrb	r3, [r4, #0]
    312c:	2b00      	cmp	r3, #0
    312e:	d147      	bne.n	31c0 <_svfiprintf_r+0xdc>
    3130:	1ba3      	subs	r3, r4, r6
    3132:	9304      	str	r3, [sp, #16]
    3134:	d00d      	beq.n	3152 <_svfiprintf_r+0x6e>
    3136:	1ba3      	subs	r3, r4, r6
    3138:	0032      	movs	r2, r6
    313a:	0039      	movs	r1, r7
    313c:	9802      	ldr	r0, [sp, #8]
    313e:	f7ff ff6f 	bl	3020 <__ssputs_r>
    3142:	1c43      	adds	r3, r0, #1
    3144:	d100      	bne.n	3148 <_svfiprintf_r+0x64>
    3146:	e0b5      	b.n	32b4 <_svfiprintf_r+0x1d0>
    3148:	696a      	ldr	r2, [r5, #20]
    314a:	9b04      	ldr	r3, [sp, #16]
    314c:	4694      	mov	ip, r2
    314e:	4463      	add	r3, ip
    3150:	616b      	str	r3, [r5, #20]
    3152:	7823      	ldrb	r3, [r4, #0]
    3154:	2b00      	cmp	r3, #0
    3156:	d100      	bne.n	315a <_svfiprintf_r+0x76>
    3158:	e0ac      	b.n	32b4 <_svfiprintf_r+0x1d0>
    315a:	2201      	movs	r2, #1
    315c:	2300      	movs	r3, #0
    315e:	4252      	negs	r2, r2
    3160:	606a      	str	r2, [r5, #4]
    3162:	a902      	add	r1, sp, #8
    3164:	3254      	adds	r2, #84	; 0x54
    3166:	1852      	adds	r2, r2, r1
    3168:	3401      	adds	r4, #1
    316a:	602b      	str	r3, [r5, #0]
    316c:	60eb      	str	r3, [r5, #12]
    316e:	60ab      	str	r3, [r5, #8]
    3170:	7013      	strb	r3, [r2, #0]
    3172:	65ab      	str	r3, [r5, #88]	; 0x58
    3174:	4e58      	ldr	r6, [pc, #352]	; (32d8 <_svfiprintf_r+0x1f4>)
    3176:	2205      	movs	r2, #5
    3178:	7821      	ldrb	r1, [r4, #0]
    317a:	0030      	movs	r0, r6
    317c:	f000 fa3e 	bl	35fc <memchr>
    3180:	1c62      	adds	r2, r4, #1
    3182:	2800      	cmp	r0, #0
    3184:	d120      	bne.n	31c8 <_svfiprintf_r+0xe4>
    3186:	6829      	ldr	r1, [r5, #0]
    3188:	06cb      	lsls	r3, r1, #27
    318a:	d504      	bpl.n	3196 <_svfiprintf_r+0xb2>
    318c:	2353      	movs	r3, #83	; 0x53
    318e:	ae02      	add	r6, sp, #8
    3190:	3020      	adds	r0, #32
    3192:	199b      	adds	r3, r3, r6
    3194:	7018      	strb	r0, [r3, #0]
    3196:	070b      	lsls	r3, r1, #28
    3198:	d504      	bpl.n	31a4 <_svfiprintf_r+0xc0>
    319a:	2353      	movs	r3, #83	; 0x53
    319c:	202b      	movs	r0, #43	; 0x2b
    319e:	ae02      	add	r6, sp, #8
    31a0:	199b      	adds	r3, r3, r6
    31a2:	7018      	strb	r0, [r3, #0]
    31a4:	7823      	ldrb	r3, [r4, #0]
    31a6:	2b2a      	cmp	r3, #42	; 0x2a
    31a8:	d016      	beq.n	31d8 <_svfiprintf_r+0xf4>
    31aa:	2000      	movs	r0, #0
    31ac:	210a      	movs	r1, #10
    31ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    31b0:	7822      	ldrb	r2, [r4, #0]
    31b2:	3a30      	subs	r2, #48	; 0x30
    31b4:	2a09      	cmp	r2, #9
    31b6:	d955      	bls.n	3264 <_svfiprintf_r+0x180>
    31b8:	2800      	cmp	r0, #0
    31ba:	d015      	beq.n	31e8 <_svfiprintf_r+0x104>
    31bc:	9309      	str	r3, [sp, #36]	; 0x24
    31be:	e013      	b.n	31e8 <_svfiprintf_r+0x104>
    31c0:	2b25      	cmp	r3, #37	; 0x25
    31c2:	d0b5      	beq.n	3130 <_svfiprintf_r+0x4c>
    31c4:	3401      	adds	r4, #1
    31c6:	e7b0      	b.n	312a <_svfiprintf_r+0x46>
    31c8:	2301      	movs	r3, #1
    31ca:	1b80      	subs	r0, r0, r6
    31cc:	4083      	lsls	r3, r0
    31ce:	6829      	ldr	r1, [r5, #0]
    31d0:	0014      	movs	r4, r2
    31d2:	430b      	orrs	r3, r1
    31d4:	602b      	str	r3, [r5, #0]
    31d6:	e7cd      	b.n	3174 <_svfiprintf_r+0x90>
    31d8:	9b05      	ldr	r3, [sp, #20]
    31da:	1d18      	adds	r0, r3, #4
    31dc:	681b      	ldr	r3, [r3, #0]
    31de:	9005      	str	r0, [sp, #20]
    31e0:	2b00      	cmp	r3, #0
    31e2:	db39      	blt.n	3258 <_svfiprintf_r+0x174>
    31e4:	9309      	str	r3, [sp, #36]	; 0x24
    31e6:	0014      	movs	r4, r2
    31e8:	7823      	ldrb	r3, [r4, #0]
    31ea:	2b2e      	cmp	r3, #46	; 0x2e
    31ec:	d10b      	bne.n	3206 <_svfiprintf_r+0x122>
    31ee:	7863      	ldrb	r3, [r4, #1]
    31f0:	1c62      	adds	r2, r4, #1
    31f2:	2b2a      	cmp	r3, #42	; 0x2a
    31f4:	d13e      	bne.n	3274 <_svfiprintf_r+0x190>
    31f6:	9b05      	ldr	r3, [sp, #20]
    31f8:	3402      	adds	r4, #2
    31fa:	1d1a      	adds	r2, r3, #4
    31fc:	681b      	ldr	r3, [r3, #0]
    31fe:	9205      	str	r2, [sp, #20]
    3200:	2b00      	cmp	r3, #0
    3202:	db34      	blt.n	326e <_svfiprintf_r+0x18a>
    3204:	9307      	str	r3, [sp, #28]
    3206:	4e35      	ldr	r6, [pc, #212]	; (32dc <_svfiprintf_r+0x1f8>)
    3208:	7821      	ldrb	r1, [r4, #0]
    320a:	2203      	movs	r2, #3
    320c:	0030      	movs	r0, r6
    320e:	f000 f9f5 	bl	35fc <memchr>
    3212:	2800      	cmp	r0, #0
    3214:	d006      	beq.n	3224 <_svfiprintf_r+0x140>
    3216:	2340      	movs	r3, #64	; 0x40
    3218:	1b80      	subs	r0, r0, r6
    321a:	4083      	lsls	r3, r0
    321c:	682a      	ldr	r2, [r5, #0]
    321e:	3401      	adds	r4, #1
    3220:	4313      	orrs	r3, r2
    3222:	602b      	str	r3, [r5, #0]
    3224:	7821      	ldrb	r1, [r4, #0]
    3226:	2206      	movs	r2, #6
    3228:	482d      	ldr	r0, [pc, #180]	; (32e0 <_svfiprintf_r+0x1fc>)
    322a:	1c66      	adds	r6, r4, #1
    322c:	7629      	strb	r1, [r5, #24]
    322e:	f000 f9e5 	bl	35fc <memchr>
    3232:	2800      	cmp	r0, #0
    3234:	d046      	beq.n	32c4 <_svfiprintf_r+0x1e0>
    3236:	4b2b      	ldr	r3, [pc, #172]	; (32e4 <_svfiprintf_r+0x200>)
    3238:	2b00      	cmp	r3, #0
    323a:	d12f      	bne.n	329c <_svfiprintf_r+0x1b8>
    323c:	6829      	ldr	r1, [r5, #0]
    323e:	9b05      	ldr	r3, [sp, #20]
    3240:	2207      	movs	r2, #7
    3242:	05c9      	lsls	r1, r1, #23
    3244:	d528      	bpl.n	3298 <_svfiprintf_r+0x1b4>
    3246:	189b      	adds	r3, r3, r2
    3248:	4393      	bics	r3, r2
    324a:	3308      	adds	r3, #8
    324c:	9305      	str	r3, [sp, #20]
    324e:	696b      	ldr	r3, [r5, #20]
    3250:	9a03      	ldr	r2, [sp, #12]
    3252:	189b      	adds	r3, r3, r2
    3254:	616b      	str	r3, [r5, #20]
    3256:	e767      	b.n	3128 <_svfiprintf_r+0x44>
    3258:	425b      	negs	r3, r3
    325a:	60eb      	str	r3, [r5, #12]
    325c:	2302      	movs	r3, #2
    325e:	430b      	orrs	r3, r1
    3260:	602b      	str	r3, [r5, #0]
    3262:	e7c0      	b.n	31e6 <_svfiprintf_r+0x102>
    3264:	434b      	muls	r3, r1
    3266:	3401      	adds	r4, #1
    3268:	189b      	adds	r3, r3, r2
    326a:	2001      	movs	r0, #1
    326c:	e7a0      	b.n	31b0 <_svfiprintf_r+0xcc>
    326e:	2301      	movs	r3, #1
    3270:	425b      	negs	r3, r3
    3272:	e7c7      	b.n	3204 <_svfiprintf_r+0x120>
    3274:	2300      	movs	r3, #0
    3276:	0014      	movs	r4, r2
    3278:	200a      	movs	r0, #10
    327a:	001a      	movs	r2, r3
    327c:	606b      	str	r3, [r5, #4]
    327e:	7821      	ldrb	r1, [r4, #0]
    3280:	3930      	subs	r1, #48	; 0x30
    3282:	2909      	cmp	r1, #9
    3284:	d903      	bls.n	328e <_svfiprintf_r+0x1aa>
    3286:	2b00      	cmp	r3, #0
    3288:	d0bd      	beq.n	3206 <_svfiprintf_r+0x122>
    328a:	9207      	str	r2, [sp, #28]
    328c:	e7bb      	b.n	3206 <_svfiprintf_r+0x122>
    328e:	4342      	muls	r2, r0
    3290:	3401      	adds	r4, #1
    3292:	1852      	adds	r2, r2, r1
    3294:	2301      	movs	r3, #1
    3296:	e7f2      	b.n	327e <_svfiprintf_r+0x19a>
    3298:	3307      	adds	r3, #7
    329a:	e7d5      	b.n	3248 <_svfiprintf_r+0x164>
    329c:	ab05      	add	r3, sp, #20
    329e:	9300      	str	r3, [sp, #0]
    32a0:	003a      	movs	r2, r7
    32a2:	4b11      	ldr	r3, [pc, #68]	; (32e8 <_svfiprintf_r+0x204>)
    32a4:	0029      	movs	r1, r5
    32a6:	9802      	ldr	r0, [sp, #8]
    32a8:	e000      	b.n	32ac <_svfiprintf_r+0x1c8>
    32aa:	bf00      	nop
    32ac:	9003      	str	r0, [sp, #12]
    32ae:	9b03      	ldr	r3, [sp, #12]
    32b0:	3301      	adds	r3, #1
    32b2:	d1cc      	bne.n	324e <_svfiprintf_r+0x16a>
    32b4:	89bb      	ldrh	r3, [r7, #12]
    32b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    32b8:	065b      	lsls	r3, r3, #25
    32ba:	d400      	bmi.n	32be <_svfiprintf_r+0x1da>
    32bc:	e729      	b.n	3112 <_svfiprintf_r+0x2e>
    32be:	2001      	movs	r0, #1
    32c0:	4240      	negs	r0, r0
    32c2:	e726      	b.n	3112 <_svfiprintf_r+0x2e>
    32c4:	ab05      	add	r3, sp, #20
    32c6:	9300      	str	r3, [sp, #0]
    32c8:	003a      	movs	r2, r7
    32ca:	4b07      	ldr	r3, [pc, #28]	; (32e8 <_svfiprintf_r+0x204>)
    32cc:	0029      	movs	r1, r5
    32ce:	9802      	ldr	r0, [sp, #8]
    32d0:	f000 f87a 	bl	33c8 <_printf_i>
    32d4:	e7ea      	b.n	32ac <_svfiprintf_r+0x1c8>
    32d6:	46c0      	nop			; (mov r8, r8)
    32d8:	00003b20 	.word	0x00003b20
    32dc:	00003b26 	.word	0x00003b26
    32e0:	00003b2a 	.word	0x00003b2a
    32e4:	00000000 	.word	0x00000000
    32e8:	00003021 	.word	0x00003021

000032ec <_printf_common>:
    32ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    32ee:	0015      	movs	r5, r2
    32f0:	9301      	str	r3, [sp, #4]
    32f2:	688a      	ldr	r2, [r1, #8]
    32f4:	690b      	ldr	r3, [r1, #16]
    32f6:	9000      	str	r0, [sp, #0]
    32f8:	000c      	movs	r4, r1
    32fa:	4293      	cmp	r3, r2
    32fc:	da00      	bge.n	3300 <_printf_common+0x14>
    32fe:	0013      	movs	r3, r2
    3300:	0022      	movs	r2, r4
    3302:	602b      	str	r3, [r5, #0]
    3304:	3243      	adds	r2, #67	; 0x43
    3306:	7812      	ldrb	r2, [r2, #0]
    3308:	2a00      	cmp	r2, #0
    330a:	d001      	beq.n	3310 <_printf_common+0x24>
    330c:	3301      	adds	r3, #1
    330e:	602b      	str	r3, [r5, #0]
    3310:	6823      	ldr	r3, [r4, #0]
    3312:	069b      	lsls	r3, r3, #26
    3314:	d502      	bpl.n	331c <_printf_common+0x30>
    3316:	682b      	ldr	r3, [r5, #0]
    3318:	3302      	adds	r3, #2
    331a:	602b      	str	r3, [r5, #0]
    331c:	2706      	movs	r7, #6
    331e:	6823      	ldr	r3, [r4, #0]
    3320:	401f      	ands	r7, r3
    3322:	d027      	beq.n	3374 <_printf_common+0x88>
    3324:	0023      	movs	r3, r4
    3326:	3343      	adds	r3, #67	; 0x43
    3328:	781b      	ldrb	r3, [r3, #0]
    332a:	1e5a      	subs	r2, r3, #1
    332c:	4193      	sbcs	r3, r2
    332e:	6822      	ldr	r2, [r4, #0]
    3330:	0692      	lsls	r2, r2, #26
    3332:	d430      	bmi.n	3396 <_printf_common+0xaa>
    3334:	0022      	movs	r2, r4
    3336:	9901      	ldr	r1, [sp, #4]
    3338:	3243      	adds	r2, #67	; 0x43
    333a:	9800      	ldr	r0, [sp, #0]
    333c:	9e08      	ldr	r6, [sp, #32]
    333e:	47b0      	blx	r6
    3340:	1c43      	adds	r3, r0, #1
    3342:	d025      	beq.n	3390 <_printf_common+0xa4>
    3344:	2306      	movs	r3, #6
    3346:	6820      	ldr	r0, [r4, #0]
    3348:	682a      	ldr	r2, [r5, #0]
    334a:	68e1      	ldr	r1, [r4, #12]
    334c:	4003      	ands	r3, r0
    334e:	2500      	movs	r5, #0
    3350:	2b04      	cmp	r3, #4
    3352:	d103      	bne.n	335c <_printf_common+0x70>
    3354:	1a8d      	subs	r5, r1, r2
    3356:	43eb      	mvns	r3, r5
    3358:	17db      	asrs	r3, r3, #31
    335a:	401d      	ands	r5, r3
    335c:	68a3      	ldr	r3, [r4, #8]
    335e:	6922      	ldr	r2, [r4, #16]
    3360:	4293      	cmp	r3, r2
    3362:	dd01      	ble.n	3368 <_printf_common+0x7c>
    3364:	1a9b      	subs	r3, r3, r2
    3366:	18ed      	adds	r5, r5, r3
    3368:	2700      	movs	r7, #0
    336a:	42bd      	cmp	r5, r7
    336c:	d120      	bne.n	33b0 <_printf_common+0xc4>
    336e:	2000      	movs	r0, #0
    3370:	e010      	b.n	3394 <_printf_common+0xa8>
    3372:	3701      	adds	r7, #1
    3374:	68e3      	ldr	r3, [r4, #12]
    3376:	682a      	ldr	r2, [r5, #0]
    3378:	1a9b      	subs	r3, r3, r2
    337a:	429f      	cmp	r7, r3
    337c:	dad2      	bge.n	3324 <_printf_common+0x38>
    337e:	0022      	movs	r2, r4
    3380:	2301      	movs	r3, #1
    3382:	3219      	adds	r2, #25
    3384:	9901      	ldr	r1, [sp, #4]
    3386:	9800      	ldr	r0, [sp, #0]
    3388:	9e08      	ldr	r6, [sp, #32]
    338a:	47b0      	blx	r6
    338c:	1c43      	adds	r3, r0, #1
    338e:	d1f0      	bne.n	3372 <_printf_common+0x86>
    3390:	2001      	movs	r0, #1
    3392:	4240      	negs	r0, r0
    3394:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3396:	2030      	movs	r0, #48	; 0x30
    3398:	18e1      	adds	r1, r4, r3
    339a:	3143      	adds	r1, #67	; 0x43
    339c:	7008      	strb	r0, [r1, #0]
    339e:	0021      	movs	r1, r4
    33a0:	1c5a      	adds	r2, r3, #1
    33a2:	3145      	adds	r1, #69	; 0x45
    33a4:	7809      	ldrb	r1, [r1, #0]
    33a6:	18a2      	adds	r2, r4, r2
    33a8:	3243      	adds	r2, #67	; 0x43
    33aa:	3302      	adds	r3, #2
    33ac:	7011      	strb	r1, [r2, #0]
    33ae:	e7c1      	b.n	3334 <_printf_common+0x48>
    33b0:	0022      	movs	r2, r4
    33b2:	2301      	movs	r3, #1
    33b4:	321a      	adds	r2, #26
    33b6:	9901      	ldr	r1, [sp, #4]
    33b8:	9800      	ldr	r0, [sp, #0]
    33ba:	9e08      	ldr	r6, [sp, #32]
    33bc:	47b0      	blx	r6
    33be:	1c43      	adds	r3, r0, #1
    33c0:	d0e6      	beq.n	3390 <_printf_common+0xa4>
    33c2:	3701      	adds	r7, #1
    33c4:	e7d1      	b.n	336a <_printf_common+0x7e>
	...

000033c8 <_printf_i>:
    33c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    33ca:	b08b      	sub	sp, #44	; 0x2c
    33cc:	9206      	str	r2, [sp, #24]
    33ce:	000a      	movs	r2, r1
    33d0:	3243      	adds	r2, #67	; 0x43
    33d2:	9307      	str	r3, [sp, #28]
    33d4:	9005      	str	r0, [sp, #20]
    33d6:	9204      	str	r2, [sp, #16]
    33d8:	7e0a      	ldrb	r2, [r1, #24]
    33da:	000c      	movs	r4, r1
    33dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    33de:	2a6e      	cmp	r2, #110	; 0x6e
    33e0:	d100      	bne.n	33e4 <_printf_i+0x1c>
    33e2:	e08f      	b.n	3504 <_printf_i+0x13c>
    33e4:	d817      	bhi.n	3416 <_printf_i+0x4e>
    33e6:	2a63      	cmp	r2, #99	; 0x63
    33e8:	d02c      	beq.n	3444 <_printf_i+0x7c>
    33ea:	d808      	bhi.n	33fe <_printf_i+0x36>
    33ec:	2a00      	cmp	r2, #0
    33ee:	d100      	bne.n	33f2 <_printf_i+0x2a>
    33f0:	e099      	b.n	3526 <_printf_i+0x15e>
    33f2:	2a58      	cmp	r2, #88	; 0x58
    33f4:	d054      	beq.n	34a0 <_printf_i+0xd8>
    33f6:	0026      	movs	r6, r4
    33f8:	3642      	adds	r6, #66	; 0x42
    33fa:	7032      	strb	r2, [r6, #0]
    33fc:	e029      	b.n	3452 <_printf_i+0x8a>
    33fe:	2a64      	cmp	r2, #100	; 0x64
    3400:	d001      	beq.n	3406 <_printf_i+0x3e>
    3402:	2a69      	cmp	r2, #105	; 0x69
    3404:	d1f7      	bne.n	33f6 <_printf_i+0x2e>
    3406:	6821      	ldr	r1, [r4, #0]
    3408:	681a      	ldr	r2, [r3, #0]
    340a:	0608      	lsls	r0, r1, #24
    340c:	d523      	bpl.n	3456 <_printf_i+0x8e>
    340e:	1d11      	adds	r1, r2, #4
    3410:	6019      	str	r1, [r3, #0]
    3412:	6815      	ldr	r5, [r2, #0]
    3414:	e025      	b.n	3462 <_printf_i+0x9a>
    3416:	2a73      	cmp	r2, #115	; 0x73
    3418:	d100      	bne.n	341c <_printf_i+0x54>
    341a:	e088      	b.n	352e <_printf_i+0x166>
    341c:	d808      	bhi.n	3430 <_printf_i+0x68>
    341e:	2a6f      	cmp	r2, #111	; 0x6f
    3420:	d029      	beq.n	3476 <_printf_i+0xae>
    3422:	2a70      	cmp	r2, #112	; 0x70
    3424:	d1e7      	bne.n	33f6 <_printf_i+0x2e>
    3426:	2220      	movs	r2, #32
    3428:	6809      	ldr	r1, [r1, #0]
    342a:	430a      	orrs	r2, r1
    342c:	6022      	str	r2, [r4, #0]
    342e:	e003      	b.n	3438 <_printf_i+0x70>
    3430:	2a75      	cmp	r2, #117	; 0x75
    3432:	d020      	beq.n	3476 <_printf_i+0xae>
    3434:	2a78      	cmp	r2, #120	; 0x78
    3436:	d1de      	bne.n	33f6 <_printf_i+0x2e>
    3438:	0022      	movs	r2, r4
    343a:	2178      	movs	r1, #120	; 0x78
    343c:	3245      	adds	r2, #69	; 0x45
    343e:	7011      	strb	r1, [r2, #0]
    3440:	4a6c      	ldr	r2, [pc, #432]	; (35f4 <_printf_i+0x22c>)
    3442:	e030      	b.n	34a6 <_printf_i+0xde>
    3444:	000e      	movs	r6, r1
    3446:	681a      	ldr	r2, [r3, #0]
    3448:	3642      	adds	r6, #66	; 0x42
    344a:	1d11      	adds	r1, r2, #4
    344c:	6019      	str	r1, [r3, #0]
    344e:	6813      	ldr	r3, [r2, #0]
    3450:	7033      	strb	r3, [r6, #0]
    3452:	2301      	movs	r3, #1
    3454:	e079      	b.n	354a <_printf_i+0x182>
    3456:	0649      	lsls	r1, r1, #25
    3458:	d5d9      	bpl.n	340e <_printf_i+0x46>
    345a:	1d11      	adds	r1, r2, #4
    345c:	6019      	str	r1, [r3, #0]
    345e:	2300      	movs	r3, #0
    3460:	5ed5      	ldrsh	r5, [r2, r3]
    3462:	2d00      	cmp	r5, #0
    3464:	da03      	bge.n	346e <_printf_i+0xa6>
    3466:	232d      	movs	r3, #45	; 0x2d
    3468:	9a04      	ldr	r2, [sp, #16]
    346a:	426d      	negs	r5, r5
    346c:	7013      	strb	r3, [r2, #0]
    346e:	4b62      	ldr	r3, [pc, #392]	; (35f8 <_printf_i+0x230>)
    3470:	270a      	movs	r7, #10
    3472:	9303      	str	r3, [sp, #12]
    3474:	e02f      	b.n	34d6 <_printf_i+0x10e>
    3476:	6820      	ldr	r0, [r4, #0]
    3478:	6819      	ldr	r1, [r3, #0]
    347a:	0605      	lsls	r5, r0, #24
    347c:	d503      	bpl.n	3486 <_printf_i+0xbe>
    347e:	1d08      	adds	r0, r1, #4
    3480:	6018      	str	r0, [r3, #0]
    3482:	680d      	ldr	r5, [r1, #0]
    3484:	e005      	b.n	3492 <_printf_i+0xca>
    3486:	0640      	lsls	r0, r0, #25
    3488:	d5f9      	bpl.n	347e <_printf_i+0xb6>
    348a:	680d      	ldr	r5, [r1, #0]
    348c:	1d08      	adds	r0, r1, #4
    348e:	6018      	str	r0, [r3, #0]
    3490:	b2ad      	uxth	r5, r5
    3492:	4b59      	ldr	r3, [pc, #356]	; (35f8 <_printf_i+0x230>)
    3494:	2708      	movs	r7, #8
    3496:	9303      	str	r3, [sp, #12]
    3498:	2a6f      	cmp	r2, #111	; 0x6f
    349a:	d018      	beq.n	34ce <_printf_i+0x106>
    349c:	270a      	movs	r7, #10
    349e:	e016      	b.n	34ce <_printf_i+0x106>
    34a0:	3145      	adds	r1, #69	; 0x45
    34a2:	700a      	strb	r2, [r1, #0]
    34a4:	4a54      	ldr	r2, [pc, #336]	; (35f8 <_printf_i+0x230>)
    34a6:	9203      	str	r2, [sp, #12]
    34a8:	681a      	ldr	r2, [r3, #0]
    34aa:	6821      	ldr	r1, [r4, #0]
    34ac:	1d10      	adds	r0, r2, #4
    34ae:	6018      	str	r0, [r3, #0]
    34b0:	6815      	ldr	r5, [r2, #0]
    34b2:	0608      	lsls	r0, r1, #24
    34b4:	d522      	bpl.n	34fc <_printf_i+0x134>
    34b6:	07cb      	lsls	r3, r1, #31
    34b8:	d502      	bpl.n	34c0 <_printf_i+0xf8>
    34ba:	2320      	movs	r3, #32
    34bc:	4319      	orrs	r1, r3
    34be:	6021      	str	r1, [r4, #0]
    34c0:	2710      	movs	r7, #16
    34c2:	2d00      	cmp	r5, #0
    34c4:	d103      	bne.n	34ce <_printf_i+0x106>
    34c6:	2320      	movs	r3, #32
    34c8:	6822      	ldr	r2, [r4, #0]
    34ca:	439a      	bics	r2, r3
    34cc:	6022      	str	r2, [r4, #0]
    34ce:	0023      	movs	r3, r4
    34d0:	2200      	movs	r2, #0
    34d2:	3343      	adds	r3, #67	; 0x43
    34d4:	701a      	strb	r2, [r3, #0]
    34d6:	6863      	ldr	r3, [r4, #4]
    34d8:	60a3      	str	r3, [r4, #8]
    34da:	2b00      	cmp	r3, #0
    34dc:	db5c      	blt.n	3598 <_printf_i+0x1d0>
    34de:	2204      	movs	r2, #4
    34e0:	6821      	ldr	r1, [r4, #0]
    34e2:	4391      	bics	r1, r2
    34e4:	6021      	str	r1, [r4, #0]
    34e6:	2d00      	cmp	r5, #0
    34e8:	d158      	bne.n	359c <_printf_i+0x1d4>
    34ea:	9e04      	ldr	r6, [sp, #16]
    34ec:	2b00      	cmp	r3, #0
    34ee:	d064      	beq.n	35ba <_printf_i+0x1f2>
    34f0:	0026      	movs	r6, r4
    34f2:	9b03      	ldr	r3, [sp, #12]
    34f4:	3642      	adds	r6, #66	; 0x42
    34f6:	781b      	ldrb	r3, [r3, #0]
    34f8:	7033      	strb	r3, [r6, #0]
    34fa:	e05e      	b.n	35ba <_printf_i+0x1f2>
    34fc:	0648      	lsls	r0, r1, #25
    34fe:	d5da      	bpl.n	34b6 <_printf_i+0xee>
    3500:	b2ad      	uxth	r5, r5
    3502:	e7d8      	b.n	34b6 <_printf_i+0xee>
    3504:	6809      	ldr	r1, [r1, #0]
    3506:	681a      	ldr	r2, [r3, #0]
    3508:	0608      	lsls	r0, r1, #24
    350a:	d505      	bpl.n	3518 <_printf_i+0x150>
    350c:	1d11      	adds	r1, r2, #4
    350e:	6019      	str	r1, [r3, #0]
    3510:	6813      	ldr	r3, [r2, #0]
    3512:	6962      	ldr	r2, [r4, #20]
    3514:	601a      	str	r2, [r3, #0]
    3516:	e006      	b.n	3526 <_printf_i+0x15e>
    3518:	0649      	lsls	r1, r1, #25
    351a:	d5f7      	bpl.n	350c <_printf_i+0x144>
    351c:	1d11      	adds	r1, r2, #4
    351e:	6019      	str	r1, [r3, #0]
    3520:	6813      	ldr	r3, [r2, #0]
    3522:	8aa2      	ldrh	r2, [r4, #20]
    3524:	801a      	strh	r2, [r3, #0]
    3526:	2300      	movs	r3, #0
    3528:	9e04      	ldr	r6, [sp, #16]
    352a:	6123      	str	r3, [r4, #16]
    352c:	e054      	b.n	35d8 <_printf_i+0x210>
    352e:	681a      	ldr	r2, [r3, #0]
    3530:	1d11      	adds	r1, r2, #4
    3532:	6019      	str	r1, [r3, #0]
    3534:	6816      	ldr	r6, [r2, #0]
    3536:	2100      	movs	r1, #0
    3538:	6862      	ldr	r2, [r4, #4]
    353a:	0030      	movs	r0, r6
    353c:	f000 f85e 	bl	35fc <memchr>
    3540:	2800      	cmp	r0, #0
    3542:	d001      	beq.n	3548 <_printf_i+0x180>
    3544:	1b80      	subs	r0, r0, r6
    3546:	6060      	str	r0, [r4, #4]
    3548:	6863      	ldr	r3, [r4, #4]
    354a:	6123      	str	r3, [r4, #16]
    354c:	2300      	movs	r3, #0
    354e:	9a04      	ldr	r2, [sp, #16]
    3550:	7013      	strb	r3, [r2, #0]
    3552:	e041      	b.n	35d8 <_printf_i+0x210>
    3554:	6923      	ldr	r3, [r4, #16]
    3556:	0032      	movs	r2, r6
    3558:	9906      	ldr	r1, [sp, #24]
    355a:	9805      	ldr	r0, [sp, #20]
    355c:	9d07      	ldr	r5, [sp, #28]
    355e:	47a8      	blx	r5
    3560:	1c43      	adds	r3, r0, #1
    3562:	d043      	beq.n	35ec <_printf_i+0x224>
    3564:	6823      	ldr	r3, [r4, #0]
    3566:	2500      	movs	r5, #0
    3568:	079b      	lsls	r3, r3, #30
    356a:	d40f      	bmi.n	358c <_printf_i+0x1c4>
    356c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    356e:	68e0      	ldr	r0, [r4, #12]
    3570:	4298      	cmp	r0, r3
    3572:	da3d      	bge.n	35f0 <_printf_i+0x228>
    3574:	0018      	movs	r0, r3
    3576:	e03b      	b.n	35f0 <_printf_i+0x228>
    3578:	0022      	movs	r2, r4
    357a:	2301      	movs	r3, #1
    357c:	3219      	adds	r2, #25
    357e:	9906      	ldr	r1, [sp, #24]
    3580:	9805      	ldr	r0, [sp, #20]
    3582:	9e07      	ldr	r6, [sp, #28]
    3584:	47b0      	blx	r6
    3586:	1c43      	adds	r3, r0, #1
    3588:	d030      	beq.n	35ec <_printf_i+0x224>
    358a:	3501      	adds	r5, #1
    358c:	68e3      	ldr	r3, [r4, #12]
    358e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3590:	1a9b      	subs	r3, r3, r2
    3592:	429d      	cmp	r5, r3
    3594:	dbf0      	blt.n	3578 <_printf_i+0x1b0>
    3596:	e7e9      	b.n	356c <_printf_i+0x1a4>
    3598:	2d00      	cmp	r5, #0
    359a:	d0a9      	beq.n	34f0 <_printf_i+0x128>
    359c:	9e04      	ldr	r6, [sp, #16]
    359e:	0028      	movs	r0, r5
    35a0:	0039      	movs	r1, r7
    35a2:	f7ff fcbd 	bl	2f20 <__aeabi_uidivmod>
    35a6:	9b03      	ldr	r3, [sp, #12]
    35a8:	3e01      	subs	r6, #1
    35aa:	5c5b      	ldrb	r3, [r3, r1]
    35ac:	0028      	movs	r0, r5
    35ae:	7033      	strb	r3, [r6, #0]
    35b0:	0039      	movs	r1, r7
    35b2:	f7ff fc2f 	bl	2e14 <__udivsi3>
    35b6:	1e05      	subs	r5, r0, #0
    35b8:	d1f1      	bne.n	359e <_printf_i+0x1d6>
    35ba:	2f08      	cmp	r7, #8
    35bc:	d109      	bne.n	35d2 <_printf_i+0x20a>
    35be:	6823      	ldr	r3, [r4, #0]
    35c0:	07db      	lsls	r3, r3, #31
    35c2:	d506      	bpl.n	35d2 <_printf_i+0x20a>
    35c4:	6863      	ldr	r3, [r4, #4]
    35c6:	6922      	ldr	r2, [r4, #16]
    35c8:	4293      	cmp	r3, r2
    35ca:	dc02      	bgt.n	35d2 <_printf_i+0x20a>
    35cc:	2330      	movs	r3, #48	; 0x30
    35ce:	3e01      	subs	r6, #1
    35d0:	7033      	strb	r3, [r6, #0]
    35d2:	9b04      	ldr	r3, [sp, #16]
    35d4:	1b9b      	subs	r3, r3, r6
    35d6:	6123      	str	r3, [r4, #16]
    35d8:	9b07      	ldr	r3, [sp, #28]
    35da:	aa09      	add	r2, sp, #36	; 0x24
    35dc:	9300      	str	r3, [sp, #0]
    35de:	0021      	movs	r1, r4
    35e0:	9b06      	ldr	r3, [sp, #24]
    35e2:	9805      	ldr	r0, [sp, #20]
    35e4:	f7ff fe82 	bl	32ec <_printf_common>
    35e8:	1c43      	adds	r3, r0, #1
    35ea:	d1b3      	bne.n	3554 <_printf_i+0x18c>
    35ec:	2001      	movs	r0, #1
    35ee:	4240      	negs	r0, r0
    35f0:	b00b      	add	sp, #44	; 0x2c
    35f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35f4:	00003b42 	.word	0x00003b42
    35f8:	00003b31 	.word	0x00003b31

000035fc <memchr>:
    35fc:	b2c9      	uxtb	r1, r1
    35fe:	1882      	adds	r2, r0, r2
    3600:	4290      	cmp	r0, r2
    3602:	d101      	bne.n	3608 <memchr+0xc>
    3604:	2000      	movs	r0, #0
    3606:	4770      	bx	lr
    3608:	7803      	ldrb	r3, [r0, #0]
    360a:	428b      	cmp	r3, r1
    360c:	d0fb      	beq.n	3606 <memchr+0xa>
    360e:	3001      	adds	r0, #1
    3610:	e7f6      	b.n	3600 <memchr+0x4>

00003612 <memmove>:
    3612:	b510      	push	{r4, lr}
    3614:	4288      	cmp	r0, r1
    3616:	d902      	bls.n	361e <memmove+0xc>
    3618:	188b      	adds	r3, r1, r2
    361a:	4298      	cmp	r0, r3
    361c:	d308      	bcc.n	3630 <memmove+0x1e>
    361e:	2300      	movs	r3, #0
    3620:	429a      	cmp	r2, r3
    3622:	d007      	beq.n	3634 <memmove+0x22>
    3624:	5ccc      	ldrb	r4, [r1, r3]
    3626:	54c4      	strb	r4, [r0, r3]
    3628:	3301      	adds	r3, #1
    362a:	e7f9      	b.n	3620 <memmove+0xe>
    362c:	5c8b      	ldrb	r3, [r1, r2]
    362e:	5483      	strb	r3, [r0, r2]
    3630:	3a01      	subs	r2, #1
    3632:	d2fb      	bcs.n	362c <memmove+0x1a>
    3634:	bd10      	pop	{r4, pc}
	...

00003638 <_free_r>:
    3638:	b570      	push	{r4, r5, r6, lr}
    363a:	0005      	movs	r5, r0
    363c:	2900      	cmp	r1, #0
    363e:	d010      	beq.n	3662 <_free_r+0x2a>
    3640:	1f0c      	subs	r4, r1, #4
    3642:	6823      	ldr	r3, [r4, #0]
    3644:	2b00      	cmp	r3, #0
    3646:	da00      	bge.n	364a <_free_r+0x12>
    3648:	18e4      	adds	r4, r4, r3
    364a:	0028      	movs	r0, r5
    364c:	f000 f8d4 	bl	37f8 <__malloc_lock>
    3650:	4a1d      	ldr	r2, [pc, #116]	; (36c8 <_free_r+0x90>)
    3652:	6813      	ldr	r3, [r2, #0]
    3654:	2b00      	cmp	r3, #0
    3656:	d105      	bne.n	3664 <_free_r+0x2c>
    3658:	6063      	str	r3, [r4, #4]
    365a:	6014      	str	r4, [r2, #0]
    365c:	0028      	movs	r0, r5
    365e:	f000 f8cc 	bl	37fa <__malloc_unlock>
    3662:	bd70      	pop	{r4, r5, r6, pc}
    3664:	42a3      	cmp	r3, r4
    3666:	d909      	bls.n	367c <_free_r+0x44>
    3668:	6821      	ldr	r1, [r4, #0]
    366a:	1860      	adds	r0, r4, r1
    366c:	4283      	cmp	r3, r0
    366e:	d1f3      	bne.n	3658 <_free_r+0x20>
    3670:	6818      	ldr	r0, [r3, #0]
    3672:	685b      	ldr	r3, [r3, #4]
    3674:	1841      	adds	r1, r0, r1
    3676:	6021      	str	r1, [r4, #0]
    3678:	e7ee      	b.n	3658 <_free_r+0x20>
    367a:	0013      	movs	r3, r2
    367c:	685a      	ldr	r2, [r3, #4]
    367e:	2a00      	cmp	r2, #0
    3680:	d001      	beq.n	3686 <_free_r+0x4e>
    3682:	42a2      	cmp	r2, r4
    3684:	d9f9      	bls.n	367a <_free_r+0x42>
    3686:	6819      	ldr	r1, [r3, #0]
    3688:	1858      	adds	r0, r3, r1
    368a:	42a0      	cmp	r0, r4
    368c:	d10b      	bne.n	36a6 <_free_r+0x6e>
    368e:	6820      	ldr	r0, [r4, #0]
    3690:	1809      	adds	r1, r1, r0
    3692:	1858      	adds	r0, r3, r1
    3694:	6019      	str	r1, [r3, #0]
    3696:	4282      	cmp	r2, r0
    3698:	d1e0      	bne.n	365c <_free_r+0x24>
    369a:	6810      	ldr	r0, [r2, #0]
    369c:	6852      	ldr	r2, [r2, #4]
    369e:	1841      	adds	r1, r0, r1
    36a0:	6019      	str	r1, [r3, #0]
    36a2:	605a      	str	r2, [r3, #4]
    36a4:	e7da      	b.n	365c <_free_r+0x24>
    36a6:	42a0      	cmp	r0, r4
    36a8:	d902      	bls.n	36b0 <_free_r+0x78>
    36aa:	230c      	movs	r3, #12
    36ac:	602b      	str	r3, [r5, #0]
    36ae:	e7d5      	b.n	365c <_free_r+0x24>
    36b0:	6821      	ldr	r1, [r4, #0]
    36b2:	1860      	adds	r0, r4, r1
    36b4:	4282      	cmp	r2, r0
    36b6:	d103      	bne.n	36c0 <_free_r+0x88>
    36b8:	6810      	ldr	r0, [r2, #0]
    36ba:	6852      	ldr	r2, [r2, #4]
    36bc:	1841      	adds	r1, r0, r1
    36be:	6021      	str	r1, [r4, #0]
    36c0:	6062      	str	r2, [r4, #4]
    36c2:	605c      	str	r4, [r3, #4]
    36c4:	e7ca      	b.n	365c <_free_r+0x24>
    36c6:	46c0      	nop			; (mov r8, r8)
    36c8:	200000fc 	.word	0x200000fc

000036cc <_malloc_r>:
    36cc:	2303      	movs	r3, #3
    36ce:	b570      	push	{r4, r5, r6, lr}
    36d0:	1ccd      	adds	r5, r1, #3
    36d2:	439d      	bics	r5, r3
    36d4:	3508      	adds	r5, #8
    36d6:	0006      	movs	r6, r0
    36d8:	2d0c      	cmp	r5, #12
    36da:	d21e      	bcs.n	371a <_malloc_r+0x4e>
    36dc:	250c      	movs	r5, #12
    36de:	42a9      	cmp	r1, r5
    36e0:	d81d      	bhi.n	371e <_malloc_r+0x52>
    36e2:	0030      	movs	r0, r6
    36e4:	f000 f888 	bl	37f8 <__malloc_lock>
    36e8:	4a25      	ldr	r2, [pc, #148]	; (3780 <_malloc_r+0xb4>)
    36ea:	6814      	ldr	r4, [r2, #0]
    36ec:	0021      	movs	r1, r4
    36ee:	2900      	cmp	r1, #0
    36f0:	d119      	bne.n	3726 <_malloc_r+0x5a>
    36f2:	4c24      	ldr	r4, [pc, #144]	; (3784 <_malloc_r+0xb8>)
    36f4:	6823      	ldr	r3, [r4, #0]
    36f6:	2b00      	cmp	r3, #0
    36f8:	d103      	bne.n	3702 <_malloc_r+0x36>
    36fa:	0030      	movs	r0, r6
    36fc:	f000 f86a 	bl	37d4 <_sbrk_r>
    3700:	6020      	str	r0, [r4, #0]
    3702:	0029      	movs	r1, r5
    3704:	0030      	movs	r0, r6
    3706:	f000 f865 	bl	37d4 <_sbrk_r>
    370a:	1c43      	adds	r3, r0, #1
    370c:	d12c      	bne.n	3768 <_malloc_r+0x9c>
    370e:	230c      	movs	r3, #12
    3710:	0030      	movs	r0, r6
    3712:	6033      	str	r3, [r6, #0]
    3714:	f000 f871 	bl	37fa <__malloc_unlock>
    3718:	e003      	b.n	3722 <_malloc_r+0x56>
    371a:	2d00      	cmp	r5, #0
    371c:	dadf      	bge.n	36de <_malloc_r+0x12>
    371e:	230c      	movs	r3, #12
    3720:	6033      	str	r3, [r6, #0]
    3722:	2000      	movs	r0, #0
    3724:	bd70      	pop	{r4, r5, r6, pc}
    3726:	680b      	ldr	r3, [r1, #0]
    3728:	1b5b      	subs	r3, r3, r5
    372a:	d41a      	bmi.n	3762 <_malloc_r+0x96>
    372c:	2b0b      	cmp	r3, #11
    372e:	d903      	bls.n	3738 <_malloc_r+0x6c>
    3730:	600b      	str	r3, [r1, #0]
    3732:	18cc      	adds	r4, r1, r3
    3734:	6025      	str	r5, [r4, #0]
    3736:	e003      	b.n	3740 <_malloc_r+0x74>
    3738:	428c      	cmp	r4, r1
    373a:	d10e      	bne.n	375a <_malloc_r+0x8e>
    373c:	6863      	ldr	r3, [r4, #4]
    373e:	6013      	str	r3, [r2, #0]
    3740:	0030      	movs	r0, r6
    3742:	f000 f85a 	bl	37fa <__malloc_unlock>
    3746:	0020      	movs	r0, r4
    3748:	2207      	movs	r2, #7
    374a:	300b      	adds	r0, #11
    374c:	1d23      	adds	r3, r4, #4
    374e:	4390      	bics	r0, r2
    3750:	1ac3      	subs	r3, r0, r3
    3752:	d0e7      	beq.n	3724 <_malloc_r+0x58>
    3754:	425a      	negs	r2, r3
    3756:	50e2      	str	r2, [r4, r3]
    3758:	e7e4      	b.n	3724 <_malloc_r+0x58>
    375a:	684b      	ldr	r3, [r1, #4]
    375c:	6063      	str	r3, [r4, #4]
    375e:	000c      	movs	r4, r1
    3760:	e7ee      	b.n	3740 <_malloc_r+0x74>
    3762:	000c      	movs	r4, r1
    3764:	6849      	ldr	r1, [r1, #4]
    3766:	e7c2      	b.n	36ee <_malloc_r+0x22>
    3768:	2303      	movs	r3, #3
    376a:	1cc4      	adds	r4, r0, #3
    376c:	439c      	bics	r4, r3
    376e:	42a0      	cmp	r0, r4
    3770:	d0e0      	beq.n	3734 <_malloc_r+0x68>
    3772:	1a21      	subs	r1, r4, r0
    3774:	0030      	movs	r0, r6
    3776:	f000 f82d 	bl	37d4 <_sbrk_r>
    377a:	1c43      	adds	r3, r0, #1
    377c:	d1da      	bne.n	3734 <_malloc_r+0x68>
    377e:	e7c6      	b.n	370e <_malloc_r+0x42>
    3780:	200000fc 	.word	0x200000fc
    3784:	20000100 	.word	0x20000100

00003788 <_realloc_r>:
    3788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    378a:	0007      	movs	r7, r0
    378c:	000d      	movs	r5, r1
    378e:	0016      	movs	r6, r2
    3790:	2900      	cmp	r1, #0
    3792:	d105      	bne.n	37a0 <_realloc_r+0x18>
    3794:	0011      	movs	r1, r2
    3796:	f7ff ff99 	bl	36cc <_malloc_r>
    379a:	0004      	movs	r4, r0
    379c:	0020      	movs	r0, r4
    379e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    37a0:	2a00      	cmp	r2, #0
    37a2:	d103      	bne.n	37ac <_realloc_r+0x24>
    37a4:	f7ff ff48 	bl	3638 <_free_r>
    37a8:	0034      	movs	r4, r6
    37aa:	e7f7      	b.n	379c <_realloc_r+0x14>
    37ac:	f000 f826 	bl	37fc <_malloc_usable_size_r>
    37b0:	002c      	movs	r4, r5
    37b2:	4286      	cmp	r6, r0
    37b4:	d9f2      	bls.n	379c <_realloc_r+0x14>
    37b6:	0031      	movs	r1, r6
    37b8:	0038      	movs	r0, r7
    37ba:	f7ff ff87 	bl	36cc <_malloc_r>
    37be:	1e04      	subs	r4, r0, #0
    37c0:	d0ec      	beq.n	379c <_realloc_r+0x14>
    37c2:	0029      	movs	r1, r5
    37c4:	0032      	movs	r2, r6
    37c6:	f7ff fbff 	bl	2fc8 <memcpy>
    37ca:	0029      	movs	r1, r5
    37cc:	0038      	movs	r0, r7
    37ce:	f7ff ff33 	bl	3638 <_free_r>
    37d2:	e7e3      	b.n	379c <_realloc_r+0x14>

000037d4 <_sbrk_r>:
    37d4:	2300      	movs	r3, #0
    37d6:	b570      	push	{r4, r5, r6, lr}
    37d8:	4c06      	ldr	r4, [pc, #24]	; (37f4 <_sbrk_r+0x20>)
    37da:	0005      	movs	r5, r0
    37dc:	0008      	movs	r0, r1
    37de:	6023      	str	r3, [r4, #0]
    37e0:	f7ff f8c8 	bl	2974 <_sbrk>
    37e4:	1c43      	adds	r3, r0, #1
    37e6:	d103      	bne.n	37f0 <_sbrk_r+0x1c>
    37e8:	6823      	ldr	r3, [r4, #0]
    37ea:	2b00      	cmp	r3, #0
    37ec:	d000      	beq.n	37f0 <_sbrk_r+0x1c>
    37ee:	602b      	str	r3, [r5, #0]
    37f0:	bd70      	pop	{r4, r5, r6, pc}
    37f2:	46c0      	nop			; (mov r8, r8)
    37f4:	20005634 	.word	0x20005634

000037f8 <__malloc_lock>:
    37f8:	4770      	bx	lr

000037fa <__malloc_unlock>:
    37fa:	4770      	bx	lr

000037fc <_malloc_usable_size_r>:
    37fc:	1f0b      	subs	r3, r1, #4
    37fe:	681b      	ldr	r3, [r3, #0]
    3800:	1f18      	subs	r0, r3, #4
    3802:	2b00      	cmp	r3, #0
    3804:	da01      	bge.n	380a <_malloc_usable_size_r+0xe>
    3806:	580b      	ldr	r3, [r1, r0]
    3808:	18c0      	adds	r0, r0, r3
    380a:	4770      	bx	lr
    380c:	636d200d 	.word	0x636d200d
    3810:	755b2075 	.word	0x755b2075
    3814:	5d747261 	.word	0x5d747261
    3818:	00000000 	.word	0x00000000
    381c:	636d200d 	.word	0x636d200d
    3820:	695b2075 	.word	0x695b2075
    3824:	005d6332 	.word	0x005d6332
    3828:	636d200d 	.word	0x636d200d
    382c:	615b2075 	.word	0x615b2075
    3830:	005d6364 	.word	0x005d6364
    3834:	636d200d 	.word	0x636d200d
    3838:	745b2075 	.word	0x745b2075
    383c:	72656d69 	.word	0x72656d69
    3840:	0000005d 	.word	0x0000005d
    3844:	636d200d 	.word	0x636d200d
    3848:	655b2075 	.word	0x655b2075
    384c:	746e6978 	.word	0x746e6978
    3850:	0000005d 	.word	0x0000005d
    3854:	636d200d 	.word	0x636d200d
    3858:	775b2075 	.word	0x775b2075
    385c:	005d7464 	.word	0x005d7464
    3860:	636d200d 	.word	0x636d200d
    3864:	6e5b2075 	.word	0x6e5b2075
    3868:	005d6d76 	.word	0x005d6d76
    386c:	636d200d 	.word	0x636d200d
    3870:	695b2075 	.word	0x695b2075
    3874:	6f20746e 	.word	0x6f20746e
    3878:	00005d6e 	.word	0x00005d6e
    387c:	4d205041 	.word	0x4d205041
    3880:	2065646f 	.word	0x2065646f
    3884:	2e2e4e4f 	.word	0x2e2e4e4f
    3888:	0000000d 	.word	0x0000000d
    388c:	4d205041 	.word	0x4d205041
    3890:	2065646f 	.word	0x2065646f
    3894:	2e46464f 	.word	0x2e46464f
    3898:	00000d2e 	.word	0x00000d2e

0000389c <tc_interrupt_vectors.10753>:
    389c:	100f0e0d 00001211 00001124 00001382     ........$.......
    38ac:	00001382 00001382 00001382 00001382     ................
    38bc:	00001382 00001382 00001382 00001382     ................
    38cc:	00001382 00001382 00001382 00001382     ................
    38dc:	00001382 00001382 00001104 00001382     ................
    38ec:	00001382 00001382 00001382 00001382     ................
    38fc:	00001382 00001382 00001382 00001382     ................
    390c:	00001382 00001382 00001382 00001382     ................
    391c:	00001382 00001382 0000111c 00001382     ................
    392c:	00001382 00001382 00001382 00001382     ................
    393c:	00001382 00001382 00001382 00001382     ................
    394c:	00001382 00001382 00001382 00001382     ................
    395c:	00001382 00001382 00001114 0000112c     ............,...
    396c:	000010e4 000010f4 000010ec 00000002     ................
    397c:	00000003 0000ffff 0000ffff 00000004     ................
    398c:	00000005 00000006 00000007 0000ffff     ................
    399c:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    39ac:	0000ffff 0000ffff 0000ffff 00000008     ................
    39bc:	00000009 0000000a 0000000b 42002000     ............. .B
    39cc:	42002400 42002800 42002c00 42003000     .$.B.(.B.,.B.0.B
    39dc:	42003400 02000100 08000400 20001000     .4.B........... 
    39ec:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    39fc:	0000230e 0000230a 0000230a 0000235a     .#...#...#..Z#..
    3a0c:	0000235a 00002322 00002314 00002328     Z#.."#...#..(#..
    3a1c:	000023e0 000023c0 000023c0 00002430     .#...#...#..0$..
    3a2c:	000023d2 000023ee 000023c4 000023fc     .#...#...#...#..
    3a3c:	0000005b 6d75445f 625f796d 65666675     [..._Dummy_buffe
    3a4c:	4b4f2072 0000205d 6d75445f 625f796d     r OK] .._Dummy_b
    3a5c:	65666675 474e2072 0000205d 5d4b4f20     uffer NG] .. OK]
    3a6c:	00000020 5d474e20 00000020 6f4c200d      ... NG] .... Lo
    3a7c:	5b206461 5d444965 30203d20 32302578     ad [eID] = 0x%02
    3a8c:	00000058 6153200d 5b206576 5d444965     X.... Save [eID]
    3a9c:	30203d20 32302578 00000058 6153200d      = 0x%02X.... Sa
    3aac:	5b206576 5d633269 30203d20 32302578     ve [i2c] = 0x%02
    3abc:	30202c58 32302578 30202c58 32302578     X, 0x%02X, 0x%02
    3acc:	4c202c58 30286e65 32302578 002c2958     X, Len(0x%02X),.
    3adc:	4965200d 6e695f44 61697469 3b29286c     . eID_initial();
    3aec:	00000000 6e75525b 0000005d 65525b0d     ....[Run]....[Re
    3afc:	005d6461 5045455b 5f4d4f45 74697257     ad].[EEPEOM_Writ
    3b0c:	00002065 0d5d4b4f 00000000 0d5d474e     e ..OK].....NG].
    3b1c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    3b2c:	47464567 32313000 36353433 41393837     gEFG.0123456789A
    3b3c:	45444342 31300046 35343332 39383736     BCDEF.0123456789
    3b4c:	64636261 00006665                       abcdef..

00003b54 <_init>:
    3b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b56:	46c0      	nop			; (mov r8, r8)
    3b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b5a:	bc08      	pop	{r3}
    3b5c:	469e      	mov	lr, r3
    3b5e:	4770      	bx	lr

00003b60 <__init_array_start>:
    3b60:	000000cd 	.word	0x000000cd

00003b64 <_fini>:
    3b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b66:	46c0      	nop			; (mov r8, r8)
    3b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b6a:	bc08      	pop	{r3}
    3b6c:	469e      	mov	lr, r3
    3b6e:	4770      	bx	lr

00003b70 <__fini_array_start>:
    3b70:	000000a5 	.word	0x000000a5
