/* Generated by Yosys 0.18+10 (git sha1 4dc4c46c3, gcc 11.2.0 -fPIC -Os) */

module turbo8051(reset_n, fastsim_mode, mastermode, xtal_clk, clkout, reset_out_n, ext_reg_cs, ext_reg_wr, ext_reg_ack, phy_tx_en, phy_tx_clk, phy_rx_clk, phy_rx_dv, MDC, MDIO, si, so, spi_sck, spi_so, spi_si, wb_xrom_ack
, wb_xrom_err, wb_xrom_wr, wb_xrom_stb, wb_xrom_cyc, wb_xram_ack, wb_xram_err, wb_xram_wr, wb_xram_stb, wb_xram_cyc, ea_in, ext_reg_addr, ext_reg_wdata, ext_reg_be, ext_reg_rdata, phy_txd, phy_rxd, spi_cs_n, wb_xrom_adr, wb_xrom_rdata, wb_xrom_wdata, wb_xram_adr
, wb_xram_be, wb_xram_rdata, wb_xram_wdata, ext_reg_tid);
  output MDC;
  output MDIO;
  output clkout;
  input ea_in;
  output ext_reg_ack;
  input [14:0] ext_reg_addr;
  input [3:0] ext_reg_be;
  input ext_reg_cs;
  output [31:0] ext_reg_rdata;
  input [3:0] ext_reg_tid;
  input [31:0] ext_reg_wdata;
  input ext_reg_wr;
  input fastsim_mode;
  input mastermode;
  input phy_rx_clk;
  output phy_rx_dv;
  output [7:0] phy_rxd;
  input phy_tx_clk;
  output phy_tx_en;
  output [7:0] phy_txd;
  input reset_n;
  output reset_out_n;
  input si;
  output so;
  output [3:0] spi_cs_n;
  output spi_sck;
  input spi_si;
  output spi_so;
  input wb_xram_ack;
  output [15:0] wb_xram_adr;
  output [3:0] wb_xram_be;
  output wb_xram_cyc;
  output wb_xram_err;
  input [31:0] wb_xram_rdata;
  output wb_xram_stb;
  output [31:0] wb_xram_wdata;
  output wb_xram_wr;
  input wb_xrom_ack;
  output [15:0] wb_xrom_adr;
  output wb_xrom_cyc;
  output wb_xrom_err;
  input [31:0] wb_xrom_rdata;
  output wb_xrom_stb;
  output [31:0] wb_xrom_wdata;
  output wb_xrom_wr;
  input xtal_clk;
  wire _00000_;
  wire _00001_;
  wire _00002_;
  wire _00003_;
  wire _00004_;
  wire _00005_;
  wire _00006_;
  wire _00007_;
  wire _00008_;
  wire _00009_;
  wire _00010_;
  wire _00011_;
  wire _00012_;
  wire _00013_;
  wire _00014_;
  wire _00015_;
  wire _00016_;
  wire _00017_;
  wire _00018_;
  wire _00019_;
  wire _00020_;
  wire _00021_;
  wire _00022_;
  wire _00023_;
  wire _00024_;
  wire _00025_;
  wire _00026_;
  wire _00027_;
  wire _00028_;
  wire _00029_;
  wire _00030_;
  wire _00031_;
  wire _00032_;
  wire _00033_;
  wire _00034_;
  wire _00035_;
  wire _00036_;
  wire _00037_;
  wire _00038_;
  wire _00039_;
  wire _00040_;
  wire _00041_;
  wire _00042_;
  wire _00043_;
  wire _00044_;
  wire _00045_;
  wire _00046_;
  wire _00047_;
  wire _00048_;
  wire _00049_;
  wire _00050_;
  wire _00051_;
  wire _00052_;
  wire _00053_;
  wire _00054_;
  wire _00055_;
  wire _00056_;
  wire _00057_;
  wire _00058_;
  wire _00059_;
  wire _00060_;
  wire _00061_;
  wire _00062_;
  wire _00063_;
  wire _00064_;
  wire _00065_;
  wire _00066_;
  wire _00067_;
  wire _00068_;
  wire _00069_;
  wire _00070_;
  wire _00071_;
  wire _00072_;
  wire _00073_;
  wire _00074_;
  wire _00075_;
  wire _00076_;
  wire _00077_;
  wire _00078_;
  wire _00079_;
  wire _00080_;
  wire _00081_;
  wire _00082_;
  wire _00083_;
  wire _00084_;
  wire _00085_;
  wire _00086_;
  wire _00087_;
  wire _00088_;
  wire _00089_;
  wire _00090_;
  wire _00091_;
  wire _00092_;
  wire _00093_;
  wire _00094_;
  wire _00095_;
  wire _00096_;
  wire _00097_;
  wire _00098_;
  wire _00099_;
  wire _00100_;
  wire _00101_;
  wire _00102_;
  wire _00103_;
  wire _00104_;
  wire _00105_;
  wire _00106_;
  wire _00107_;
  wire _00108_;
  wire _00109_;
  wire _00110_;
  wire _00111_;
  wire _00112_;
  wire _00113_;
  wire _00114_;
  wire _00115_;
  wire _00116_;
  wire _00117_;
  wire _00118_;
  wire _00119_;
  wire _00120_;
  wire _00121_;
  wire _00122_;
  wire _00123_;
  wire _00124_;
  wire _00125_;
  wire _00126_;
  wire _00127_;
  wire _00128_;
  wire _00129_;
  wire _00130_;
  wire _00131_;
  wire _00132_;
  wire _00133_;
  wire _00134_;
  wire _00135_;
  wire _00136_;
  wire _00137_;
  wire _00138_;
  wire _00139_;
  wire _00140_;
  wire _00141_;
  wire _00142_;
  wire _00143_;
  wire _00144_;
  wire _00145_;
  wire _00146_;
  wire _00147_;
  wire _00148_;
  wire _00149_;
  wire _00150_;
  wire _00151_;
  wire _00152_;
  wire _00153_;
  wire _00154_;
  wire _00155_;
  wire _00156_;
  wire _00157_;
  wire _00158_;
  wire _00159_;
  wire _00160_;
  wire _00161_;
  wire _00162_;
  wire _00163_;
  wire _00164_;
  wire _00165_;
  wire _00166_;
  wire _00167_;
  wire _00168_;
  wire _00169_;
  wire _00170_;
  wire _00171_;
  wire _00172_;
  wire _00173_;
  wire _00174_;
  wire _00175_;
  wire _00176_;
  wire _00177_;
  wire _00178_;
  wire _00179_;
  wire _00180_;
  wire _00181_;
  wire _00182_;
  wire _00183_;
  wire _00184_;
  wire _00185_;
  wire _00186_;
  wire _00187_;
  wire _00188_;
  wire _00189_;
  wire _00190_;
  wire _00191_;
  wire _00192_;
  wire _00193_;
  wire _00194_;
  wire _00195_;
  wire _00196_;
  wire _00197_;
  wire _00198_;
  wire _00199_;
  wire _00200_;
  wire _00201_;
  wire _00202_;
  wire _00203_;
  wire _00204_;
  wire _00205_;
  wire _00206_;
  wire _00207_;
  wire _00208_;
  wire _00209_;
  wire _00210_;
  wire _00211_;
  wire _00212_;
  wire _00213_;
  wire _00214_;
  wire _00215_;
  wire _00216_;
  wire _00217_;
  wire _00218_;
  wire _00219_;
  wire _00220_;
  wire _00221_;
  wire _00222_;
  wire _00223_;
  wire _00224_;
  wire _00225_;
  wire _00226_;
  wire _00227_;
  wire _00228_;
  wire _00229_;
  wire _00230_;
  wire _00231_;
  wire _00232_;
  wire _00233_;
  wire _00234_;
  wire _00235_;
  wire _00236_;
  wire _00237_;
  wire _00238_;
  wire _00239_;
  wire _00240_;
  wire _00241_;
  wire _00242_;
  wire _00243_;
  wire _00244_;
  wire _00245_;
  wire _00246_;
  wire _00247_;
  wire _00248_;
  wire _00249_;
  wire _00250_;
  wire _00251_;
  wire _00252_;
  wire _00253_;
  wire _00254_;
  wire _00255_;
  wire _00256_;
  wire _00257_;
  wire _00258_;
  wire _00259_;
  wire _00260_;
  wire _00261_;
  wire _00262_;
  wire _00263_;
  wire _00264_;
  wire _00265_;
  wire _00266_;
  wire _00267_;
  wire _00268_;
  wire _00269_;
  wire _00270_;
  wire _00271_;
  wire _00272_;
  wire _00273_;
  wire _00274_;
  wire _00275_;
  wire _00276_;
  wire _00277_;
  wire _00278_;
  wire _00279_;
  wire _00280_;
  wire _00281_;
  wire _00282_;
  wire _00283_;
  wire _00284_;
  wire _00285_;
  wire _00286_;
  wire _00287_;
  wire _00288_;
  wire _00289_;
  wire _00290_;
  wire _00291_;
  wire _00292_;
  wire _00293_;
  wire _00294_;
  wire _00295_;
  wire _00296_;
  wire _00297_;
  wire _00298_;
  wire _00299_;
  wire _00300_;
  wire _00301_;
  wire _00302_;
  wire _00303_;
  wire _00304_;
  wire _00305_;
  wire _00306_;
  wire _00307_;
  wire _00308_;
  wire _00309_;
  wire _00310_;
  wire _00311_;
  wire _00312_;
  wire _00313_;
  wire _00314_;
  wire _00315_;
  wire _00316_;
  wire _00317_;
  wire _00318_;
  wire _00319_;
  wire _00320_;
  wire _00321_;
  wire _00322_;
  wire _00323_;
  wire _00324_;
  wire _00325_;
  wire _00326_;
  wire _00327_;
  wire _00328_;
  wire _00329_;
  wire _00330_;
  wire _00331_;
  wire _00332_;
  wire _00333_;
  wire _00334_;
  wire _00335_;
  wire _00336_;
  wire _00337_;
  wire _00338_;
  wire _00339_;
  wire _00340_;
  wire _00341_;
  wire _00342_;
  wire _00343_;
  wire _00344_;
  wire _00345_;
  wire _00346_;
  wire _00347_;
  wire _00348_;
  wire _00349_;
  wire _00350_;
  wire _00351_;
  wire _00352_;
  wire _00353_;
  wire _00354_;
  wire _00355_;
  wire _00356_;
  wire _00357_;
  wire _00358_;
  wire _00359_;
  wire _00360_;
  wire _00361_;
  wire _00362_;
  wire _00363_;
  wire _00364_;
  wire _00365_;
  wire _00366_;
  wire _00367_;
  wire _00368_;
  wire _00369_;
  wire _00370_;
  wire _00371_;
  wire _00372_;
  wire _00373_;
  wire _00374_;
  wire _00375_;
  wire _00376_;
  wire _00377_;
  wire _00378_;
  wire _00379_;
  wire _00380_;
  wire _00381_;
  wire _00382_;
  wire _00383_;
  wire _00384_;
  wire _00385_;
  wire _00386_;
  wire _00387_;
  wire _00388_;
  wire _00389_;
  wire _00390_;
  wire _00391_;
  wire _00392_;
  wire _00393_;
  wire _00394_;
  wire _00395_;
  wire _00396_;
  wire _00397_;
  wire _00398_;
  wire _00399_;
  wire _00400_;
  wire _00401_;
  wire _00402_;
  wire _00403_;
  wire _00404_;
  wire _00405_;
  wire _00406_;
  wire _00407_;
  wire _00408_;
  wire _00409_;
  wire _00410_;
  wire _00411_;
  wire _00412_;
  wire _00413_;
  wire _00414_;
  wire _00415_;
  wire _00416_;
  wire _00417_;
  wire _00418_;
  wire _00419_;
  wire _00420_;
  wire _00421_;
  wire _00422_;
  wire _00423_;
  wire _00424_;
  wire _00425_;
  wire _00426_;
  wire _00427_;
  wire _00428_;
  wire _00429_;
  wire _00430_;
  wire _00431_;
  wire _00432_;
  wire _00433_;
  wire _00434_;
  wire _00435_;
  wire _00436_;
  wire _00437_;
  wire _00438_;
  wire _00439_;
  wire _00440_;
  wire _00441_;
  wire _00442_;
  wire _00443_;
  wire _00444_;
  wire _00445_;
  wire _00446_;
  wire _00447_;
  wire _00448_;
  wire _00449_;
  wire _00450_;
  wire _00451_;
  wire _00452_;
  wire _00453_;
  wire _00454_;
  wire _00455_;
  wire _00456_;
  wire _00457_;
  wire _00458_;
  wire _00459_;
  wire _00460_;
  wire _00461_;
  wire _00462_;
  wire _00463_;
  wire _00464_;
  wire _00465_;
  wire _00466_;
  wire _00467_;
  wire _00468_;
  wire _00469_;
  wire _00470_;
  wire _00471_;
  wire _00472_;
  wire _00473_;
  wire _00474_;
  wire _00475_;
  wire _00476_;
  wire _00477_;
  wire _00478_;
  wire _00479_;
  wire _00480_;
  wire _00481_;
  wire _00482_;
  wire _00483_;
  wire _00484_;
  wire _00485_;
  wire _00486_;
  wire _00487_;
  wire _00488_;
  wire _00489_;
  wire _00490_;
  wire _00491_;
  wire _00492_;
  wire _00493_;
  wire _00494_;
  wire _00495_;
  wire _00496_;
  wire _00497_;
  wire _00498_;
  wire _00499_;
  wire _00500_;
  wire _00501_;
  wire _00502_;
  wire _00503_;
  wire _00504_;
  wire _00505_;
  wire _00506_;
  wire _00507_;
  wire _00508_;
  wire _00509_;
  wire _00510_;
  wire _00511_;
  wire _00512_;
  wire _00513_;
  wire _00514_;
  wire _00515_;
  wire _00516_;
  wire _00517_;
  wire _00518_;
  wire _00519_;
  wire _00520_;
  wire _00521_;
  wire _00522_;
  wire _00523_;
  wire _00524_;
  wire _00525_;
  wire _00526_;
  wire _00527_;
  wire _00528_;
  wire _00529_;
  wire _00530_;
  wire _00531_;
  wire _00532_;
  wire _00533_;
  wire _00534_;
  wire _00535_;
  wire _00536_;
  wire _00537_;
  wire _00538_;
  wire _00539_;
  wire _00540_;
  wire _00541_;
  wire _00542_;
  wire _00543_;
  wire _00544_;
  wire _00545_;
  wire _00546_;
  wire _00547_;
  wire _00548_;
  wire _00549_;
  wire _00550_;
  wire _00551_;
  wire _00552_;
  wire _00553_;
  wire _00554_;
  wire _00555_;
  wire _00556_;
  wire _00557_;
  wire _00558_;
  wire _00559_;
  wire _00560_;
  wire _00561_;
  wire _00562_;
  wire _00563_;
  wire _00564_;
  wire _00565_;
  wire _00566_;
  wire _00567_;
  wire _00568_;
  wire _00569_;
  wire _00570_;
  wire _00571_;
  wire _00572_;
  wire _00573_;
  wire _00574_;
  wire _00575_;
  wire _00576_;
  wire _00577_;
  wire _00578_;
  wire _00579_;
  wire _00580_;
  wire _00581_;
  wire _00582_;
  wire _00583_;
  wire _00584_;
  wire _00585_;
  wire _00586_;
  wire _00587_;
  wire _00588_;
  wire _00589_;
  wire _00590_;
  wire _00591_;
  wire _00592_;
  wire _00593_;
  wire _00594_;
  wire _00595_;
  wire _00596_;
  wire _00597_;
  wire _00598_;
  wire _00599_;
  wire _00600_;
  wire _00601_;
  wire _00602_;
  wire _00603_;
  wire _00604_;
  wire _00605_;
  wire _00606_;
  wire _00607_;
  wire _00608_;
  wire _00609_;
  wire _00610_;
  wire _00611_;
  wire _00612_;
  wire _00613_;
  wire _00614_;
  wire _00615_;
  wire _00616_;
  wire _00617_;
  wire _00618_;
  wire _00619_;
  wire _00620_;
  wire _00621_;
  wire _00622_;
  wire _00623_;
  wire _00624_;
  wire _00625_;
  wire _00626_;
  wire _00627_;
  wire _00628_;
  wire _00629_;
  wire _00630_;
  wire _00631_;
  wire _00632_;
  wire _00633_;
  wire _00634_;
  wire _00635_;
  wire _00636_;
  wire _00637_;
  wire _00638_;
  wire _00639_;
  wire _00640_;
  wire _00641_;
  wire _00642_;
  wire _00643_;
  wire _00644_;
  wire _00645_;
  wire _00646_;
  wire _00647_;
  wire _00648_;
  wire _00649_;
  wire _00650_;
  wire _00651_;
  wire _00652_;
  wire _00653_;
  wire _00654_;
  wire _00655_;
  wire _00656_;
  wire _00657_;
  wire _00658_;
  wire _00659_;
  wire _00660_;
  wire _00661_;
  wire _00662_;
  wire _00663_;
  wire _00664_;
  wire _00665_;
  wire _00666_;
  wire _00667_;
  wire _00668_;
  wire _00669_;
  wire _00670_;
  wire _00671_;
  wire _00672_;
  wire _00673_;
  wire _00674_;
  wire _00675_;
  wire _00676_;
  wire _00677_;
  wire _00678_;
  wire _00679_;
  wire _00680_;
  wire _00681_;
  wire _00682_;
  wire _00683_;
  wire _00684_;
  wire _00685_;
  wire _00686_;
  wire _00687_;
  wire _00688_;
  wire _00689_;
  wire _00690_;
  wire _00691_;
  wire _00692_;
  wire _00693_;
  wire _00694_;
  wire _00695_;
  wire _00696_;
  wire _00697_;
  wire _00698_;
  wire _00699_;
  wire _00700_;
  wire _00701_;
  wire _00702_;
  wire _00703_;
  wire _00704_;
  wire _00705_;
  wire _00706_;
  wire _00707_;
  wire _00708_;
  wire _00709_;
  wire _00710_;
  wire _00711_;
  wire _00712_;
  wire _00713_;
  wire _00714_;
  wire _00715_;
  wire _00716_;
  wire _00717_;
  wire _00718_;
  wire _00719_;
  wire _00720_;
  wire _00721_;
  wire _00722_;
  wire _00723_;
  wire _00724_;
  wire _00725_;
  wire _00726_;
  wire _00727_;
  wire _00728_;
  wire _00729_;
  wire _00730_;
  wire _00731_;
  wire _00732_;
  wire _00733_;
  wire _00734_;
  wire _00735_;
  wire _00736_;
  wire _00737_;
  wire _00738_;
  wire _00739_;
  wire _00740_;
  wire _00741_;
  wire _00742_;
  wire _00743_;
  wire _00744_;
  wire _00745_;
  wire _00746_;
  wire _00747_;
  wire _00748_;
  wire _00749_;
  wire _00750_;
  wire _00751_;
  wire _00752_;
  wire _00753_;
  wire _00754_;
  wire _00755_;
  wire _00756_;
  wire _00757_;
  wire _00758_;
  wire _00759_;
  wire _00760_;
  wire _00761_;
  wire _00762_;
  wire _00763_;
  wire _00764_;
  wire _00765_;
  wire _00766_;
  wire _00767_;
  wire _00768_;
  wire _00769_;
  wire _00770_;
  wire _00771_;
  wire _00772_;
  wire _00773_;
  wire _00774_;
  wire _00775_;
  wire _00776_;
  wire _00777_;
  wire _00778_;
  wire _00779_;
  wire _00780_;
  wire _00781_;
  wire _00782_;
  wire _00783_;
  wire _00784_;
  wire _00785_;
  wire _00786_;
  wire _00787_;
  wire _00788_;
  wire _00789_;
  wire _00790_;
  wire _00791_;
  wire _00792_;
  wire _00793_;
  wire _00794_;
  wire _00795_;
  wire _00796_;
  wire _00797_;
  wire _00798_;
  wire _00799_;
  wire _00800_;
  wire _00801_;
  wire _00802_;
  wire _00803_;
  wire _00804_;
  wire _00805_;
  wire _00806_;
  wire _00807_;
  wire _00808_;
  wire _00809_;
  wire _00810_;
  wire _00811_;
  wire _00812_;
  wire _00813_;
  wire _00814_;
  wire _00815_;
  wire _00816_;
  wire _00817_;
  wire _00818_;
  wire _00819_;
  wire _00820_;
  wire _00821_;
  wire _00822_;
  wire _00823_;
  wire _00824_;
  wire _00825_;
  wire _00826_;
  wire _00827_;
  wire _00828_;
  wire _00829_;
  wire _00830_;
  wire _00831_;
  wire _00832_;
  wire _00833_;
  wire _00834_;
  wire _00835_;
  wire _00836_;
  wire _00837_;
  wire _00838_;
  wire _00839_;
  wire _00840_;
  wire _00841_;
  wire _00842_;
  wire _00843_;
  wire _00844_;
  wire _00845_;
  wire _00846_;
  wire _00847_;
  wire _00848_;
  wire _00849_;
  wire _00850_;
  wire _00851_;
  wire _00852_;
  wire _00853_;
  wire _00854_;
  wire _00855_;
  wire _00856_;
  wire _00857_;
  wire _00858_;
  wire _00859_;
  wire _00860_;
  wire _00861_;
  wire _00862_;
  wire _00863_;
  wire _00864_;
  wire _00865_;
  wire _00866_;
  wire _00867_;
  wire _00868_;
  wire _00869_;
  wire _00870_;
  wire _00871_;
  wire _00872_;
  wire _00873_;
  wire _00874_;
  wire _00875_;
  wire _00876_;
  wire _00877_;
  wire _00878_;
  wire _00879_;
  wire _00880_;
  wire _00881_;
  wire _00882_;
  wire _00883_;
  wire _00884_;
  wire _00885_;
  wire _00886_;
  wire _00887_;
  wire _00888_;
  wire _00889_;
  wire _00890_;
  wire _00891_;
  wire _00892_;
  wire _00893_;
  wire _00894_;
  wire _00895_;
  wire _00896_;
  wire _00897_;
  wire _00898_;
  wire _00899_;
  wire _00900_;
  wire _00901_;
  wire _00902_;
  wire _00903_;
  wire _00904_;
  wire _00905_;
  wire _00906_;
  wire _00907_;
  wire _00908_;
  wire _00909_;
  wire _00910_;
  wire _00911_;
  wire _00912_;
  wire _00913_;
  wire _00914_;
  wire _00915_;
  wire _00916_;
  wire _00917_;
  wire _00918_;
  wire _00919_;
  wire _00920_;
  wire _00921_;
  wire _00922_;
  wire _00923_;
  wire _00924_;
  wire _00925_;
  wire _00926_;
  wire _00927_;
  wire _00928_;
  wire _00929_;
  wire _00930_;
  wire _00931_;
  wire _00932_;
  wire _00933_;
  wire _00934_;
  wire _00935_;
  wire _00936_;
  wire _00937_;
  wire _00938_;
  wire _00939_;
  wire _00940_;
  wire _00941_;
  wire _00942_;
  wire _00943_;
  wire _00944_;
  wire _00945_;
  wire _00946_;
  wire _00947_;
  wire _00948_;
  wire _00949_;
  wire _00950_;
  wire _00951_;
  wire _00952_;
  wire _00953_;
  wire _00954_;
  wire _00955_;
  wire _00956_;
  wire _00957_;
  wire _00958_;
  wire _00959_;
  wire _00960_;
  wire _00961_;
  wire _00962_;
  wire _00963_;
  wire _00964_;
  wire _00965_;
  wire _00966_;
  wire _00967_;
  wire _00968_;
  wire _00969_;
  wire _00970_;
  wire _00971_;
  wire _00972_;
  wire _00973_;
  wire _00974_;
  wire _00975_;
  wire _00976_;
  wire _00977_;
  wire _00978_;
  wire _00979_;
  wire _00980_;
  wire _00981_;
  wire _00982_;
  wire _00983_;
  wire _00984_;
  wire _00985_;
  wire _00986_;
  wire _00987_;
  wire _00988_;
  wire _00989_;
  wire _00990_;
  wire _00991_;
  wire _00992_;
  wire _00993_;
  wire _00994_;
  wire _00995_;
  wire _00996_;
  wire _00997_;
  wire _00998_;
  wire _00999_;
  wire _01000_;
  wire _01001_;
  wire _01002_;
  wire _01003_;
  wire _01004_;
  wire _01005_;
  wire _01006_;
  wire _01007_;
  wire _01008_;
  wire _01009_;
  wire _01010_;
  wire _01011_;
  wire _01012_;
  wire _01013_;
  wire _01014_;
  wire _01015_;
  wire _01016_;
  wire _01017_;
  wire _01018_;
  wire _01019_;
  wire _01020_;
  wire _01021_;
  wire _01022_;
  wire _01023_;
  wire _01024_;
  wire _01025_;
  wire _01026_;
  wire _01027_;
  wire _01028_;
  wire _01029_;
  wire _01030_;
  wire _01031_;
  wire _01032_;
  wire _01033_;
  wire _01034_;
  wire _01035_;
  wire _01036_;
  wire _01037_;
  wire _01038_;
  wire _01039_;
  wire _01040_;
  wire _01041_;
  wire _01042_;
  wire _01043_;
  wire _01044_;
  wire _01045_;
  wire _01046_;
  wire _01047_;
  wire _01048_;
  wire _01049_;
  wire _01050_;
  wire _01051_;
  wire _01052_;
  wire _01053_;
  wire _01054_;
  wire _01055_;
  wire _01056_;
  wire _01057_;
  wire _01058_;
  wire _01059_;
  wire _01060_;
  wire _01061_;
  wire _01062_;
  wire _01063_;
  wire _01064_;
  wire _01065_;
  wire _01066_;
  wire _01067_;
  wire _01068_;
  wire _01069_;
  wire _01070_;
  wire _01071_;
  wire _01072_;
  wire _01073_;
  wire _01074_;
  wire _01075_;
  wire _01076_;
  wire _01077_;
  wire _01078_;
  wire _01079_;
  wire _01080_;
  wire _01081_;
  wire _01082_;
  wire _01083_;
  wire _01084_;
  wire _01085_;
  wire _01086_;
  wire _01087_;
  wire _01088_;
  wire _01089_;
  wire _01090_;
  wire _01091_;
  wire _01092_;
  wire _01093_;
  wire _01094_;
  wire _01095_;
  wire _01096_;
  wire _01097_;
  wire _01098_;
  wire _01099_;
  wire _01100_;
  wire _01101_;
  wire _01102_;
  wire _01103_;
  wire _01104_;
  wire _01105_;
  wire _01106_;
  wire _01107_;
  wire _01108_;
  wire _01109_;
  wire _01110_;
  wire _01111_;
  wire _01112_;
  wire _01113_;
  wire _01114_;
  wire _01115_;
  wire _01116_;
  wire _01117_;
  wire _01118_;
  wire _01119_;
  wire _01120_;
  wire _01121_;
  wire _01122_;
  wire _01123_;
  wire _01124_;
  wire _01125_;
  wire _01126_;
  wire _01127_;
  wire _01128_;
  wire _01129_;
  wire _01130_;
  wire _01131_;
  wire _01132_;
  wire _01133_;
  wire _01134_;
  wire _01135_;
  wire _01136_;
  wire _01137_;
  wire _01138_;
  wire _01139_;
  wire _01140_;
  wire _01141_;
  wire _01142_;
  wire _01143_;
  wire _01144_;
  wire _01145_;
  wire _01146_;
  wire _01147_;
  wire _01148_;
  wire _01149_;
  wire _01150_;
  wire _01151_;
  wire _01152_;
  wire _01153_;
  wire _01154_;
  wire _01155_;
  wire _01156_;
  wire _01157_;
  wire _01158_;
  wire _01159_;
  wire _01160_;
  wire _01161_;
  wire _01162_;
  wire _01163_;
  wire _01164_;
  wire _01165_;
  wire _01166_;
  wire _01167_;
  wire _01168_;
  wire _01169_;
  wire _01170_;
  wire _01171_;
  wire _01172_;
  wire _01173_;
  wire _01174_;
  wire _01175_;
  wire _01176_;
  wire _01177_;
  wire _01178_;
  wire _01179_;
  wire _01180_;
  wire _01181_;
  wire _01182_;
  wire _01183_;
  wire _01184_;
  wire _01185_;
  wire _01186_;
  wire _01187_;
  wire _01188_;
  wire _01189_;
  wire _01190_;
  wire _01191_;
  wire _01192_;
  wire _01193_;
  wire _01194_;
  wire _01195_;
  wire _01196_;
  wire _01197_;
  wire _01198_;
  wire _01199_;
  wire _01200_;
  wire _01201_;
  wire _01202_;
  wire _01203_;
  wire _01204_;
  wire _01205_;
  wire _01206_;
  wire _01207_;
  wire _01208_;
  wire _01209_;
  wire _01210_;
  wire _01211_;
  wire _01212_;
  wire _01213_;
  wire _01214_;
  wire _01215_;
  wire _01216_;
  wire _01217_;
  wire _01218_;
  wire _01219_;
  wire _01220_;
  wire _01221_;
  wire _01222_;
  wire _01223_;
  wire _01224_;
  wire _01225_;
  wire _01226_;
  wire _01227_;
  wire _01228_;
  wire _01229_;
  wire _01230_;
  wire _01231_;
  wire _01232_;
  wire _01233_;
  wire _01234_;
  wire _01235_;
  wire _01236_;
  wire _01237_;
  wire _01238_;
  wire _01239_;
  wire _01240_;
  wire _01241_;
  wire _01242_;
  wire _01243_;
  wire _01244_;
  wire _01245_;
  wire _01246_;
  wire _01247_;
  wire _01248_;
  wire _01249_;
  wire _01250_;
  wire _01251_;
  wire _01252_;
  wire _01253_;
  wire _01254_;
  wire _01255_;
  wire _01256_;
  wire _01257_;
  wire _01258_;
  wire _01259_;
  wire _01260_;
  wire _01261_;
  wire _01262_;
  wire _01263_;
  wire _01264_;
  wire _01265_;
  wire _01266_;
  wire _01267_;
  wire _01268_;
  wire _01269_;
  wire _01270_;
  wire _01271_;
  wire _01272_;
  wire _01273_;
  wire _01274_;
  wire _01275_;
  wire _01276_;
  wire _01277_;
  wire _01278_;
  wire _01279_;
  wire _01280_;
  wire _01281_;
  wire _01282_;
  wire _01283_;
  wire _01284_;
  wire _01285_;
  wire _01286_;
  wire _01287_;
  wire _01288_;
  wire _01289_;
  wire _01290_;
  wire _01291_;
  wire _01292_;
  wire _01293_;
  wire _01294_;
  wire _01295_;
  wire _01296_;
  wire _01297_;
  wire _01298_;
  wire _01299_;
  wire _01300_;
  wire _01301_;
  wire _01302_;
  wire _01303_;
  wire _01304_;
  wire _01305_;
  wire _01306_;
  wire _01307_;
  wire _01308_;
  wire _01309_;
  wire _01310_;
  wire _01311_;
  wire _01312_;
  wire _01313_;
  wire _01314_;
  wire _01315_;
  wire _01316_;
  wire _01317_;
  wire _01318_;
  wire _01319_;
  wire _01320_;
  wire _01321_;
  wire _01322_;
  wire _01323_;
  wire _01324_;
  wire _01325_;
  wire _01326_;
  wire _01327_;
  wire _01328_;
  wire _01329_;
  wire _01330_;
  wire _01331_;
  wire _01332_;
  wire _01333_;
  wire _01334_;
  wire _01335_;
  wire _01336_;
  wire _01337_;
  wire _01338_;
  wire _01339_;
  wire _01340_;
  wire _01341_;
  wire _01342_;
  wire _01343_;
  wire _01344_;
  wire _01345_;
  wire _01346_;
  wire _01347_;
  wire _01348_;
  wire _01349_;
  wire _01350_;
  wire _01351_;
  wire _01352_;
  wire _01353_;
  wire _01354_;
  wire _01355_;
  wire _01356_;
  wire _01357_;
  wire _01358_;
  wire _01359_;
  wire _01360_;
  wire _01361_;
  wire _01362_;
  wire _01363_;
  wire _01364_;
  wire _01365_;
  wire _01366_;
  wire _01367_;
  wire _01368_;
  wire _01369_;
  wire _01370_;
  wire _01371_;
  wire _01372_;
  wire _01373_;
  wire _01374_;
  wire _01375_;
  wire _01376_;
  wire _01377_;
  wire _01378_;
  wire _01379_;
  wire _01380_;
  wire _01381_;
  wire _01382_;
  wire _01383_;
  wire _01384_;
  wire _01385_;
  wire _01386_;
  wire _01387_;
  wire _01388_;
  wire _01389_;
  wire _01390_;
  wire _01391_;
  wire _01392_;
  wire _01393_;
  wire _01394_;
  wire _01395_;
  wire _01396_;
  wire _01397_;
  wire _01398_;
  wire _01399_;
  wire _01400_;
  wire _01401_;
  wire _01402_;
  wire _01403_;
  wire _01404_;
  wire _01405_;
  wire _01406_;
  wire _01407_;
  wire _01408_;
  wire _01409_;
  wire _01410_;
  wire _01411_;
  wire _01412_;
  wire _01413_;
  wire _01414_;
  wire _01415_;
  wire _01416_;
  wire _01417_;
  wire _01418_;
  wire _01419_;
  wire _01420_;
  wire _01421_;
  wire _01422_;
  wire _01423_;
  wire _01424_;
  wire _01425_;
  wire _01426_;
  wire _01427_;
  wire _01428_;
  wire _01429_;
  wire _01430_;
  wire _01431_;
  wire _01432_;
  wire _01433_;
  wire _01434_;
  wire _01435_;
  wire _01436_;
  wire _01437_;
  wire _01438_;
  wire _01439_;
  wire _01440_;
  wire _01441_;
  wire _01442_;
  wire _01443_;
  wire _01444_;
  wire _01445_;
  wire _01446_;
  wire _01447_;
  wire _01448_;
  wire _01449_;
  wire _01450_;
  wire _01451_;
  wire _01452_;
  wire _01453_;
  wire _01454_;
  wire _01455_;
  wire _01456_;
  wire _01457_;
  wire _01458_;
  wire _01459_;
  wire _01460_;
  wire _01461_;
  wire _01462_;
  wire _01463_;
  wire _01464_;
  wire _01465_;
  wire _01466_;
  wire _01467_;
  wire _01468_;
  wire _01469_;
  wire _01470_;
  wire _01471_;
  wire _01472_;
  wire _01473_;
  wire _01474_;
  wire _01475_;
  wire _01476_;
  wire _01477_;
  wire _01478_;
  wire _01479_;
  wire _01480_;
  wire _01481_;
  wire _01482_;
  wire _01483_;
  wire _01484_;
  wire _01485_;
  wire _01486_;
  wire _01487_;
  wire _01488_;
  wire _01489_;
  wire _01490_;
  wire _01491_;
  wire _01492_;
  wire _01493_;
  wire _01494_;
  wire _01495_;
  wire _01496_;
  wire _01497_;
  wire _01498_;
  wire _01499_;
  wire _01500_;
  wire _01501_;
  wire _01502_;
  wire _01503_;
  wire _01504_;
  wire _01505_;
  wire _01506_;
  wire _01507_;
  wire _01508_;
  wire _01509_;
  wire _01510_;
  wire _01511_;
  wire _01512_;
  wire _01513_;
  wire _01514_;
  wire _01515_;
  wire _01516_;
  wire _01517_;
  wire _01518_;
  wire _01519_;
  wire _01520_;
  wire _01521_;
  wire _01522_;
  wire _01523_;
  wire _01524_;
  wire _01525_;
  wire _01526_;
  wire _01527_;
  wire _01528_;
  wire _01529_;
  wire _01530_;
  wire _01531_;
  wire _01532_;
  wire _01533_;
  wire _01534_;
  wire _01535_;
  wire _01536_;
  wire _01537_;
  wire _01538_;
  wire _01539_;
  wire _01540_;
  wire _01541_;
  wire _01542_;
  wire _01543_;
  wire _01544_;
  wire _01545_;
  wire _01546_;
  wire _01547_;
  wire _01548_;
  wire _01549_;
  wire _01550_;
  wire _01551_;
  wire _01552_;
  wire _01553_;
  wire _01554_;
  wire _01555_;
  wire _01556_;
  wire _01557_;
  wire _01558_;
  wire _01559_;
  wire _01560_;
  wire _01561_;
  wire _01562_;
  wire _01563_;
  wire _01564_;
  wire _01565_;
  wire _01566_;
  wire _01567_;
  wire _01568_;
  wire _01569_;
  wire _01570_;
  wire _01571_;
  wire _01572_;
  wire _01573_;
  wire _01574_;
  wire _01575_;
  wire _01576_;
  wire _01577_;
  wire _01578_;
  wire _01579_;
  wire _01580_;
  wire _01581_;
  wire _01582_;
  wire _01583_;
  wire _01584_;
  wire _01585_;
  wire _01586_;
  wire _01587_;
  wire _01588_;
  wire _01589_;
  wire _01590_;
  wire _01591_;
  wire _01592_;
  wire _01593_;
  wire _01594_;
  wire _01595_;
  wire _01596_;
  wire _01597_;
  wire _01598_;
  wire _01599_;
  wire _01600_;
  wire _01601_;
  wire _01602_;
  wire _01603_;
  wire _01604_;
  wire _01605_;
  wire _01606_;
  wire _01607_;
  wire _01608_;
  wire _01609_;
  wire _01610_;
  wire _01611_;
  wire _01612_;
  wire _01613_;
  wire _01614_;
  wire _01615_;
  wire _01616_;
  wire _01617_;
  wire _01618_;
  wire _01619_;
  wire _01620_;
  wire _01621_;
  wire _01622_;
  wire _01623_;
  wire _01624_;
  wire _01625_;
  wire _01626_;
  wire _01627_;
  wire _01628_;
  wire _01629_;
  wire _01630_;
  wire _01631_;
  wire _01632_;
  wire _01633_;
  wire _01634_;
  wire _01635_;
  wire _01636_;
  wire _01637_;
  wire _01638_;
  wire _01639_;
  wire _01640_;
  wire _01641_;
  wire _01642_;
  wire _01643_;
  wire _01644_;
  wire _01645_;
  wire _01646_;
  wire _01647_;
  wire _01648_;
  wire _01649_;
  wire _01650_;
  wire _01651_;
  wire _01652_;
  wire _01653_;
  wire _01654_;
  wire _01655_;
  wire _01656_;
  wire _01657_;
  wire _01658_;
  wire _01659_;
  wire _01660_;
  wire _01661_;
  wire _01662_;
  wire _01663_;
  wire _01664_;
  wire _01665_;
  wire _01666_;
  wire _01667_;
  wire _01668_;
  wire _01669_;
  wire _01670_;
  wire _01671_;
  wire _01672_;
  wire _01673_;
  wire _01674_;
  wire _01675_;
  wire _01676_;
  wire _01677_;
  wire _01678_;
  wire _01679_;
  wire _01680_;
  wire _01681_;
  wire _01682_;
  wire _01683_;
  wire _01684_;
  wire _01685_;
  wire _01686_;
  wire _01687_;
  wire _01688_;
  wire _01689_;
  wire _01690_;
  wire _01691_;
  wire _01692_;
  wire _01693_;
  wire _01694_;
  wire _01695_;
  wire _01696_;
  wire _01697_;
  wire _01698_;
  wire _01699_;
  wire _01700_;
  wire _01701_;
  wire _01702_;
  wire _01703_;
  wire _01704_;
  wire _01705_;
  wire _01706_;
  wire _01707_;
  wire _01708_;
  wire _01709_;
  wire _01710_;
  wire _01711_;
  wire _01712_;
  wire _01713_;
  wire _01714_;
  wire _01715_;
  wire _01716_;
  wire _01717_;
  wire _01718_;
  wire _01719_;
  wire _01720_;
  wire _01721_;
  wire _01722_;
  wire _01723_;
  wire _01724_;
  wire _01725_;
  wire _01726_;
  wire _01727_;
  wire _01728_;
  wire _01729_;
  wire _01730_;
  wire _01731_;
  wire _01732_;
  wire _01733_;
  wire _01734_;
  wire _01735_;
  wire _01736_;
  wire _01737_;
  wire _01738_;
  wire _01739_;
  wire _01740_;
  wire _01741_;
  wire _01742_;
  wire _01743_;
  wire _01744_;
  wire _01745_;
  wire _01746_;
  wire _01747_;
  wire _01748_;
  wire _01749_;
  wire _01750_;
  wire _01751_;
  wire _01752_;
  wire _01753_;
  wire _01754_;
  wire _01755_;
  wire _01756_;
  wire _01757_;
  wire _01758_;
  wire _01759_;
  wire _01760_;
  wire _01761_;
  wire _01762_;
  wire _01763_;
  wire _01764_;
  wire _01765_;
  wire _01766_;
  wire _01767_;
  wire _01768_;
  wire _01769_;
  wire _01770_;
  wire _01771_;
  wire _01772_;
  wire _01773_;
  wire _01774_;
  wire _01775_;
  wire _01776_;
  wire _01777_;
  wire _01778_;
  wire _01779_;
  wire _01780_;
  wire _01781_;
  wire _01782_;
  wire _01783_;
  wire _01784_;
  wire _01785_;
  wire _01786_;
  wire _01787_;
  wire _01788_;
  wire _01789_;
  wire _01790_;
  wire _01791_;
  wire _01792_;
  wire _01793_;
  wire _01794_;
  wire _01795_;
  wire _01796_;
  wire _01797_;
  wire _01798_;
  wire _01799_;
  wire _01800_;
  wire _01801_;
  wire _01802_;
  wire _01803_;
  wire _01804_;
  wire _01805_;
  wire _01806_;
  wire _01807_;
  wire _01808_;
  wire _01809_;
  wire _01810_;
  wire _01811_;
  wire _01812_;
  wire _01813_;
  wire _01814_;
  wire _01815_;
  wire _01816_;
  wire _01817_;
  wire _01818_;
  wire _01819_;
  wire _01820_;
  wire _01821_;
  wire _01822_;
  wire _01823_;
  wire _01824_;
  wire _01825_;
  wire _01826_;
  wire _01827_;
  wire _01828_;
  wire _01829_;
  wire _01830_;
  wire _01831_;
  wire _01832_;
  wire _01833_;
  wire _01834_;
  wire _01835_;
  wire _01836_;
  wire _01837_;
  wire _01838_;
  wire _01839_;
  wire _01840_;
  wire _01841_;
  wire _01842_;
  wire _01843_;
  wire _01844_;
  wire _01845_;
  wire _01846_;
  wire _01847_;
  wire _01848_;
  wire _01849_;
  wire _01850_;
  wire _01851_;
  wire _01852_;
  wire _01853_;
  wire _01854_;
  wire _01855_;
  wire _01856_;
  wire _01857_;
  wire _01858_;
  wire _01859_;
  wire _01860_;
  wire _01861_;
  wire _01862_;
  wire _01863_;
  wire _01864_;
  wire _01865_;
  wire _01866_;
  wire _01867_;
  wire _01868_;
  wire _01869_;
  wire _01870_;
  wire _01871_;
  wire _01872_;
  wire _01873_;
  wire _01874_;
  wire _01875_;
  wire _01876_;
  wire _01877_;
  wire _01878_;
  wire _01879_;
  wire _01880_;
  wire _01881_;
  wire _01882_;
  wire _01883_;
  wire _01884_;
  wire _01885_;
  wire _01886_;
  wire _01887_;
  wire _01888_;
  wire _01889_;
  wire _01890_;
  wire _01891_;
  wire _01892_;
  wire _01893_;
  wire _01894_;
  wire _01895_;
  wire _01896_;
  wire _01897_;
  wire _01898_;
  wire _01899_;
  wire _01900_;
  wire _01901_;
  wire _01902_;
  wire _01903_;
  wire _01904_;
  wire _01905_;
  wire _01906_;
  wire _01907_;
  wire _01908_;
  wire _01909_;
  wire _01910_;
  wire _01911_;
  wire _01912_;
  wire _01913_;
  wire _01914_;
  wire _01915_;
  wire _01916_;
  wire _01917_;
  wire _01918_;
  wire _01919_;
  wire _01920_;
  wire _01921_;
  wire _01922_;
  wire _01923_;
  wire _01924_;
  wire _01925_;
  wire _01926_;
  wire _01927_;
  wire _01928_;
  wire _01929_;
  wire _01930_;
  wire _01931_;
  wire _01932_;
  wire _01933_;
  wire _01934_;
  wire _01935_;
  wire _01936_;
  wire _01937_;
  wire _01938_;
  wire _01939_;
  wire _01940_;
  wire _01941_;
  wire _01942_;
  wire _01943_;
  wire _01944_;
  wire _01945_;
  wire _01946_;
  wire _01947_;
  wire _01948_;
  wire _01949_;
  wire _01950_;
  wire _01951_;
  wire _01952_;
  wire _01953_;
  wire _01954_;
  wire _01955_;
  wire _01956_;
  wire _01957_;
  wire _01958_;
  wire _01959_;
  wire _01960_;
  wire _01961_;
  wire _01962_;
  wire _01963_;
  wire _01964_;
  wire _01965_;
  wire _01966_;
  wire _01967_;
  wire _01968_;
  wire _01969_;
  wire _01970_;
  wire _01971_;
  wire _01972_;
  wire _01973_;
  wire _01974_;
  wire _01975_;
  wire _01976_;
  wire _01977_;
  wire _01978_;
  wire _01979_;
  wire _01980_;
  wire _01981_;
  wire _01982_;
  wire _01983_;
  wire _01984_;
  wire _01985_;
  wire _01986_;
  wire _01987_;
  wire _01988_;
  wire _01989_;
  wire _01990_;
  wire _01991_;
  wire _01992_;
  wire _01993_;
  wire _01994_;
  wire _01995_;
  wire _01996_;
  wire _01997_;
  wire _01998_;
  wire _01999_;
  wire _02000_;
  wire _02001_;
  wire _02002_;
  wire _02003_;
  wire _02004_;
  wire _02005_;
  wire _02006_;
  wire _02007_;
  wire _02008_;
  wire _02009_;
  wire _02010_;
  wire _02011_;
  wire _02012_;
  wire _02013_;
  wire _02014_;
  wire _02015_;
  wire _02016_;
  wire _02017_;
  wire _02018_;
  wire _02019_;
  wire _02020_;
  wire _02021_;
  wire _02022_;
  wire _02023_;
  wire _02024_;
  wire _02025_;
  wire _02026_;
  wire _02027_;
  wire _02028_;
  wire _02029_;
  wire _02030_;
  wire _02031_;
  wire _02032_;
  wire _02033_;
  wire _02034_;
  wire _02035_;
  wire _02036_;
  wire _02037_;
  wire _02038_;
  wire _02039_;
  wire _02040_;
  wire _02041_;
  wire _02042_;
  wire _02043_;
  wire _02044_;
  wire _02045_;
  wire _02046_;
  wire _02047_;
  wire _02048_;
  wire _02049_;
  wire _02050_;
  wire _02051_;
  wire _02052_;
  wire _02053_;
  wire _02054_;
  wire _02055_;
  wire _02056_;
  wire _02057_;
  wire _02058_;
  wire _02059_;
  wire _02060_;
  wire _02061_;
  wire _02062_;
  wire _02063_;
  wire _02064_;
  wire _02065_;
  wire _02066_;
  wire _02067_;
  wire _02068_;
  wire _02069_;
  wire _02070_;
  wire _02071_;
  wire _02072_;
  wire _02073_;
  wire _02074_;
  wire _02075_;
  wire _02076_;
  wire _02077_;
  wire _02078_;
  wire _02079_;
  wire _02080_;
  wire _02081_;
  wire _02082_;
  wire _02083_;
  wire _02084_;
  wire _02085_;
  wire _02086_;
  wire _02087_;
  wire _02088_;
  wire _02089_;
  wire _02090_;
  wire _02091_;
  wire _02092_;
  wire _02093_;
  wire _02094_;
  wire _02095_;
  wire _02096_;
  wire _02097_;
  wire _02098_;
  wire _02099_;
  wire _02100_;
  wire _02101_;
  wire _02102_;
  wire _02103_;
  wire _02104_;
  wire _02105_;
  wire _02106_;
  wire _02107_;
  wire _02108_;
  wire _02109_;
  wire _02110_;
  wire _02111_;
  wire _02112_;
  wire _02113_;
  wire _02114_;
  wire _02115_;
  wire _02116_;
  wire _02117_;
  wire _02118_;
  wire _02119_;
  wire _02120_;
  wire _02121_;
  wire _02122_;
  wire _02123_;
  wire _02124_;
  wire _02125_;
  wire _02126_;
  wire _02127_;
  wire _02128_;
  wire _02129_;
  wire _02130_;
  wire _02131_;
  wire _02132_;
  wire _02133_;
  wire _02134_;
  wire _02135_;
  wire _02136_;
  wire _02137_;
  wire _02138_;
  wire _02139_;
  wire _02140_;
  wire _02141_;
  wire _02142_;
  wire _02143_;
  wire _02144_;
  wire _02145_;
  wire _02146_;
  wire _02147_;
  wire _02148_;
  wire _02149_;
  wire _02150_;
  wire _02151_;
  wire _02152_;
  wire _02153_;
  wire _02154_;
  wire _02155_;
  wire _02156_;
  wire _02157_;
  wire _02158_;
  wire _02159_;
  wire _02160_;
  wire _02161_;
  wire _02162_;
  wire _02163_;
  wire _02164_;
  wire _02165_;
  wire _02166_;
  wire _02167_;
  wire _02168_;
  wire _02169_;
  wire _02170_;
  wire _02171_;
  wire _02172_;
  wire _02173_;
  wire _02174_;
  wire _02175_;
  wire _02176_;
  wire _02177_;
  wire _02178_;
  wire _02179_;
  wire _02180_;
  wire _02181_;
  wire _02182_;
  wire _02183_;
  wire _02184_;
  wire _02185_;
  wire _02186_;
  wire _02187_;
  wire _02188_;
  wire _02189_;
  wire _02190_;
  wire _02191_;
  wire _02192_;
  wire _02193_;
  wire _02194_;
  wire _02195_;
  wire _02196_;
  wire _02197_;
  wire _02198_;
  wire _02199_;
  wire _02200_;
  wire _02201_;
  wire _02202_;
  wire _02203_;
  wire _02204_;
  wire _02205_;
  wire _02206_;
  wire _02207_;
  wire _02208_;
  wire _02209_;
  wire _02210_;
  wire _02211_;
  wire _02212_;
  wire _02213_;
  wire _02214_;
  wire _02215_;
  wire _02216_;
  wire _02217_;
  wire _02218_;
  wire _02219_;
  wire _02220_;
  wire _02221_;
  wire _02222_;
  wire _02223_;
  wire _02224_;
  wire _02225_;
  wire _02226_;
  wire _02227_;
  wire _02228_;
  wire _02229_;
  wire _02230_;
  wire _02231_;
  wire _02232_;
  wire _02233_;
  wire _02234_;
  wire _02235_;
  wire _02236_;
  wire _02237_;
  wire _02238_;
  wire _02239_;
  wire _02240_;
  wire _02241_;
  wire _02242_;
  wire _02243_;
  wire _02244_;
  wire _02245_;
  wire _02246_;
  wire _02247_;
  wire _02248_;
  wire _02249_;
  wire _02250_;
  wire _02251_;
  wire _02252_;
  wire _02253_;
  wire _02254_;
  wire _02255_;
  wire _02256_;
  wire _02257_;
  wire _02258_;
  wire _02259_;
  wire _02260_;
  wire _02261_;
  wire _02262_;
  wire _02263_;
  wire _02264_;
  wire _02265_;
  wire _02266_;
  wire _02267_;
  wire _02268_;
  wire _02269_;
  wire _02270_;
  wire _02271_;
  wire _02272_;
  wire _02273_;
  wire _02274_;
  wire _02275_;
  wire _02276_;
  wire _02277_;
  wire _02278_;
  wire _02279_;
  wire _02280_;
  wire _02281_;
  wire _02282_;
  wire _02283_;
  wire _02284_;
  wire _02285_;
  wire _02286_;
  wire _02287_;
  wire _02288_;
  wire _02289_;
  wire _02290_;
  wire _02291_;
  wire _02292_;
  wire _02293_;
  wire _02294_;
  wire _02295_;
  wire _02296_;
  wire _02297_;
  wire _02298_;
  wire _02299_;
  wire _02300_;
  wire _02301_;
  wire _02302_;
  wire _02303_;
  wire _02304_;
  wire _02305_;
  wire _02306_;
  wire _02307_;
  wire _02308_;
  wire _02309_;
  wire _02310_;
  wire _02311_;
  wire _02312_;
  wire _02313_;
  wire _02314_;
  wire _02315_;
  wire _02316_;
  wire _02317_;
  wire _02318_;
  wire _02319_;
  wire _02320_;
  wire _02321_;
  wire _02322_;
  wire _02323_;
  wire _02324_;
  wire _02325_;
  wire _02326_;
  wire _02327_;
  wire _02328_;
  wire _02329_;
  wire _02330_;
  wire _02331_;
  wire _02332_;
  wire _02333_;
  wire _02334_;
  wire _02335_;
  wire _02336_;
  wire _02337_;
  wire _02338_;
  wire _02339_;
  wire _02340_;
  wire _02341_;
  wire _02342_;
  wire _02343_;
  wire _02344_;
  wire _02345_;
  wire _02346_;
  wire _02347_;
  wire _02348_;
  wire _02349_;
  wire _02350_;
  wire _02351_;
  wire _02352_;
  wire _02353_;
  wire _02354_;
  wire _02355_;
  wire _02356_;
  wire _02357_;
  wire _02358_;
  wire _02359_;
  wire _02360_;
  wire _02361_;
  wire _02362_;
  wire _02363_;
  wire _02364_;
  wire _02365_;
  wire _02366_;
  wire _02367_;
  wire _02368_;
  wire _02369_;
  wire _02370_;
  wire _02371_;
  wire _02372_;
  wire _02373_;
  wire _02374_;
  wire _02375_;
  wire _02376_;
  wire _02377_;
  wire _02378_;
  wire _02379_;
  wire _02380_;
  wire _02381_;
  wire _02382_;
  wire _02383_;
  wire _02384_;
  wire _02385_;
  wire _02386_;
  wire _02387_;
  wire _02388_;
  wire _02389_;
  wire _02390_;
  wire _02391_;
  wire _02392_;
  wire _02393_;
  wire _02394_;
  wire _02395_;
  wire _02396_;
  wire _02397_;
  wire _02398_;
  wire _02399_;
  wire _02400_;
  wire _02401_;
  wire _02402_;
  wire _02403_;
  wire _02404_;
  wire _02405_;
  wire _02406_;
  wire _02407_;
  wire _02408_;
  wire _02409_;
  wire _02410_;
  wire _02411_;
  wire _02412_;
  wire _02413_;
  wire _02414_;
  wire _02415_;
  wire _02416_;
  wire _02417_;
  wire _02418_;
  wire _02419_;
  wire _02420_;
  wire _02421_;
  wire _02422_;
  wire _02423_;
  wire _02424_;
  wire _02425_;
  wire _02426_;
  wire _02427_;
  wire _02428_;
  wire _02429_;
  wire _02430_;
  wire _02431_;
  wire _02432_;
  wire _02433_;
  wire _02434_;
  wire _02435_;
  wire _02436_;
  wire _02437_;
  wire _02438_;
  wire _02439_;
  wire _02440_;
  wire _02441_;
  wire _02442_;
  wire _02443_;
  wire _02444_;
  wire _02445_;
  wire _02446_;
  wire _02447_;
  wire _02448_;
  wire _02449_;
  wire _02450_;
  wire _02451_;
  wire _02452_;
  wire _02453_;
  wire _02454_;
  wire _02455_;
  wire _02456_;
  wire _02457_;
  wire _02458_;
  wire _02459_;
  wire _02460_;
  wire _02461_;
  wire _02462_;
  wire _02463_;
  wire _02464_;
  wire _02465_;
  wire _02466_;
  wire _02467_;
  wire _02468_;
  wire _02469_;
  wire _02470_;
  wire _02471_;
  wire _02472_;
  wire _02473_;
  wire _02474_;
  wire _02475_;
  wire _02476_;
  wire _02477_;
  wire _02478_;
  wire _02479_;
  wire _02480_;
  wire _02481_;
  wire _02482_;
  wire _02483_;
  wire _02484_;
  wire _02485_;
  wire _02486_;
  wire _02487_;
  wire _02488_;
  wire _02489_;
  wire _02490_;
  wire _02491_;
  wire _02492_;
  wire _02493_;
  wire _02494_;
  wire _02495_;
  wire _02496_;
  wire _02497_;
  wire _02498_;
  wire _02499_;
  wire _02500_;
  wire _02501_;
  wire _02502_;
  wire _02503_;
  wire _02504_;
  wire _02505_;
  wire _02506_;
  wire _02507_;
  wire _02508_;
  wire _02509_;
  wire _02510_;
  wire _02511_;
  wire _02512_;
  wire _02513_;
  wire _02514_;
  wire _02515_;
  wire _02516_;
  wire _02517_;
  wire _02518_;
  wire _02519_;
  wire _02520_;
  wire _02521_;
  wire _02522_;
  wire _02523_;
  wire _02524_;
  wire _02525_;
  wire _02526_;
  wire _02527_;
  wire _02528_;
  wire _02529_;
  wire _02530_;
  wire _02531_;
  wire _02532_;
  wire _02533_;
  wire _02534_;
  wire _02535_;
  wire _02536_;
  wire _02537_;
  wire _02538_;
  wire _02539_;
  wire _02540_;
  wire _02541_;
  wire _02542_;
  wire _02543_;
  wire _02544_;
  wire _02545_;
  wire _02546_;
  wire _02547_;
  wire _02548_;
  wire _02549_;
  wire _02550_;
  wire _02551_;
  wire _02552_;
  wire _02553_;
  wire _02554_;
  wire _02555_;
  wire _02556_;
  wire _02557_;
  wire _02558_;
  wire _02559_;
  wire _02560_;
  wire _02561_;
  wire _02562_;
  wire _02563_;
  wire _02564_;
  wire _02565_;
  wire _02566_;
  wire _02567_;
  wire _02568_;
  wire _02569_;
  wire _02570_;
  wire _02571_;
  wire _02572_;
  wire _02573_;
  wire _02574_;
  wire _02575_;
  wire _02576_;
  wire _02577_;
  wire _02578_;
  wire _02579_;
  wire _02580_;
  wire _02581_;
  wire _02582_;
  wire _02583_;
  wire _02584_;
  wire _02585_;
  wire _02586_;
  wire _02587_;
  wire _02588_;
  wire _02589_;
  wire _02590_;
  wire _02591_;
  wire _02592_;
  wire _02593_;
  wire _02594_;
  wire _02595_;
  wire _02596_;
  wire _02597_;
  wire _02598_;
  wire _02599_;
  wire _02600_;
  wire _02601_;
  wire _02602_;
  wire _02603_;
  wire _02604_;
  wire _02605_;
  wire _02606_;
  wire _02607_;
  wire _02608_;
  wire _02609_;
  wire _02610_;
  wire _02611_;
  wire _02612_;
  wire _02613_;
  wire _02614_;
  wire _02615_;
  wire _02616_;
  wire _02617_;
  wire _02618_;
  wire _02619_;
  wire _02620_;
  wire _02621_;
  wire _02622_;
  wire _02623_;
  wire _02624_;
  wire _02625_;
  wire _02626_;
  wire _02627_;
  wire _02628_;
  wire _02629_;
  wire _02630_;
  wire _02631_;
  wire _02632_;
  wire _02633_;
  wire _02634_;
  wire _02635_;
  wire _02636_;
  wire _02637_;
  wire _02638_;
  wire _02639_;
  wire _02640_;
  wire _02641_;
  wire _02642_;
  wire _02643_;
  wire _02644_;
  wire _02645_;
  wire _02646_;
  wire _02647_;
  wire _02648_;
  wire _02649_;
  wire _02650_;
  wire _02651_;
  wire _02652_;
  wire _02653_;
  wire _02654_;
  wire _02655_;
  wire _02656_;
  wire _02657_;
  wire _02658_;
  wire _02659_;
  wire _02660_;
  wire _02661_;
  wire _02662_;
  wire _02663_;
  wire _02664_;
  wire _02665_;
  wire _02666_;
  wire _02667_;
  wire _02668_;
  wire _02669_;
  wire _02670_;
  wire _02671_;
  wire _02672_;
  wire _02673_;
  wire _02674_;
  wire _02675_;
  wire _02676_;
  wire _02677_;
  wire _02678_;
  wire _02679_;
  wire _02680_;
  wire _02681_;
  wire _02682_;
  wire _02683_;
  wire _02684_;
  wire _02685_;
  wire _02686_;
  wire _02687_;
  wire _02688_;
  wire _02689_;
  wire _02690_;
  wire _02691_;
  wire _02692_;
  wire _02693_;
  wire _02694_;
  wire _02695_;
  wire _02696_;
  wire _02697_;
  wire _02698_;
  wire _02699_;
  wire _02700_;
  wire _02701_;
  wire _02702_;
  wire _02703_;
  wire _02704_;
  wire _02705_;
  wire _02706_;
  wire _02707_;
  wire _02708_;
  wire _02709_;
  wire _02710_;
  wire _02711_;
  wire _02712_;
  wire _02713_;
  wire _02714_;
  wire _02715_;
  wire _02716_;
  wire _02717_;
  wire _02718_;
  wire _02719_;
  wire _02720_;
  wire _02721_;
  wire _02722_;
  wire _02723_;
  wire _02724_;
  wire _02725_;
  wire _02726_;
  wire _02727_;
  wire _02728_;
  wire _02729_;
  wire _02730_;
  wire _02731_;
  wire _02732_;
  wire _02733_;
  wire _02734_;
  wire _02735_;
  wire _02736_;
  wire _02737_;
  wire _02738_;
  wire _02739_;
  wire _02740_;
  wire _02741_;
  wire _02742_;
  wire _02743_;
  wire _02744_;
  wire _02745_;
  wire _02746_;
  wire _02747_;
  wire _02748_;
  wire _02749_;
  wire _02750_;
  wire _02751_;
  wire _02752_;
  wire _02753_;
  wire _02754_;
  wire _02755_;
  wire _02756_;
  wire _02757_;
  wire _02758_;
  wire _02759_;
  wire _02760_;
  wire _02761_;
  wire _02762_;
  wire _02763_;
  wire _02764_;
  wire _02765_;
  wire _02766_;
  wire _02767_;
  wire _02768_;
  wire _02769_;
  wire _02770_;
  wire _02771_;
  wire _02772_;
  wire _02773_;
  wire _02774_;
  wire _02775_;
  wire _02776_;
  wire _02777_;
  wire _02778_;
  wire _02779_;
  wire _02780_;
  wire _02781_;
  wire _02782_;
  wire _02783_;
  wire _02784_;
  wire _02785_;
  wire _02786_;
  wire _02787_;
  wire _02788_;
  wire _02789_;
  wire _02790_;
  wire _02791_;
  wire _02792_;
  wire _02793_;
  wire _02794_;
  wire _02795_;
  wire _02796_;
  wire _02797_;
  wire _02798_;
  wire _02799_;
  wire _02800_;
  wire _02801_;
  wire _02802_;
  wire _02803_;
  wire _02804_;
  wire _02805_;
  wire _02806_;
  wire _02807_;
  wire _02808_;
  wire _02809_;
  wire _02810_;
  wire _02811_;
  wire _02812_;
  wire _02813_;
  wire _02814_;
  wire _02815_;
  wire _02816_;
  wire _02817_;
  wire _02818_;
  wire _02819_;
  wire _02820_;
  wire _02821_;
  wire _02822_;
  wire _02823_;
  wire _02824_;
  wire _02825_;
  wire _02826_;
  wire _02827_;
  wire _02828_;
  wire _02829_;
  wire _02830_;
  wire _02831_;
  wire _02832_;
  wire _02833_;
  wire _02834_;
  wire _02835_;
  wire _02836_;
  wire _02837_;
  wire _02838_;
  wire _02839_;
  wire _02840_;
  wire _02841_;
  wire _02842_;
  wire _02843_;
  wire _02844_;
  wire _02845_;
  wire _02846_;
  wire _02847_;
  wire _02848_;
  wire _02849_;
  wire _02850_;
  wire _02851_;
  wire _02852_;
  wire _02853_;
  wire _02854_;
  wire _02855_;
  wire _02856_;
  wire _02857_;
  wire _02858_;
  wire _02859_;
  wire _02860_;
  wire _02861_;
  wire _02862_;
  wire _02863_;
  wire _02864_;
  wire _02865_;
  wire _02866_;
  wire _02867_;
  wire _02868_;
  wire _02869_;
  wire _02870_;
  wire _02871_;
  wire _02872_;
  wire _02873_;
  wire _02874_;
  wire _02875_;
  wire _02876_;
  wire _02877_;
  wire _02878_;
  wire _02879_;
  wire _02880_;
  wire _02881_;
  wire _02882_;
  wire _02883_;
  wire _02884_;
  wire _02885_;
  wire _02886_;
  wire _02887_;
  wire _02888_;
  wire _02889_;
  wire _02890_;
  wire _02891_;
  wire _02892_;
  wire _02893_;
  wire _02894_;
  wire _02895_;
  wire _02896_;
  wire _02897_;
  wire _02898_;
  wire _02899_;
  wire _02900_;
  wire _02901_;
  wire _02902_;
  wire _02903_;
  wire _02904_;
  wire _02905_;
  wire _02906_;
  wire _02907_;
  wire _02908_;
  wire _02909_;
  wire _02910_;
  wire _02911_;
  wire _02912_;
  wire _02913_;
  wire _02914_;
  wire _02915_;
  wire _02916_;
  wire _02917_;
  wire _02918_;
  wire _02919_;
  wire _02920_;
  wire _02921_;
  wire _02922_;
  wire _02923_;
  wire _02924_;
  wire _02925_;
  wire _02926_;
  wire _02927_;
  wire _02928_;
  wire _02929_;
  wire _02930_;
  wire _02931_;
  wire _02932_;
  wire _02933_;
  wire _02934_;
  wire _02935_;
  wire _02936_;
  wire _02937_;
  wire _02938_;
  wire _02939_;
  wire _02940_;
  wire _02941_;
  wire _02942_;
  wire _02943_;
  wire _02944_;
  wire _02945_;
  wire _02946_;
  wire _02947_;
  wire _02948_;
  wire _02949_;
  wire _02950_;
  wire _02951_;
  wire _02952_;
  wire _02953_;
  wire _02954_;
  wire _02955_;
  wire _02956_;
  wire _02957_;
  wire _02958_;
  wire _02959_;
  wire _02960_;
  wire _02961_;
  wire _02962_;
  wire _02963_;
  wire _02964_;
  wire _02965_;
  wire _02966_;
  wire _02967_;
  wire _02968_;
  wire _02969_;
  wire _02970_;
  wire _02971_;
  wire _02972_;
  wire _02973_;
  wire _02974_;
  wire _02975_;
  wire _02976_;
  wire _02977_;
  wire _02978_;
  wire _02979_;
  wire _02980_;
  wire _02981_;
  wire _02982_;
  wire _02983_;
  wire _02984_;
  wire _02985_;
  wire _02986_;
  wire _02987_;
  wire _02988_;
  wire _02989_;
  wire _02990_;
  wire _02991_;
  wire _02992_;
  wire _02993_;
  wire _02994_;
  wire _02995_;
  wire _02996_;
  wire _02997_;
  wire _02998_;
  wire _02999_;
  wire _03000_;
  wire _03001_;
  wire _03002_;
  wire _03003_;
  wire _03004_;
  wire _03005_;
  wire _03006_;
  wire _03007_;
  wire _03008_;
  wire _03009_;
  wire _03010_;
  wire _03011_;
  wire _03012_;
  wire _03013_;
  wire _03014_;
  wire _03015_;
  wire _03016_;
  wire _03017_;
  wire _03018_;
  wire _03019_;
  wire _03020_;
  wire _03021_;
  wire _03022_;
  wire _03023_;
  wire _03024_;
  wire _03025_;
  wire _03026_;
  wire _03027_;
  wire _03028_;
  wire _03029_;
  wire _03030_;
  wire _03031_;
  wire _03032_;
  wire _03033_;
  wire _03034_;
  wire _03035_;
  wire _03036_;
  wire _03037_;
  wire _03038_;
  wire _03039_;
  wire _03040_;
  wire _03041_;
  wire _03042_;
  wire _03043_;
  wire _03044_;
  wire _03045_;
  wire _03046_;
  wire _03047_;
  wire _03048_;
  wire _03049_;
  wire _03050_;
  wire _03051_;
  wire _03052_;
  wire _03053_;
  wire _03054_;
  wire _03055_;
  wire _03056_;
  wire _03057_;
  wire _03058_;
  wire _03059_;
  wire _03060_;
  wire _03061_;
  wire _03062_;
  wire _03063_;
  wire _03064_;
  wire _03065_;
  wire _03066_;
  wire _03067_;
  wire _03068_;
  wire _03069_;
  wire _03070_;
  wire _03071_;
  wire _03072_;
  wire _03073_;
  wire _03074_;
  wire _03075_;
  wire _03076_;
  wire _03077_;
  wire _03078_;
  wire _03079_;
  wire _03080_;
  wire _03081_;
  wire _03082_;
  wire _03083_;
  wire _03084_;
  wire _03085_;
  wire _03086_;
  wire _03087_;
  wire _03088_;
  wire _03089_;
  wire _03090_;
  wire _03091_;
  wire _03092_;
  wire _03093_;
  wire _03094_;
  wire _03095_;
  wire _03096_;
  wire _03097_;
  wire _03098_;
  wire _03099_;
  wire _03100_;
  wire _03101_;
  wire _03102_;
  wire _03103_;
  wire _03104_;
  wire _03105_;
  wire _03106_;
  wire _03107_;
  wire _03108_;
  wire _03109_;
  wire _03110_;
  wire _03111_;
  wire _03112_;
  wire _03113_;
  wire _03114_;
  wire _03115_;
  wire _03116_;
  wire _03117_;
  wire _03118_;
  wire _03119_;
  wire _03120_;
  wire _03121_;
  wire _03122_;
  wire _03123_;
  wire _03124_;
  wire _03125_;
  wire _03126_;
  wire _03127_;
  wire _03128_;
  wire _03129_;
  wire _03130_;
  wire _03131_;
  wire _03132_;
  wire _03133_;
  wire _03134_;
  wire _03135_;
  wire _03136_;
  wire _03137_;
  wire _03138_;
  wire _03139_;
  wire _03140_;
  wire _03141_;
  wire _03142_;
  wire _03143_;
  wire _03144_;
  wire _03145_;
  wire _03146_;
  wire _03147_;
  wire _03148_;
  wire _03149_;
  wire _03150_;
  wire _03151_;
  wire _03152_;
  wire _03153_;
  wire _03154_;
  wire _03155_;
  wire _03156_;
  wire _03157_;
  wire _03158_;
  wire _03159_;
  wire _03160_;
  wire _03161_;
  wire _03162_;
  wire _03163_;
  wire _03164_;
  wire _03165_;
  wire _03166_;
  wire _03167_;
  wire _03168_;
  wire _03169_;
  wire _03170_;
  wire _03171_;
  wire _03172_;
  wire _03173_;
  wire _03174_;
  wire _03175_;
  wire _03176_;
  wire _03177_;
  wire _03178_;
  wire _03179_;
  wire _03180_;
  wire _03181_;
  wire _03182_;
  wire _03183_;
  wire _03184_;
  wire _03185_;
  wire _03186_;
  wire _03187_;
  wire _03188_;
  wire _03189_;
  wire _03190_;
  wire _03191_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03192_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire _03193_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire _03194_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire _03195_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire _03196_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03197_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03198_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03199_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03200_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03201_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03202_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03203_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03204_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03205_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03206_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03207_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03208_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03209_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03210_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03211_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _03212_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03213_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03214_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03215_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03216_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03217_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03218_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03219_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03220_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03221_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03222_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03223_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.40-148.42" *)
  wire _03224_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire _03225_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire _03226_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03227_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03228_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03229_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03230_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03231_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03232_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03233_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03234_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03235_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03236_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03237_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03238_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:145.10-145.11" *)
  wire _03239_;
  (* keep = 32'h00000001 *)
  wire _03240_;
  (* keep = 32'h00000001 *)
  wire _03241_;
  (* keep = 32'h00000001 *)
  wire _03242_;
  (* keep = 32'h00000001 *)
  wire _03243_;
  (* keep = 32'h00000001 *)
  wire _03244_;
  (* keep = 32'h00000001 *)
  wire _03245_;
  (* keep = 32'h00000001 *)
  wire _03246_;
  (* keep = 32'h00000001 *)
  wire _03247_;
  (* keep = 32'h00000001 *)
  wire _03248_;
  (* keep = 32'h00000001 *)
  wire _03249_;
  (* keep = 32'h00000001 *)
  wire _03250_;
  (* keep = 32'h00000001 *)
  wire _03251_;
  (* keep = 32'h00000001 *)
  wire _03252_;
  (* keep = 32'h00000001 *)
  wire _03253_;
  (* keep = 32'h00000001 *)
  wire _03254_;
  (* keep = 32'h00000001 *)
  wire _03255_;
  (* keep = 32'h00000001 *)
  wire _03256_;
  (* keep = 32'h00000001 *)
  wire _03257_;
  (* keep = 32'h00000001 *)
  wire _03258_;
  (* keep = 32'h00000001 *)
  wire _03259_;
  (* keep = 32'h00000001 *)
  wire _03260_;
  (* keep = 32'h00000001 *)
  wire _03261_;
  (* keep = 32'h00000001 *)
  wire _03262_;
  (* keep = 32'h00000001 *)
  wire _03263_;
  (* keep = 32'h00000001 *)
  wire _03264_;
  (* keep = 32'h00000001 *)
  wire _03265_;
  (* keep = 32'h00000001 *)
  wire _03266_;
  (* keep = 32'h00000001 *)
  wire _03267_;
  (* keep = 32'h00000001 *)
  wire _03268_;
  (* keep = 32'h00000001 *)
  wire _03269_;
  (* keep = 32'h00000001 *)
  wire _03270_;
  (* keep = 32'h00000001 *)
  wire _03271_;
  (* keep = 32'h00000001 *)
  wire _03272_;
  (* keep = 32'h00000001 *)
  wire _03273_;
  (* keep = 32'h00000001 *)
  wire _03274_;
  (* keep = 32'h00000001 *)
  wire _03275_;
  (* keep = 32'h00000001 *)
  wire _03276_;
  (* keep = 32'h00000001 *)
  wire _03277_;
  (* keep = 32'h00000001 *)
  wire _03278_;
  (* keep = 32'h00000001 *)
  wire _03279_;
  (* keep = 32'h00000001 *)
  wire _03280_;
  (* keep = 32'h00000001 *)
  wire _03281_;
  (* keep = 32'h00000001 *)
  wire _03282_;
  (* keep = 32'h00000001 *)
  wire _03283_;
  (* keep = 32'h00000001 *)
  wire _03284_;
  (* keep = 32'h00000001 *)
  wire _03285_;
  (* keep = 32'h00000001 *)
  wire _03286_;
  (* keep = 32'h00000001 *)
  wire _03287_;
  (* keep = 32'h00000001 *)
  wire _03288_;
  (* keep = 32'h00000001 *)
  wire _03289_;
  (* keep = 32'h00000001 *)
  wire _03290_;
  (* keep = 32'h00000001 *)
  wire _03291_;
  (* keep = 32'h00000001 *)
  wire _03292_;
  (* keep = 32'h00000001 *)
  wire _03293_;
  (* keep = 32'h00000001 *)
  wire _03294_;
  (* keep = 32'h00000001 *)
  wire _03295_;
  (* keep = 32'h00000001 *)
  wire _03296_;
  (* keep = 32'h00000001 *)
  wire _03297_;
  (* keep = 32'h00000001 *)
  wire _03298_;
  (* keep = 32'h00000001 *)
  wire _03299_;
  (* keep = 32'h00000001 *)
  wire _03300_;
  (* keep = 32'h00000001 *)
  wire _03301_;
  (* keep = 32'h00000001 *)
  wire _03302_;
  (* keep = 32'h00000001 *)
  wire _03303_;
  (* keep = 32'h00000001 *)
  wire _03304_;
  (* keep = 32'h00000001 *)
  wire _03305_;
  (* keep = 32'h00000001 *)
  wire _03306_;
  (* keep = 32'h00000001 *)
  wire _03307_;
  (* keep = 32'h00000001 *)
  wire _03308_;
  (* keep = 32'h00000001 *)
  wire _03309_;
  (* keep = 32'h00000001 *)
  wire _03310_;
  (* keep = 32'h00000001 *)
  wire _03311_;
  (* keep = 32'h00000001 *)
  wire _03312_;
  (* keep = 32'h00000001 *)
  wire _03313_;
  (* keep = 32'h00000001 *)
  wire _03314_;
  (* keep = 32'h00000001 *)
  wire _03315_;
  (* keep = 32'h00000001 *)
  wire _03316_;
  (* keep = 32'h00000001 *)
  wire _03317_;
  (* keep = 32'h00000001 *)
  wire _03318_;
  (* keep = 32'h00000001 *)
  wire _03319_;
  (* keep = 32'h00000001 *)
  wire _03320_;
  (* keep = 32'h00000001 *)
  wire _03321_;
  (* keep = 32'h00000001 *)
  wire _03322_;
  (* keep = 32'h00000001 *)
  wire _03323_;
  (* keep = 32'h00000001 *)
  wire _03324_;
  (* keep = 32'h00000001 *)
  wire _03325_;
  (* keep = 32'h00000001 *)
  wire _03326_;
  (* keep = 32'h00000001 *)
  wire _03327_;
  (* keep = 32'h00000001 *)
  wire _03328_;
  (* keep = 32'h00000001 *)
  wire _03329_;
  (* keep = 32'h00000001 *)
  wire _03330_;
  (* keep = 32'h00000001 *)
  wire _03331_;
  (* keep = 32'h00000001 *)
  wire _03332_;
  (* keep = 32'h00000001 *)
  wire _03333_;
  (* keep = 32'h00000001 *)
  wire _03334_;
  (* keep = 32'h00000001 *)
  wire _03335_;
  (* keep = 32'h00000001 *)
  wire _03336_;
  (* keep = 32'h00000001 *)
  wire _03337_;
  (* keep = 32'h00000001 *)
  wire _03338_;
  (* keep = 32'h00000001 *)
  wire _03339_;
  (* keep = 32'h00000001 *)
  wire _03340_;
  (* keep = 32'h00000001 *)
  wire _03341_;
  (* keep = 32'h00000001 *)
  wire _03342_;
  (* keep = 32'h00000001 *)
  wire _03343_;
  (* keep = 32'h00000001 *)
  wire _03344_;
  (* keep = 32'h00000001 *)
  wire _03345_;
  (* keep = 32'h00000001 *)
  wire _03346_;
  (* keep = 32'h00000001 *)
  wire _03347_;
  (* keep = 32'h00000001 *)
  wire _03348_;
  (* keep = 32'h00000001 *)
  wire _03349_;
  (* keep = 32'h00000001 *)
  wire _03350_;
  (* keep = 32'h00000001 *)
  wire _03351_;
  (* keep = 32'h00000001 *)
  wire _03352_;
  (* keep = 32'h00000001 *)
  wire _03353_;
  (* keep = 32'h00000001 *)
  wire _03354_;
  (* keep = 32'h00000001 *)
  wire _03355_;
  (* keep = 32'h00000001 *)
  wire _03356_;
  (* keep = 32'h00000001 *)
  wire _03357_;
  (* keep = 32'h00000001 *)
  wire _03358_;
  (* keep = 32'h00000001 *)
  wire _03359_;
  (* keep = 32'h00000001 *)
  wire _03360_;
  (* keep = 32'h00000001 *)
  wire _03361_;
  (* keep = 32'h00000001 *)
  wire _03362_;
  (* keep = 32'h00000001 *)
  wire _03363_;
  (* keep = 32'h00000001 *)
  wire _03364_;
  (* keep = 32'h00000001 *)
  wire _03365_;
  (* keep = 32'h00000001 *)
  wire _03366_;
  (* keep = 32'h00000001 *)
  wire _03367_;
  (* keep = 32'h00000001 *)
  wire _03368_;
  (* keep = 32'h00000001 *)
  wire _03369_;
  (* keep = 32'h00000001 *)
  wire _03370_;
  (* keep = 32'h00000001 *)
  wire _03371_;
  (* keep = 32'h00000001 *)
  wire _03372_;
  (* keep = 32'h00000001 *)
  wire _03373_;
  (* keep = 32'h00000001 *)
  wire _03374_;
  (* keep = 32'h00000001 *)
  wire _03375_;
  (* keep = 32'h00000001 *)
  wire _03376_;
  (* keep = 32'h00000001 *)
  wire _03377_;
  (* keep = 32'h00000001 *)
  wire _03378_;
  (* keep = 32'h00000001 *)
  wire _03379_;
  (* keep = 32'h00000001 *)
  wire _03380_;
  (* keep = 32'h00000001 *)
  wire _03381_;
  (* keep = 32'h00000001 *)
  wire _03382_;
  (* keep = 32'h00000001 *)
  wire _03383_;
  (* keep = 32'h00000001 *)
  wire _03384_;
  (* keep = 32'h00000001 *)
  wire _03385_;
  (* keep = 32'h00000001 *)
  wire _03386_;
  (* keep = 32'h00000001 *)
  wire _03387_;
  (* keep = 32'h00000001 *)
  wire _03388_;
  (* keep = 32'h00000001 *)
  wire _03389_;
  (* keep = 32'h00000001 *)
  wire _03390_;
  (* keep = 32'h00000001 *)
  wire _03391_;
  (* keep = 32'h00000001 *)
  wire _03392_;
  (* keep = 32'h00000001 *)
  wire _03393_;
  (* keep = 32'h00000001 *)
  wire _03394_;
  (* keep = 32'h00000001 *)
  wire _03395_;
  (* keep = 32'h00000001 *)
  wire _03396_;
  (* keep = 32'h00000001 *)
  wire _03397_;
  (* keep = 32'h00000001 *)
  wire _03398_;
  (* keep = 32'h00000001 *)
  wire _03399_;
  (* keep = 32'h00000001 *)
  wire _03400_;
  (* keep = 32'h00000001 *)
  wire _03401_;
  (* keep = 32'h00000001 *)
  wire _03402_;
  (* keep = 32'h00000001 *)
  wire _03403_;
  (* keep = 32'h00000001 *)
  wire _03404_;
  (* keep = 32'h00000001 *)
  wire _03405_;
  (* keep = 32'h00000001 *)
  wire _03406_;
  (* keep = 32'h00000001 *)
  wire _03407_;
  (* keep = 32'h00000001 *)
  wire _03408_;
  (* keep = 32'h00000001 *)
  wire _03409_;
  (* keep = 32'h00000001 *)
  wire _03410_;
  (* keep = 32'h00000001 *)
  wire _03411_;
  (* keep = 32'h00000001 *)
  wire _03412_;
  (* keep = 32'h00000001 *)
  wire _03413_;
  (* keep = 32'h00000001 *)
  wire _03414_;
  (* keep = 32'h00000001 *)
  wire _03415_;
  (* keep = 32'h00000001 *)
  wire _03416_;
  (* keep = 32'h00000001 *)
  wire _03417_;
  (* keep = 32'h00000001 *)
  wire _03418_;
  (* keep = 32'h00000001 *)
  wire _03419_;
  (* keep = 32'h00000001 *)
  wire _03420_;
  (* keep = 32'h00000001 *)
  wire _03421_;
  (* keep = 32'h00000001 *)
  wire _03422_;
  (* keep = 32'h00000001 *)
  wire _03423_;
  (* keep = 32'h00000001 *)
  wire _03424_;
  (* keep = 32'h00000001 *)
  wire _03425_;
  (* keep = 32'h00000001 *)
  wire _03426_;
  (* keep = 32'h00000001 *)
  wire _03427_;
  (* keep = 32'h00000001 *)
  wire _03428_;
  (* keep = 32'h00000001 *)
  wire _03429_;
  (* keep = 32'h00000001 *)
  wire _03430_;
  (* keep = 32'h00000001 *)
  wire _03431_;
  (* keep = 32'h00000001 *)
  wire _03432_;
  (* keep = 32'h00000001 *)
  wire _03433_;
  (* keep = 32'h00000001 *)
  wire _03434_;
  (* keep = 32'h00000001 *)
  wire _03435_;
  (* keep = 32'h00000001 *)
  wire _03436_;
  (* keep = 32'h00000001 *)
  wire _03437_;
  (* keep = 32'h00000001 *)
  wire _03438_;
  (* keep = 32'h00000001 *)
  wire _03439_;
  (* keep = 32'h00000001 *)
  wire _03440_;
  (* keep = 32'h00000001 *)
  wire _03441_;
  (* keep = 32'h00000001 *)
  wire _03442_;
  (* keep = 32'h00000001 *)
  wire _03443_;
  (* keep = 32'h00000001 *)
  wire _03444_;
  (* keep = 32'h00000001 *)
  wire _03445_;
  (* keep = 32'h00000001 *)
  wire _03446_;
  (* keep = 32'h00000001 *)
  wire _03447_;
  (* keep = 32'h00000001 *)
  wire _03448_;
  (* keep = 32'h00000001 *)
  wire _03449_;
  (* keep = 32'h00000001 *)
  wire _03450_;
  (* keep = 32'h00000001 *)
  wire _03451_;
  (* keep = 32'h00000001 *)
  wire _03452_;
  (* keep = 32'h00000001 *)
  wire _03453_;
  (* keep = 32'h00000001 *)
  wire _03454_;
  (* keep = 32'h00000001 *)
  wire _03455_;
  (* keep = 32'h00000001 *)
  wire _03456_;
  (* keep = 32'h00000001 *)
  wire _03457_;
  (* keep = 32'h00000001 *)
  wire _03458_;
  (* keep = 32'h00000001 *)
  wire _03459_;
  (* keep = 32'h00000001 *)
  wire _03460_;
  (* keep = 32'h00000001 *)
  wire _03461_;
  (* keep = 32'h00000001 *)
  wire _03462_;
  (* keep = 32'h00000001 *)
  wire _03463_;
  (* keep = 32'h00000001 *)
  wire _03464_;
  (* keep = 32'h00000001 *)
  wire _03465_;
  (* keep = 32'h00000001 *)
  wire _03466_;
  (* keep = 32'h00000001 *)
  wire _03467_;
  (* keep = 32'h00000001 *)
  wire _03468_;
  (* keep = 32'h00000001 *)
  wire _03469_;
  (* keep = 32'h00000001 *)
  wire _03470_;
  (* keep = 32'h00000001 *)
  wire _03471_;
  (* keep = 32'h00000001 *)
  wire _03472_;
  (* keep = 32'h00000001 *)
  wire _03473_;
  (* keep = 32'h00000001 *)
  wire _03474_;
  (* keep = 32'h00000001 *)
  wire _03475_;
  (* keep = 32'h00000001 *)
  wire _03476_;
  (* keep = 32'h00000001 *)
  wire _03477_;
  (* keep = 32'h00000001 *)
  wire _03478_;
  (* keep = 32'h00000001 *)
  wire _03479_;
  (* keep = 32'h00000001 *)
  wire _03480_;
  (* keep = 32'h00000001 *)
  wire _03481_;
  (* keep = 32'h00000001 *)
  wire _03482_;
  (* keep = 32'h00000001 *)
  wire _03483_;
  (* keep = 32'h00000001 *)
  wire _03484_;
  (* keep = 32'h00000001 *)
  wire _03485_;
  (* keep = 32'h00000001 *)
  wire _03486_;
  (* keep = 32'h00000001 *)
  wire _03487_;
  (* keep = 32'h00000001 *)
  wire _03488_;
  (* keep = 32'h00000001 *)
  wire _03489_;
  (* keep = 32'h00000001 *)
  wire _03490_;
  (* keep = 32'h00000001 *)
  wire _03491_;
  (* keep = 32'h00000001 *)
  wire _03492_;
  (* keep = 32'h00000001 *)
  wire _03493_;
  (* keep = 32'h00000001 *)
  wire _03494_;
  (* keep = 32'h00000001 *)
  wire _03495_;
  (* keep = 32'h00000001 *)
  wire _03496_;
  (* keep = 32'h00000001 *)
  wire _03497_;
  (* keep = 32'h00000001 *)
  wire _03498_;
  (* keep = 32'h00000001 *)
  wire _03499_;
  (* keep = 32'h00000001 *)
  wire _03500_;
  (* keep = 32'h00000001 *)
  wire _03501_;
  (* keep = 32'h00000001 *)
  wire _03502_;
  (* keep = 32'h00000001 *)
  wire _03503_;
  (* keep = 32'h00000001 *)
  wire _03504_;
  (* keep = 32'h00000001 *)
  wire _03505_;
  (* keep = 32'h00000001 *)
  wire _03506_;
  (* keep = 32'h00000001 *)
  wire _03507_;
  (* keep = 32'h00000001 *)
  wire _03508_;
  (* keep = 32'h00000001 *)
  wire _03509_;
  (* keep = 32'h00000001 *)
  wire _03510_;
  (* keep = 32'h00000001 *)
  wire _03511_;
  (* keep = 32'h00000001 *)
  wire _03512_;
  (* keep = 32'h00000001 *)
  wire _03513_;
  (* keep = 32'h00000001 *)
  wire _03514_;
  (* keep = 32'h00000001 *)
  wire _03515_;
  (* keep = 32'h00000001 *)
  wire _03516_;
  (* keep = 32'h00000001 *)
  wire _03517_;
  (* keep = 32'h00000001 *)
  wire _03518_;
  (* keep = 32'h00000001 *)
  wire _03519_;
  (* keep = 32'h00000001 *)
  wire _03520_;
  (* keep = 32'h00000001 *)
  wire _03521_;
  (* keep = 32'h00000001 *)
  wire _03522_;
  (* keep = 32'h00000001 *)
  wire _03523_;
  (* keep = 32'h00000001 *)
  wire _03524_;
  (* keep = 32'h00000001 *)
  wire _03525_;
  (* keep = 32'h00000001 *)
  wire _03526_;
  (* keep = 32'h00000001 *)
  wire _03527_;
  (* keep = 32'h00000001 *)
  wire _03528_;
  (* keep = 32'h00000001 *)
  wire _03529_;
  (* keep = 32'h00000001 *)
  wire _03530_;
  (* keep = 32'h00000001 *)
  wire _03531_;
  (* keep = 32'h00000001 *)
  wire _03532_;
  (* keep = 32'h00000001 *)
  wire _03533_;
  (* keep = 32'h00000001 *)
  wire _03534_;
  (* keep = 32'h00000001 *)
  wire _03535_;
  (* keep = 32'h00000001 *)
  wire _03536_;
  (* keep = 32'h00000001 *)
  wire _03537_;
  (* keep = 32'h00000001 *)
  wire _03538_;
  (* keep = 32'h00000001 *)
  wire _03539_;
  (* keep = 32'h00000001 *)
  wire _03540_;
  (* keep = 32'h00000001 *)
  wire _03541_;
  (* keep = 32'h00000001 *)
  wire _03542_;
  (* keep = 32'h00000001 *)
  wire _03543_;
  (* keep = 32'h00000001 *)
  wire _03544_;
  (* keep = 32'h00000001 *)
  wire _03545_;
  (* keep = 32'h00000001 *)
  wire _03546_;
  (* keep = 32'h00000001 *)
  wire _03547_;
  (* keep = 32'h00000001 *)
  wire _03548_;
  (* keep = 32'h00000001 *)
  wire _03549_;
  (* keep = 32'h00000001 *)
  wire _03550_;
  (* keep = 32'h00000001 *)
  wire _03551_;
  (* keep = 32'h00000001 *)
  wire _03552_;
  (* keep = 32'h00000001 *)
  wire _03553_;
  (* keep = 32'h00000001 *)
  wire _03554_;
  (* keep = 32'h00000001 *)
  wire _03555_;
  (* keep = 32'h00000001 *)
  wire _03556_;
  (* keep = 32'h00000001 *)
  wire _03557_;
  (* keep = 32'h00000001 *)
  wire _03558_;
  (* keep = 32'h00000001 *)
  wire _03559_;
  (* keep = 32'h00000001 *)
  wire _03560_;
  (* keep = 32'h00000001 *)
  wire _03561_;
  (* keep = 32'h00000001 *)
  wire _03562_;
  (* keep = 32'h00000001 *)
  wire _03563_;
  (* keep = 32'h00000001 *)
  wire _03564_;
  (* keep = 32'h00000001 *)
  wire _03565_;
  (* keep = 32'h00000001 *)
  wire _03566_;
  (* keep = 32'h00000001 *)
  wire _03567_;
  (* keep = 32'h00000001 *)
  wire _03568_;
  (* keep = 32'h00000001 *)
  wire _03569_;
  (* keep = 32'h00000001 *)
  wire _03570_;
  (* keep = 32'h00000001 *)
  wire _03571_;
  (* keep = 32'h00000001 *)
  wire _03572_;
  (* keep = 32'h00000001 *)
  wire _03573_;
  (* keep = 32'h00000001 *)
  wire _03574_;
  (* keep = 32'h00000001 *)
  wire _03575_;
  (* keep = 32'h00000001 *)
  wire _03576_;
  (* keep = 32'h00000001 *)
  wire _03577_;
  (* keep = 32'h00000001 *)
  wire _03578_;
  (* keep = 32'h00000001 *)
  wire _03579_;
  (* keep = 32'h00000001 *)
  wire _03580_;
  (* keep = 32'h00000001 *)
  wire _03581_;
  (* keep = 32'h00000001 *)
  wire _03582_;
  (* keep = 32'h00000001 *)
  wire _03583_;
  (* keep = 32'h00000001 *)
  wire _03584_;
  (* keep = 32'h00000001 *)
  wire _03585_;
  (* keep = 32'h00000001 *)
  wire _03586_;
  (* keep = 32'h00000001 *)
  wire _03587_;
  (* keep = 32'h00000001 *)
  wire _03588_;
  (* keep = 32'h00000001 *)
  wire _03589_;
  (* keep = 32'h00000001 *)
  wire _03590_;
  (* keep = 32'h00000001 *)
  wire _03591_;
  (* keep = 32'h00000001 *)
  wire _03592_;
  (* keep = 32'h00000001 *)
  wire _03593_;
  (* keep = 32'h00000001 *)
  wire _03594_;
  (* keep = 32'h00000001 *)
  wire _03595_;
  (* keep = 32'h00000001 *)
  wire _03596_;
  (* keep = 32'h00000001 *)
  wire _03597_;
  (* keep = 32'h00000001 *)
  wire _03598_;
  (* keep = 32'h00000001 *)
  wire _03599_;
  (* keep = 32'h00000001 *)
  wire _03600_;
  (* keep = 32'h00000001 *)
  wire _03601_;
  (* keep = 32'h00000001 *)
  wire _03602_;
  (* keep = 32'h00000001 *)
  wire _03603_;
  (* keep = 32'h00000001 *)
  wire _03604_;
  (* keep = 32'h00000001 *)
  wire _03605_;
  (* keep = 32'h00000001 *)
  wire _03606_;
  (* keep = 32'h00000001 *)
  wire _03607_;
  (* keep = 32'h00000001 *)
  wire _03608_;
  (* keep = 32'h00000001 *)
  wire _03609_;
  (* keep = 32'h00000001 *)
  wire _03610_;
  (* keep = 32'h00000001 *)
  wire _03611_;
  (* keep = 32'h00000001 *)
  wire _03612_;
  (* keep = 32'h00000001 *)
  wire _03613_;
  (* keep = 32'h00000001 *)
  wire _03614_;
  (* keep = 32'h00000001 *)
  wire _03615_;
  (* keep = 32'h00000001 *)
  wire _03616_;
  (* keep = 32'h00000001 *)
  wire _03617_;
  (* keep = 32'h00000001 *)
  wire _03618_;
  (* keep = 32'h00000001 *)
  wire _03619_;
  (* keep = 32'h00000001 *)
  wire _03620_;
  (* keep = 32'h00000001 *)
  wire _03621_;
  (* keep = 32'h00000001 *)
  wire _03622_;
  (* keep = 32'h00000001 *)
  wire _03623_;
  (* keep = 32'h00000001 *)
  wire _03624_;
  (* keep = 32'h00000001 *)
  wire _03625_;
  (* keep = 32'h00000001 *)
  wire _03626_;
  (* keep = 32'h00000001 *)
  wire _03627_;
  (* keep = 32'h00000001 *)
  wire _03628_;
  (* keep = 32'h00000001 *)
  wire _03629_;
  (* keep = 32'h00000001 *)
  wire _03630_;
  (* keep = 32'h00000001 *)
  wire _03631_;
  (* keep = 32'h00000001 *)
  wire _03632_;
  (* keep = 32'h00000001 *)
  wire _03633_;
  (* keep = 32'h00000001 *)
  wire _03634_;
  (* keep = 32'h00000001 *)
  wire _03635_;
  (* keep = 32'h00000001 *)
  wire _03636_;
  (* keep = 32'h00000001 *)
  wire _03637_;
  (* keep = 32'h00000001 *)
  wire _03638_;
  (* keep = 32'h00000001 *)
  wire _03639_;
  (* keep = 32'h00000001 *)
  wire _03640_;
  (* keep = 32'h00000001 *)
  wire _03641_;
  (* keep = 32'h00000001 *)
  wire _03642_;
  (* keep = 32'h00000001 *)
  wire _03643_;
  (* keep = 32'h00000001 *)
  wire _03644_;
  (* keep = 32'h00000001 *)
  wire _03645_;
  (* keep = 32'h00000001 *)
  wire _03646_;
  (* keep = 32'h00000001 *)
  wire _03647_;
  (* keep = 32'h00000001 *)
  wire _03648_;
  (* keep = 32'h00000001 *)
  wire _03649_;
  (* keep = 32'h00000001 *)
  wire _03650_;
  (* keep = 32'h00000001 *)
  wire _03651_;
  (* keep = 32'h00000001 *)
  wire _03652_;
  (* keep = 32'h00000001 *)
  wire _03653_;
  (* keep = 32'h00000001 *)
  wire _03654_;
  (* keep = 32'h00000001 *)
  wire _03655_;
  (* keep = 32'h00000001 *)
  wire _03656_;
  (* keep = 32'h00000001 *)
  wire _03657_;
  (* keep = 32'h00000001 *)
  wire _03658_;
  (* keep = 32'h00000001 *)
  wire _03659_;
  (* keep = 32'h00000001 *)
  wire _03660_;
  (* keep = 32'h00000001 *)
  wire _03661_;
  (* keep = 32'h00000001 *)
  wire _03662_;
  (* keep = 32'h00000001 *)
  wire _03663_;
  (* keep = 32'h00000001 *)
  wire _03664_;
  (* keep = 32'h00000001 *)
  wire _03665_;
  (* keep = 32'h00000001 *)
  wire _03666_;
  (* keep = 32'h00000001 *)
  wire _03667_;
  (* keep = 32'h00000001 *)
  wire _03668_;
  (* keep = 32'h00000001 *)
  wire _03669_;
  (* keep = 32'h00000001 *)
  wire _03670_;
  (* keep = 32'h00000001 *)
  wire _03671_;
  (* keep = 32'h00000001 *)
  wire _03672_;
  (* keep = 32'h00000001 *)
  wire _03673_;
  (* keep = 32'h00000001 *)
  wire _03674_;
  (* keep = 32'h00000001 *)
  wire _03675_;
  (* keep = 32'h00000001 *)
  wire _03676_;
  (* keep = 32'h00000001 *)
  wire _03677_;
  (* keep = 32'h00000001 *)
  wire _03678_;
  (* keep = 32'h00000001 *)
  wire _03679_;
  (* keep = 32'h00000001 *)
  wire _03680_;
  (* keep = 32'h00000001 *)
  wire _03681_;
  (* keep = 32'h00000001 *)
  wire _03682_;
  (* keep = 32'h00000001 *)
  wire _03683_;
  (* keep = 32'h00000001 *)
  wire _03684_;
  (* keep = 32'h00000001 *)
  wire _03685_;
  (* keep = 32'h00000001 *)
  wire _03686_;
  (* keep = 32'h00000001 *)
  wire _03687_;
  (* keep = 32'h00000001 *)
  wire _03688_;
  (* keep = 32'h00000001 *)
  wire _03689_;
  (* keep = 32'h00000001 *)
  wire _03690_;
  (* keep = 32'h00000001 *)
  wire _03691_;
  (* keep = 32'h00000001 *)
  wire _03692_;
  (* keep = 32'h00000001 *)
  wire _03693_;
  (* keep = 32'h00000001 *)
  wire _03694_;
  (* keep = 32'h00000001 *)
  wire _03695_;
  (* keep = 32'h00000001 *)
  wire _03696_;
  (* keep = 32'h00000001 *)
  wire _03697_;
  (* keep = 32'h00000001 *)
  wire _03698_;
  (* keep = 32'h00000001 *)
  wire _03699_;
  (* keep = 32'h00000001 *)
  wire _03700_;
  (* keep = 32'h00000001 *)
  wire _03701_;
  (* keep = 32'h00000001 *)
  wire _03702_;
  (* keep = 32'h00000001 *)
  wire _03703_;
  (* keep = 32'h00000001 *)
  wire _03704_;
  (* keep = 32'h00000001 *)
  wire _03705_;
  (* keep = 32'h00000001 *)
  wire _03706_;
  (* keep = 32'h00000001 *)
  wire _03707_;
  (* keep = 32'h00000001 *)
  wire _03708_;
  (* keep = 32'h00000001 *)
  wire _03709_;
  (* keep = 32'h00000001 *)
  wire _03710_;
  (* keep = 32'h00000001 *)
  wire _03711_;
  (* keep = 32'h00000001 *)
  wire _03712_;
  (* keep = 32'h00000001 *)
  wire _03713_;
  (* keep = 32'h00000001 *)
  wire _03714_;
  (* keep = 32'h00000001 *)
  wire _03715_;
  (* keep = 32'h00000001 *)
  wire _03716_;
  (* keep = 32'h00000001 *)
  wire _03717_;
  (* keep = 32'h00000001 *)
  wire _03718_;
  (* keep = 32'h00000001 *)
  wire _03719_;
  (* keep = 32'h00000001 *)
  wire _03720_;
  (* keep = 32'h00000001 *)
  wire _03721_;
  (* keep = 32'h00000001 *)
  wire _03722_;
  (* keep = 32'h00000001 *)
  wire _03723_;
  (* keep = 32'h00000001 *)
  wire _03724_;
  (* keep = 32'h00000001 *)
  wire _03725_;
  (* keep = 32'h00000001 *)
  wire _03726_;
  (* keep = 32'h00000001 *)
  wire _03727_;
  (* keep = 32'h00000001 *)
  wire _03728_;
  (* keep = 32'h00000001 *)
  wire _03729_;
  (* keep = 32'h00000001 *)
  wire _03730_;
  (* keep = 32'h00000001 *)
  wire _03731_;
  (* keep = 32'h00000001 *)
  wire _03732_;
  (* keep = 32'h00000001 *)
  wire _03733_;
  (* keep = 32'h00000001 *)
  wire _03734_;
  (* keep = 32'h00000001 *)
  wire _03735_;
  (* keep = 32'h00000001 *)
  wire _03736_;
  (* keep = 32'h00000001 *)
  wire _03737_;
  (* keep = 32'h00000001 *)
  wire _03738_;
  (* keep = 32'h00000001 *)
  wire _03739_;
  (* keep = 32'h00000001 *)
  wire _03740_;
  (* keep = 32'h00000001 *)
  wire _03741_;
  (* keep = 32'h00000001 *)
  wire _03742_;
  (* keep = 32'h00000001 *)
  wire _03743_;
  (* keep = 32'h00000001 *)
  wire _03744_;
  (* keep = 32'h00000001 *)
  wire _03745_;
  (* keep = 32'h00000001 *)
  wire _03746_;
  (* keep = 32'h00000001 *)
  wire _03747_;
  (* keep = 32'h00000001 *)
  wire _03748_;
  (* keep = 32'h00000001 *)
  wire _03749_;
  (* keep = 32'h00000001 *)
  wire _03750_;
  (* keep = 32'h00000001 *)
  wire _03751_;
  (* keep = 32'h00000001 *)
  wire _03752_;
  (* keep = 32'h00000001 *)
  wire _03753_;
  (* keep = 32'h00000001 *)
  wire _03754_;
  (* keep = 32'h00000001 *)
  wire _03755_;
  (* keep = 32'h00000001 *)
  wire _03756_;
  (* keep = 32'h00000001 *)
  wire _03757_;
  (* keep = 32'h00000001 *)
  wire _03758_;
  (* keep = 32'h00000001 *)
  wire _03759_;
  (* keep = 32'h00000001 *)
  wire _03760_;
  (* keep = 32'h00000001 *)
  wire _03761_;
  (* keep = 32'h00000001 *)
  wire _03762_;
  (* keep = 32'h00000001 *)
  wire _03763_;
  (* keep = 32'h00000001 *)
  wire _03764_;
  (* keep = 32'h00000001 *)
  wire _03765_;
  (* keep = 32'h00000001 *)
  wire _03766_;
  (* keep = 32'h00000001 *)
  wire _03767_;
  (* keep = 32'h00000001 *)
  wire _03768_;
  (* keep = 32'h00000001 *)
  wire _03769_;
  (* keep = 32'h00000001 *)
  wire _03770_;
  (* keep = 32'h00000001 *)
  wire _03771_;
  (* keep = 32'h00000001 *)
  wire _03772_;
  (* keep = 32'h00000001 *)
  wire _03773_;
  (* keep = 32'h00000001 *)
  wire _03774_;
  (* keep = 32'h00000001 *)
  wire _03775_;
  (* keep = 32'h00000001 *)
  wire _03776_;
  (* keep = 32'h00000001 *)
  wire _03777_;
  (* keep = 32'h00000001 *)
  wire _03778_;
  (* keep = 32'h00000001 *)
  wire _03779_;
  (* keep = 32'h00000001 *)
  wire _03780_;
  (* keep = 32'h00000001 *)
  wire _03781_;
  (* keep = 32'h00000001 *)
  wire _03782_;
  (* keep = 32'h00000001 *)
  wire _03783_;
  (* keep = 32'h00000001 *)
  wire _03784_;
  (* keep = 32'h00000001 *)
  wire _03785_;
  (* keep = 32'h00000001 *)
  wire _03786_;
  (* keep = 32'h00000001 *)
  wire _03787_;
  (* keep = 32'h00000001 *)
  wire _03788_;
  (* keep = 32'h00000001 *)
  wire _03789_;
  (* keep = 32'h00000001 *)
  wire _03790_;
  (* keep = 32'h00000001 *)
  wire _03791_;
  (* keep = 32'h00000001 *)
  wire _03792_;
  (* keep = 32'h00000001 *)
  wire _03793_;
  (* keep = 32'h00000001 *)
  wire _03794_;
  (* keep = 32'h00000001 *)
  wire _03795_;
  (* keep = 32'h00000001 *)
  wire _03796_;
  (* keep = 32'h00000001 *)
  wire _03797_;
  (* keep = 32'h00000001 *)
  wire _03798_;
  (* keep = 32'h00000001 *)
  wire _03799_;
  (* keep = 32'h00000001 *)
  wire _03800_;
  (* keep = 32'h00000001 *)
  wire _03801_;
  (* keep = 32'h00000001 *)
  wire _03802_;
  (* keep = 32'h00000001 *)
  wire _03803_;
  (* keep = 32'h00000001 *)
  wire _03804_;
  (* keep = 32'h00000001 *)
  wire _03805_;
  (* keep = 32'h00000001 *)
  wire _03806_;
  (* keep = 32'h00000001 *)
  wire _03807_;
  (* keep = 32'h00000001 *)
  wire _03808_;
  (* keep = 32'h00000001 *)
  wire _03809_;
  (* keep = 32'h00000001 *)
  wire _03810_;
  (* keep = 32'h00000001 *)
  wire _03811_;
  (* keep = 32'h00000001 *)
  wire _03812_;
  (* keep = 32'h00000001 *)
  wire _03813_;
  (* keep = 32'h00000001 *)
  wire _03814_;
  (* keep = 32'h00000001 *)
  wire _03815_;
  (* keep = 32'h00000001 *)
  wire _03816_;
  (* keep = 32'h00000001 *)
  wire _03817_;
  (* keep = 32'h00000001 *)
  wire _03818_;
  (* keep = 32'h00000001 *)
  wire _03819_;
  (* keep = 32'h00000001 *)
  wire _03820_;
  (* keep = 32'h00000001 *)
  wire _03821_;
  (* keep = 32'h00000001 *)
  wire _03822_;
  (* keep = 32'h00000001 *)
  wire _03823_;
  (* keep = 32'h00000001 *)
  wire _03824_;
  (* keep = 32'h00000001 *)
  wire _03825_;
  (* keep = 32'h00000001 *)
  wire _03826_;
  (* keep = 32'h00000001 *)
  wire _03827_;
  (* keep = 32'h00000001 *)
  wire _03828_;
  (* keep = 32'h00000001 *)
  wire _03829_;
  (* keep = 32'h00000001 *)
  wire _03830_;
  (* keep = 32'h00000001 *)
  wire _03831_;
  (* keep = 32'h00000001 *)
  wire _03832_;
  (* keep = 32'h00000001 *)
  wire _03833_;
  (* keep = 32'h00000001 *)
  wire _03834_;
  (* keep = 32'h00000001 *)
  wire _03835_;
  (* keep = 32'h00000001 *)
  wire _03836_;
  (* keep = 32'h00000001 *)
  wire _03837_;
  (* keep = 32'h00000001 *)
  wire _03838_;
  (* keep = 32'h00000001 *)
  wire _03839_;
  (* keep = 32'h00000001 *)
  wire _03840_;
  (* keep = 32'h00000001 *)
  wire _03841_;
  (* keep = 32'h00000001 *)
  wire _03842_;
  (* keep = 32'h00000001 *)
  wire _03843_;
  (* keep = 32'h00000001 *)
  wire _03844_;
  (* keep = 32'h00000001 *)
  wire _03845_;
  (* keep = 32'h00000001 *)
  wire _03846_;
  (* keep = 32'h00000001 *)
  wire _03847_;
  (* keep = 32'h00000001 *)
  wire _03848_;
  (* keep = 32'h00000001 *)
  wire _03849_;
  (* keep = 32'h00000001 *)
  wire _03850_;
  (* keep = 32'h00000001 *)
  wire _03851_;
  (* keep = 32'h00000001 *)
  wire _03852_;
  (* keep = 32'h00000001 *)
  wire _03853_;
  (* keep = 32'h00000001 *)
  wire _03854_;
  (* keep = 32'h00000001 *)
  wire _03855_;
  (* keep = 32'h00000001 *)
  wire _03856_;
  (* keep = 32'h00000001 *)
  wire _03857_;
  (* keep = 32'h00000001 *)
  wire _03858_;
  (* keep = 32'h00000001 *)
  wire _03859_;
  (* keep = 32'h00000001 *)
  wire _03860_;
  (* keep = 32'h00000001 *)
  wire _03861_;
  (* keep = 32'h00000001 *)
  wire _03862_;
  (* keep = 32'h00000001 *)
  wire _03863_;
  (* keep = 32'h00000001 *)
  wire _03864_;
  (* keep = 32'h00000001 *)
  wire _03865_;
  (* keep = 32'h00000001 *)
  wire _03866_;
  (* keep = 32'h00000001 *)
  wire _03867_;
  (* keep = 32'h00000001 *)
  wire _03868_;
  (* keep = 32'h00000001 *)
  wire _03869_;
  (* keep = 32'h00000001 *)
  wire _03870_;
  (* keep = 32'h00000001 *)
  wire _03871_;
  (* keep = 32'h00000001 *)
  wire _03872_;
  (* keep = 32'h00000001 *)
  wire _03873_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _03874_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _03875_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _03876_;
  (* keep = 32'h00000001 *)
  wire _03877_;
  (* keep = 32'h00000001 *)
  wire _03878_;
  (* keep = 32'h00000001 *)
  wire _03879_;
  (* keep = 32'h00000001 *)
  wire _03880_;
  (* keep = 32'h00000001 *)
  wire _03881_;
  (* keep = 32'h00000001 *)
  wire _03882_;
  (* keep = 32'h00000001 *)
  wire _03883_;
  (* keep = 32'h00000001 *)
  wire _03884_;
  (* keep = 32'h00000001 *)
  wire _03885_;
  (* keep = 32'h00000001 *)
  wire _03886_;
  (* keep = 32'h00000001 *)
  wire _03887_;
  (* keep = 32'h00000001 *)
  wire _03888_;
  (* keep = 32'h00000001 *)
  wire _03889_;
  (* keep = 32'h00000001 *)
  wire _03890_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _03891_;
  (* keep = 32'h00000001 *)
  wire _03892_;
  (* keep = 32'h00000001 *)
  wire _03893_;
  (* keep = 32'h00000001 *)
  wire _03894_;
  (* keep = 32'h00000001 *)
  wire _03895_;
  (* keep = 32'h00000001 *)
  wire _03896_;
  (* keep = 32'h00000001 *)
  wire _03897_;
  (* keep = 32'h00000001 *)
  wire _03898_;
  (* keep = 32'h00000001 *)
  wire _03899_;
  (* keep = 32'h00000001 *)
  wire _03900_;
  (* keep = 32'h00000001 *)
  wire _03901_;
  (* keep = 32'h00000001 *)
  wire _03902_;
  (* keep = 32'h00000001 *)
  wire _03903_;
  (* keep = 32'h00000001 *)
  wire _03904_;
  (* keep = 32'h00000001 *)
  wire _03905_;
  (* keep = 32'h00000001 *)
  wire _03906_;
  (* keep = 32'h00000001 *)
  wire _03907_;
  (* keep = 32'h00000001 *)
  wire _03908_;
  (* keep = 32'h00000001 *)
  wire _03909_;
  (* keep = 32'h00000001 *)
  wire _03910_;
  (* keep = 32'h00000001 *)
  wire _03911_;
  (* keep = 32'h00000001 *)
  wire _03912_;
  (* keep = 32'h00000001 *)
  wire _03913_;
  (* keep = 32'h00000001 *)
  wire _03914_;
  (* keep = 32'h00000001 *)
  wire _03915_;
  (* keep = 32'h00000001 *)
  wire _03916_;
  (* keep = 32'h00000001 *)
  wire _03917_;
  (* keep = 32'h00000001 *)
  wire _03918_;
  (* keep = 32'h00000001 *)
  wire _03919_;
  (* keep = 32'h00000001 *)
  wire _03920_;
  (* keep = 32'h00000001 *)
  wire _03921_;
  (* keep = 32'h00000001 *)
  wire _03922_;
  (* keep = 32'h00000001 *)
  wire _03923_;
  (* keep = 32'h00000001 *)
  wire _03924_;
  (* keep = 32'h00000001 *)
  wire _03925_;
  (* keep = 32'h00000001 *)
  wire _03926_;
  (* keep = 32'h00000001 *)
  wire _03927_;
  (* keep = 32'h00000001 *)
  wire _03928_;
  (* keep = 32'h00000001 *)
  wire _03929_;
  (* keep = 32'h00000001 *)
  wire _03930_;
  (* keep = 32'h00000001 *)
  wire _03931_;
  (* keep = 32'h00000001 *)
  wire _03932_;
  (* keep = 32'h00000001 *)
  wire _03933_;
  (* keep = 32'h00000001 *)
  wire _03934_;
  (* keep = 32'h00000001 *)
  wire _03935_;
  (* keep = 32'h00000001 *)
  wire _03936_;
  (* keep = 32'h00000001 *)
  wire _03937_;
  (* keep = 32'h00000001 *)
  wire _03938_;
  (* keep = 32'h00000001 *)
  wire _03939_;
  (* keep = 32'h00000001 *)
  wire _03940_;
  (* keep = 32'h00000001 *)
  wire _03941_;
  (* keep = 32'h00000001 *)
  wire _03942_;
  (* keep = 32'h00000001 *)
  wire _03943_;
  (* keep = 32'h00000001 *)
  wire _03944_;
  (* keep = 32'h00000001 *)
  wire _03945_;
  (* keep = 32'h00000001 *)
  wire _03946_;
  (* keep = 32'h00000001 *)
  wire _03947_;
  (* keep = 32'h00000001 *)
  wire _03948_;
  (* keep = 32'h00000001 *)
  wire _03949_;
  (* keep = 32'h00000001 *)
  wire _03950_;
  (* keep = 32'h00000001 *)
  wire _03951_;
  (* keep = 32'h00000001 *)
  wire _03952_;
  (* keep = 32'h00000001 *)
  wire _03953_;
  (* keep = 32'h00000001 *)
  wire _03954_;
  (* keep = 32'h00000001 *)
  wire _03955_;
  (* keep = 32'h00000001 *)
  wire _03956_;
  (* keep = 32'h00000001 *)
  wire _03957_;
  (* keep = 32'h00000001 *)
  wire _03958_;
  (* keep = 32'h00000001 *)
  wire _03959_;
  (* keep = 32'h00000001 *)
  wire _03960_;
  (* keep = 32'h00000001 *)
  wire _03961_;
  (* keep = 32'h00000001 *)
  wire _03962_;
  (* keep = 32'h00000001 *)
  wire _03963_;
  (* keep = 32'h00000001 *)
  wire _03964_;
  (* keep = 32'h00000001 *)
  wire _03965_;
  (* keep = 32'h00000001 *)
  wire _03966_;
  (* keep = 32'h00000001 *)
  wire _03967_;
  (* keep = 32'h00000001 *)
  wire _03968_;
  (* keep = 32'h00000001 *)
  wire _03969_;
  (* keep = 32'h00000001 *)
  wire _03970_;
  (* keep = 32'h00000001 *)
  wire _03971_;
  (* keep = 32'h00000001 *)
  wire _03972_;
  (* keep = 32'h00000001 *)
  wire _03973_;
  (* keep = 32'h00000001 *)
  wire _03974_;
  (* keep = 32'h00000001 *)
  wire _03975_;
  (* keep = 32'h00000001 *)
  wire _03976_;
  (* keep = 32'h00000001 *)
  wire _03977_;
  (* keep = 32'h00000001 *)
  wire _03978_;
  (* keep = 32'h00000001 *)
  wire _03979_;
  (* keep = 32'h00000001 *)
  wire _03980_;
  (* keep = 32'h00000001 *)
  wire _03981_;
  (* keep = 32'h00000001 *)
  wire _03982_;
  (* keep = 32'h00000001 *)
  wire _03983_;
  (* keep = 32'h00000001 *)
  wire _03984_;
  (* keep = 32'h00000001 *)
  wire _03985_;
  (* keep = 32'h00000001 *)
  wire _03986_;
  (* keep = 32'h00000001 *)
  wire _03987_;
  (* keep = 32'h00000001 *)
  wire _03988_;
  (* keep = 32'h00000001 *)
  wire _03989_;
  (* keep = 32'h00000001 *)
  wire _03990_;
  (* keep = 32'h00000001 *)
  wire _03991_;
  (* keep = 32'h00000001 *)
  wire _03992_;
  (* keep = 32'h00000001 *)
  wire _03993_;
  (* keep = 32'h00000001 *)
  wire _03994_;
  (* keep = 32'h00000001 *)
  wire _03995_;
  (* keep = 32'h00000001 *)
  wire _03996_;
  (* keep = 32'h00000001 *)
  wire _03997_;
  (* keep = 32'h00000001 *)
  wire _03998_;
  (* keep = 32'h00000001 *)
  wire _03999_;
  (* keep = 32'h00000001 *)
  wire _04000_;
  (* keep = 32'h00000001 *)
  wire _04001_;
  (* keep = 32'h00000001 *)
  wire _04002_;
  (* keep = 32'h00000001 *)
  wire _04003_;
  (* keep = 32'h00000001 *)
  wire _04004_;
  (* keep = 32'h00000001 *)
  wire _04005_;
  (* keep = 32'h00000001 *)
  wire _04006_;
  (* keep = 32'h00000001 *)
  wire _04007_;
  (* keep = 32'h00000001 *)
  wire _04008_;
  (* keep = 32'h00000001 *)
  wire _04009_;
  (* keep = 32'h00000001 *)
  wire _04010_;
  (* keep = 32'h00000001 *)
  wire _04011_;
  (* keep = 32'h00000001 *)
  wire _04012_;
  (* keep = 32'h00000001 *)
  wire _04013_;
  (* keep = 32'h00000001 *)
  wire _04014_;
  (* keep = 32'h00000001 *)
  wire _04015_;
  (* keep = 32'h00000001 *)
  wire _04016_;
  (* keep = 32'h00000001 *)
  wire _04017_;
  (* keep = 32'h00000001 *)
  wire _04018_;
  (* keep = 32'h00000001 *)
  wire _04019_;
  (* keep = 32'h00000001 *)
  wire _04020_;
  (* keep = 32'h00000001 *)
  wire _04021_;
  (* keep = 32'h00000001 *)
  wire _04022_;
  (* keep = 32'h00000001 *)
  wire _04023_;
  (* keep = 32'h00000001 *)
  wire _04024_;
  (* keep = 32'h00000001 *)
  wire _04025_;
  (* keep = 32'h00000001 *)
  wire _04026_;
  (* keep = 32'h00000001 *)
  wire _04027_;
  (* keep = 32'h00000001 *)
  wire _04028_;
  (* keep = 32'h00000001 *)
  wire _04029_;
  (* keep = 32'h00000001 *)
  wire _04030_;
  (* keep = 32'h00000001 *)
  wire _04031_;
  (* keep = 32'h00000001 *)
  wire _04032_;
  (* keep = 32'h00000001 *)
  wire _04033_;
  (* keep = 32'h00000001 *)
  wire _04034_;
  (* keep = 32'h00000001 *)
  wire _04035_;
  (* keep = 32'h00000001 *)
  wire _04036_;
  (* keep = 32'h00000001 *)
  wire _04037_;
  (* keep = 32'h00000001 *)
  wire _04038_;
  (* keep = 32'h00000001 *)
  wire _04039_;
  (* keep = 32'h00000001 *)
  wire _04040_;
  (* keep = 32'h00000001 *)
  wire _04041_;
  (* keep = 32'h00000001 *)
  wire _04042_;
  (* keep = 32'h00000001 *)
  wire _04043_;
  (* keep = 32'h00000001 *)
  wire _04044_;
  (* keep = 32'h00000001 *)
  wire _04045_;
  (* keep = 32'h00000001 *)
  wire _04046_;
  (* keep = 32'h00000001 *)
  wire _04047_;
  (* keep = 32'h00000001 *)
  wire _04048_;
  (* keep = 32'h00000001 *)
  wire _04049_;
  (* keep = 32'h00000001 *)
  wire _04050_;
  (* keep = 32'h00000001 *)
  wire _04051_;
  (* keep = 32'h00000001 *)
  wire _04052_;
  (* keep = 32'h00000001 *)
  wire _04053_;
  (* keep = 32'h00000001 *)
  wire _04054_;
  (* keep = 32'h00000001 *)
  wire _04055_;
  (* keep = 32'h00000001 *)
  wire _04056_;
  (* keep = 32'h00000001 *)
  wire _04057_;
  (* keep = 32'h00000001 *)
  wire _04058_;
  (* keep = 32'h00000001 *)
  wire _04059_;
  (* keep = 32'h00000001 *)
  wire _04060_;
  (* keep = 32'h00000001 *)
  wire _04061_;
  (* keep = 32'h00000001 *)
  wire _04062_;
  (* keep = 32'h00000001 *)
  wire _04063_;
  (* keep = 32'h00000001 *)
  wire _04064_;
  (* keep = 32'h00000001 *)
  wire _04065_;
  (* keep = 32'h00000001 *)
  wire _04066_;
  (* keep = 32'h00000001 *)
  wire _04067_;
  (* keep = 32'h00000001 *)
  wire _04068_;
  (* keep = 32'h00000001 *)
  wire _04069_;
  (* keep = 32'h00000001 *)
  wire _04070_;
  (* keep = 32'h00000001 *)
  wire _04071_;
  (* keep = 32'h00000001 *)
  wire _04072_;
  (* keep = 32'h00000001 *)
  wire _04073_;
  (* keep = 32'h00000001 *)
  wire _04074_;
  (* keep = 32'h00000001 *)
  wire _04075_;
  (* keep = 32'h00000001 *)
  wire _04076_;
  (* keep = 32'h00000001 *)
  wire _04077_;
  (* keep = 32'h00000001 *)
  wire _04078_;
  (* keep = 32'h00000001 *)
  wire _04079_;
  (* keep = 32'h00000001 *)
  wire _04080_;
  (* keep = 32'h00000001 *)
  wire _04081_;
  (* keep = 32'h00000001 *)
  wire _04082_;
  (* keep = 32'h00000001 *)
  wire _04083_;
  (* keep = 32'h00000001 *)
  wire _04084_;
  (* keep = 32'h00000001 *)
  wire _04085_;
  (* keep = 32'h00000001 *)
  wire _04086_;
  (* keep = 32'h00000001 *)
  wire _04087_;
  (* keep = 32'h00000001 *)
  wire _04088_;
  (* keep = 32'h00000001 *)
  wire _04089_;
  (* keep = 32'h00000001 *)
  wire _04090_;
  (* keep = 32'h00000001 *)
  wire _04091_;
  (* keep = 32'h00000001 *)
  wire _04092_;
  (* keep = 32'h00000001 *)
  wire _04093_;
  (* keep = 32'h00000001 *)
  wire _04094_;
  (* keep = 32'h00000001 *)
  wire _04095_;
  (* keep = 32'h00000001 *)
  wire _04096_;
  (* keep = 32'h00000001 *)
  wire _04097_;
  (* keep = 32'h00000001 *)
  wire _04098_;
  (* keep = 32'h00000001 *)
  wire _04099_;
  (* keep = 32'h00000001 *)
  wire _04100_;
  (* keep = 32'h00000001 *)
  wire _04101_;
  (* keep = 32'h00000001 *)
  wire _04102_;
  (* keep = 32'h00000001 *)
  wire _04103_;
  (* keep = 32'h00000001 *)
  wire _04104_;
  (* keep = 32'h00000001 *)
  wire _04105_;
  (* keep = 32'h00000001 *)
  wire _04106_;
  (* keep = 32'h00000001 *)
  wire _04107_;
  (* keep = 32'h00000001 *)
  wire _04108_;
  (* keep = 32'h00000001 *)
  wire _04109_;
  (* keep = 32'h00000001 *)
  wire _04110_;
  (* keep = 32'h00000001 *)
  wire _04111_;
  (* keep = 32'h00000001 *)
  wire _04112_;
  (* keep = 32'h00000001 *)
  wire _04113_;
  (* keep = 32'h00000001 *)
  wire _04114_;
  (* keep = 32'h00000001 *)
  wire _04115_;
  (* keep = 32'h00000001 *)
  wire _04116_;
  (* keep = 32'h00000001 *)
  wire _04117_;
  (* keep = 32'h00000001 *)
  wire _04118_;
  (* keep = 32'h00000001 *)
  wire _04119_;
  (* keep = 32'h00000001 *)
  wire _04120_;
  (* keep = 32'h00000001 *)
  wire _04121_;
  (* keep = 32'h00000001 *)
  wire _04122_;
  (* keep = 32'h00000001 *)
  wire _04123_;
  (* keep = 32'h00000001 *)
  wire _04124_;
  (* keep = 32'h00000001 *)
  wire _04125_;
  (* keep = 32'h00000001 *)
  wire _04126_;
  (* keep = 32'h00000001 *)
  wire _04127_;
  (* keep = 32'h00000001 *)
  wire _04128_;
  (* keep = 32'h00000001 *)
  wire _04129_;
  (* keep = 32'h00000001 *)
  wire _04130_;
  (* keep = 32'h00000001 *)
  wire _04131_;
  (* keep = 32'h00000001 *)
  wire _04132_;
  (* keep = 32'h00000001 *)
  wire _04133_;
  (* keep = 32'h00000001 *)
  wire _04134_;
  (* keep = 32'h00000001 *)
  wire _04135_;
  (* keep = 32'h00000001 *)
  wire _04136_;
  (* keep = 32'h00000001 *)
  wire _04137_;
  (* keep = 32'h00000001 *)
  wire _04138_;
  (* keep = 32'h00000001 *)
  wire _04139_;
  (* keep = 32'h00000001 *)
  wire _04140_;
  (* keep = 32'h00000001 *)
  wire _04141_;
  (* keep = 32'h00000001 *)
  wire _04142_;
  (* keep = 32'h00000001 *)
  wire _04143_;
  (* keep = 32'h00000001 *)
  wire _04144_;
  (* keep = 32'h00000001 *)
  wire _04145_;
  (* keep = 32'h00000001 *)
  wire _04146_;
  (* keep = 32'h00000001 *)
  wire _04147_;
  (* keep = 32'h00000001 *)
  wire _04148_;
  (* keep = 32'h00000001 *)
  wire _04149_;
  (* keep = 32'h00000001 *)
  wire _04150_;
  (* keep = 32'h00000001 *)
  wire _04151_;
  (* keep = 32'h00000001 *)
  wire _04152_;
  (* keep = 32'h00000001 *)
  wire _04153_;
  (* keep = 32'h00000001 *)
  wire _04154_;
  (* keep = 32'h00000001 *)
  wire _04155_;
  (* keep = 32'h00000001 *)
  wire _04156_;
  (* keep = 32'h00000001 *)
  wire _04157_;
  (* keep = 32'h00000001 *)
  wire _04158_;
  (* keep = 32'h00000001 *)
  wire _04159_;
  (* keep = 32'h00000001 *)
  wire _04160_;
  (* keep = 32'h00000001 *)
  wire _04161_;
  (* keep = 32'h00000001 *)
  wire _04162_;
  (* keep = 32'h00000001 *)
  wire _04163_;
  (* keep = 32'h00000001 *)
  wire _04164_;
  (* keep = 32'h00000001 *)
  wire _04165_;
  (* keep = 32'h00000001 *)
  wire _04166_;
  (* keep = 32'h00000001 *)
  wire _04167_;
  (* keep = 32'h00000001 *)
  wire _04168_;
  (* keep = 32'h00000001 *)
  wire _04169_;
  (* keep = 32'h00000001 *)
  wire _04170_;
  (* keep = 32'h00000001 *)
  wire _04171_;
  (* keep = 32'h00000001 *)
  wire _04172_;
  (* keep = 32'h00000001 *)
  wire _04173_;
  (* keep = 32'h00000001 *)
  wire _04174_;
  (* keep = 32'h00000001 *)
  wire _04175_;
  (* keep = 32'h00000001 *)
  wire _04176_;
  (* keep = 32'h00000001 *)
  wire _04177_;
  (* keep = 32'h00000001 *)
  wire _04178_;
  (* keep = 32'h00000001 *)
  wire _04179_;
  (* keep = 32'h00000001 *)
  wire _04180_;
  (* keep = 32'h00000001 *)
  wire _04181_;
  (* keep = 32'h00000001 *)
  wire _04182_;
  (* keep = 32'h00000001 *)
  wire _04183_;
  (* keep = 32'h00000001 *)
  wire _04184_;
  (* keep = 32'h00000001 *)
  wire _04185_;
  (* keep = 32'h00000001 *)
  wire _04186_;
  (* keep = 32'h00000001 *)
  wire _04187_;
  (* keep = 32'h00000001 *)
  wire _04188_;
  (* keep = 32'h00000001 *)
  wire _04189_;
  (* keep = 32'h00000001 *)
  wire _04190_;
  (* keep = 32'h00000001 *)
  wire _04191_;
  (* keep = 32'h00000001 *)
  wire _04192_;
  (* keep = 32'h00000001 *)
  wire _04193_;
  (* keep = 32'h00000001 *)
  wire _04194_;
  (* keep = 32'h00000001 *)
  wire _04195_;
  (* keep = 32'h00000001 *)
  wire _04196_;
  (* keep = 32'h00000001 *)
  wire _04197_;
  (* keep = 32'h00000001 *)
  wire _04198_;
  (* keep = 32'h00000001 *)
  wire _04199_;
  (* keep = 32'h00000001 *)
  wire _04200_;
  (* keep = 32'h00000001 *)
  wire _04201_;
  (* keep = 32'h00000001 *)
  wire _04202_;
  (* keep = 32'h00000001 *)
  wire _04203_;
  (* keep = 32'h00000001 *)
  wire _04204_;
  (* keep = 32'h00000001 *)
  wire _04205_;
  (* keep = 32'h00000001 *)
  wire _04206_;
  (* keep = 32'h00000001 *)
  wire _04207_;
  (* keep = 32'h00000001 *)
  wire _04208_;
  (* keep = 32'h00000001 *)
  wire _04209_;
  (* keep = 32'h00000001 *)
  wire _04210_;
  (* keep = 32'h00000001 *)
  wire _04211_;
  (* keep = 32'h00000001 *)
  wire _04212_;
  (* keep = 32'h00000001 *)
  wire _04213_;
  (* keep = 32'h00000001 *)
  wire _04214_;
  (* keep = 32'h00000001 *)
  wire _04215_;
  (* keep = 32'h00000001 *)
  wire _04216_;
  (* keep = 32'h00000001 *)
  wire _04217_;
  (* keep = 32'h00000001 *)
  wire _04218_;
  (* keep = 32'h00000001 *)
  wire _04219_;
  (* keep = 32'h00000001 *)
  wire _04220_;
  (* keep = 32'h00000001 *)
  wire _04221_;
  (* keep = 32'h00000001 *)
  wire _04222_;
  (* keep = 32'h00000001 *)
  wire _04223_;
  (* keep = 32'h00000001 *)
  wire _04224_;
  (* keep = 32'h00000001 *)
  wire _04225_;
  (* keep = 32'h00000001 *)
  wire _04226_;
  (* keep = 32'h00000001 *)
  wire _04227_;
  (* keep = 32'h00000001 *)
  wire _04228_;
  (* keep = 32'h00000001 *)
  wire _04229_;
  (* keep = 32'h00000001 *)
  wire _04230_;
  (* keep = 32'h00000001 *)
  wire _04231_;
  (* keep = 32'h00000001 *)
  wire _04232_;
  (* keep = 32'h00000001 *)
  wire _04233_;
  (* keep = 32'h00000001 *)
  wire _04234_;
  (* keep = 32'h00000001 *)
  wire _04235_;
  (* keep = 32'h00000001 *)
  wire _04236_;
  (* keep = 32'h00000001 *)
  wire _04237_;
  (* keep = 32'h00000001 *)
  wire _04238_;
  (* keep = 32'h00000001 *)
  wire _04239_;
  (* keep = 32'h00000001 *)
  wire _04240_;
  (* keep = 32'h00000001 *)
  wire _04241_;
  (* keep = 32'h00000001 *)
  wire _04242_;
  (* keep = 32'h00000001 *)
  wire _04243_;
  (* keep = 32'h00000001 *)
  wire _04244_;
  (* keep = 32'h00000001 *)
  wire _04245_;
  (* keep = 32'h00000001 *)
  wire _04246_;
  (* keep = 32'h00000001 *)
  wire _04247_;
  (* keep = 32'h00000001 *)
  wire _04248_;
  (* keep = 32'h00000001 *)
  wire _04249_;
  (* keep = 32'h00000001 *)
  wire _04250_;
  (* keep = 32'h00000001 *)
  wire _04251_;
  (* keep = 32'h00000001 *)
  wire _04252_;
  (* keep = 32'h00000001 *)
  wire _04253_;
  (* keep = 32'h00000001 *)
  wire _04254_;
  (* keep = 32'h00000001 *)
  wire _04255_;
  (* keep = 32'h00000001 *)
  wire _04256_;
  (* keep = 32'h00000001 *)
  wire _04257_;
  (* keep = 32'h00000001 *)
  wire _04258_;
  (* keep = 32'h00000001 *)
  wire _04259_;
  (* keep = 32'h00000001 *)
  wire _04260_;
  (* keep = 32'h00000001 *)
  wire _04261_;
  (* keep = 32'h00000001 *)
  wire _04262_;
  (* keep = 32'h00000001 *)
  wire _04263_;
  (* keep = 32'h00000001 *)
  wire _04264_;
  (* keep = 32'h00000001 *)
  wire _04265_;
  (* keep = 32'h00000001 *)
  wire _04266_;
  (* keep = 32'h00000001 *)
  wire _04267_;
  (* keep = 32'h00000001 *)
  wire _04268_;
  (* keep = 32'h00000001 *)
  wire _04269_;
  (* keep = 32'h00000001 *)
  wire _04270_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04271_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04272_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04273_;
  (* keep = 32'h00000001 *)
  wire _04274_;
  (* keep = 32'h00000001 *)
  wire _04275_;
  (* keep = 32'h00000001 *)
  wire _04276_;
  (* keep = 32'h00000001 *)
  wire _04277_;
  (* keep = 32'h00000001 *)
  wire _04278_;
  (* keep = 32'h00000001 *)
  wire _04279_;
  (* keep = 32'h00000001 *)
  wire _04280_;
  (* keep = 32'h00000001 *)
  wire _04281_;
  (* keep = 32'h00000001 *)
  wire _04282_;
  (* keep = 32'h00000001 *)
  wire _04283_;
  (* keep = 32'h00000001 *)
  wire _04284_;
  (* keep = 32'h00000001 *)
  wire _04285_;
  (* keep = 32'h00000001 *)
  wire _04286_;
  (* keep = 32'h00000001 *)
  wire _04287_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04288_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04289_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04290_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04291_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04292_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04293_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04294_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04295_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04296_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04297_;
  (* keep = 32'h00000001 *)
  wire _04298_;
  (* keep = 32'h00000001 *)
  wire _04299_;
  (* keep = 32'h00000001 *)
  wire _04300_;
  (* keep = 32'h00000001 *)
  wire _04301_;
  (* keep = 32'h00000001 *)
  wire _04302_;
  (* keep = 32'h00000001 *)
  wire _04303_;
  (* keep = 32'h00000001 *)
  wire _04304_;
  (* keep = 32'h00000001 *)
  wire _04305_;
  (* keep = 32'h00000001 *)
  wire _04306_;
  (* keep = 32'h00000001 *)
  wire _04307_;
  (* keep = 32'h00000001 *)
  wire _04308_;
  (* keep = 32'h00000001 *)
  wire _04309_;
  (* keep = 32'h00000001 *)
  wire _04310_;
  (* keep = 32'h00000001 *)
  wire _04311_;
  (* keep = 32'h00000001 *)
  wire _04312_;
  (* keep = 32'h00000001 *)
  wire _04313_;
  (* keep = 32'h00000001 *)
  wire _04314_;
  (* keep = 32'h00000001 *)
  wire _04315_;
  (* keep = 32'h00000001 *)
  wire _04316_;
  (* keep = 32'h00000001 *)
  wire _04317_;
  (* keep = 32'h00000001 *)
  wire _04318_;
  (* keep = 32'h00000001 *)
  wire _04319_;
  (* keep = 32'h00000001 *)
  wire _04320_;
  (* keep = 32'h00000001 *)
  wire _04321_;
  (* keep = 32'h00000001 *)
  wire _04322_;
  (* keep = 32'h00000001 *)
  wire _04323_;
  (* keep = 32'h00000001 *)
  wire _04324_;
  (* keep = 32'h00000001 *)
  wire _04325_;
  (* keep = 32'h00000001 *)
  wire _04326_;
  (* keep = 32'h00000001 *)
  wire _04327_;
  (* keep = 32'h00000001 *)
  wire _04328_;
  (* keep = 32'h00000001 *)
  wire _04329_;
  (* keep = 32'h00000001 *)
  wire _04330_;
  (* keep = 32'h00000001 *)
  wire _04331_;
  (* keep = 32'h00000001 *)
  wire _04332_;
  (* keep = 32'h00000001 *)
  wire _04333_;
  (* keep = 32'h00000001 *)
  wire _04334_;
  (* keep = 32'h00000001 *)
  wire _04335_;
  (* keep = 32'h00000001 *)
  wire _04336_;
  (* keep = 32'h00000001 *)
  wire _04337_;
  (* keep = 32'h00000001 *)
  wire _04338_;
  (* keep = 32'h00000001 *)
  wire _04339_;
  (* keep = 32'h00000001 *)
  wire _04340_;
  (* keep = 32'h00000001 *)
  wire _04341_;
  (* keep = 32'h00000001 *)
  wire _04342_;
  (* keep = 32'h00000001 *)
  wire _04343_;
  (* keep = 32'h00000001 *)
  wire _04344_;
  (* keep = 32'h00000001 *)
  wire _04345_;
  (* keep = 32'h00000001 *)
  wire _04346_;
  (* keep = 32'h00000001 *)
  wire _04347_;
  (* keep = 32'h00000001 *)
  wire _04348_;
  (* keep = 32'h00000001 *)
  wire _04349_;
  (* keep = 32'h00000001 *)
  wire _04350_;
  (* keep = 32'h00000001 *)
  wire _04351_;
  (* keep = 32'h00000001 *)
  wire _04352_;
  (* keep = 32'h00000001 *)
  wire _04353_;
  (* keep = 32'h00000001 *)
  wire _04354_;
  (* keep = 32'h00000001 *)
  wire _04355_;
  (* keep = 32'h00000001 *)
  wire _04356_;
  (* keep = 32'h00000001 *)
  wire _04357_;
  (* keep = 32'h00000001 *)
  wire _04358_;
  (* keep = 32'h00000001 *)
  wire _04359_;
  (* keep = 32'h00000001 *)
  wire _04360_;
  (* keep = 32'h00000001 *)
  wire _04361_;
  (* keep = 32'h00000001 *)
  wire _04362_;
  (* keep = 32'h00000001 *)
  wire _04363_;
  (* keep = 32'h00000001 *)
  wire _04364_;
  (* keep = 32'h00000001 *)
  wire _04365_;
  (* keep = 32'h00000001 *)
  wire _04366_;
  (* keep = 32'h00000001 *)
  wire _04367_;
  (* keep = 32'h00000001 *)
  wire _04368_;
  (* keep = 32'h00000001 *)
  wire _04369_;
  (* keep = 32'h00000001 *)
  wire _04370_;
  (* keep = 32'h00000001 *)
  wire _04371_;
  (* keep = 32'h00000001 *)
  wire _04372_;
  (* keep = 32'h00000001 *)
  wire _04373_;
  (* keep = 32'h00000001 *)
  wire _04374_;
  (* keep = 32'h00000001 *)
  wire _04375_;
  (* keep = 32'h00000001 *)
  wire _04376_;
  (* keep = 32'h00000001 *)
  wire _04377_;
  (* keep = 32'h00000001 *)
  wire _04378_;
  (* keep = 32'h00000001 *)
  wire _04379_;
  (* keep = 32'h00000001 *)
  wire _04380_;
  (* keep = 32'h00000001 *)
  wire _04381_;
  (* keep = 32'h00000001 *)
  wire _04382_;
  (* keep = 32'h00000001 *)
  wire _04383_;
  (* keep = 32'h00000001 *)
  wire _04384_;
  (* keep = 32'h00000001 *)
  wire _04385_;
  (* keep = 32'h00000001 *)
  wire _04386_;
  (* keep = 32'h00000001 *)
  wire _04387_;
  (* keep = 32'h00000001 *)
  wire _04388_;
  (* keep = 32'h00000001 *)
  wire _04389_;
  (* keep = 32'h00000001 *)
  wire _04390_;
  (* keep = 32'h00000001 *)
  wire _04391_;
  (* keep = 32'h00000001 *)
  wire _04392_;
  (* keep = 32'h00000001 *)
  wire _04393_;
  (* keep = 32'h00000001 *)
  wire _04394_;
  (* keep = 32'h00000001 *)
  wire _04395_;
  (* keep = 32'h00000001 *)
  wire _04396_;
  (* keep = 32'h00000001 *)
  wire _04397_;
  (* keep = 32'h00000001 *)
  wire _04398_;
  (* keep = 32'h00000001 *)
  wire _04399_;
  (* keep = 32'h00000001 *)
  wire _04400_;
  (* keep = 32'h00000001 *)
  wire _04401_;
  (* keep = 32'h00000001 *)
  wire _04402_;
  (* keep = 32'h00000001 *)
  wire _04403_;
  (* keep = 32'h00000001 *)
  wire _04404_;
  (* keep = 32'h00000001 *)
  wire _04405_;
  (* keep = 32'h00000001 *)
  wire _04406_;
  (* keep = 32'h00000001 *)
  wire _04407_;
  (* keep = 32'h00000001 *)
  wire _04408_;
  (* keep = 32'h00000001 *)
  wire _04409_;
  (* keep = 32'h00000001 *)
  wire _04410_;
  (* keep = 32'h00000001 *)
  wire _04411_;
  (* keep = 32'h00000001 *)
  wire _04412_;
  (* keep = 32'h00000001 *)
  wire _04413_;
  (* keep = 32'h00000001 *)
  wire _04414_;
  (* keep = 32'h00000001 *)
  wire _04415_;
  (* keep = 32'h00000001 *)
  wire _04416_;
  (* keep = 32'h00000001 *)
  wire _04417_;
  (* keep = 32'h00000001 *)
  wire _04418_;
  (* keep = 32'h00000001 *)
  wire _04419_;
  (* keep = 32'h00000001 *)
  wire _04420_;
  (* keep = 32'h00000001 *)
  wire _04421_;
  (* keep = 32'h00000001 *)
  wire _04422_;
  (* keep = 32'h00000001 *)
  wire _04423_;
  (* keep = 32'h00000001 *)
  wire _04424_;
  (* keep = 32'h00000001 *)
  wire _04425_;
  (* keep = 32'h00000001 *)
  wire _04426_;
  (* keep = 32'h00000001 *)
  wire _04427_;
  (* keep = 32'h00000001 *)
  wire _04428_;
  (* keep = 32'h00000001 *)
  wire _04429_;
  (* keep = 32'h00000001 *)
  wire _04430_;
  (* keep = 32'h00000001 *)
  wire _04431_;
  (* keep = 32'h00000001 *)
  wire _04432_;
  (* keep = 32'h00000001 *)
  wire _04433_;
  (* keep = 32'h00000001 *)
  wire _04434_;
  (* keep = 32'h00000001 *)
  wire _04435_;
  (* keep = 32'h00000001 *)
  wire _04436_;
  (* keep = 32'h00000001 *)
  wire _04437_;
  (* keep = 32'h00000001 *)
  wire _04438_;
  (* keep = 32'h00000001 *)
  wire _04439_;
  (* keep = 32'h00000001 *)
  wire _04440_;
  (* keep = 32'h00000001 *)
  wire _04441_;
  (* keep = 32'h00000001 *)
  wire _04442_;
  (* keep = 32'h00000001 *)
  wire _04443_;
  (* keep = 32'h00000001 *)
  wire _04444_;
  (* keep = 32'h00000001 *)
  wire _04445_;
  (* keep = 32'h00000001 *)
  wire _04446_;
  (* keep = 32'h00000001 *)
  wire _04447_;
  (* keep = 32'h00000001 *)
  wire _04448_;
  (* keep = 32'h00000001 *)
  wire _04449_;
  (* keep = 32'h00000001 *)
  wire _04450_;
  (* keep = 32'h00000001 *)
  wire _04451_;
  (* keep = 32'h00000001 *)
  wire _04452_;
  (* keep = 32'h00000001 *)
  wire _04453_;
  (* keep = 32'h00000001 *)
  wire _04454_;
  (* keep = 32'h00000001 *)
  wire _04455_;
  (* keep = 32'h00000001 *)
  wire _04456_;
  (* keep = 32'h00000001 *)
  wire _04457_;
  (* keep = 32'h00000001 *)
  wire _04458_;
  (* keep = 32'h00000001 *)
  wire _04459_;
  (* keep = 32'h00000001 *)
  wire _04460_;
  (* keep = 32'h00000001 *)
  wire _04461_;
  (* keep = 32'h00000001 *)
  wire _04462_;
  (* keep = 32'h00000001 *)
  wire _04463_;
  (* keep = 32'h00000001 *)
  wire _04464_;
  (* keep = 32'h00000001 *)
  wire _04465_;
  (* keep = 32'h00000001 *)
  wire _04466_;
  (* keep = 32'h00000001 *)
  wire _04467_;
  (* keep = 32'h00000001 *)
  wire _04468_;
  (* keep = 32'h00000001 *)
  wire _04469_;
  (* keep = 32'h00000001 *)
  wire _04470_;
  (* keep = 32'h00000001 *)
  wire _04471_;
  (* keep = 32'h00000001 *)
  wire _04472_;
  (* keep = 32'h00000001 *)
  wire _04473_;
  (* keep = 32'h00000001 *)
  wire _04474_;
  (* keep = 32'h00000001 *)
  wire _04475_;
  (* keep = 32'h00000001 *)
  wire _04476_;
  (* keep = 32'h00000001 *)
  wire _04477_;
  (* keep = 32'h00000001 *)
  wire _04478_;
  (* keep = 32'h00000001 *)
  wire _04479_;
  (* keep = 32'h00000001 *)
  wire _04480_;
  (* keep = 32'h00000001 *)
  wire _04481_;
  (* keep = 32'h00000001 *)
  wire _04482_;
  (* keep = 32'h00000001 *)
  wire _04483_;
  (* keep = 32'h00000001 *)
  wire _04484_;
  (* keep = 32'h00000001 *)
  wire _04485_;
  (* keep = 32'h00000001 *)
  wire _04486_;
  (* keep = 32'h00000001 *)
  wire _04487_;
  (* keep = 32'h00000001 *)
  wire _04488_;
  (* keep = 32'h00000001 *)
  wire _04489_;
  (* keep = 32'h00000001 *)
  wire _04490_;
  (* keep = 32'h00000001 *)
  wire _04491_;
  (* keep = 32'h00000001 *)
  wire _04492_;
  (* keep = 32'h00000001 *)
  wire _04493_;
  (* keep = 32'h00000001 *)
  wire _04494_;
  (* keep = 32'h00000001 *)
  wire _04495_;
  (* keep = 32'h00000001 *)
  wire _04496_;
  (* keep = 32'h00000001 *)
  wire _04497_;
  (* keep = 32'h00000001 *)
  wire _04498_;
  (* keep = 32'h00000001 *)
  wire _04499_;
  (* keep = 32'h00000001 *)
  wire _04500_;
  (* keep = 32'h00000001 *)
  wire _04501_;
  (* keep = 32'h00000001 *)
  wire _04502_;
  (* keep = 32'h00000001 *)
  wire _04503_;
  (* keep = 32'h00000001 *)
  wire _04504_;
  (* keep = 32'h00000001 *)
  wire _04505_;
  (* keep = 32'h00000001 *)
  wire _04506_;
  (* keep = 32'h00000001 *)
  wire _04507_;
  (* keep = 32'h00000001 *)
  wire _04508_;
  (* keep = 32'h00000001 *)
  wire _04509_;
  (* keep = 32'h00000001 *)
  wire _04510_;
  (* keep = 32'h00000001 *)
  wire _04511_;
  (* keep = 32'h00000001 *)
  wire _04512_;
  (* keep = 32'h00000001 *)
  wire _04513_;
  (* keep = 32'h00000001 *)
  wire _04514_;
  (* keep = 32'h00000001 *)
  wire _04515_;
  (* keep = 32'h00000001 *)
  wire _04516_;
  (* keep = 32'h00000001 *)
  wire _04517_;
  (* keep = 32'h00000001 *)
  wire _04518_;
  (* keep = 32'h00000001 *)
  wire _04519_;
  (* keep = 32'h00000001 *)
  wire _04520_;
  (* keep = 32'h00000001 *)
  wire _04521_;
  (* keep = 32'h00000001 *)
  wire _04522_;
  (* keep = 32'h00000001 *)
  wire _04523_;
  (* keep = 32'h00000001 *)
  wire _04524_;
  (* keep = 32'h00000001 *)
  wire _04525_;
  (* keep = 32'h00000001 *)
  wire _04526_;
  (* keep = 32'h00000001 *)
  wire _04527_;
  (* keep = 32'h00000001 *)
  wire _04528_;
  (* keep = 32'h00000001 *)
  wire _04529_;
  (* keep = 32'h00000001 *)
  wire _04530_;
  (* keep = 32'h00000001 *)
  wire _04531_;
  (* keep = 32'h00000001 *)
  wire _04532_;
  (* keep = 32'h00000001 *)
  wire _04533_;
  (* keep = 32'h00000001 *)
  wire _04534_;
  (* keep = 32'h00000001 *)
  wire _04535_;
  (* keep = 32'h00000001 *)
  wire _04536_;
  (* keep = 32'h00000001 *)
  wire _04537_;
  (* keep = 32'h00000001 *)
  wire _04538_;
  (* keep = 32'h00000001 *)
  wire _04539_;
  (* keep = 32'h00000001 *)
  wire _04540_;
  (* keep = 32'h00000001 *)
  wire _04541_;
  (* keep = 32'h00000001 *)
  wire _04542_;
  (* keep = 32'h00000001 *)
  wire _04543_;
  (* keep = 32'h00000001 *)
  wire _04544_;
  (* keep = 32'h00000001 *)
  wire _04545_;
  (* keep = 32'h00000001 *)
  wire _04546_;
  (* keep = 32'h00000001 *)
  wire _04547_;
  (* keep = 32'h00000001 *)
  wire _04548_;
  (* keep = 32'h00000001 *)
  wire _04549_;
  (* keep = 32'h00000001 *)
  wire _04550_;
  (* keep = 32'h00000001 *)
  wire _04551_;
  (* keep = 32'h00000001 *)
  wire _04552_;
  (* keep = 32'h00000001 *)
  wire _04553_;
  (* keep = 32'h00000001 *)
  wire _04554_;
  (* keep = 32'h00000001 *)
  wire _04555_;
  (* keep = 32'h00000001 *)
  wire _04556_;
  (* keep = 32'h00000001 *)
  wire _04557_;
  (* keep = 32'h00000001 *)
  wire _04558_;
  (* keep = 32'h00000001 *)
  wire _04559_;
  (* keep = 32'h00000001 *)
  wire _04560_;
  (* keep = 32'h00000001 *)
  wire _04561_;
  (* keep = 32'h00000001 *)
  wire _04562_;
  (* keep = 32'h00000001 *)
  wire _04563_;
  (* keep = 32'h00000001 *)
  wire _04564_;
  (* keep = 32'h00000001 *)
  wire _04565_;
  (* keep = 32'h00000001 *)
  wire _04566_;
  (* keep = 32'h00000001 *)
  wire _04567_;
  (* keep = 32'h00000001 *)
  wire _04568_;
  (* keep = 32'h00000001 *)
  wire _04569_;
  (* keep = 32'h00000001 *)
  wire _04570_;
  (* keep = 32'h00000001 *)
  wire _04571_;
  (* keep = 32'h00000001 *)
  wire _04572_;
  (* keep = 32'h00000001 *)
  wire _04573_;
  (* keep = 32'h00000001 *)
  wire _04574_;
  (* keep = 32'h00000001 *)
  wire _04575_;
  (* keep = 32'h00000001 *)
  wire _04576_;
  (* keep = 32'h00000001 *)
  wire _04577_;
  (* keep = 32'h00000001 *)
  wire _04578_;
  (* keep = 32'h00000001 *)
  wire _04579_;
  (* keep = 32'h00000001 *)
  wire _04580_;
  (* keep = 32'h00000001 *)
  wire _04581_;
  (* keep = 32'h00000001 *)
  wire _04582_;
  (* keep = 32'h00000001 *)
  wire _04583_;
  (* keep = 32'h00000001 *)
  wire _04584_;
  (* keep = 32'h00000001 *)
  wire _04585_;
  (* keep = 32'h00000001 *)
  wire _04586_;
  (* keep = 32'h00000001 *)
  wire _04587_;
  (* keep = 32'h00000001 *)
  wire _04588_;
  (* keep = 32'h00000001 *)
  wire _04589_;
  (* keep = 32'h00000001 *)
  wire _04590_;
  (* keep = 32'h00000001 *)
  wire _04591_;
  (* keep = 32'h00000001 *)
  wire _04592_;
  (* keep = 32'h00000001 *)
  wire _04593_;
  (* keep = 32'h00000001 *)
  wire _04594_;
  (* keep = 32'h00000001 *)
  wire _04595_;
  (* keep = 32'h00000001 *)
  wire _04596_;
  (* keep = 32'h00000001 *)
  wire _04597_;
  (* keep = 32'h00000001 *)
  wire _04598_;
  (* keep = 32'h00000001 *)
  wire _04599_;
  (* keep = 32'h00000001 *)
  wire _04600_;
  (* keep = 32'h00000001 *)
  wire _04601_;
  (* keep = 32'h00000001 *)
  wire _04602_;
  (* keep = 32'h00000001 *)
  wire _04603_;
  (* keep = 32'h00000001 *)
  wire _04604_;
  (* keep = 32'h00000001 *)
  wire _04605_;
  (* keep = 32'h00000001 *)
  wire _04606_;
  (* keep = 32'h00000001 *)
  wire _04607_;
  (* keep = 32'h00000001 *)
  wire _04608_;
  (* keep = 32'h00000001 *)
  wire _04609_;
  (* keep = 32'h00000001 *)
  wire _04610_;
  (* keep = 32'h00000001 *)
  wire _04611_;
  (* keep = 32'h00000001 *)
  wire _04612_;
  (* keep = 32'h00000001 *)
  wire _04613_;
  (* keep = 32'h00000001 *)
  wire _04614_;
  (* keep = 32'h00000001 *)
  wire _04615_;
  (* keep = 32'h00000001 *)
  wire _04616_;
  (* keep = 32'h00000001 *)
  wire _04617_;
  (* keep = 32'h00000001 *)
  wire _04618_;
  (* keep = 32'h00000001 *)
  wire _04619_;
  (* keep = 32'h00000001 *)
  wire _04620_;
  (* keep = 32'h00000001 *)
  wire _04621_;
  (* keep = 32'h00000001 *)
  wire _04622_;
  (* keep = 32'h00000001 *)
  wire _04623_;
  (* keep = 32'h00000001 *)
  wire _04624_;
  (* keep = 32'h00000001 *)
  wire _04625_;
  (* keep = 32'h00000001 *)
  wire _04626_;
  (* keep = 32'h00000001 *)
  wire _04627_;
  (* keep = 32'h00000001 *)
  wire _04628_;
  (* keep = 32'h00000001 *)
  wire _04629_;
  (* keep = 32'h00000001 *)
  wire _04630_;
  (* keep = 32'h00000001 *)
  wire _04631_;
  (* keep = 32'h00000001 *)
  wire _04632_;
  (* keep = 32'h00000001 *)
  wire _04633_;
  (* keep = 32'h00000001 *)
  wire _04634_;
  (* keep = 32'h00000001 *)
  wire _04635_;
  (* keep = 32'h00000001 *)
  wire _04636_;
  (* keep = 32'h00000001 *)
  wire _04637_;
  (* keep = 32'h00000001 *)
  wire _04638_;
  (* keep = 32'h00000001 *)
  wire _04639_;
  (* keep = 32'h00000001 *)
  wire _04640_;
  (* keep = 32'h00000001 *)
  wire _04641_;
  (* keep = 32'h00000001 *)
  wire _04642_;
  (* keep = 32'h00000001 *)
  wire _04643_;
  (* keep = 32'h00000001 *)
  wire _04644_;
  (* keep = 32'h00000001 *)
  wire _04645_;
  (* keep = 32'h00000001 *)
  wire _04646_;
  (* keep = 32'h00000001 *)
  wire _04647_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04648_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04649_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04650_;
  (* keep = 32'h00000001 *)
  wire _04651_;
  (* keep = 32'h00000001 *)
  wire _04652_;
  (* keep = 32'h00000001 *)
  wire _04653_;
  (* keep = 32'h00000001 *)
  wire _04654_;
  (* keep = 32'h00000001 *)
  wire _04655_;
  (* keep = 32'h00000001 *)
  wire _04656_;
  (* keep = 32'h00000001 *)
  wire _04657_;
  (* keep = 32'h00000001 *)
  wire _04658_;
  (* keep = 32'h00000001 *)
  wire _04659_;
  (* keep = 32'h00000001 *)
  wire _04660_;
  (* keep = 32'h00000001 *)
  wire _04661_;
  (* keep = 32'h00000001 *)
  wire _04662_;
  (* keep = 32'h00000001 *)
  wire _04663_;
  (* keep = 32'h00000001 *)
  wire _04664_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04665_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04666_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04667_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04668_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04669_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04670_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04671_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04672_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04673_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire _04674_;
  (* keep = 32'h00000001 *)
  wire _04675_;
  (* keep = 32'h00000001 *)
  wire _04676_;
  (* keep = 32'h00000001 *)
  wire _04677_;
  (* keep = 32'h00000001 *)
  wire _04678_;
  (* keep = 32'h00000001 *)
  wire _04679_;
  (* keep = 32'h00000001 *)
  wire _04680_;
  (* keep = 32'h00000001 *)
  wire _04681_;
  (* keep = 32'h00000001 *)
  wire _04682_;
  (* keep = 32'h00000001 *)
  wire _04683_;
  (* keep = 32'h00000001 *)
  wire _04684_;
  (* keep = 32'h00000001 *)
  wire _04685_;
  (* keep = 32'h00000001 *)
  wire _04686_;
  (* keep = 32'h00000001 *)
  wire _04687_;
  (* keep = 32'h00000001 *)
  wire _04688_;
  (* keep = 32'h00000001 *)
  wire _04689_;
  (* keep = 32'h00000001 *)
  wire _04690_;
  (* keep = 32'h00000001 *)
  wire _04691_;
  (* keep = 32'h00000001 *)
  wire _04692_;
  (* keep = 32'h00000001 *)
  wire _04693_;
  (* keep = 32'h00000001 *)
  wire _04694_;
  (* keep = 32'h00000001 *)
  wire _04695_;
  (* keep = 32'h00000001 *)
  wire _04696_;
  (* keep = 32'h00000001 *)
  wire _04697_;
  (* keep = 32'h00000001 *)
  wire _04698_;
  (* keep = 32'h00000001 *)
  wire _04699_;
  (* keep = 32'h00000001 *)
  wire _04700_;
  (* keep = 32'h00000001 *)
  wire _04701_;
  (* keep = 32'h00000001 *)
  wire _04702_;
  (* keep = 32'h00000001 *)
  wire _04703_;
  (* keep = 32'h00000001 *)
  wire _04704_;
  (* keep = 32'h00000001 *)
  wire _04705_;
  (* keep = 32'h00000001 *)
  wire _04706_;
  (* keep = 32'h00000001 *)
  wire _04707_;
  (* keep = 32'h00000001 *)
  wire _04708_;
  (* keep = 32'h00000001 *)
  wire _04709_;
  (* keep = 32'h00000001 *)
  wire _04710_;
  (* keep = 32'h00000001 *)
  wire _04711_;
  (* keep = 32'h00000001 *)
  wire _04712_;
  (* keep = 32'h00000001 *)
  wire _04713_;
  (* keep = 32'h00000001 *)
  wire _04714_;
  (* keep = 32'h00000001 *)
  wire _04715_;
  (* keep = 32'h00000001 *)
  wire _04716_;
  (* keep = 32'h00000001 *)
  wire _04717_;
  (* keep = 32'h00000001 *)
  wire _04718_;
  (* keep = 32'h00000001 *)
  wire _04719_;
  (* keep = 32'h00000001 *)
  wire _04720_;
  (* keep = 32'h00000001 *)
  wire _04721_;
  (* keep = 32'h00000001 *)
  wire _04722_;
  (* keep = 32'h00000001 *)
  wire _04723_;
  (* keep = 32'h00000001 *)
  wire _04724_;
  (* keep = 32'h00000001 *)
  wire _04725_;
  (* keep = 32'h00000001 *)
  wire _04726_;
  (* keep = 32'h00000001 *)
  wire _04727_;
  (* keep = 32'h00000001 *)
  wire _04728_;
  (* keep = 32'h00000001 *)
  wire _04729_;
  (* keep = 32'h00000001 *)
  wire _04730_;
  (* keep = 32'h00000001 *)
  wire _04731_;
  (* keep = 32'h00000001 *)
  wire _04732_;
  (* keep = 32'h00000001 *)
  wire _04733_;
  (* keep = 32'h00000001 *)
  wire _04734_;
  (* keep = 32'h00000001 *)
  wire _04735_;
  (* keep = 32'h00000001 *)
  wire _04736_;
  (* keep = 32'h00000001 *)
  wire _04737_;
  (* keep = 32'h00000001 *)
  wire _04738_;
  (* keep = 32'h00000001 *)
  wire _04739_;
  (* keep = 32'h00000001 *)
  wire _04740_;
  (* keep = 32'h00000001 *)
  wire _04741_;
  (* keep = 32'h00000001 *)
  wire _04742_;
  (* keep = 32'h00000001 *)
  wire _04743_;
  (* keep = 32'h00000001 *)
  wire _04744_;
  (* keep = 32'h00000001 *)
  wire _04745_;
  (* keep = 32'h00000001 *)
  wire _04746_;
  (* keep = 32'h00000001 *)
  wire _04747_;
  (* keep = 32'h00000001 *)
  wire _04748_;
  (* keep = 32'h00000001 *)
  wire _04749_;
  (* keep = 32'h00000001 *)
  wire _04750_;
  (* keep = 32'h00000001 *)
  wire _04751_;
  (* keep = 32'h00000001 *)
  wire _04752_;
  (* keep = 32'h00000001 *)
  wire _04753_;
  (* keep = 32'h00000001 *)
  wire _04754_;
  (* keep = 32'h00000001 *)
  wire _04755_;
  (* keep = 32'h00000001 *)
  wire _04756_;
  (* keep = 32'h00000001 *)
  wire _04757_;
  (* keep = 32'h00000001 *)
  wire _04758_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:149|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "1 2 3 5 6 7 8 9 10 11 12" *)
  wire [13:0] _04759_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:154|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "1 2 3 5 6 8 9 10 11 12 13 14 15" *)
  wire [16:0] _04760_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [11:0] _04761_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [11:0] _04762_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:279.21-279.23" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] _04763_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:279.21-279.23" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] _04764_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/techmap.v:279.21-279.23" *)
  (* unused_bits = "2 3 4" *)
  wire [4:0] _04765_;
  (* unused_bits = "8" *)
  wire [8:0] _04766_;
  wire _04767_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:305.4-316.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:279.28-279.34" *)
  (* unused_bits = "0" *)
  wire _04768_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:305.4-316.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6404.14-6404.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _04769_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:305.4-316.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6406.14-6406.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _04770_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:305.4-316.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6405.14-6405.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _04771_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:305.4-316.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6407.14-6407.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _04772_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:128" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:128" *)
  wire MDC;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:129" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:129" *)
  wire MDIO;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:94" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:94" *)
  wire clkout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:176" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:176" *)
  wire ea_in;
  wire [7:0] emulate_reset_emu_arst_new_data_20655;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_arst_sel_20653;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:109" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:109" *)
  wire ext_reg_ack;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:103" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:103" *)
  wire [14:0] ext_reg_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:105" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:105" *)
  wire [3:0] ext_reg_be;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:100" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:100" *)
  wire ext_reg_cs;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:108" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:108" *)
  wire [31:0] ext_reg_rdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:102" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:102" *)
  wire [3:0] ext_reg_tid;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:104" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:104" *)
  wire [31:0] ext_reg_wdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:101" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:101" *)
  wire ext_reg_wr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:90" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:90" *)
  wire fastsim_mode;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:91" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:91" *)
  wire mastermode;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:121" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:121" *)
  wire phy_rx_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:122" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:122" *)
  wire phy_rx_dv;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:123" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:123" *)
  wire [7:0] phy_rxd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:116" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:116" *)
  wire phy_tx_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:114" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:114" *)
  wire phy_tx_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:115" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:115" *)
  wire [7:0] phy_txd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:89" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:89" *)
  wire reset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:95" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:95" *)
  wire reset_out_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:135" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:135" *)
  wire si;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:136" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:136" *)
  wire so;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:145" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:145" *)
  wire [3:0] spi_cs_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:142" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:142" *)
  wire spi_sck;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:144" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:144" *)
  wire spi_si;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:143" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:143" *)
  wire spi_so;
  (* hdlname = "u_8051_core bank_sel" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_top.v:304" *)
  wire [1:0] \u_8051_core.bank_sel ;
  (* hdlname = "u_8051_core bit_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_top.v:350" *)
  wire \u_8051_core.bit_addr ;
  (* hdlname = "u_8051_core cy" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_top.v:344" *)
  wire \u_8051_core.cy ;
  (* hdlname = "u_8051_core intr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_top.v:310" *)
  wire \u_8051_core.intr ;
  (* hdlname = "u_8051_core oc8051_alu1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:79" *)
  wire \u_8051_core.oc8051_alu1.clk ;
  (* hdlname = "u_8051_core oc8051_alu1 des1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:81" *)
  wire [7:0] \u_8051_core.oc8051_alu1.des1 ;
  (* hdlname = "u_8051_core oc8051_alu1 des2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:81" *)
  wire [7:0] \u_8051_core.oc8051_alu1.des2 ;
  (* hdlname = "u_8051_core oc8051_alu1 desAc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:80" *)
  wire \u_8051_core.oc8051_alu1.desAc ;
  (* hdlname = "u_8051_core oc8051_alu1 desCy" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:80" *)
  wire \u_8051_core.oc8051_alu1.desCy ;
  (* hdlname = "u_8051_core oc8051_alu1 desOv" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:80" *)
  wire \u_8051_core.oc8051_alu1.desOv ;
  (* hdlname = "u_8051_core oc8051_alu1 enable_div" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:121" *)
  wire \u_8051_core.oc8051_alu1.enable_div ;
  (* hdlname = "u_8051_core oc8051_alu1 enable_mul" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:114" *)
  wire \u_8051_core.oc8051_alu1.enable_mul ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_div1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:70" *)
  wire \u_8051_core.oc8051_alu1.oc8051_div1.clk ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_div1 cycle" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:84" *)
  wire [1:0] \u_8051_core.oc8051_alu1.oc8051_div1.cycle ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_div1 tmp_div" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:85" *)
  wire [5:0] \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_div1 tmp_rem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:86" *)
  wire [7:0] \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_mul1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:78" *)
  wire \u_8051_core.oc8051_alu1.oc8051_mul1.clk ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_mul1 cycle" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:87" *)
  wire [1:0] \u_8051_core.oc8051_alu1.oc8051_mul1.cycle ;
  (* hdlname = "u_8051_core oc8051_alu1 oc8051_mul1 tmp_mul" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:88" *)
  wire [15:0] \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul ;
  (* hdlname = "u_8051_core oc8051_alu1 srcAc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:79" *)
  wire \u_8051_core.oc8051_alu1.srcAc ;
  (* hdlname = "u_8051_core oc8051_alu_src_sel1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:74" *)
  wire \u_8051_core.oc8051_alu_src_sel1.clk ;
  (* hdlname = "u_8051_core oc8051_alu_src_sel1 op1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:82" *)
  wire [7:0] \u_8051_core.oc8051_alu_src_sel1.op1 ;
  (* hdlname = "u_8051_core oc8051_alu_src_sel1 op1_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:88" *)
  wire [7:0] \u_8051_core.oc8051_alu_src_sel1.op1_r ;
  (* hdlname = "u_8051_core oc8051_alu_src_sel1 op2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:82" *)
  wire [7:0] \u_8051_core.oc8051_alu_src_sel1.op2 ;
  (* hdlname = "u_8051_core oc8051_alu_src_sel1 op3" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:82" *)
  wire [7:0] \u_8051_core.oc8051_alu_src_sel1.op3 ;
  (* hdlname = "u_8051_core oc8051_decoder1 alu_op" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:133" *)
  wire [3:0] \u_8051_core.oc8051_decoder1.alu_op ;
  (* hdlname = "u_8051_core oc8051_decoder1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:122" *)
  wire \u_8051_core.oc8051_decoder1.clk ;
  (* hdlname = "u_8051_core oc8051_decoder1 cy_sel" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:126" *)
  wire [1:0] \u_8051_core.oc8051_decoder1.cy_sel ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \u_8051_core.oc8051_decoder1.mem_act ;
  (* hdlname = "u_8051_core oc8051_decoder1 op" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:142" *)
  wire [7:0] \u_8051_core.oc8051_decoder1.op ;
  (* hdlname = "u_8051_core oc8051_decoder1 op1_c" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:127" *)
  wire [2:0] \u_8051_core.oc8051_decoder1.op1_c ;
  (* hdlname = "u_8051_core oc8051_decoder1 psw_set" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:126" *)
  wire [1:0] \u_8051_core.oc8051_decoder1.psw_set ;
  (* hdlname = "u_8051_core oc8051_decoder1 ram_rd_sel_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:144" *)
  wire [2:0] \u_8051_core.oc8051_decoder1.ram_rd_sel_r ;
  (* hdlname = "u_8051_core oc8051_decoder1 ram_wr_sel" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:135" *)
  wire [2:0] \u_8051_core.oc8051_decoder1.ram_wr_sel ;
  (* hdlname = "u_8051_core oc8051_decoder1 src_sel1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:127" *)
  wire [2:0] \u_8051_core.oc8051_decoder1.src_sel1 ;
  (* hdlname = "u_8051_core oc8051_decoder1 src_sel2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:126" *)
  wire [1:0] \u_8051_core.oc8051_decoder1.src_sel2 ;
  (* hdlname = "u_8051_core oc8051_decoder1 src_sel3" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:125" *)
  wire \u_8051_core.oc8051_decoder1.src_sel3 ;
  (* hdlname = "u_8051_core oc8051_decoder1 state" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:140" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \u_8051_core.oc8051_decoder1.state ;
  (* hdlname = "u_8051_core oc8051_decoder1 wr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:132" *)
  wire \u_8051_core.oc8051_decoder1.wr ;
  (* hdlname = "u_8051_core oc8051_decoder1 wr_sfr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:134" *)
  wire [1:0] \u_8051_core.oc8051_decoder1.wr_sfr ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[0] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[1]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[1] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[2]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[2] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[3]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[3] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[4]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[4] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[5]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[5] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[6]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[6] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 buff[7]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:83" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.buff[7] ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:68" *)
  wire \u_8051_core.oc8051_indi_addr1.clk ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 ri_out" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:77" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.ri_out ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 sel" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:71" *)
  wire \u_8051_core.oc8051_indi_addr1.sel ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 wr_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:75" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_8051_core.oc8051_indi_addr1.wr_addr ;
  (* hdlname = "u_8051_core oc8051_indi_addr1 wr_bit_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:80" *)
  wire \u_8051_core.oc8051_indi_addr1.wr_bit_r ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 cdata" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:348" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.cdata ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 cdone" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:349" *)
  wire \u_8051_core.oc8051_memory_interface1.cdone ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:168" *)
  wire \u_8051_core.oc8051_memory_interface1.clk ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 dack_i" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:175" *)
  wire \u_8051_core.oc8051_memory_interface1.dack_i ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 dack_ir" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:198" *)
  wire \u_8051_core.oc8051_memory_interface1.dack_ir ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 dadr_ot" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:328" *)
  wire [15:0] \u_8051_core.oc8051_memory_interface1.dadr_ot ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 ddat_ir" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:199" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.ddat_ir ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 ddat_o" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:226" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.ddat_o ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 dmem_wait" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:329" *)
  wire \u_8051_core.oc8051_memory_interface1.dmem_wait ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 dwe_o" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:225" *)
  wire \u_8051_core.oc8051_memory_interface1.dwe_o ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 iadr_t" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:327" *)
  wire [15:0] \u_8051_core.oc8051_memory_interface1.iadr_t ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 idat_cur" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:342" *)
  wire [31:0] \u_8051_core.oc8051_memory_interface1.idat_cur ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 idat_old" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:343" *)
  wire [31:0] \u_8051_core.oc8051_memory_interface1.idat_old ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 imem_wait" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:322" *)
  wire \u_8051_core.oc8051_memory_interface1.imem_wait ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 int_ack" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:273" *)
  wire \u_8051_core.oc8051_memory_interface1.int_ack ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 int_ack_buff" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:282" *)
  wire \u_8051_core.oc8051_memory_interface1.int_ack_buff ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 int_ack_t" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:280" *)
  wire \u_8051_core.oc8051_memory_interface1.int_ack_t ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 int_vec_buff" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:284" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.int_vec_buff ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 istb_t" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:321" *)
  wire \u_8051_core.oc8051_memory_interface1.istb_t ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 op2_buff" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:286" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.op2_buff ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 op3_buff" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:287" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.op3_buff ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 op_pos" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:335" *)
  wire [2:0] \u_8051_core.oc8051_memory_interface1.op_pos ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 pc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:304" *)
  wire [15:0] \u_8051_core.oc8051_memory_interface1.pc ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 pc_buf" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:310" *)
  wire [15:0] \u_8051_core.oc8051_memory_interface1.pc_buf ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 pc_wr_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:338" *)
  wire \u_8051_core.oc8051_memory_interface1.pc_wr_r ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 pc_wr_r2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:346" *)
  wire \u_8051_core.oc8051_memory_interface1.pc_wr_r2 ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 rd_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:243" *)
  (* unused_bits = "3 4 5 6" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.rd_addr ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 rd_addr_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:193" *)
  wire \u_8051_core.oc8051_memory_interface1.rd_addr_r ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 rd_ind" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:240" *)
  wire \u_8051_core.oc8051_memory_interface1.rd_ind ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 reti" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:185" *)
  wire \u_8051_core.oc8051_memory_interface1.reti ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 ri_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:250" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.ri_r ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 rn_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:249" *)
  wire [4:0] \u_8051_core.oc8051_memory_interface1.rn_r ;
  (* hdlname = "u_8051_core oc8051_memory_interface1 sp" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:238" *)
  (* unused_bits = "0 1 2" *)
  wire [7:0] \u_8051_core.oc8051_memory_interface1.sp ;
  (* hdlname = "u_8051_core oc8051_ram_top1 bit_select" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:139" *)
  wire [2:0] \u_8051_core.oc8051_ram_top1.bit_select ;
  (* hdlname = "u_8051_core oc8051_ram_top1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:113" *)
  wire \u_8051_core.oc8051_ram_top1.clk ;
  (* hdlname = "u_8051_core oc8051_ram_top1 oc8051_idata clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:80" *)
  wire \u_8051_core.oc8051_ram_top1.oc8051_idata.clk ;
  (* hdlname = "u_8051_core oc8051_ram_top1 oc8051_idata rd_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:86" *)
  wire [7:0] \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr ;
  (* hdlname = "u_8051_core oc8051_ram_top1 oc8051_idata rd_en" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:83" *)
  wire \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_en ;
  (* hdlname = "u_8051_core oc8051_ram_top1 oc8051_idata wr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:81" *)
  wire \u_8051_core.oc8051_ram_top1.oc8051_idata.wr ;
  (* hdlname = "u_8051_core oc8051_ram_top1 oc8051_idata wr_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:87" *)
  wire [7:0] \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr ;
  (* hdlname = "u_8051_core oc8051_ram_top1 oc8051_idata wr_data" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:85" *)
  wire [7:0] \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data ;
  (* hdlname = "u_8051_core oc8051_ram_top1 rd_en" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:134" *)
  wire \u_8051_core.oc8051_ram_top1.rd_en ;
  (* hdlname = "u_8051_core oc8051_ram_top1 rd_en_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:136" *)
  wire \u_8051_core.oc8051_ram_top1.rd_en_r ;
  (* hdlname = "u_8051_core oc8051_ram_top1 wr_data_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:137" *)
  wire [7:0] \u_8051_core.oc8051_ram_top1.wr_data_r ;
  (* hdlname = "u_8051_core oc8051_sfr1 bit_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:183" *)
  wire \u_8051_core.oc8051_sfr1.bit_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:161" *)
  wire \u_8051_core.oc8051_sfr1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 dat0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:190" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.dat0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_acc1 acc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:92" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_acc1.acc ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_acc1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:84" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_acc1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_acc1 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:89" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_b_register clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:69" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_b_register.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_b_register data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:72" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_dptr1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:77" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_dptr1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_dptr1 data_hi" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:81" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:92" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 ie" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:96" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_int1.ie ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 int_dept" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:110" *)
  wire [1:0] \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 int_lev[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:113" *)
  wire [1:0] \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 int_lev[1]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:113" *)
  wire [1:0] \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 int_proc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:112" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 int_vec" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:95" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 ip" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:98" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_int1.ip ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 isrc[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:109" *)
  wire [2:0] \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 isrc[1]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:109" *)
  wire [2:0] \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tcon_ie0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:103" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tcon_ie1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:103" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tcon_s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:102" *)
  wire [3:0] \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tcon_tf0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:103" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tcon_tf1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:103" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tf0_buff" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:134" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tf0_buff ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tf1_buff" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:134" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tf1_buff ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tr0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:94" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tr0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_int1 tr1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:94" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_int1.tr1 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_ports1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:104" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_ports1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_ports1 p0_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:115" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_ports1 p1_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:125" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_ports1 p2_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:135" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_ports1 p3_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:145" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_psw1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:89" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_psw1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_psw1 data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:96" *)
  wire [7:1] \u_8051_core.oc8051_sfr1.oc8051_psw1.data ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_sp1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:69" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_sp1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_sp1 pop" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:75" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_sp1.pop ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_sp1 sp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:79" *)
  (* unused_bits = "0 1 2" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_sp1.sp ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:86" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc1.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 tf0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:102" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 tf1_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:107" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 tf1_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:107" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 th0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:99" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 th1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:101" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 tl0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:98" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 tl1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:100" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc1 tmod" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:97" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:77" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.clk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 cprl2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:105" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 ct2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:105" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 exen2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:105" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 exf2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:105" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 rcap2h" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:89" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 rcap2l" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:88" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 rclk" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:91" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 t2con" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:85" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc21.t2con ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 tclk" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:92" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 tf2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:105" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 tf2_set" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:99" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 th2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:87" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 tl2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:86" *)
  wire [7:0] \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 oc8051_tc21 tr2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:105" *)
  wire \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 ;
  (* hdlname = "u_8051_core oc8051_sfr1 pres_ow" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:299" *)
  wire \u_8051_core.oc8051_sfr1.pres_ow ;
  (* hdlname = "u_8051_core oc8051_sfr1 prescaler" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:300" *)
  wire [3:0] \u_8051_core.oc8051_sfr1.prescaler ;
  (* hdlname = "u_8051_core oc8051_sfr1 wait_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:187" *)
  wire \u_8051_core.oc8051_sfr1.wait_data ;
  (* keep = 32'h00000001 *)
  wire [2:0] \u_clkgen.clkgen_ps ;
  (* hdlname = "u_clkgen gen_resetn" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:63" *)
  wire \u_clkgen.gen_resetn ;
  (* hdlname = "u_clkgen pll_count" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:75" *)
  (* unused_bits = "2 6 7 8 11" *)
  wire [11:0] \u_clkgen.pll_count ;
  (* hdlname = "u_clkgen pll_done" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:74" *)
  wire \u_clkgen.pll_done ;
  (* hdlname = "u_clkgen risc_reset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:64" *)
  (* unused_bits = "0" *)
  wire \u_clkgen.risc_reset ;
  (* hdlname = "u_clkgen u_appclk low_count" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:87" *)
  wire \u_clkgen.u_appclk.low_count ;
  (* hdlname = "u_clkgen u_appclk mclk_div" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:88" *)
  wire \u_clkgen.u_appclk.mclk_div ;
  (* hdlname = "u_clkgen u_uart_clk low_count" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:87" *)
  wire [1:0] \u_clkgen.u_uart_clk.low_count ;
  (* hdlname = "u_clkgen u_uart_clk mclk_div" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:88" *)
  wire \u_clkgen.u_uart_clk.mclk_div ;
  (* hdlname = "u_eth_dut app_rxfifo_rdata_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:169" *)
  (* unused_bits = "8" *)
  wire [8:0] \u_eth_dut.app_rxfifo_rdata_o ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl bStartFlag" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:108" *)
  (* unused_bits = "0" *)
  wire \u_eth_dut.m_g_dpath_ctrl.bStartFlag ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:73" *)
  wire \u_eth_dut.m_g_dpath_ctrl.clk ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl g_rx_block_rxrd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:82" *)
  wire \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl g_rx_desc_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:95" *)
  wire [31:0] \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl g_rx_desc_req" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:93" *)
  wire \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl g_rx_mem_addr_int" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:103" *)
  wire [11:0] \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int ;
  (* hdlname = "u_eth_dut m_g_dpath_ctrl g_rx_saddr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:110" *)
  wire [11:0] \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr ;
  (* hdlname = "u_eth_dut tx_fifo_rd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:247" *)
  wire \u_eth_dut.tx_fifo_rd ;
  (* hdlname = "u_eth_dut u_eth_parser arpf" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:169" *)
  wire \u_eth_dut.u_eth_parser.arpf ;
  (* hdlname = "u_eth_dut u_eth_parser bcnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:133" *)
  wire [11:0] \u_eth_dut.u_eth_parser.bcnt ;
  (* hdlname = "u_eth_dut u_eth_parser ipv4f" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:168" *)
  wire \u_eth_dut.u_eth_parser.ipv4f ;
  (* hdlname = "u_eth_dut u_eth_parser mac_da_bc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:162" *)
  wire \u_eth_dut.u_eth_parser.mac_da_bc ;
  (* hdlname = "u_eth_dut u_eth_parser mac_da_match" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:164" *)
  wire \u_eth_dut.u_eth_parser.mac_da_match ;
  (* hdlname = "u_eth_dut u_eth_parser mac_da_mc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:163" *)
  wire \u_eth_dut.u_eth_parser.mac_da_mc ;
  (* hdlname = "u_eth_dut u_eth_parser mac_sa_bc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:165" *)
  wire \u_eth_dut.u_eth_parser.mac_sa_bc ;
  (* hdlname = "u_eth_dut u_eth_parser mac_sa_match" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:167" *)
  wire \u_eth_dut.u_eth_parser.mac_sa_match ;
  (* hdlname = "u_eth_dut u_eth_parser mac_sa_mc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:166" *)
  wire \u_eth_dut.u_eth_parser.mac_sa_mc ;
  (* hdlname = "u_eth_dut u_eth_parser pkt_done" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:103" *)
  wire \u_eth_dut.u_eth_parser.pkt_done ;
  (* hdlname = "u_eth_dut u_eth_parser pkt_len" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:102" *)
  wire [11:0] \u_eth_dut.u_eth_parser.pkt_len ;
  (* hdlname = "u_eth_dut u_eth_parser pkt_status" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:104" *)
  wire [15:0] \u_eth_dut.u_eth_parser.pkt_status ;
  (* hdlname = "u_eth_dut u_eth_parser tcpf" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:170" *)
  wire \u_eth_dut.u_eth_parser.tcpf ;
  (* hdlname = "u_eth_dut u_eth_parser udpf" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:171" *)
  wire \u_eth_dut.u_eth_parser.udpf ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_deferral curr_dfl_st" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:79" *)
  wire [5:0] \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_deferral dfl_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:82" *)
  wire [7:0] \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_crc32 current_crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:89" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_crc32 tx_fcs" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:74" *)
  wire [31:0] \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm U_dble_reg2 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm U_dble_reg2 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm U_dble_reg2 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm U_dble_reg4 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm U_dble_reg4 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm U_dble_reg4 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm clr_bad_fcs" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:203" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm curr_dt_st" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:197" *)
  wire [11:0] \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm curr_fcs_st" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:199" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm e_tx_sts_vld" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:216" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm fcs_mux_select" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:205" *)
  wire [2:0] \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm fifo_undrn" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:226" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm gen_tx_crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:225" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.gen_tx_crc ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm send_bad_fcs" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:206" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm set_bad_fcs" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:207" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm strt_fcs_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:211" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm tx_byte_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:208" *)
  wire [15:0] \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm tx_end_frame_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:221" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm tx_fcs_dn_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:198" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm tx_fsm_dt_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:220" *)
  wire [7:0] \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm tx_sts_fifo_underrun" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:160" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun ;
  (* hdlname = "u_eth_dut u_mac_core U_tx_top U_tx_fsm tx_sts_vld" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:158" *)
  wire \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld ;
  (* hdlname = "u_eth_dut u_mac_core rx_sts_crc_err_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:229" *)
  wire \u_eth_dut.u_mac_core.rx_sts_crc_err_o ;
  (* hdlname = "u_eth_dut u_mac_core rx_sts_frm_length_err_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:232" *)
  wire \u_eth_dut.u_mac_core.rx_sts_frm_length_err_o ;
  (* hdlname = "u_eth_dut u_mac_core rx_sts_large_pkt_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:226" *)
  wire \u_eth_dut.u_mac_core.rx_sts_large_pkt_o ;
  (* hdlname = "u_eth_dut u_mac_core rx_sts_len_mismatch_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:228" *)
  wire \u_eth_dut.u_mac_core.rx_sts_len_mismatch_o ;
  (* hdlname = "u_eth_dut u_mac_core rx_sts_lengthfield_err_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:227" *)
  wire \u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o ;
  (* hdlname = "u_eth_dut u_mac_core rx_sts_runt_pkt_rcvd_o" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:230" *)
  wire \u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[0].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[1].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[2].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[3].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[4].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[5].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[6].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[7].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params1_en_reg gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[0].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[1].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[2].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[3].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[4].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[5].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[6].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[7].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt dfl_params_rx_en_reg gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_rx_qbase_addr_2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[0].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[1].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[0].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[1].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[2].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[3].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[4].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[5].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[6].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[7].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt m_tx_qbase_addr_2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_mode_reg gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[0].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[1].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[2].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[3].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[4].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[5].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_3 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_4 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_5 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mac_sa_reg_6 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg0 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt max_pkt_sz_reg1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_3 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt mdio_cmd_reg_4 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt reg_ack" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:145" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt reg_rdata" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:144" *)
  wire [31:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:253" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[8].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_intr_stat gen_bit_reg[8].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_0 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_ip_sa_3 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_cntrl_reg_3 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_0 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mac_filter_3 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mdio_req clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:112" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.clk ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_mdio_req data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:117" *)
  wire \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_rx_qcnt reg_trig_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/stat_counter.v:91" *)
  wire [3:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_stat_rx_bad_frm reg_trig_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/stat_counter.v:91" *)
  wire [15:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_stat_rx_good_frm reg_trig_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/stat_counter.v:91" *)
  wire [15:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_stat_tx_good_frm reg_trig_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/stat_counter.v:91" *)
  wire [15:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr ;
  (* hdlname = "u_eth_dut u_mac_core u_cfg_mgmt u_tx_qcnt reg_trig_cntr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/stat_counter.v:91" *)
  wire [3:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg10 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg10 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg10 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg10 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg11 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg11 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg11 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg11 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg12 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg12 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg12 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg12 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg13 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg13 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg13 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg13 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg5 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg5 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg5 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg6 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg6 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg6 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg6 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg7 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg7 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg7 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg7 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg8 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg8 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg8 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg8 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg9 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg9 in_pulse" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:60" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg9 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf U_dble_reg9 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf lb_tx_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:245" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.lb_tx_en ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mi2rx_end_rcv" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:121" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mi2rx_frame_err" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:123" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_frame_err ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mi2rx_rcv_vld" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:118" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mi2rx_rx_byte_in" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:169" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mi2rx_strt_rcv" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:116" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mi2tx_byte_ack" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:127" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mii_rx_cur_st" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:197" *)
  wire [2:0] \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf mii_tx_cur_st" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:205" *)
  wire [3:0] \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf nibble_check_tx" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:236" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf phy_tx_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:130" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.phy_tx_en ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:132" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_mii_intf.phy_txd ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf rx_dfl_dn_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:249" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.rx_dfl_dn_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf rx_dv" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:225" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.rx_dv ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf rx_dv_del" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:246" *)
  wire \u_eth_dut.u_mac_core.u_mii_intf.rx_dv_del ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf rx_xfr_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:224" *)
  wire [1:0] \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf rxd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:240" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_mii_intf.rxd ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf rxd_del" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:247" *)
  wire [1:0] \u_eth_dut.u_mac_core.u_mii_intf.rxd_del ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf tx_dibit_in" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:230" *)
  wire [1:0] \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf tx_preamble_cnt_val" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:179" *)
  wire [4:0] \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val ;
  (* hdlname = "u_eth_dut u_mac_core u_mii_intf tx_xfr_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:224" *)
  wire [1:0] \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_sts_sync in_flag" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:55" *)
  wire \u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_sts_sync out_flag" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:55" *)
  wire \u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_sts_sync s1_out_req" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:74" *)
  wire \u_eth_dut.u_mac_core.u_rx_sts_sync.s1_out_req ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_sts_sync s2_out_req" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:74" *)
  wire \u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_crc32 current_crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:90" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm U_dble_reg1 d_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm U_dble_reg1 s1_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s1_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm U_dble_reg1 s2_sync_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v:64" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s2_sync_out ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm buf_latch0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:216" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm buf_latch1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:216" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm buf_latch2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:216" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm buf_latch3" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:216" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm buf_latch4" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:216" *)
  wire [7:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm bytes_to_fifo" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:215" *)
  wire [2:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm commit_write_done" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:130" *)
  (* unused_bits = "0" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.commit_write_done ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm crc_count" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:210" *)
  wire [2:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm crc_stat_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:205" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm dt_xfr_invalid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:807" *)
  (* unused_bits = "0" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.dt_xfr_invalid ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm enable_channel" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:855" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm frm_length_err_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:209" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm gen_eop" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:190" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm large_pkt_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:207" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm ld_buf" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:217" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm length_counter" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:201" *)
  wire [15:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm length_sz_mismatch" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:919" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm lengthfield_err_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:219" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rcv_byte_count" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:181" *)
  wire [15:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rcv_length_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:200" *)
  wire [15:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx2ap_rx_fsm_dt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:120" *)
  wire [8:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx2ap_rx_fsm_wrt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:119" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx_fsm_cur_st" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:203" *)
  wire [18:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx_runt_pkt_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:206" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx_sts" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:171" *)
  wire [31:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx_sts_vld" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:109" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm rx_sts_vld_delayed" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:263" *)
  wire \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld_delayed ;
  (* hdlname = "u_eth_dut u_mac_core u_rx_top u_rx_fsm shift_counter" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:214" *)
  wire [2:0] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter ;
  (* hdlname = "u_eth_dut u_mac_core u_tx_sts_sync in_flag" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:55" *)
  wire \u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag ;
  (* hdlname = "u_eth_dut u_mac_core u_tx_sts_sync out_flag" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:55" *)
  wire \u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag ;
  (* hdlname = "u_eth_dut u_mac_core u_tx_sts_sync s1_out_req" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:74" *)
  wire \u_eth_dut.u_mac_core.u_tx_sts_sync.s1_out_req ;
  (* hdlname = "u_eth_dut u_mac_core u_tx_sts_sync s2_out_req" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:74" *)
  wire \u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req ;
  (* hdlname = "u_eth_dut u_mac_rxfifo empty_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:178" *)
  (* unused_bits = "0" *)
  wire \u_eth_dut.u_mac_rxfifo.empty_q ;
  (* hdlname = "u_eth_dut u_mac_rxfifo full_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:113" *)
  wire \u_eth_dut.u_mac_rxfifo.full_q ;
  (* hdlname = "u_eth_dut u_mac_rxfifo grey_rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:112" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.grey_rd_ptr ;
  (* hdlname = "u_eth_dut u_mac_rxfifo grey_wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.grey_wr_ptr ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[0] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[10] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[11] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[12] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[13] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[14] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[15] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[16] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[17] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[18] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[19] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[1] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[20] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[21] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[22] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[23] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[24] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[25] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[26] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[27] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[28] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[29] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[2] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[30] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[31] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[3] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[4] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[5] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[6] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[7] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[8] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_rxfifo.mem[9] ;
  (* hdlname = "u_eth_dut u_mac_rxfifo rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:177" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.rd_ptr ;
  (* hdlname = "u_eth_dut u_mac_rxfifo rd_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.rd_ptr_inc ;
  (* hdlname = "u_eth_dut u_mac_rxfifo sync_rd_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:109" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 ;
  (* hdlname = "u_eth_dut u_mac_rxfifo sync_rd_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:109" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 ;
  (* hdlname = "u_eth_dut u_mac_rxfifo sync_wr_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 ;
  (* hdlname = "u_eth_dut u_mac_rxfifo sync_wr_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 ;
  (* hdlname = "u_eth_dut u_mac_rxfifo wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.wr_ptr ;
  (* hdlname = "u_eth_dut u_mac_rxfifo wr_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] \u_eth_dut.u_mac_rxfifo.wr_ptr_inc ;
  (* hdlname = "u_eth_dut u_mac_txfifo empty_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:178" *)
  (* unused_bits = "0" *)
  wire \u_eth_dut.u_mac_txfifo.empty_q ;
  (* hdlname = "u_eth_dut u_mac_txfifo full_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:113" *)
  wire \u_eth_dut.u_mac_txfifo.full_q ;
  (* hdlname = "u_eth_dut u_mac_txfifo grey_rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:112" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.grey_rd_ptr ;
  (* hdlname = "u_eth_dut u_mac_txfifo grey_wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.grey_wr_ptr ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[0] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[10] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[11] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[12] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[13] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[14] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[15] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[16] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[17] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[18] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[19] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[1] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[20] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[21] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[22] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[23] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[24] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[25] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[26] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[27] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[28] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[29] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[2] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[30] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[31] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[3] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[4] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[5] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[6] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[7] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[8] ;
  (* keep = 32'h00000001 *)
  wire [8:0] \u_eth_dut.u_mac_txfifo.mem[9] ;
  (* hdlname = "u_eth_dut u_mac_txfifo rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:177" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.rd_ptr ;
  (* hdlname = "u_eth_dut u_mac_txfifo rd_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.rd_ptr_inc ;
  (* hdlname = "u_eth_dut u_mac_txfifo sync_rd_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:109" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 ;
  (* hdlname = "u_eth_dut u_mac_txfifo sync_rd_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:109" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 ;
  (* hdlname = "u_eth_dut u_mac_txfifo sync_wr_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 ;
  (* hdlname = "u_eth_dut u_mac_txfifo sync_wr_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 ;
  (* hdlname = "u_eth_dut u_mac_txfifo wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.wr_ptr ;
  (* hdlname = "u_eth_dut u_mac_txfifo wr_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] \u_eth_dut.u_mac_txfifo.wr_ptr_inc ;
  (* hdlname = "u_spi_core clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_core.v:67" *)
  wire \u_spi_core.clk ;
  (* hdlname = "u_spi_core shift_out" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_core.v:125" *)
  wire \u_spi_core.shift_out ;
  (* hdlname = "u_spi_core u_cfg reg_ack" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:105" *)
  wire \u_spi_core.u_cfg.reg_ack ;
  (* hdlname = "u_spi_core u_cfg reg_out" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:137" *)
  (* unused_bits = "3 4 5 6 7" *)
  wire [31:0] \u_spi_core.u_cfg.reg_out ;
  (* hdlname = "u_spi_core u_cfg reg_rdata" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:104" *)
  wire [31:0] \u_spi_core.u_cfg.reg_rdata ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[0].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[1].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[2].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[3].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[4].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[5].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[6].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[7].u_bit_reg data_in" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:69" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be0 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_be2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_req clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:112" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_req.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_req cpu_req" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:115" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req ;
  (* hdlname = "u_spi_core u_cfg u_spi_ctrl_req data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:117" *)
  wire \u_spi_core.u_cfg.u_spi_ctrl_req.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be0 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be1 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be2 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[5].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[5].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[6].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[6].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[7].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.clk ;
  (* hdlname = "u_spi_core u_cfg u_spi_din_be3 gen_bit_reg[7].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out ;
  (* hdlname = "u_spi_core u_spi_ctrl byte_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:114" *)
  wire [2:0] \u_spi_core.u_spi_ctrl.byte_cnt ;
  (* hdlname = "u_spi_core u_spi_ctrl cfg_dataout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:84" *)
  wire [31:0] \u_spi_core.u_spi_ctrl.cfg_dataout ;
  (* hdlname = "u_spi_core u_spi_ctrl clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:75" *)
  wire \u_spi_core.u_spi_ctrl.clk ;
  (* hdlname = "u_spi_core u_spi_ctrl clk_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:101" *)
  (* unused_bits = "0" *)
  wire [5:0] \u_spi_core.u_spi_ctrl.clk_cnt ;
  (* hdlname = "u_spi_core u_spi_ctrl clr_sck_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:107" *)
  (* unused_bits = "0" *)
  wire \u_spi_core.u_spi_ctrl.clr_sck_cnt ;
  (* hdlname = "u_spi_core u_spi_ctrl cs_int_n" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:89" *)
  (* unused_bits = "0" *)
  wire \u_spi_core.u_spi_ctrl.cs_int_n ;
  (* hdlname = "u_spi_core u_spi_ctrl load_byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:94" *)
  wire \u_spi_core.u_spi_ctrl.load_byte ;
  (* hdlname = "u_spi_core u_spi_ctrl op_done" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:95" *)
  wire \u_spi_core.u_spi_ctrl.op_done ;
  (* hdlname = "u_spi_core u_spi_ctrl sck_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:102" *)
  wire [5:0] \u_spi_core.u_spi_ctrl.sck_cnt ;
  (* hdlname = "u_spi_core u_spi_ctrl sck_int" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:88" *)
  wire \u_spi_core.u_spi_ctrl.sck_int ;
  (* hdlname = "u_spi_core u_spi_ctrl sck_ne" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:91" *)
  wire \u_spi_core.u_spi_ctrl.sck_ne ;
  (* hdlname = "u_spi_core u_spi_ctrl sck_out_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:108" *)
  wire \u_spi_core.u_spi_ctrl.sck_out_en ;
  (* hdlname = "u_spi_core u_spi_ctrl sck_pe" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:90" *)
  wire \u_spi_core.u_spi_ctrl.sck_pe ;
  (* hdlname = "u_spi_core u_spi_ctrl shift_enb" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:105" *)
  wire \u_spi_core.u_spi_ctrl.shift_enb ;
  (* hdlname = "u_spi_core u_spi_ctrl shift_in" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:93" *)
  wire \u_spi_core.u_spi_ctrl.shift_in ;
  (* hdlname = "u_spi_core u_spi_ctrl spiif_cs" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:104" *)
  wire [3:0] \u_spi_core.u_spi_ctrl.spiif_cs ;
  (* hdlname = "u_spi_core u_spi_if clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_if.v:67" *)
  wire \u_spi_core.u_spi_if.clk ;
  (* hdlname = "u_spi_core u_spi_if si_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_if.v:84" *)
  wire [7:0] \u_spi_core.u_spi_if.si_reg ;
  (* hdlname = "u_spi_core u_spi_if so" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_if.v:78" *)
  wire \u_spi_core.u_spi_if.so ;
  (* hdlname = "u_spi_core u_spi_if so_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_if.v:83" *)
  wire [7:0] \u_spi_core.u_spi_if.so_reg ;
  (* hdlname = "u_uart_core app_rxfifo_rddata" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_core.v:112" *)
  wire [7:0] \u_uart_core.app_rxfifo_rddata ;
  (* hdlname = "u_uart_core tx_fifo_rd_data" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_core.v:110" *)
  wire [7:0] \u_uart_core.tx_fifo_rd_data ;
  (* hdlname = "u_uart_core u_cfg reg_ack" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:99" *)
  wire \u_uart_core.u_cfg.reg_ack ;
  (* hdlname = "u_uart_core u_cfg reg_out" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:131" *)
  wire [31:0] \u_uart_core.u_cfg.reg_out ;
  (* hdlname = "u_uart_core u_cfg reg_rdata" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:98" *)
  wire [31:0] \u_uart_core.u_cfg.reg_rdata ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_uart_core.u_cfg.u_intr_bit0.clk ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit0 cpu_ack" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:164" *)
  wire \u_uart_core.u_cfg.u_intr_bit0.cpu_ack ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit0 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_uart_core.u_cfg.u_intr_bit0.data_out ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_uart_core.u_cfg.u_intr_bit1.clk ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit1 cpu_ack" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:164" *)
  wire \u_uart_core.u_cfg.u_intr_bit1.cpu_ack ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit1 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_uart_core.u_cfg.u_intr_bit1.data_out ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:161" *)
  wire \u_uart_core.u_cfg.u_intr_bit2.clk ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit2 cpu_ack" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:164" *)
  wire \u_uart_core.u_cfg.u_intr_bit2.cpu_ack ;
  (* hdlname = "u_uart_core u_cfg u_intr_bit2 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:166" *)
  wire \u_uart_core.u_cfg.u_intr_bit2.data_out ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:208" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.clk ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[0].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.clk ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[0].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[0].u_bit_reg we" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:66" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[1].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.clk ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[1].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[2].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.clk ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[2].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[3].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.clk ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[3].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[4].u_bit_reg clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:67" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.clk ;
  (* hdlname = "u_uart_core u_cfg u_uart_ctrl_be0 gen_bit_reg[4].u_bit_reg data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v:70" *)
  wire \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  (* hdlname = "u_uart_core u_frm_err in_data_2s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:64" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_frm_err.in_data_2s ;
  (* hdlname = "u_uart_core u_frm_err in_data_3s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:65" *)
  wire \u_uart_core.u_frm_err.in_data_3s ;
  (* hdlname = "u_uart_core u_frm_err in_data_s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:63" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_frm_err.in_data_s ;
  (* hdlname = "u_uart_core u_par_err in_data_2s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:64" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_par_err.in_data_2s ;
  (* hdlname = "u_uart_core u_par_err in_data_3s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:65" *)
  wire \u_uart_core.u_par_err.in_data_3s ;
  (* hdlname = "u_uart_core u_par_err in_data_s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:63" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_par_err.in_data_s ;
  (* hdlname = "u_uart_core u_rxfifo empty_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:178" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_rxfifo.empty_q ;
  (* hdlname = "u_uart_core u_rxfifo full_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:113" *)
  wire \u_uart_core.u_rxfifo.full_q ;
  (* hdlname = "u_uart_core u_rxfifo grey_rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:112" *)
  wire [4:0] \u_uart_core.u_rxfifo.grey_rd_ptr ;
  (* hdlname = "u_uart_core u_rxfifo grey_wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [4:0] \u_uart_core.u_rxfifo.grey_wr_ptr ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[0] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[10] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[11] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[12] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[13] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[14] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[15] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[1] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[2] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[3] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[4] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[5] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[6] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[7] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[8] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_rxfifo.mem[9] ;
  (* hdlname = "u_uart_core u_rxfifo rd_en" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:88" *)
  wire \u_uart_core.u_rxfifo.rd_en ;
  (* hdlname = "u_uart_core u_rxfifo rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:177" *)
  wire [4:0] \u_uart_core.u_rxfifo.rd_ptr ;
  (* hdlname = "u_uart_core u_rxfifo rd_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \u_uart_core.u_rxfifo.rd_ptr_inc ;
  (* hdlname = "u_uart_core u_rxfifo sync_rd_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:109" *)
  wire [4:0] \u_uart_core.u_rxfifo.sync_rd_ptr_0 ;
  (* hdlname = "u_uart_core u_rxfifo sync_rd_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:109" *)
  wire [4:0] \u_uart_core.u_rxfifo.sync_rd_ptr_1 ;
  (* hdlname = "u_uart_core u_rxfifo sync_wr_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [4:0] \u_uart_core.u_rxfifo.sync_wr_ptr_0 ;
  (* hdlname = "u_uart_core u_rxfifo sync_wr_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [4:0] \u_uart_core.u_rxfifo.sync_wr_ptr_1 ;
  (* hdlname = "u_uart_core u_rxfifo wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [4:0] \u_uart_core.u_rxfifo.wr_ptr ;
  (* hdlname = "u_uart_core u_rxfifo wr_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \u_uart_core.u_rxfifo.wr_ptr_inc ;
  (* hdlname = "u_uart_core u_rxfifo_err in_data_2s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:64" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_rxfifo_err.in_data_2s ;
  (* hdlname = "u_uart_core u_rxfifo_err in_data_3s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:65" *)
  wire \u_uart_core.u_rxfifo_err.in_data_3s ;
  (* hdlname = "u_uart_core u_rxfifo_err in_data_s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:63" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_rxfifo_err.in_data_s ;
  (* hdlname = "u_uart_core u_rxfsm cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:96" *)
  wire [2:0] \u_uart_core.u_rxfsm.cnt ;
  (* hdlname = "u_uart_core u_rxfsm error_ind" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:77" *)
  wire [1:0] \u_uart_core.u_rxfsm.error_ind ;
  (* hdlname = "u_uart_core u_rxfsm fifo_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:86" *)
  wire [7:0] \u_uart_core.u_rxfsm.fifo_data ;
  (* hdlname = "u_uart_core u_rxfsm fifo_wr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:85" *)
  wire \u_uart_core.u_rxfsm.fifo_wr ;
  (* hdlname = "u_uart_core u_rxfsm offset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:97" *)
  wire [3:0] \u_uart_core.u_rxfsm.offset ;
  (* hdlname = "u_uart_core u_rxfsm rxpos" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:98" *)
  wire [3:0] \u_uart_core.u_rxfsm.rxpos ;
  (* hdlname = "u_uart_core u_rxfsm rxstate" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:99" *)
  wire [2:0] \u_uart_core.u_rxfsm.rxstate ;
  (* hdlname = "u_uart_core u_si_sync in_data_2s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:64" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_si_sync.in_data_2s ;
  (* hdlname = "u_uart_core u_si_sync in_data_3s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:65" *)
  wire \u_uart_core.u_si_sync.in_data_3s ;
  (* hdlname = "u_uart_core u_si_sync in_data_s" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:63" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_si_sync.in_data_s ;
  (* hdlname = "u_uart_core u_txfifo empty_q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:178" *)
  (* unused_bits = "0" *)
  wire \u_uart_core.u_txfifo.empty_q ;
  (* hdlname = "u_uart_core u_txfifo grey_wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [4:0] \u_uart_core.u_txfifo.grey_wr_ptr ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[0] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[10] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[11] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[12] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[13] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[14] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[15] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[1] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[2] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[3] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[4] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[5] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[6] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[7] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[8] ;
  (* keep = 32'h00000001 *)
  wire [7:0] \u_uart_core.u_txfifo.mem[9] ;
  (* hdlname = "u_uart_core u_txfifo rd_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:177" *)
  wire [4:0] \u_uart_core.u_txfifo.rd_ptr ;
  (* hdlname = "u_uart_core u_txfifo rd_ptr_inc" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \u_uart_core.u_txfifo.rd_ptr_inc ;
  (* hdlname = "u_uart_core u_txfifo sync_wr_ptr_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [4:0] \u_uart_core.u_txfifo.sync_wr_ptr_0 ;
  (* hdlname = "u_uart_core u_txfifo sync_wr_ptr_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:175" *)
  wire [4:0] \u_uart_core.u_txfifo.sync_wr_ptr_1 ;
  (* hdlname = "u_uart_core u_txfifo wr_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v:111" *)
  wire [4:0] \u_uart_core.u_txfifo.wr_ptr ;
  (* hdlname = "u_uart_core u_txfsm cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:91" *)
  wire [2:0] \u_uart_core.u_txfsm.cnt ;
  (* hdlname = "u_uart_core u_txfsm divcnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:92" *)
  wire [3:0] \u_uart_core.u_txfsm.divcnt ;
  (* hdlname = "u_uart_core u_txfsm fifo_rd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:80" *)
  wire \u_uart_core.u_txfsm.fifo_rd ;
  (* hdlname = "u_uart_core u_txfsm so" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:84" *)
  wire \u_uart_core.u_txfsm.so ;
  (* hdlname = "u_uart_core u_txfsm txdata" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:89" *)
  wire [7:0] \u_uart_core.u_txfsm.txdata ;
  (* hdlname = "u_uart_core u_txfsm txstate" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:87" *)
  wire [2:0] \u_uart_core.u_txfsm.txstate ;
  (* hdlname = "u_wb_crossbar clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:88" *)
  wire \u_wb_crossbar.clk ;
  (* hdlname = "u_wb_crossbar master_busy" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:249" *)
  wire [4:0] \u_wb_crossbar.master_busy ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "3 7 11 15 19" *)
  wire [31:0] \u_wb_crossbar.master_mx_id[0] ;
  (* hdlname = "u_wb_crossbar slave_busy" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:250" *)
  wire [4:0] \u_wb_crossbar.slave_busy ;
  (* keep = 32'h00000001 *)
  wire [2:0] \u_wb_crossbar.slave_mx_id[0] ;
  (* keep = 32'h00000001 *)
  wire [2:0] \u_wb_crossbar.slave_mx_id[1] ;
  (* keep = 32'h00000001 *)
  wire [2:0] \u_wb_crossbar.slave_mx_id[2] ;
  (* keep = 32'h00000001 *)
  wire [2:0] \u_wb_crossbar.slave_mx_id[3] ;
  (* keep = 32'h00000001 *)
  wire [2:0] \u_wb_crossbar.slave_mx_id[4] ;
  (* hdlname = "u_wb_crossbar wbd_dout_master" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:204" *)
  (* unused_bits = "32 33 34 35 36 37 38 39 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159" *)
  wire [159:0] \u_wb_crossbar.wbd_dout_master ;
  (* hdlname = "u_wb_crossbar wbd_taddr_master" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:98" *)
  wire [19:0] \u_wb_crossbar.wbd_taddr_master ;
  (* hdlname = "u_wb_gmac_rx clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:99" *)
  wire \u_wb_gmac_rx.clk ;
  (* hdlname = "u_wb_gmac_rx desc_ack" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:124" *)
  wire \u_wb_gmac_rx.desc_ack ;
  (* hdlname = "u_wb_gmac_rx desc_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:207" *)
  wire [3:0] \u_wb_gmac_rx.desc_ptr ;
  (* hdlname = "u_wb_gmac_rx mem_eop_l" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:208" *)
  wire \u_wb_gmac_rx.mem_eop_l ;
  (* hdlname = "u_wb_gmac_rx mem_rd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:116" *)
  wire \u_wb_gmac_rx.mem_rd ;
  (* hdlname = "u_wb_gmac_rx state" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:204" *)
  wire [2:0] \u_wb_gmac_rx.state ;
  (* hdlname = "u_wb_gmac_rx tWrData" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:211" *)
  wire [23:0] \u_wb_gmac_rx.tWrData ;
  (* hdlname = "u_wb_gmac_rx wbo_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:146" *)
  wire [12:0] \u_wb_gmac_rx.wbo_addr ;
  (* hdlname = "u_wb_gmac_rx wbo_be" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:154" *)
  wire [3:0] \u_wb_gmac_rx.wbo_be ;
  (* hdlname = "u_wb_gmac_rx wbo_cyc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:162" *)
  wire \u_wb_gmac_rx.wbo_cyc ;
  (* hdlname = "u_wb_gmac_rx wbo_din" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:175" *)
  wire [31:0] \u_wb_gmac_rx.wbo_din ;
  (* hdlname = "u_wb_gmac_rx wbo_stb" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:133" *)
  wire \u_wb_gmac_rx.wbo_stb ;
  (* hdlname = "u_wb_gmac_rx wbo_taddr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:132" *)
  wire [3:0] \u_wb_gmac_rx.wbo_taddr ;
  (* hdlname = "u_wb_gmac_rx wbo_we" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:138" *)
  wire \u_wb_gmac_rx.wbo_we ;
  (* hdlname = "u_wb_gmac_tx clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:111" *)
  wire \u_wb_gmac_tx.clk ;
  (* hdlname = "u_wb_gmac_tx cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:206" *)
  wire [15:0] \u_wb_gmac_tx.cnt ;
  (* hdlname = "u_wb_gmac_tx desc_ptr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:218" *)
  wire [3:0] \u_wb_gmac_tx.desc_ptr ;
  (* hdlname = "u_wb_gmac_tx mem_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:213" *)
  wire [15:0] \u_wb_gmac_tx.mem_addr ;
  (* hdlname = "u_wb_gmac_tx mem_din" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:135" *)
  wire [8:0] \u_wb_gmac_tx.mem_din ;
  (* hdlname = "u_wb_gmac_tx mem_wr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:134" *)
  wire \u_wb_gmac_tx.mem_wr ;
  (* hdlname = "u_wb_gmac_tx state" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:205" *)
  wire [2:0] \u_wb_gmac_tx.state ;
  (* hdlname = "u_wb_gmac_tx tWrData" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:219" *)
  wire [23:0] \u_wb_gmac_tx.tWrData ;
  (* hdlname = "u_wb_gmac_tx wbo_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:154" *)
  wire [12:0] \u_wb_gmac_tx.wbo_addr ;
  (* hdlname = "u_wb_gmac_tx wbo_be" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:162" *)
  wire [3:0] \u_wb_gmac_tx.wbo_be ;
  (* hdlname = "u_wb_gmac_tx wbo_cyc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:170" *)
  wire \u_wb_gmac_tx.wbo_cyc ;
  (* hdlname = "u_wb_gmac_tx wbo_stb" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:140" *)
  wire \u_wb_gmac_tx.wbo_stb ;
  (* hdlname = "u_wb_gmac_tx wbo_taddr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:153" *)
  wire [3:0] \u_wb_gmac_tx.wbo_taddr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:165" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:165" *)
  wire wb_xram_ack;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:164" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:164" *)
  wire [15:0] wb_xram_adr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:168" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:168" *)
  wire [3:0] wb_xram_be;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:173" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:173" *)
  wire wb_xram_cyc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:166" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:166" *)
  wire wb_xram_err;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:169" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:169" *)
  wire [31:0] wb_xram_rdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:172" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:172" *)
  wire wb_xram_stb;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:170" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:170" *)
  wire [31:0] wb_xram_wdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:167" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:167" *)
  wire wb_xram_wr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:151" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:151" *)
  wire wb_xrom_ack;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:150" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:150" *)
  wire [15:0] wb_xrom_adr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:158" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:158" *)
  wire wb_xrom_cyc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:152" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:152" *)
  wire wb_xrom_err;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:154" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:154" *)
  wire [31:0] wb_xrom_rdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:157" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:157" *)
  wire wb_xrom_stb;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:155" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:155" *)
  wire [31:0] wb_xrom_wdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:153" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:153" *)
  wire wb_xrom_wr;
  wire wbgt_taddr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:93" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v:93" *)
  wire xtal_clk;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04773_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.rx_sts_len_mismatch_o ),
    .E(_00640_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04774_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.rx_sts_crc_err_o ),
    .E(_00000_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04775_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o ),
    .E(_00001_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04776_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.rx_sts_frm_length_err_o ),
    .E(_00641_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04777_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04778_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04779_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04780_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04781_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04782_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04783_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04784_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04785_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04786_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04787_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04788_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04789_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04790_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04791_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04792_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04793_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04794_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04795_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04796_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04797_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04798_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04799_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04800_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04801_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04802_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04803_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04804_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04805_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04806_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04807_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04808_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04809_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04810_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04811_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04812_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04813_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04814_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04815_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04816_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04817_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04818_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04819_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04820_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04821_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04822_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04823_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04824_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04825_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04826_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04827_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04828_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04829_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04830_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04831_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04832_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04833_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04834_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04835_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04836_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04837_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04838_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04839_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04840_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04841_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04842_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04843_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04844_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04845_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04846_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04847_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04848_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04849_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04850_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04851_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04852_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04853_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04854_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04855_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04856_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04857_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04858_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04859_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04860_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04861_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04862_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04863_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04864_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04865_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04866_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04867_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04868_ (
    .C(phy_tx_clk),
    .D(_00002_),
    .E(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04869_ (
    .C(phy_tx_clk),
    .D(_00004_),
    .E(_00003_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04870_ (
    .C(phy_tx_clk),
    .D(_00006_),
    .E(_00005_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04871_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs ),
    .E(_00007_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04872_ (
    .C(phy_tx_clk),
    .D(_00008_),
    .E(\u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04873_ (
    .C(phy_tx_clk),
    .D(_00009_),
    .E(\u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04874_ (
    .C(phy_tx_clk),
    .D(_00010_),
    .E(\u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04875_ (
    .C(phy_tx_clk),
    .D(_00012_),
    .E(_00011_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04876_ (
    .C(phy_tx_clk),
    .D(_00013_),
    .E(_00011_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04877_ (
    .C(phy_tx_clk),
    .D(_00014_),
    .E(_00011_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04878_ (
    .C(clkout),
    .D(_00019_),
    .E(_00016_),
    .Q(\u_eth_dut.u_eth_parser.tcpf ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04879_ (
    .C(clkout),
    .D(_00020_),
    .E(_00016_),
    .Q(\u_eth_dut.u_eth_parser.udpf ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04880_ (
    .C(clkout),
    .D(_00024_),
    .E(_00023_),
    .Q(\u_eth_dut.u_eth_parser.mac_sa_bc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04881_ (
    .C(clkout),
    .D(_00025_),
    .E(_00023_),
    .Q(\u_eth_dut.u_eth_parser.mac_sa_match ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04882_ (
    .C(clkout),
    .D(_00029_),
    .E(_00028_),
    .Q(\u_eth_dut.u_eth_parser.mac_da_bc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04883_ (
    .C(clkout),
    .D(_00030_),
    .E(_00028_),
    .Q(\u_eth_dut.u_eth_parser.mac_da_match ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04884_ (
    .C(clkout),
    .D(_00032_),
    .E(_00031_),
    .Q(\u_eth_dut.u_eth_parser.ipv4f ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04885_ (
    .C(clkout),
    .D(_00033_),
    .E(_00031_),
    .Q(\u_eth_dut.u_eth_parser.arpf ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04886_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_done ),
    .E(_00910_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04887_ (
    .C(clkout),
    .D(_00015_),
    .E(_00911_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04888_ (
    .C(clkout),
    .D(_00034_),
    .E(_00035_),
    .Q(_03790_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _04889_ (
    .C(xtal_clk),
    .D(_00036_),
    .E(1'h1),
    .Q(clkout),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04890_ (
    .C(xtal_clk),
    .D(_00038_),
    .E(_00037_),
    .Q(\u_clkgen.pll_done ),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04891_ (
    .C(clkout),
    .D(_00040_),
    .E(_00039_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04892_ (
    .C(clkout),
    .D(_00042_),
    .E(_00041_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04893_ (
    .C(clkout),
    .D(_00044_),
    .E(_00043_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04894_ (
    .C(clkout),
    .D(_00046_),
    .E(_00045_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rclk ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04895_ (
    .C(clkout),
    .D(_00048_),
    .E(_00047_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tclk ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04896_ (
    .C(clkout),
    .D(_00050_),
    .E(_00049_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04897_ (
    .C(clkout),
    .D(_00052_),
    .E(_00051_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04898_ (
    .C(clkout),
    .D(_00054_),
    .E(_00053_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04899_ (
    .C(clkout),
    .D(_00056_),
    .E(_00055_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04900_ (
    .C(clkout),
    .D(_00057_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04901_ (
    .C(clkout),
    .D(_00060_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04902_ (
    .C(clkout),
    .D(_00061_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04903_ (
    .C(clkout),
    .D(_00062_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04904_ (
    .C(clkout),
    .D(_00063_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04905_ (
    .C(clkout),
    .D(_00064_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04906_ (
    .C(clkout),
    .D(_00065_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04907_ (
    .C(clkout),
    .D(_00066_),
    .E(_00058_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04908_ (
    .C(clkout),
    .D(_00067_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04909_ (
    .C(clkout),
    .D(_00068_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04910_ (
    .C(clkout),
    .D(_00069_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04911_ (
    .C(clkout),
    .D(_00070_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04912_ (
    .C(clkout),
    .D(_00071_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04913_ (
    .C(clkout),
    .D(_00072_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04914_ (
    .C(clkout),
    .D(_00073_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04915_ (
    .C(clkout),
    .D(_00074_),
    .E(_00059_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04916_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [0]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04917_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [1]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04918_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [2]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04919_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [3]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04920_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [4]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04921_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [5]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04922_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [6]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04923_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des1 [7]),
    .E(_00075_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04924_ (
    .C(clkout),
    .D(_00077_),
    .E(_00076_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04925_ (
    .C(clkout),
    .D(_00086_),
    .E(_00085_),
    .Q(\u_8051_core.cy ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04926_ (
    .C(clkout),
    .D(_00089_),
    .E(_00088_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_psw1.data [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04927_ (
    .C(clkout),
    .D(_00091_),
    .E(_00090_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_psw1.data [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04928_ (
    .C(clkout),
    .D(_00093_),
    .E(_00092_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_psw1.data [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04929_ (
    .C(clkout),
    .D(_00096_),
    .E(_00095_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_psw1.data [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04930_ (
    .C(clkout),
    .D(_00098_),
    .E(_00097_),
    .Q(_03870_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04931_ (
    .C(clkout),
    .D(_00100_),
    .E(_00099_),
    .Q(_03871_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04932_ (
    .C(clkout),
    .D(_00102_),
    .E(_00101_),
    .Q(_03872_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04933_ (
    .C(clkout),
    .D(_00104_),
    .E(_00103_),
    .Q(_03873_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04934_ (
    .C(clkout),
    .D(_03224_),
    .E(_00105_),
    .Q(_03239_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04935_ (
    .C(clkout),
    .D(_03192_),
    .E(_00106_),
    .Q(_03227_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04936_ (
    .C(clkout),
    .D(_03223_),
    .E(_00107_),
    .Q(_03238_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04937_ (
    .C(clkout),
    .D(_00109_),
    .E(_00108_),
    .Q(_03877_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04938_ (
    .C(clkout),
    .D(_00111_),
    .E(_00110_),
    .Q(_03878_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04939_ (
    .C(clkout),
    .D(_00113_),
    .E(_00112_),
    .Q(_03879_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04940_ (
    .C(clkout),
    .D(_00115_),
    .E(_00114_),
    .Q(_03880_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04941_ (
    .C(clkout),
    .D(_00117_),
    .E(_00116_),
    .Q(_03881_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04942_ (
    .C(clkout),
    .D(_00119_),
    .E(_00118_),
    .Q(_03882_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04943_ (
    .C(clkout),
    .D(_00121_),
    .E(_00120_),
    .Q(_03883_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04944_ (
    .C(clkout),
    .D(_00123_),
    .E(_00122_),
    .Q(_03884_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04945_ (
    .C(clkout),
    .D(_00125_),
    .E(_00124_),
    .Q(_03885_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04946_ (
    .C(clkout),
    .D(_00127_),
    .E(_00126_),
    .Q(_03886_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04947_ (
    .C(clkout),
    .D(_00129_),
    .E(_00128_),
    .Q(_03887_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04948_ (
    .C(clkout),
    .D(_00131_),
    .E(_00130_),
    .Q(_03888_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04949_ (
    .C(clkout),
    .D(_00133_),
    .E(_00132_),
    .Q(_03889_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04950_ (
    .C(clkout),
    .D(_00135_),
    .E(_00134_),
    .Q(_03890_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04951_ (
    .C(clkout),
    .D(_03222_),
    .E(_00136_),
    .Q(_03237_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04952_ (
    .C(clkout),
    .D(_03221_),
    .E(_00137_),
    .Q(_03236_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04953_ (
    .C(clkout),
    .D(_03220_),
    .E(_00138_),
    .Q(_03235_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04954_ (
    .C(clkout),
    .D(_03219_),
    .E(_00139_),
    .Q(_03234_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04955_ (
    .C(clkout),
    .D(_03218_),
    .E(_00140_),
    .Q(_03233_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04956_ (
    .C(clkout),
    .D(_03217_),
    .E(_00141_),
    .Q(_03232_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04957_ (
    .C(clkout),
    .D(_03216_),
    .E(_00142_),
    .Q(_03231_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04958_ (
    .C(clkout),
    .D(_03215_),
    .E(_00143_),
    .Q(_03230_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04959_ (
    .C(clkout),
    .D(_03214_),
    .E(_00144_),
    .Q(_03229_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148.11-148.65" *)
  dffre _04960_ (
    .C(clkout),
    .D(_03213_),
    .E(_00145_),
    .Q(_03228_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04961_ (
    .C(clkout),
    .D(_00147_),
    .E(_00146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04962_ (
    .C(clkout),
    .D(_00149_),
    .E(_00148_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04963_ (
    .C(clkout),
    .D(_00151_),
    .E(_00150_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tr1 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04964_ (
    .C(clkout),
    .D(_00153_),
    .E(_00152_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tr0 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04965_ (
    .C(clkout),
    .D(_00155_),
    .E(_00154_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04966_ (
    .C(clkout),
    .D(_00157_),
    .E(_00156_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04967_ (
    .C(clkout),
    .D(_00159_),
    .E(_00158_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04968_ (
    .C(clkout),
    .D(_00161_),
    .E(_00160_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04969_ (
    .C(clkout),
    .D(_00163_),
    .E(_00162_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04970_ (
    .C(clkout),
    .D(_00165_),
    .E(_00164_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04971_ (
    .C(clkout),
    .D(_00167_),
    .E(_00166_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04972_ (
    .C(clkout),
    .D(_00169_),
    .E(_00168_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04973_ (
    .C(clkout),
    .D(_00171_),
    .E(_00170_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04974_ (
    .C(clkout),
    .D(_00173_),
    .E(_00172_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04975_ (
    .C(clkout),
    .D(_00175_),
    .E(_00174_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04976_ (
    .C(clkout),
    .D(_00177_),
    .E(_00176_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ip [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04977_ (
    .C(clkout),
    .D(_00180_),
    .E(_00179_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_proc ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04978_ (
    .C(clkout),
    .D(_00182_),
    .E(_00181_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04979_ (
    .C(clkout),
    .D(_00182_),
    .E(_00184_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04980_ (
    .C(clkout),
    .D(_00186_),
    .E(_00185_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04981_ (
    .C(clkout),
    .D(_00188_),
    .E(_00187_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04982_ (
    .C(clkout),
    .D(_00190_),
    .E(_00189_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04983_ (
    .C(clkout),
    .D(_00192_),
    .E(_00191_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04984_ (
    .C(clkout),
    .D(_00194_),
    .E(_00193_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04985_ (
    .C(clkout),
    .D(_00196_),
    .E(_00195_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04986_ (
    .C(clkout),
    .D(_00198_),
    .E(_00197_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04987_ (
    .C(clkout),
    .D(_00200_),
    .E(_00199_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.ie [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04988_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00201_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04989_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00202_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04990_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00203_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04991_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00204_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04992_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00205_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04993_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00206_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04994_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_00207_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04995_ (
    .C(clkout),
    .D(_00210_),
    .E(_00211_),
    .Q(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04996_ (
    .C(clkout),
    .D(\u_8051_core.intr ),
    .E(_01414_),
    .Q(\u_8051_core.oc8051_memory_interface1.int_ack_t ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _04997_ (
    .C(clkout),
    .D(_00210_),
    .E(_00212_),
    .Q(\u_8051_core.oc8051_memory_interface1.imem_wait ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04998_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [0]),
    .E(_00210_),
    .Q(\u_8051_core.oc8051_memory_interface1.iadr_t [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _04999_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [1]),
    .E(_00210_),
    .Q(\u_8051_core.oc8051_memory_interface1.iadr_t [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05000_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [2]),
    .E(_00210_),
    .Q(\u_8051_core.oc8051_memory_interface1.iadr_t [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05001_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [3]),
    .E(_00210_),
    .Q(\u_8051_core.oc8051_memory_interface1.iadr_t [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05002_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [4]),
    .E(_00210_),
    .Q(\u_8051_core.oc8051_memory_interface1.iadr_t [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05003_ (
    .C(clkout),
    .D(_00214_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05004_ (
    .C(clkout),
    .D(_00215_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05005_ (
    .C(clkout),
    .D(_00216_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05006_ (
    .C(clkout),
    .D(_00217_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05007_ (
    .C(clkout),
    .D(_00218_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05008_ (
    .C(clkout),
    .D(_00219_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05009_ (
    .C(clkout),
    .D(_00220_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05010_ (
    .C(clkout),
    .D(_00221_),
    .E(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_ir [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05011_ (
    .C(clkout),
    .D(_00222_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05012_ (
    .C(clkout),
    .D(_00223_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05013_ (
    .C(clkout),
    .D(_00224_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05014_ (
    .C(clkout),
    .D(_00225_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05015_ (
    .C(clkout),
    .D(_00226_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05016_ (
    .C(clkout),
    .D(_00227_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05017_ (
    .C(clkout),
    .D(_00228_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05018_ (
    .C(clkout),
    .D(_00229_),
    .E(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .Q(\u_8051_core.oc8051_memory_interface1.cdata [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05019_ (
    .C(clkout),
    .D(_00231_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05020_ (
    .C(clkout),
    .D(_00232_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05021_ (
    .C(clkout),
    .D(_00233_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05022_ (
    .C(clkout),
    .D(_00234_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05023_ (
    .C(clkout),
    .D(_00235_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05024_ (
    .C(clkout),
    .D(_00236_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05025_ (
    .C(clkout),
    .D(_00237_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05026_ (
    .C(clkout),
    .D(_00238_),
    .E(_00230_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[7] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05027_ (
    .C(clkout),
    .D(_00231_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05028_ (
    .C(clkout),
    .D(_00232_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05029_ (
    .C(clkout),
    .D(_00233_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05030_ (
    .C(clkout),
    .D(_00234_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05031_ (
    .C(clkout),
    .D(_00235_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05032_ (
    .C(clkout),
    .D(_00236_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05033_ (
    .C(clkout),
    .D(_00237_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05034_ (
    .C(clkout),
    .D(_00238_),
    .E(_00239_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[6] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05035_ (
    .C(clkout),
    .D(_00231_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05036_ (
    .C(clkout),
    .D(_00232_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05037_ (
    .C(clkout),
    .D(_00233_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05038_ (
    .C(clkout),
    .D(_00234_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05039_ (
    .C(clkout),
    .D(_00235_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05040_ (
    .C(clkout),
    .D(_00236_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05041_ (
    .C(clkout),
    .D(_00237_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05042_ (
    .C(clkout),
    .D(_00238_),
    .E(_00240_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[5] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05043_ (
    .C(clkout),
    .D(_00242_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05044_ (
    .C(clkout),
    .D(_00243_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05045_ (
    .C(clkout),
    .D(_00244_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05046_ (
    .C(clkout),
    .D(_00245_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05047_ (
    .C(clkout),
    .D(_00246_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05048_ (
    .C(clkout),
    .D(_00247_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05049_ (
    .C(clkout),
    .D(_00248_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05050_ (
    .C(clkout),
    .D(_00249_),
    .E(_00241_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[3] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05051_ (
    .C(clkout),
    .D(_00242_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05052_ (
    .C(clkout),
    .D(_00243_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05053_ (
    .C(clkout),
    .D(_00244_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05054_ (
    .C(clkout),
    .D(_00245_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05055_ (
    .C(clkout),
    .D(_00246_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05056_ (
    .C(clkout),
    .D(_00247_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05057_ (
    .C(clkout),
    .D(_00248_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05058_ (
    .C(clkout),
    .D(_00249_),
    .E(_00250_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[2] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05059_ (
    .C(clkout),
    .D(_00252_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05060_ (
    .C(clkout),
    .D(_00253_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05061_ (
    .C(clkout),
    .D(_00254_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05062_ (
    .C(clkout),
    .D(_00255_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05063_ (
    .C(clkout),
    .D(_00256_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05064_ (
    .C(clkout),
    .D(_00257_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05065_ (
    .C(clkout),
    .D(_00258_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05066_ (
    .C(clkout),
    .D(_00259_),
    .E(_00251_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[1] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05067_ (
    .C(clkout),
    .D(_00261_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05068_ (
    .C(clkout),
    .D(_00262_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05069_ (
    .C(clkout),
    .D(_00263_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05070_ (
    .C(clkout),
    .D(_00264_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05071_ (
    .C(clkout),
    .D(_00265_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05072_ (
    .C(clkout),
    .D(_00266_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05073_ (
    .C(clkout),
    .D(_00267_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05074_ (
    .C(clkout),
    .D(_00268_),
    .E(_00260_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[0] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05075_ (
    .C(clkout),
    .D(_00273_),
    .E(_00270_),
    .Q(_00269_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05076_ (
    .C(clkout),
    .D(_00274_),
    .E(_00270_),
    .Q(_00272_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05077_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [0]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05078_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [1]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05079_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [2]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05080_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [3]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05081_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [4]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05082_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [5]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05083_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [6]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05084_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [7]),
    .E(_03225_),
    .Q(\u_8051_core.oc8051_decoder1.op [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05085_ (
    .C(clkout),
    .D(_00275_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.alu_op [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05086_ (
    .C(clkout),
    .D(_00276_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.alu_op [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05087_ (
    .C(clkout),
    .D(_00277_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.alu_op [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05088_ (
    .C(clkout),
    .D(_00278_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.alu_op [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05089_ (
    .C(clkout),
    .D(_00279_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.cy_sel [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05090_ (
    .C(clkout),
    .D(_00280_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.cy_sel [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05091_ (
    .C(clkout),
    .D(_00281_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.psw_set [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05092_ (
    .C(clkout),
    .D(_00282_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.psw_set [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05093_ (
    .C(clkout),
    .D(_00283_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.ram_wr_sel [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05094_ (
    .C(clkout),
    .D(_00284_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.ram_wr_sel [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05095_ (
    .C(clkout),
    .D(_00285_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.ram_wr_sel [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05096_ (
    .C(clkout),
    .D(_00286_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.src_sel1 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05097_ (
    .C(clkout),
    .D(_00287_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.src_sel1 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05098_ (
    .C(clkout),
    .D(_00288_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.src_sel1 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05099_ (
    .C(clkout),
    .D(_00289_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.src_sel2 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05100_ (
    .C(clkout),
    .D(_00290_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.src_sel2 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05101_ (
    .C(clkout),
    .D(_00291_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.src_sel3 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05102_ (
    .C(clkout),
    .D(_00292_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.wr ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05103_ (
    .C(clkout),
    .D(_00293_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.wr_sfr [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05104_ (
    .C(clkout),
    .D(_00294_),
    .E(_00271_),
    .Q(\u_8051_core.oc8051_decoder1.wr_sfr [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05105_ (
    .C(clkout),
    .D(_00295_),
    .E(\u_8051_core.oc8051_alu1.enable_mul ),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.cycle [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05106_ (
    .C(clkout),
    .D(_00296_),
    .E(\u_8051_core.oc8051_alu1.enable_mul ),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.cycle [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05107_ (
    .C(clkout),
    .D(_00297_),
    .E(\u_8051_core.oc8051_alu1.enable_div ),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.cycle [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05108_ (
    .C(clkout),
    .D(_00298_),
    .E(\u_8051_core.oc8051_alu1.enable_div ),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.cycle [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05109_ (
    .C(clkout),
    .D(_00360_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05110_ (
    .C(clkout),
    .D(_00361_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05111_ (
    .C(clkout),
    .D(_00362_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05112_ (
    .C(clkout),
    .D(_00363_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05113_ (
    .C(clkout),
    .D(_00364_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05114_ (
    .C(clkout),
    .D(_00365_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05115_ (
    .C(clkout),
    .D(_00366_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05116_ (
    .C(clkout),
    .D(_00367_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des1 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05117_ (
    .C(clkout),
    .D(_00368_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05118_ (
    .C(clkout),
    .D(_00369_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05119_ (
    .C(clkout),
    .D(_00370_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05120_ (
    .C(clkout),
    .D(_00371_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05121_ (
    .C(clkout),
    .D(_00372_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05122_ (
    .C(clkout),
    .D(_00373_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05123_ (
    .C(clkout),
    .D(_00374_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05124_ (
    .C(clkout),
    .D(_00375_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.des2 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05125_ (
    .C(clkout),
    .D(_00376_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.desAc ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05126_ (
    .C(clkout),
    .D(_00377_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.desCy ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05127_ (
    .C(clkout),
    .D(_00378_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.desOv ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05128_ (
    .C(clkout),
    .D(_00379_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05129_ (
    .C(clkout),
    .D(_00380_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05130_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05131_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05132_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05133_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05134_ (
    .C(clkout),
    .D(_00381_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05135_ (
    .C(clkout),
    .D(_00382_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05136_ (
    .C(clkout),
    .D(_00383_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05137_ (
    .C(clkout),
    .D(_00384_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05138_ (
    .C(clkout),
    .D(_00385_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05139_ (
    .C(clkout),
    .D(_00386_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05140_ (
    .C(clkout),
    .D(_00387_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05141_ (
    .C(clkout),
    .D(_00388_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05142_ (
    .C(clkout),
    .D(_00389_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05143_ (
    .C(clkout),
    .D(_00390_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05144_ (
    .C(clkout),
    .D(_00391_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05145_ (
    .C(clkout),
    .D(_00392_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05146_ (
    .C(clkout),
    .D(_00393_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05147_ (
    .C(clkout),
    .D(_00394_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05148_ (
    .C(clkout),
    .D(_00395_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05149_ (
    .C(clkout),
    .D(_00396_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05150_ (
    .C(clkout),
    .D(_00397_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05151_ (
    .C(clkout),
    .D(_00398_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05152_ (
    .C(clkout),
    .D(_00399_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05153_ (
    .C(clkout),
    .D(_00400_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05154_ (
    .C(clkout),
    .D(_00401_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05155_ (
    .C(clkout),
    .D(_00402_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [13]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05156_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05157_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05158_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05159_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05160_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05161_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05162_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05163_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op1 [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_alu_src_sel1.op1_r [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05164_ (
    .C(clkout),
    .D(_00403_),
    .E(1'h1),
    .Q(_00444_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05165_ (
    .C(clkout),
    .D(_00404_),
    .E(1'h1),
    .Q(_00445_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05166_ (
    .C(clkout),
    .D(_00405_),
    .E(1'h1),
    .Q(_00213_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05167_ (
    .C(clkout),
    .D(_00406_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_decoder1.ram_rd_sel_r [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05168_ (
    .C(clkout),
    .D(_00407_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_decoder1.ram_rd_sel_r [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05169_ (
    .C(clkout),
    .D(_00408_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_decoder1.ram_rd_sel_r [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05170_ (
    .C(clkout),
    .D(\u_8051_core.bit_addr ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_indi_addr1.wr_bit_r ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05171_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.istb_t ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.cdone ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05172_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.dack_ir ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05173_ (
    .C(clkout),
    .D(_00409_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.dmem_wait ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05174_ (
    .C(clkout),
    .D(_00410_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.dwe_o ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05175_ (
    .C(clkout),
    .D(_00411_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.int_ack ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05176_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.int_ack_t ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.int_ack_buff ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05177_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05178_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05179_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05180_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05181_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05182_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05183_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05184_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op2 [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op2_buff [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05185_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05186_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05187_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05188_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05189_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05190_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05191_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05192_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu_src_sel1.op3 [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.op3_buff [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05193_ (
    .C(clkout),
    .D(_00413_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05194_ (
    .C(clkout),
    .D(_00416_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05195_ (
    .C(clkout),
    .D(_00417_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05196_ (
    .C(clkout),
    .D(_00418_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05197_ (
    .C(clkout),
    .D(_00419_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05198_ (
    .C(clkout),
    .D(_00420_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05199_ (
    .C(clkout),
    .D(_00426_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_wr_r ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05200_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.pc_wr_r ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_wr_r2 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05201_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.rd_addr [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rd_addr_r ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05202_ (
    .C(clkout),
    .D(_00427_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rd_ind ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05203_ (
    .C(clkout),
    .D(_00428_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.reti ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05204_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05205_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05206_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05207_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05208_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05209_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05210_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05211_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.ri_out [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.ri_r [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05212_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_indi_addr1.sel ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rn_r [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05213_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_decoder1.op1_c [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rn_r [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05214_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_decoder1.op1_c [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rn_r [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05215_ (
    .C(clkout),
    .D(\u_8051_core.bank_sel [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rn_r [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05216_ (
    .C(clkout),
    .D(\u_8051_core.bank_sel [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_memory_interface1.rn_r [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05217_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.rd_addr [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.bit_select [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05218_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.rd_addr [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.bit_select [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05219_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.rd_addr [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.bit_select [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05220_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.rd_en ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.rd_en_r ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05221_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05222_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05223_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05224_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05225_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05226_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05227_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05228_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_ram_top1.wr_data_r [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05229_ (
    .C(clkout),
    .D(_00429_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.bit_out ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05230_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [0]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05231_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [1]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05232_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [2]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05233_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05234_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05235_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05236_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05237_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05238_ (
    .C(clkout),
    .D(_00430_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05239_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 ),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tf0_buff ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05240_ (
    .C(clkout),
    .D(_00431_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.tf1_buff ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05241_ (
    .C(clkout),
    .D(_00432_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_sp1.pop ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05242_ (
    .C(clkout),
    .D(_00433_),
    .E(1'h1),
    .Q(_00446_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05243_ (
    .C(clkout),
    .D(_00434_),
    .E(1'h1),
    .Q(_00447_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05244_ (
    .C(clkout),
    .D(_00435_),
    .E(1'h1),
    .Q(_00448_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05245_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.sp [3]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05246_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.sp [4]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05247_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.sp [5]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05248_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.sp [6]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05249_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.sp [7]),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05250_ (
    .C(clkout),
    .D(_00436_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05251_ (
    .C(clkout),
    .D(_00437_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1 ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05252_ (
    .C(clkout),
    .D(_00438_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.pres_ow ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05253_ (
    .C(clkout),
    .D(_00439_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.prescaler [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05254_ (
    .C(clkout),
    .D(_00440_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.prescaler [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05255_ (
    .C(clkout),
    .D(_00441_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.prescaler [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05256_ (
    .C(clkout),
    .D(_00442_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.prescaler [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _05257_ (
    .C(clkout),
    .D(_00443_),
    .E(1'h1),
    .Q(\u_8051_core.oc8051_sfr1.wait_data ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _05258_ (
    .C(clkout),
    .D(1'h1),
    .E(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_en ),
    .Q(emulate_reset_emu_arst_sel_20653),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05259_ (
    .C(clkout),
    .D(_00449_),
    .E(_00178_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05260_ (
    .C(clkout),
    .D(_00450_),
    .E(_00178_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05261_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05262_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05263_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05264_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05265_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05266_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05267_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _05268_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05269_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [4], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[4] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05270_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [3], \u_wb_gmac_tx.wbo_addr [1], ext_reg_addr[3], \u_wb_gmac_rx.wbo_addr [1] }),
    .Y(_01438_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05271_ (
    .A({ \u_wb_crossbar.slave_busy [4], _01438_ }),
    .Y(_01439_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05272_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [4], \u_wb_gmac_tx.wbo_addr [2], ext_reg_addr[4], \u_wb_gmac_rx.wbo_addr [2] }),
    .Y(_01440_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05273_ (
    .A({ \u_wb_crossbar.slave_busy [4], _01440_ }),
    .Y(_01441_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05274_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [1:0], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_wb_gmac_tx.wbo_cyc , ext_reg_cs, \u_wb_gmac_rx.wbo_cyc  }),
    .Y(_01442_)
  );
  \$lut  #(
    .LUT(64'hccf000aa00000000),
    .WIDTH(32'h00000006)
  ) _05275_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], ext_reg_wr, \u_8051_core.oc8051_memory_interface1.dwe_o , \u_wb_gmac_rx.wbo_we  }),
    .Y(_01443_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05276_ (
    .A({ _01443_, _01442_ }),
    .Y(_01444_)
  );
  \$lut  #(
    .LUT(64'h11fff0ff00000000),
    .WIDTH(32'h00000006)
  ) _05277_ (
    .A({ _01444_, \u_wb_crossbar.slave_mx_id[4] [0], \u_wb_crossbar.slave_mx_id[4] [1], ext_reg_be[0], \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1] }),
    .Y(_01445_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05278_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [2], \u_wb_gmac_tx.wbo_addr [0], ext_reg_addr[2], \u_wb_gmac_rx.wbo_addr [0] }),
    .Y(_01446_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05279_ (
    .A({ \u_wb_crossbar.slave_busy [4], _01446_ }),
    .Y(_01447_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05280_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [5], \u_wb_gmac_tx.wbo_addr [3], ext_reg_addr[5], \u_wb_gmac_rx.wbo_addr [3] }),
    .Y(_01448_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05281_ (
    .A({ \u_wb_crossbar.slave_busy [4], _01448_ }),
    .Y(_01449_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05282_ (
    .A({ _01449_, _01447_ }),
    .Y(_01450_)
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _05283_ (
    .A({ \u_eth_dut.u_mac_core.rx_sts_crc_err_o , _01441_, _01450_, _01445_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in , _01439_ }),
    .Y(_00000_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05284_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [3], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[3] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _05285_ (
    .A({ \u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o , _01441_, _01450_, _01445_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in , _01439_ }),
    .Y(_00001_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05286_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1] }),
    .Y(_01451_)
  );
  \$lut  #(
    .LUT(64'hf0aafccc00000000),
    .WIDTH(32'h00000006)
  ) _05287_ (
    .A({ _01444_, \u_wb_crossbar.slave_mx_id[4] [1:0], _01451_, \u_wb_gmac_rx.wbo_be [3], ext_reg_be[3] }),
    .Y(_01452_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05288_ (
    .A({ _01441_, _01452_, _01449_, _01447_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05289_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [16], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[16] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05290_ (
    .A(\u_8051_core.oc8051_memory_interface1.dadr_ot [1:0]),
    .Y(_01453_)
  );
  \$lut  #(
    .LUT(64'hf0aafccc00000000),
    .WIDTH(32'h00000006)
  ) _05291_ (
    .A({ _01444_, \u_wb_crossbar.slave_mx_id[4] [1:0], _01453_, \u_wb_gmac_rx.wbo_be [2], ext_reg_be[2] }),
    .Y(_01454_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05292_ (
    .A({ _01441_, _01454_, _01449_, _01447_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05293_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [20], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[20] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05294_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [21], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[21] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05295_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [23], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[23] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05296_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1] }),
    .Y(_01455_)
  );
  \$lut  #(
    .LUT(64'hf0aaffcc00000000),
    .WIDTH(32'h00000006)
  ) _05297_ (
    .A({ _01444_, \u_wb_crossbar.slave_mx_id[4] [1:0], _01455_, \u_wb_gmac_rx.wbo_be [1], ext_reg_be[1] }),
    .Y(_01456_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05298_ (
    .A({ _01441_, _01456_, _01449_, _01447_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05299_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [5], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[5] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05300_ (
    .A({ _01441_, _01445_, _01449_, _01447_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05301_ (
    .A({ _01449_, _01456_, _01447_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05302_ (
    .A({ _01449_, _01445_, _01447_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05303_ (
    .A({ _01456_, _01447_, _01441_, _01439_, _01449_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05304_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [7], \u_eth_dut.u_mac_rxfifo.mem[4] [7], \u_eth_dut.u_mac_rxfifo.mem[1] [7], \u_eth_dut.u_mac_rxfifo.mem[0] [7] }),
    .Y(_01457_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05305_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [7], \u_eth_dut.u_mac_rxfifo.mem[20] [7], \u_eth_dut.u_mac_rxfifo.mem[17] [7], \u_eth_dut.u_mac_rxfifo.mem[16] [7] }),
    .Y(_01458_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05306_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[8] [7], \u_eth_dut.u_mac_rxfifo.mem[9] [7], \u_eth_dut.u_mac_rxfifo.mem[12] [7], \u_eth_dut.u_mac_rxfifo.mem[13] [7] }),
    .Y(_01459_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05307_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [7], \u_eth_dut.u_mac_rxfifo.mem[28] [7], \u_eth_dut.u_mac_rxfifo.mem[25] [7], \u_eth_dut.u_mac_rxfifo.mem[24] [7] }),
    .Y(_01460_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05308_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01457_, _01458_, _01459_, _01460_ }),
    .Y(_01461_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05309_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [7], \u_eth_dut.u_mac_rxfifo.mem[6] [7], \u_eth_dut.u_mac_rxfifo.mem[3] [7], \u_eth_dut.u_mac_rxfifo.mem[2] [7] }),
    .Y(_01462_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05310_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [7], \u_eth_dut.u_mac_rxfifo.mem[22] [7], \u_eth_dut.u_mac_rxfifo.mem[19] [7], \u_eth_dut.u_mac_rxfifo.mem[18] [7] }),
    .Y(_01463_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05311_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [7], \u_eth_dut.u_mac_rxfifo.mem[14] [7], \u_eth_dut.u_mac_rxfifo.mem[11] [7], \u_eth_dut.u_mac_rxfifo.mem[10] [7] }),
    .Y(_01464_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05312_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [7], \u_eth_dut.u_mac_rxfifo.mem[30] [7], \u_eth_dut.u_mac_rxfifo.mem[27] [7], \u_eth_dut.u_mac_rxfifo.mem[26] [7] }),
    .Y(_01465_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05313_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01462_, _01463_, _01464_, _01465_ }),
    .Y(_01466_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05314_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01461_, _01466_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05315_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [6], \u_eth_dut.u_mac_rxfifo.mem[4] [6], \u_eth_dut.u_mac_rxfifo.mem[1] [6], \u_eth_dut.u_mac_rxfifo.mem[0] [6] }),
    .Y(_01467_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05316_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [6], \u_eth_dut.u_mac_rxfifo.mem[20] [6], \u_eth_dut.u_mac_rxfifo.mem[17] [6], \u_eth_dut.u_mac_rxfifo.mem[16] [6] }),
    .Y(_01468_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05317_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[8] [6], \u_eth_dut.u_mac_rxfifo.mem[9] [6], \u_eth_dut.u_mac_rxfifo.mem[12] [6], \u_eth_dut.u_mac_rxfifo.mem[13] [6] }),
    .Y(_01469_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05318_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [6], \u_eth_dut.u_mac_rxfifo.mem[28] [6], \u_eth_dut.u_mac_rxfifo.mem[25] [6], \u_eth_dut.u_mac_rxfifo.mem[24] [6] }),
    .Y(_01470_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05319_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01467_, _01468_, _01469_, _01470_ }),
    .Y(_01471_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05320_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [6], \u_eth_dut.u_mac_rxfifo.mem[6] [6], \u_eth_dut.u_mac_rxfifo.mem[3] [6], \u_eth_dut.u_mac_rxfifo.mem[2] [6] }),
    .Y(_01472_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05321_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [6], \u_eth_dut.u_mac_rxfifo.mem[22] [6], \u_eth_dut.u_mac_rxfifo.mem[19] [6], \u_eth_dut.u_mac_rxfifo.mem[18] [6] }),
    .Y(_01473_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05322_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [6], \u_eth_dut.u_mac_rxfifo.mem[14] [6], \u_eth_dut.u_mac_rxfifo.mem[11] [6], \u_eth_dut.u_mac_rxfifo.mem[10] [6] }),
    .Y(_01474_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05323_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [6], \u_eth_dut.u_mac_rxfifo.mem[30] [6], \u_eth_dut.u_mac_rxfifo.mem[27] [6], \u_eth_dut.u_mac_rxfifo.mem[26] [6] }),
    .Y(_01475_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05324_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01472_, _01473_, _01474_, _01475_ }),
    .Y(_01476_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05325_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01471_, _01476_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05326_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [5], \u_eth_dut.u_mac_rxfifo.mem[4] [5], \u_eth_dut.u_mac_rxfifo.mem[1] [5], \u_eth_dut.u_mac_rxfifo.mem[0] [5] }),
    .Y(_01477_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05327_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [5], \u_eth_dut.u_mac_rxfifo.mem[20] [5], \u_eth_dut.u_mac_rxfifo.mem[17] [5], \u_eth_dut.u_mac_rxfifo.mem[16] [5] }),
    .Y(_01478_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05328_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[13] [5], \u_eth_dut.u_mac_rxfifo.mem[12] [5], \u_eth_dut.u_mac_rxfifo.mem[9] [5], \u_eth_dut.u_mac_rxfifo.mem[8] [5] }),
    .Y(_01479_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05329_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [5], \u_eth_dut.u_mac_rxfifo.mem[28] [5], \u_eth_dut.u_mac_rxfifo.mem[25] [5], \u_eth_dut.u_mac_rxfifo.mem[24] [5] }),
    .Y(_01480_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05330_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01477_, _01478_, _01479_, _01480_ }),
    .Y(_01481_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05331_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [5], \u_eth_dut.u_mac_rxfifo.mem[6] [5], \u_eth_dut.u_mac_rxfifo.mem[3] [5], \u_eth_dut.u_mac_rxfifo.mem[2] [5] }),
    .Y(_01482_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05332_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [5], \u_eth_dut.u_mac_rxfifo.mem[22] [5], \u_eth_dut.u_mac_rxfifo.mem[19] [5], \u_eth_dut.u_mac_rxfifo.mem[18] [5] }),
    .Y(_01483_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05333_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [5], \u_eth_dut.u_mac_rxfifo.mem[14] [5], \u_eth_dut.u_mac_rxfifo.mem[11] [5], \u_eth_dut.u_mac_rxfifo.mem[10] [5] }),
    .Y(_01484_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05334_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [5], \u_eth_dut.u_mac_rxfifo.mem[30] [5], \u_eth_dut.u_mac_rxfifo.mem[27] [5], \u_eth_dut.u_mac_rxfifo.mem[26] [5] }),
    .Y(_01485_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05335_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01482_, _01483_, _01484_, _01485_ }),
    .Y(_01486_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05336_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01481_, _01486_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05337_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [4], \u_eth_dut.u_mac_rxfifo.mem[4] [4], \u_eth_dut.u_mac_rxfifo.mem[1] [4], \u_eth_dut.u_mac_rxfifo.mem[0] [4] }),
    .Y(_01487_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05338_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [4], \u_eth_dut.u_mac_rxfifo.mem[20] [4], \u_eth_dut.u_mac_rxfifo.mem[17] [4], \u_eth_dut.u_mac_rxfifo.mem[16] [4] }),
    .Y(_01488_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05339_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[8] [4], \u_eth_dut.u_mac_rxfifo.mem[9] [4], \u_eth_dut.u_mac_rxfifo.mem[12] [4], \u_eth_dut.u_mac_rxfifo.mem[13] [4] }),
    .Y(_01489_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05340_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [4], \u_eth_dut.u_mac_rxfifo.mem[28] [4], \u_eth_dut.u_mac_rxfifo.mem[25] [4], \u_eth_dut.u_mac_rxfifo.mem[24] [4] }),
    .Y(_01490_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05341_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01487_, _01488_, _01489_, _01490_ }),
    .Y(_01491_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05342_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [4], \u_eth_dut.u_mac_rxfifo.mem[6] [4], \u_eth_dut.u_mac_rxfifo.mem[3] [4], \u_eth_dut.u_mac_rxfifo.mem[2] [4] }),
    .Y(_01492_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05343_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [4], \u_eth_dut.u_mac_rxfifo.mem[22] [4], \u_eth_dut.u_mac_rxfifo.mem[19] [4], \u_eth_dut.u_mac_rxfifo.mem[18] [4] }),
    .Y(_01493_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05344_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [4], \u_eth_dut.u_mac_rxfifo.mem[14] [4], \u_eth_dut.u_mac_rxfifo.mem[11] [4], \u_eth_dut.u_mac_rxfifo.mem[10] [4] }),
    .Y(_01494_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05345_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [4], \u_eth_dut.u_mac_rxfifo.mem[30] [4], \u_eth_dut.u_mac_rxfifo.mem[27] [4], \u_eth_dut.u_mac_rxfifo.mem[26] [4] }),
    .Y(_01495_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05346_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01492_, _01493_, _01494_, _01495_ }),
    .Y(_01496_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05347_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01491_, _01496_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [4])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05348_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[13] [3], \u_eth_dut.u_mac_rxfifo.mem[12] [3], \u_eth_dut.u_mac_rxfifo.mem[9] [3], \u_eth_dut.u_mac_rxfifo.mem[8] [3] }),
    .Y(_01497_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05349_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [3], \u_eth_dut.u_mac_rxfifo.mem[14] [3], \u_eth_dut.u_mac_rxfifo.mem[11] [3], \u_eth_dut.u_mac_rxfifo.mem[10] [3] }),
    .Y(_01498_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05350_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01497_, _01498_ }),
    .Y(_01499_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05351_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[30] [3], \u_eth_dut.u_mac_rxfifo.mem[28] [3], \u_eth_dut.u_mac_rxfifo.mem[26] [3], \u_eth_dut.u_mac_rxfifo.mem[24] [3] }),
    .Y(_01500_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05352_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [3], \u_eth_dut.u_mac_rxfifo.mem[29] [3], \u_eth_dut.u_mac_rxfifo.mem[27] [3], \u_eth_dut.u_mac_rxfifo.mem[25] [3] }),
    .Y(_01501_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _05353_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], _01500_, _01501_ }),
    .Y(_01502_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05354_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [3], \u_eth_dut.u_mac_rxfifo.mem[4] [3], \u_eth_dut.u_mac_rxfifo.mem[1] [3], \u_eth_dut.u_mac_rxfifo.mem[0] [3] }),
    .Y(_01503_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05355_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [3], \u_eth_dut.u_mac_rxfifo.mem[6] [3], \u_eth_dut.u_mac_rxfifo.mem[3] [3], \u_eth_dut.u_mac_rxfifo.mem[2] [3] }),
    .Y(_01504_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05356_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[16] [3], \u_eth_dut.u_mac_rxfifo.mem[17] [3], \u_eth_dut.u_mac_rxfifo.mem[20] [3], \u_eth_dut.u_mac_rxfifo.mem[21] [3] }),
    .Y(_01505_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05357_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [3], \u_eth_dut.u_mac_rxfifo.mem[22] [3], \u_eth_dut.u_mac_rxfifo.mem[19] [3], \u_eth_dut.u_mac_rxfifo.mem[18] [3] }),
    .Y(_01506_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05358_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [4], \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01503_, _01504_, _01505_, _01506_ }),
    .Y(_01507_)
  );
  \$lut  #(
    .LUT(32'h55cc0f0f),
    .WIDTH(32'h00000005)
  ) _05359_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01507_, _01499_, _01502_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05360_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [2], \u_eth_dut.u_mac_rxfifo.mem[4] [2], \u_eth_dut.u_mac_rxfifo.mem[1] [2], \u_eth_dut.u_mac_rxfifo.mem[0] [2] }),
    .Y(_01508_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05361_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [2], \u_eth_dut.u_mac_rxfifo.mem[20] [2], \u_eth_dut.u_mac_rxfifo.mem[17] [2], \u_eth_dut.u_mac_rxfifo.mem[16] [2] }),
    .Y(_01509_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05362_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[8] [2], \u_eth_dut.u_mac_rxfifo.mem[9] [2], \u_eth_dut.u_mac_rxfifo.mem[12] [2], \u_eth_dut.u_mac_rxfifo.mem[13] [2] }),
    .Y(_01510_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05363_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [2], \u_eth_dut.u_mac_rxfifo.mem[28] [2], \u_eth_dut.u_mac_rxfifo.mem[25] [2], \u_eth_dut.u_mac_rxfifo.mem[24] [2] }),
    .Y(_01511_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05364_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01508_, _01509_, _01510_, _01511_ }),
    .Y(_01512_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05365_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [2], \u_eth_dut.u_mac_rxfifo.mem[6] [2], \u_eth_dut.u_mac_rxfifo.mem[3] [2], \u_eth_dut.u_mac_rxfifo.mem[2] [2] }),
    .Y(_01513_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05366_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [2], \u_eth_dut.u_mac_rxfifo.mem[22] [2], \u_eth_dut.u_mac_rxfifo.mem[19] [2], \u_eth_dut.u_mac_rxfifo.mem[18] [2] }),
    .Y(_01514_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05367_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[10] [2], \u_eth_dut.u_mac_rxfifo.mem[11] [2], \u_eth_dut.u_mac_rxfifo.mem[14] [2], \u_eth_dut.u_mac_rxfifo.mem[15] [2] }),
    .Y(_01515_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05368_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [2], \u_eth_dut.u_mac_rxfifo.mem[30] [2], \u_eth_dut.u_mac_rxfifo.mem[27] [2], \u_eth_dut.u_mac_rxfifo.mem[26] [2] }),
    .Y(_01516_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05369_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01513_, _01514_, _01515_, _01516_ }),
    .Y(_01517_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05370_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01512_, _01517_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05371_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [1], \u_eth_dut.u_mac_rxfifo.mem[4] [1], \u_eth_dut.u_mac_rxfifo.mem[1] [1], \u_eth_dut.u_mac_rxfifo.mem[0] [1] }),
    .Y(_01518_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05372_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [1], \u_eth_dut.u_mac_rxfifo.mem[20] [1], \u_eth_dut.u_mac_rxfifo.mem[17] [1], \u_eth_dut.u_mac_rxfifo.mem[16] [1] }),
    .Y(_01519_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05373_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[8] [1], \u_eth_dut.u_mac_rxfifo.mem[9] [1], \u_eth_dut.u_mac_rxfifo.mem[12] [1], \u_eth_dut.u_mac_rxfifo.mem[13] [1] }),
    .Y(_01520_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05374_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [1], \u_eth_dut.u_mac_rxfifo.mem[28] [1], \u_eth_dut.u_mac_rxfifo.mem[25] [1], \u_eth_dut.u_mac_rxfifo.mem[24] [1] }),
    .Y(_01521_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05375_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01518_, _01519_, _01520_, _01521_ }),
    .Y(_01522_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05376_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [1], \u_eth_dut.u_mac_rxfifo.mem[6] [1], \u_eth_dut.u_mac_rxfifo.mem[3] [1], \u_eth_dut.u_mac_rxfifo.mem[2] [1] }),
    .Y(_01523_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05377_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [1], \u_eth_dut.u_mac_rxfifo.mem[22] [1], \u_eth_dut.u_mac_rxfifo.mem[19] [1], \u_eth_dut.u_mac_rxfifo.mem[18] [1] }),
    .Y(_01524_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05378_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [1], \u_eth_dut.u_mac_rxfifo.mem[14] [1], \u_eth_dut.u_mac_rxfifo.mem[11] [1], \u_eth_dut.u_mac_rxfifo.mem[10] [1] }),
    .Y(_01525_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05379_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [1], \u_eth_dut.u_mac_rxfifo.mem[30] [1], \u_eth_dut.u_mac_rxfifo.mem[27] [1], \u_eth_dut.u_mac_rxfifo.mem[26] [1] }),
    .Y(_01526_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05380_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01523_, _01524_, _01525_, _01526_ }),
    .Y(_01527_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05381_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01522_, _01527_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [1])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05382_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [0], \u_eth_dut.u_mac_rxfifo.mem[4] [0], \u_eth_dut.u_mac_rxfifo.mem[1] [0], \u_eth_dut.u_mac_rxfifo.mem[0] [0] }),
    .Y(_01528_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05383_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [0], \u_eth_dut.u_mac_rxfifo.mem[20] [0], \u_eth_dut.u_mac_rxfifo.mem[17] [0], \u_eth_dut.u_mac_rxfifo.mem[16] [0] }),
    .Y(_01529_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05384_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[13] [0], \u_eth_dut.u_mac_rxfifo.mem[12] [0], \u_eth_dut.u_mac_rxfifo.mem[9] [0], \u_eth_dut.u_mac_rxfifo.mem[8] [0] }),
    .Y(_01530_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05385_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [0], \u_eth_dut.u_mac_rxfifo.mem[28] [0], \u_eth_dut.u_mac_rxfifo.mem[25] [0], \u_eth_dut.u_mac_rxfifo.mem[24] [0] }),
    .Y(_01531_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05386_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01528_, _01529_, _01530_, _01531_ }),
    .Y(_01532_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05387_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [0], \u_eth_dut.u_mac_rxfifo.mem[6] [0], \u_eth_dut.u_mac_rxfifo.mem[3] [0], \u_eth_dut.u_mac_rxfifo.mem[2] [0] }),
    .Y(_01533_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05388_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [0], \u_eth_dut.u_mac_rxfifo.mem[22] [0], \u_eth_dut.u_mac_rxfifo.mem[19] [0], \u_eth_dut.u_mac_rxfifo.mem[18] [0] }),
    .Y(_01534_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05389_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [0], \u_eth_dut.u_mac_rxfifo.mem[14] [0], \u_eth_dut.u_mac_rxfifo.mem[11] [0], \u_eth_dut.u_mac_rxfifo.mem[10] [0] }),
    .Y(_01535_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05390_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[31] [0], \u_eth_dut.u_mac_rxfifo.mem[30] [0], \u_eth_dut.u_mac_rxfifo.mem[27] [0], \u_eth_dut.u_mac_rxfifo.mem[26] [0] }),
    .Y(_01536_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05391_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01533_, _01534_, _01535_, _01536_ }),
    .Y(_01537_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05392_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01532_, _01537_ }),
    .Y(\u_eth_dut.app_rxfifo_rdata_o [0])
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05393_ (
    .A({ _01445_, _01447_, _01441_, _01439_, _01449_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05394_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [25], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[25] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05395_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [26], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[26] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05396_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [28], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[28] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05397_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [30], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[30] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _05398_ (
    .A({ _01439_, _01452_, _01441_, _01449_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05399_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [24], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[24] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05400_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [27], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[27] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _05401_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [29], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[29] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _05402_ (
    .A({ _01439_, _01454_, _01441_, _01449_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _05403_ (
    .A({ _01439_, _01456_, _01441_, _01449_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _05404_ (
    .A({ _01454_, _01450_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05405_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [0], \u_wb_crossbar.slave_mx_id[1] [1], \u_wb_gmac_rx.wbo_addr [5], ext_reg_addr[7], \u_wb_gmac_tx.wbo_addr [5], \u_8051_core.oc8051_memory_interface1.dadr_ot [7] }),
    .Y(_01538_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05406_ (
    .A({ \u_wb_crossbar.slave_busy [1], _01538_ }),
    .Y(wb_xram_adr[7])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05407_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [6], \u_wb_gmac_tx.wbo_addr [4], ext_reg_addr[6], \u_wb_gmac_rx.wbo_addr [4] }),
    .Y(_01539_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05408_ (
    .A({ \u_wb_crossbar.slave_busy [1], _01539_ }),
    .Y(wb_xram_adr[6])
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _05409_ (
    .A({ _01450_, _01445_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _05410_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], _03431_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg  }),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs )
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _05411_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs  }),
    .Y(_00002_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _05412_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [2], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [3], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [4], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [5] }),
    .Y(_01540_)
  );
  \$lut  #(
    .LUT(64'hf7feef7fef7ff7fe),
    .WIDTH(32'h00000006)
  ) _05413_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [0], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [1], \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [2], _01540_ }),
    .Y(_01541_)
  );
  \$lut  #(
    .LUT(64'hfaf3afcf773fddfc),
    .WIDTH(32'h00000006)
  ) _05414_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5], \u_eth_dut.u_mac_txfifo.rd_ptr [3], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [4], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [5], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [3] }),
    .Y(_01542_)
  );
  \$lut  #(
    .LUT(64'h202abfba22aaffbb),
    .WIDTH(32'h00000006)
  ) _05415_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [1:0], \u_eth_dut.u_mac_txfifo.rd_ptr [1], _01540_ }),
    .Y(_01543_)
  );
  \$lut  #(
    .LUT(64'h4114144114414114),
    .WIDTH(32'h00000006)
  ) _05416_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [3], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [4], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [5], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _01543_, _01542_ }),
    .Y(_01544_)
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _05417_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [5:2], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [0] }),
    .Y(_01545_)
  );
  \$lut  #(
    .LUT(64'hefefefefffffff00),
    .WIDTH(32'h00000006)
  ) _05418_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [5:4], phy_tx_en, _01545_, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [7:6] }),
    .Y(_01546_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _05419_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], _01546_ }),
    .Y(_01547_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _05420_ (
    .A({ _01547_, _01544_, _01541_, _01542_ }),
    .Y(_00012_)
  );
  \$lut  #(
    .LUT(16'h00bf),
    .WIDTH(32'h00000004)
  ) _05421_ (
    .A({ _00012_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg  }),
    .Y(_01378_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05422_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg  }),
    .Y(_01548_)
  );
  \$lut  #(
    .LUT(64'hf800000000000000),
    .WIDTH(32'h00000006)
  ) _05423_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [4], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [5], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3:2], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [1] }),
    .Y(_01549_)
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _05424_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [15:10]),
    .Y(_01550_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _05425_ (
    .A({ _01550_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [9:6] }),
    .Y(_01551_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05426_ (
    .A({ _01551_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out , _01549_ }),
    .Y(_01552_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05427_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out , _01552_ }),
    .Y(_01553_)
  );
  \$lut  #(
    .LUT(64'hff00000040404040),
    .WIDTH(32'h00000006)
  ) _05428_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], _01553_, \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , _01548_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2:1] }),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld )
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _05429_ (
    .A({ _01378_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld  }),
    .Y(_00003_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05430_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [8], \u_eth_dut.u_mac_txfifo.mem[28] [8], \u_eth_dut.u_mac_txfifo.mem[25] [8], \u_eth_dut.u_mac_txfifo.mem[24] [8] }),
    .Y(_01554_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05431_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [8], \u_eth_dut.u_mac_txfifo.mem[20] [8], \u_eth_dut.u_mac_txfifo.mem[17] [8], \u_eth_dut.u_mac_txfifo.mem[16] [8] }),
    .Y(_01555_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05432_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [8], \u_eth_dut.u_mac_txfifo.mem[30] [8], \u_eth_dut.u_mac_txfifo.mem[27] [8], \u_eth_dut.u_mac_txfifo.mem[26] [8] }),
    .Y(_01556_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05433_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [8], \u_eth_dut.u_mac_txfifo.mem[22] [8], \u_eth_dut.u_mac_txfifo.mem[19] [8], \u_eth_dut.u_mac_txfifo.mem[18] [8] }),
    .Y(_01557_)
  );
  \$lut  #(
    .LUT(64'hccccaaaaff00f0f0),
    .WIDTH(32'h00000006)
  ) _05434_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _01554_, _01555_, _01556_, _01557_ }),
    .Y(_01558_)
  );
  \$lut  #(
    .LUT(64'h00ff55550f0f3333),
    .WIDTH(32'h00000006)
  ) _05435_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [8], \u_eth_dut.u_mac_txfifo.mem[12] [8], \u_eth_dut.u_mac_txfifo.mem[8] [8], \u_eth_dut.u_mac_txfifo.mem[9] [8] }),
    .Y(_01559_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05436_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [8], \u_eth_dut.u_mac_txfifo.mem[4] [8], \u_eth_dut.u_mac_txfifo.mem[1] [8], \u_eth_dut.u_mac_txfifo.mem[0] [8] }),
    .Y(_01560_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05437_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [8], \u_eth_dut.u_mac_txfifo.mem[14] [8], \u_eth_dut.u_mac_txfifo.mem[11] [8], \u_eth_dut.u_mac_txfifo.mem[10] [8] }),
    .Y(_01561_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05438_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[7] [8], \u_eth_dut.u_mac_txfifo.mem[6] [8], \u_eth_dut.u_mac_txfifo.mem[3] [8], \u_eth_dut.u_mac_txfifo.mem[2] [8] }),
    .Y(_01562_)
  );
  \$lut  #(
    .LUT(64'hccccaaaaff00f0f0),
    .WIDTH(32'h00000006)
  ) _05439_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _01559_, _01560_, _01561_, _01562_ }),
    .Y(_01563_)
  );
  \$lut  #(
    .LUT(16'h0305),
    .WIDTH(32'h00000004)
  ) _05440_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld , _01558_, _01563_ }),
    .Y(_00004_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _05441_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.d_sync_out , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs  }),
    .Y(_00006_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05442_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2] }),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs )
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _05443_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs , _00006_ }),
    .Y(_00005_)
  );
  \$lut  #(
    .LUT(16'hff01),
    .WIDTH(32'h00000004)
  ) _05444_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1] }),
    .Y(_00007_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _05445_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [4], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [5], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3:2] }),
    .Y(_01564_)
  );
  \$lut  #(
    .LUT(64'h440f000000000000),
    .WIDTH(32'h00000006)
  ) _05446_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg , _03431_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out , _01552_ }),
    .Y(_01565_)
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _05447_ (
    .A({ _01565_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , _01564_, _01551_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2] }),
    .Y(_00897_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05448_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0], _00897_ }),
    .Y(_00008_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _05449_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], _00897_ }),
    .Y(_00009_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _05450_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _00897_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0] }),
    .Y(_00010_)
  );
  \$lut  #(
    .LUT(32'h007f0000),
    .WIDTH(32'h00000005)
  ) _05451_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2], _01564_, _01551_, \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack  }),
    .Y(_01566_)
  );
  \$lut  #(
    .LUT(64'h00b000ffffffffff),
    .WIDTH(32'h00000006)
  ) _05452_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], _01566_, \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , _03431_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg  }),
    .Y(_00011_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _05453_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg , _01552_ }),
    .Y(_00013_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _05454_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg , \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , _01552_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_01567_)
  );
  \$lut  #(
    .LUT(64'h3035ff3000000000),
    .WIDTH(32'h00000006)
  ) _05455_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2:0], _01567_, _01548_ }),
    .Y(_00014_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05456_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[5] [8], \u_eth_dut.u_mac_rxfifo.mem[4] [8], \u_eth_dut.u_mac_rxfifo.mem[1] [8], \u_eth_dut.u_mac_rxfifo.mem[0] [8] }),
    .Y(_01568_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05457_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[21] [8], \u_eth_dut.u_mac_rxfifo.mem[20] [8], \u_eth_dut.u_mac_rxfifo.mem[17] [8], \u_eth_dut.u_mac_rxfifo.mem[16] [8] }),
    .Y(_01569_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05458_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.mem[8] [8], \u_eth_dut.u_mac_rxfifo.mem[9] [8], \u_eth_dut.u_mac_rxfifo.mem[12] [8], \u_eth_dut.u_mac_rxfifo.mem[13] [8] }),
    .Y(_01570_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05459_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[29] [8], \u_eth_dut.u_mac_rxfifo.mem[28] [8], \u_eth_dut.u_mac_rxfifo.mem[25] [8], \u_eth_dut.u_mac_rxfifo.mem[24] [8] }),
    .Y(_01571_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05460_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01568_, _01569_, _01570_, _01571_ }),
    .Y(_01572_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05461_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[7] [8], \u_eth_dut.u_mac_rxfifo.mem[6] [8], \u_eth_dut.u_mac_rxfifo.mem[3] [8], \u_eth_dut.u_mac_rxfifo.mem[2] [8] }),
    .Y(_01573_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05462_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[23] [8], \u_eth_dut.u_mac_rxfifo.mem[22] [8], \u_eth_dut.u_mac_rxfifo.mem[19] [8], \u_eth_dut.u_mac_rxfifo.mem[18] [8] }),
    .Y(_01574_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05463_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[15] [8], \u_eth_dut.u_mac_rxfifo.mem[14] [8], \u_eth_dut.u_mac_rxfifo.mem[11] [8], \u_eth_dut.u_mac_rxfifo.mem[10] [8] }),
    .Y(_01575_)
  );
  \$lut  #(
    .LUT(64'h0f0f333300ff5555),
    .WIDTH(32'h00000006)
  ) _05464_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.mem[30] [8], \u_eth_dut.u_mac_rxfifo.mem[31] [8], \u_eth_dut.u_mac_rxfifo.mem[27] [8], \u_eth_dut.u_mac_rxfifo.mem[26] [8] }),
    .Y(_01576_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05465_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], _01573_, _01574_, _01575_, _01576_ }),
    .Y(_01577_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _05466_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _01572_, _01577_ }),
    .Y(_01578_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05467_ (
    .A({ \u_wb_gmac_rx.mem_rd , _01578_ }),
    .Y(_00015_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05468_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.u_eth_parser.bcnt [2:1] }),
    .Y(_01579_)
  );
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) _05469_ (
    .A(\u_eth_dut.u_eth_parser.bcnt [9:5]),
    .Y(_01580_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _05470_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [4], _01580_, _01579_, \u_eth_dut.u_eth_parser.bcnt [11:10], \u_eth_dut.u_eth_parser.bcnt [3] }),
    .Y(_01581_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _05471_ (
    .A({ \u_wb_gmac_rx.mem_rd , _01578_, _01581_ }),
    .Y(_00016_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _05472_ (
    .A({ \u_eth_dut.u_eth_parser.udpf , \u_eth_dut.u_eth_parser.tcpf  }),
    .Y(_00018_)
  );
  \$lut  #(
    .LUT(8'h0e),
    .WIDTH(32'h00000003)
  ) _05473_ (
    .A({ \u_eth_dut.u_eth_parser.tcpf , \u_eth_dut.u_eth_parser.udpf , \u_eth_dut.u_eth_parser.arpf  }),
    .Y(_00017_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05474_ (
    .A({ \u_eth_dut.app_rxfifo_rdata_o [2:1], _01578_ }),
    .Y(_01582_)
  );
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) _05475_ (
    .A({ \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.app_rxfifo_rdata_o [4], \u_eth_dut.app_rxfifo_rdata_o [5], \u_eth_dut.app_rxfifo_rdata_o [6], \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01583_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _05476_ (
    .A({ \u_eth_dut.u_eth_parser.ipv4f , _01583_, _01582_, \u_eth_dut.app_rxfifo_rdata_o [3] }),
    .Y(_00019_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05477_ (
    .A({ \u_eth_dut.app_rxfifo_rdata_o [4], \u_eth_dut.app_rxfifo_rdata_o [0] }),
    .Y(_01584_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _05478_ (
    .A({ _01578_, \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.app_rxfifo_rdata_o [2] }),
    .Y(_01585_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _05479_ (
    .A({ \u_eth_dut.u_eth_parser.ipv4f , _01585_, _01584_, \u_eth_dut.app_rxfifo_rdata_o [3] }),
    .Y(_01586_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _05480_ (
    .A({ _01586_, \u_eth_dut.app_rxfifo_rdata_o [5], \u_eth_dut.app_rxfifo_rdata_o [6], \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_00020_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _05481_ (
    .A({ _01580_, \u_eth_dut.u_eth_parser.bcnt [4], \u_eth_dut.u_eth_parser.bcnt [11:10] }),
    .Y(_01587_)
  );
  \$lut  #(
    .LUT(64'hcefccccc00000000),
    .WIDTH(32'h00000006)
  ) _05482_ (
    .A({ \u_wb_gmac_rx.mem_rd , _01587_, \u_eth_dut.u_eth_parser.bcnt [2], \u_eth_dut.u_eth_parser.bcnt [3], _01578_, \u_eth_dut.u_eth_parser.bcnt [1] }),
    .Y(_00023_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _05483_ (
    .A({ \u_eth_dut.u_eth_parser.mac_sa_match , \u_eth_dut.u_eth_parser.mac_sa_mc , \u_eth_dut.u_eth_parser.mac_sa_bc  }),
    .Y(_00021_)
  );
  \$lut  #(
    .LUT(8'hf1),
    .WIDTH(32'h00000003)
  ) _05484_ (
    .A({ \u_eth_dut.u_eth_parser.mac_sa_match , \u_eth_dut.u_eth_parser.mac_sa_bc , \u_eth_dut.u_eth_parser.mac_sa_mc  }),
    .Y(_00022_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _05485_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [3], _01579_, \u_eth_dut.u_eth_parser.bcnt [2] }),
    .Y(_01588_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _05486_ (
    .A({ \u_eth_dut.app_rxfifo_rdata_o [3], \u_eth_dut.app_rxfifo_rdata_o [5], \u_eth_dut.app_rxfifo_rdata_o [6], \u_eth_dut.app_rxfifo_rdata_o [7], _01584_, _01582_ }),
    .Y(_01589_)
  );
  \$lut  #(
    .LUT(16'hbf00),
    .WIDTH(32'h00000004)
  ) _05487_ (
    .A({ _01589_, _01588_, _01587_, \u_eth_dut.u_eth_parser.mac_sa_bc  }),
    .Y(_00024_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05488_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01590_)
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) _05489_ (
    .A({ _01590_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01591_)
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) _05490_ (
    .A({ _01591_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_01592_)
  );
  \$lut  #(
    .LUT(16'h9009),
    .WIDTH(32'h00000004)
  ) _05491_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01593_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05492_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_01594_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _05493_ (
    .A({ _01594_, _01593_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01595_)
  );
  \$lut  #(
    .LUT(64'h77770fffbbbbf0ff),
    .WIDTH(32'h00000006)
  ) _05494_ (
    .A({ \u_eth_dut.app_rxfifo_rdata_o [2], \u_eth_dut.u_eth_parser.bcnt [0], _01595_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out , _01592_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_01596_)
  );
  \$lut  #(
    .LUT(16'h9009),
    .WIDTH(32'h00000004)
  ) _05495_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01597_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05496_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01598_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _05497_ (
    .A({ _01598_, _01597_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [4] }),
    .Y(_01599_)
  );
  \$lut  #(
    .LUT(16'h9009),
    .WIDTH(32'h00000004)
  ) _05498_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_01600_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05499_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01601_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _05500_ (
    .A({ _01601_, _01600_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01602_)
  );
  \$lut  #(
    .LUT(64'h0ffff0ff7777bbbb),
    .WIDTH(32'h00000006)
  ) _05501_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.app_rxfifo_rdata_o [3], _01602_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out , _01599_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_01603_)
  );
  \$lut  #(
    .LUT(16'h9009),
    .WIDTH(32'h00000004)
  ) _05502_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01604_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05503_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_01605_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _05504_ (
    .A({ _01605_, _01604_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01606_)
  );
  \$lut  #(
    .LUT(16'h9000),
    .WIDTH(32'h00000004)
  ) _05505_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [0], _01606_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [4] }),
    .Y(_01607_)
  );
  \$lut  #(
    .LUT(64'hff55f0ffffffccff),
    .WIDTH(32'h00000006)
  ) _05506_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [1], \u_eth_dut.u_eth_parser.bcnt [2], \u_eth_dut.u_eth_parser.bcnt [3], _01596_, _01603_, _01607_ }),
    .Y(_01608_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05507_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01609_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05508_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01610_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _05509_ (
    .A({ _01610_, _01609_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_01611_)
  );
  \$lut  #(
    .LUT(64'h000000004f44ff00),
    .WIDTH(32'h00000006)
  ) _05510_ (
    .A({ _01578_, _01587_, _01611_, _01588_, \u_eth_dut.u_eth_parser.mac_sa_match , _01608_ }),
    .Y(_00025_)
  );
  \$lut  #(
    .LUT(64'hf0f7f0f000000000),
    .WIDTH(32'h00000006)
  ) _05511_ (
    .A({ \u_wb_gmac_rx.mem_rd , _01587_, \u_eth_dut.u_eth_parser.bcnt [3], _01578_, \u_eth_dut.u_eth_parser.bcnt [1], \u_eth_dut.u_eth_parser.bcnt [2] }),
    .Y(_00028_)
  );
  \$lut  #(
    .LUT(8'hf1),
    .WIDTH(32'h00000003)
  ) _05512_ (
    .A({ \u_eth_dut.u_eth_parser.mac_da_match , \u_eth_dut.u_eth_parser.mac_da_mc , \u_eth_dut.u_eth_parser.mac_da_bc  }),
    .Y(_00027_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _05513_ (
    .A({ \u_eth_dut.u_eth_parser.mac_da_match , \u_eth_dut.u_eth_parser.mac_da_mc , \u_eth_dut.u_eth_parser.mac_da_bc  }),
    .Y(_00026_)
  );
  \$lut  #(
    .LUT(64'h0003000e00000000),
    .WIDTH(32'h00000006)
  ) _05514_ (
    .A({ _01587_, \u_eth_dut.u_eth_parser.bcnt [2], \u_eth_dut.u_eth_parser.bcnt [3], \u_eth_dut.u_eth_parser.mac_da_bc , \u_eth_dut.u_eth_parser.bcnt [1:0] }),
    .Y(_01612_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05515_ (
    .A({ _01589_, _01612_ }),
    .Y(_00029_)
  );
  \$lut  #(
    .LUT(32'hffccf055),
    .WIDTH(32'h00000005)
  ) _05516_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [1], \u_eth_dut.u_eth_parser.bcnt [2], _01596_, _01603_, _01607_ }),
    .Y(_01613_)
  );
  \$lut  #(
    .LUT(64'hffcfcfdf00000000),
    .WIDTH(32'h00000006)
  ) _05517_ (
    .A({ _01611_, \u_eth_dut.u_eth_parser.bcnt [1], \u_eth_dut.u_eth_parser.bcnt [2], _01587_, \u_eth_dut.u_eth_parser.bcnt [3], \u_eth_dut.u_eth_parser.bcnt [0] }),
    .Y(_01614_)
  );
  \$lut  #(
    .LUT(64'h00000000ffff1000),
    .WIDTH(32'h00000006)
  ) _05518_ (
    .A({ _01578_, _01614_, \u_eth_dut.u_eth_parser.mac_da_match , _01587_, \u_eth_dut.u_eth_parser.bcnt [3], _01613_ }),
    .Y(_00030_)
  );
  \$lut  #(
    .LUT(64'hffff400000000000),
    .WIDTH(32'h00000006)
  ) _05519_ (
    .A({ \u_wb_gmac_rx.mem_rd , _01578_, \u_eth_dut.u_eth_parser.bcnt [2], _01587_, \u_eth_dut.u_eth_parser.bcnt [3], \u_eth_dut.u_eth_parser.bcnt [1] }),
    .Y(_00031_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05520_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.u_eth_parser.bcnt [3:2], _01587_, \u_eth_dut.u_eth_parser.bcnt [1] }),
    .Y(_01615_)
  );
  \$lut  #(
    .LUT(32'h2c000000),
    .WIDTH(32'h00000005)
  ) _05521_ (
    .A({ _01583_, _01585_, _01615_, \u_eth_dut.app_rxfifo_rdata_o [3], \u_eth_dut.u_eth_parser.ipv4f  }),
    .Y(_00032_)
  );
  \$lut  #(
    .LUT(64'h0088f00000000000),
    .WIDTH(32'h00000006)
  ) _05522_ (
    .A({ _01583_, _01615_, \u_eth_dut.app_rxfifo_rdata_o [3], _01585_, \u_eth_dut.u_eth_parser.arpf , _01582_ }),
    .Y(_00033_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05523_ (
    .A({ \u_wb_gmac_rx.mem_rd , _03790_ }),
    .Y(_00034_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _05524_ (
    .A({ _00034_, _00015_ }),
    .Y(_00035_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05525_ (
    .A({ wb_xrom_ack, \u_wb_crossbar.master_busy [4], \u_8051_core.oc8051_memory_interface1.int_ack_t  }),
    .Y(_01616_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05526_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [24], \u_8051_core.oc8051_memory_interface1.idat_old [16], \u_8051_core.oc8051_memory_interface1.idat_old [8], \u_8051_core.oc8051_memory_interface1.idat_old [0] }),
    .Y(_01617_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05527_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [8], _01617_, \u_8051_core.oc8051_memory_interface1.idat_cur [0] }),
    .Y(_01618_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05528_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [0], \u_8051_core.oc8051_memory_interface1.cdata [0], _01618_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [0])
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05529_ (
    .A({ _00272_, _00269_ }),
    .Y(_03225_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05530_ (
    .A({ _03225_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01619_)
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05531_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [0], \u_8051_core.oc8051_decoder1.op [0] }),
    .Y(\u_8051_core.oc8051_indi_addr1.sel )
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _05532_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [4], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [5], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [3], _00448_, _00447_, _00446_ }),
    .Y(_01620_)
  );
  \$lut  #(
    .LUT(64'hf3333fff44444444),
    .WIDTH(32'h00000006)
  ) _05533_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [7:6], _01620_, \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_memory_interface1.ri_r [7] }),
    .Y(_01621_)
  );
  \$lut  #(
    .LUT(32'hff0fcca0),
    .WIDTH(32'h00000005)
  ) _05534_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], _01621_, \u_8051_core.oc8051_memory_interface1.op3_buff [7], \u_8051_core.oc8051_memory_interface1.op2_buff [7] }),
    .Y(_01622_)
  );
  \$lut  #(
    .LUT(64'h0003fffc55555555),
    .WIDTH(32'h00000006)
  ) _05535_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [3], _00448_, _00447_, _00446_, \u_8051_core.oc8051_memory_interface1.ri_r [3] }),
    .Y(_01623_)
  );
  \$lut  #(
    .LUT(64'h0f0fcccc0f0f550f),
    .WIDTH(32'h00000006)
  ) _05536_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_memory_interface1.rn_r [3], _01623_, \u_8051_core.oc8051_memory_interface1.op2_buff [3] }),
    .Y(_01624_)
  );
  \$lut  #(
    .LUT(32'hf0bbf0f0),
    .WIDTH(32'h00000005)
  ) _05537_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_sfr1.wait_data , _01624_, \u_8051_core.oc8051_memory_interface1.op3_buff [3], \u_8051_core.oc8051_decoder1.ram_wr_sel [1] }),
    .Y(_01625_)
  );
  \$lut  #(
    .LUT(64'h0000ff330f0f55ff),
    .WIDTH(32'h00000006)
  ) _05538_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_memory_interface1.op3_buff [6], \u_8051_core.oc8051_memory_interface1.ri_r [6], \u_8051_core.oc8051_memory_interface1.op2_buff [6] }),
    .Y(_01626_)
  );
  \$lut  #(
    .LUT(64'h000000007d555555),
    .WIDTH(32'h00000006)
  ) _05539_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [6], _01620_, _01626_ }),
    .Y(_01627_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05540_ (
    .A({ _01627_, _01625_, _01622_ }),
    .Y(_01628_)
  );
  \$lut  #(
    .LUT(64'hfeffffff01000000),
    .WIDTH(32'h00000006)
  ) _05541_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [5:3], _00448_, _00447_, _00446_ }),
    .Y(_01629_)
  );
  \$lut  #(
    .LUT(32'h0f5533ff),
    .WIDTH(32'h00000005)
  ) _05542_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [1:0], _01629_, \u_8051_core.oc8051_memory_interface1.op2_buff [5], \u_8051_core.oc8051_memory_interface1.ri_r [5] }),
    .Y(_01630_)
  );
  \$lut  #(
    .LUT(32'h00ee000f),
    .WIDTH(32'h00000005)
  ) _05543_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_sfr1.wait_data , _01630_, \u_8051_core.oc8051_memory_interface1.op3_buff [5], \u_8051_core.oc8051_decoder1.ram_wr_sel [1] }),
    .Y(_01631_)
  );
  \$lut  #(
    .LUT(32'hfeff0100),
    .WIDTH(32'h00000005)
  ) _05544_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [4:3], _00448_, _00447_, _00446_ }),
    .Y(_01632_)
  );
  \$lut  #(
    .LUT(64'h000ffff0553300ff),
    .WIDTH(32'h00000006)
  ) _05545_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_memory_interface1.op3_buff [4], \u_8051_core.oc8051_memory_interface1.op2_buff [4], _01632_ }),
    .Y(_01633_)
  );
  \$lut  #(
    .LUT(64'h3333ff03333300f5),
    .WIDTH(32'h00000006)
  ) _05546_ (
    .A({ _01633_, \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_memory_interface1.rn_r [4], \u_8051_core.oc8051_memory_interface1.ri_r [4] }),
    .Y(_01634_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05547_ (
    .A({ _01634_, _01631_ }),
    .Y(_01635_)
  );
  \$lut  #(
    .LUT(16'h0d00),
    .WIDTH(32'h00000004)
  ) _05548_ (
    .A({ \u_8051_core.oc8051_decoder1.wr , \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [2:1] }),
    .Y(_01636_)
  );
  \$lut  #(
    .LUT(64'hffff0f00333355ff),
    .WIDTH(32'h00000006)
  ) _05549_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_decoder1.ram_wr_sel [0], _00446_, \u_8051_core.oc8051_memory_interface1.op3_buff [0], \u_8051_core.oc8051_memory_interface1.op2_buff [0] }),
    .Y(_01637_)
  );
  \$lut  #(
    .LUT(64'h3333fff333330005),
    .WIDTH(32'h00000006)
  ) _05550_ (
    .A({ _01637_, \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_memory_interface1.rn_r [0], \u_8051_core.oc8051_memory_interface1.ri_r [0] }),
    .Y(_01638_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _05551_ (
    .A({ _00447_, _00446_ }),
    .Y(_01639_)
  );
  \$lut  #(
    .LUT(64'hff0f335500f000ff),
    .WIDTH(32'h00000006)
  ) _05552_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [2:1], \u_8051_core.oc8051_memory_interface1.op3_buff [1], _01639_, \u_8051_core.oc8051_memory_interface1.op2_buff [1] }),
    .Y(_01640_)
  );
  \$lut  #(
    .LUT(64'h3333ff03333300f5),
    .WIDTH(32'h00000006)
  ) _05553_ (
    .A({ _01640_, \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_memory_interface1.rn_r [1], \u_8051_core.oc8051_memory_interface1.ri_r [1] }),
    .Y(_01641_)
  );
  \$lut  #(
    .LUT(64'h0000ffccf0f0aaff),
    .WIDTH(32'h00000006)
  ) _05554_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_memory_interface1.op3_buff [2], \u_8051_core.oc8051_memory_interface1.ri_r [2], \u_8051_core.oc8051_memory_interface1.op2_buff [2] }),
    .Y(_01642_)
  );
  \$lut  #(
    .LUT(64'h02a8aaaaaaaaaaaa),
    .WIDTH(32'h00000006)
  ) _05555_ (
    .A({ \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [1], _00448_, _00447_, _00446_, _01642_ }),
    .Y(_01643_)
  );
  \$lut  #(
    .LUT(64'hffffff000000fe00),
    .WIDTH(32'h00000006)
  ) _05556_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rn_r [2], \u_8051_core.oc8051_sfr1.wait_data , _01643_, \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_decoder1.ram_wr_sel [0] }),
    .Y(_01644_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05557_ (
    .A({ _01638_, _01641_, _01644_ }),
    .Y(_01645_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05558_ (
    .A({ _01645_, _01636_, _01635_, _01628_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01646_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05559_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3] }),
    .Y(\u_8051_core.bank_sel [0])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05560_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [5], \u_8051_core.oc8051_indi_addr1.buff[2] [5], \u_8051_core.oc8051_indi_addr1.buff[1] [5], \u_8051_core.oc8051_indi_addr1.buff[0] [5] }),
    .Y(_01647_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05561_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [5], \u_8051_core.oc8051_indi_addr1.buff[6] [5], \u_8051_core.oc8051_indi_addr1.buff[5] [5], \u_8051_core.oc8051_indi_addr1.buff[4] [5] }),
    .Y(_01648_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05562_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4] }),
    .Y(\u_8051_core.bank_sel [1])
  );
  \$lut  #(
    .LUT(64'h0000000b00000000),
    .WIDTH(32'h00000006)
  ) _05563_ (
    .A({ _01641_, _01644_, _01631_, _01627_, _01622_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01649_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05564_ (
    .A({ \u_8051_core.oc8051_decoder1.wr , \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01650_)
  );
  \$lut  #(
    .LUT(16'h6000),
    .WIDTH(32'h00000004)
  ) _05565_ (
    .A({ _01650_, _01649_, _01638_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01651_)
  );
  \$lut  #(
    .LUT(32'h14280000),
    .WIDTH(32'h00000005)
  ) _05566_ (
    .A({ _01651_, _01634_, _01625_, \u_8051_core.bank_sel [0], \u_8051_core.bank_sel [1] }),
    .Y(_01652_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05567_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [5], _01647_, _01648_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05568_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [5], \u_8051_core.oc8051_memory_interface1.idat_old [29], \u_8051_core.oc8051_memory_interface1.idat_old [21], \u_8051_core.oc8051_memory_interface1.idat_old [13] }),
    .Y(_01653_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05569_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [21], _01653_, \u_8051_core.oc8051_memory_interface1.idat_cur [13] }),
    .Y(_01654_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05570_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [5], _01654_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [5])
  );
  \$lut  #(
    .LUT(64'h00000000ffff1000),
    .WIDTH(32'h00000006)
  ) _05571_ (
    .A({ _00446_, \u_8051_core.oc8051_sfr1.oc8051_sp1.pop , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01655_)
  );
  \$lut  #(
    .LUT(32'hefff0000),
    .WIDTH(32'h00000005)
  ) _05572_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_sp1.pop , \u_8051_core.oc8051_decoder1.ram_wr_sel [1:0], \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.ram_wr_sel [2] }),
    .Y(_01656_)
  );
  \$lut  #(
    .LUT(64'h01000000ffffff7f),
    .WIDTH(32'h00000006)
  ) _05573_ (
    .A({ _01656_, _00448_, _00447_, \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [4:3], _01655_ }),
    .Y(_01657_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05574_ (
    .A({ _01641_, _01638_, _01644_ }),
    .Y(_01658_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05575_ (
    .A({ _01622_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(\u_8051_core.oc8051_indi_addr1.wr_addr [7])
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05576_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01625_, _01627_ }),
    .Y(_01659_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05577_ (
    .A({ _01634_, _01631_ }),
    .Y(_01660_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05578_ (
    .A({ _01660_, _01636_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01661_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05579_ (
    .A({ _01661_, _01659_, _01658_ }),
    .Y(_01662_)
  );
  \$lut  #(
    .LUT(32'haaaa3cc3),
    .WIDTH(32'h00000005)
  ) _05580_ (
    .A({ _01662_, \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [5], _01656_, _01657_, \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(\u_8051_core.oc8051_memory_interface1.sp [5])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05581_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [28], \u_8051_core.oc8051_memory_interface1.idat_old [20], \u_8051_core.oc8051_memory_interface1.idat_old [12], \u_8051_core.oc8051_memory_interface1.idat_old [4] }),
    .Y(_01663_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05582_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [12], _01663_, \u_8051_core.oc8051_memory_interface1.idat_cur [4] }),
    .Y(_01664_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f0eeee),
    .WIDTH(32'h00000006)
  ) _05583_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [4], \u_8051_core.oc8051_memory_interface1.cdata [4], _01616_, _01664_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [4])
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05584_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [4], \u_8051_core.oc8051_decoder1.op [4] }),
    .Y(_01665_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05585_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [30], \u_8051_core.oc8051_memory_interface1.idat_old [22], \u_8051_core.oc8051_memory_interface1.idat_old [14], \u_8051_core.oc8051_memory_interface1.idat_old [6] }),
    .Y(_01666_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05586_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [14], _01666_, \u_8051_core.oc8051_memory_interface1.idat_cur [6] }),
    .Y(_01667_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05587_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [6], \u_8051_core.oc8051_memory_interface1.cdata [6], _01667_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [6])
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05588_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [6], \u_8051_core.oc8051_decoder1.op [6] }),
    .Y(_01668_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05589_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [31], \u_8051_core.oc8051_memory_interface1.idat_old [23], \u_8051_core.oc8051_memory_interface1.idat_old [15], \u_8051_core.oc8051_memory_interface1.idat_old [7] }),
    .Y(_01669_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05590_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [15], _01669_, \u_8051_core.oc8051_memory_interface1.idat_cur [7] }),
    .Y(_01670_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05591_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [7], \u_8051_core.oc8051_memory_interface1.cdata [7], _01670_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [7])
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05592_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [7], \u_8051_core.oc8051_decoder1.op [7] }),
    .Y(_01671_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05593_ (
    .A({ _01671_, _01668_ }),
    .Y(_01672_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05594_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [25], \u_8051_core.oc8051_memory_interface1.idat_old [17], \u_8051_core.oc8051_memory_interface1.idat_old [9], \u_8051_core.oc8051_memory_interface1.idat_old [1] }),
    .Y(_01673_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05595_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [9], _01673_, \u_8051_core.oc8051_memory_interface1.idat_cur [1] }),
    .Y(_01674_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f0eeee),
    .WIDTH(32'h00000006)
  ) _05596_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [1], \u_8051_core.oc8051_memory_interface1.cdata [1], _01616_, _01674_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [1])
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05597_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [1], \u_8051_core.oc8051_decoder1.op [1] }),
    .Y(\u_8051_core.oc8051_decoder1.op1_c [1])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05598_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [27], \u_8051_core.oc8051_memory_interface1.idat_old [19], \u_8051_core.oc8051_memory_interface1.idat_old [11], \u_8051_core.oc8051_memory_interface1.idat_old [3] }),
    .Y(_01675_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05599_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [11], _01675_, \u_8051_core.oc8051_memory_interface1.idat_cur [3] }),
    .Y(_01676_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05600_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [3], \u_8051_core.oc8051_memory_interface1.cdata [3], _01676_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [3])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _05601_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_old [26], \u_8051_core.oc8051_memory_interface1.idat_old [18], \u_8051_core.oc8051_memory_interface1.idat_old [10], \u_8051_core.oc8051_memory_interface1.idat_old [2] }),
    .Y(_01677_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05602_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [10], _01677_, \u_8051_core.oc8051_memory_interface1.idat_cur [2] }),
    .Y(_01678_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05603_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [2], \u_8051_core.oc8051_memory_interface1.cdata [2], _01678_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [2])
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05604_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [2], \u_8051_core.oc8051_decoder1.op [2] }),
    .Y(\u_8051_core.oc8051_decoder1.op1_c [2])
  );
  \$lut  #(
    .LUT(16'h3500),
    .WIDTH(32'h00000004)
  ) _05605_ (
    .A({ \u_8051_core.oc8051_decoder1.op1_c [2], _01619_, \u_8051_core.oc8051_alu_src_sel1.op1 [3], \u_8051_core.oc8051_decoder1.op [3] }),
    .Y(_01679_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05606_ (
    .A({ _01679_, \u_8051_core.oc8051_decoder1.op1_c [1] }),
    .Y(_01680_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05607_ (
    .A({ _01680_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01681_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05608_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _03225_ }),
    .Y(_01682_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05609_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [1:0], \u_8051_core.oc8051_memory_interface1.idat_old [5], \u_8051_core.oc8051_memory_interface1.idat_old [13], \u_8051_core.oc8051_memory_interface1.idat_old [21], \u_8051_core.oc8051_memory_interface1.idat_old [29] }),
    .Y(_01683_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aacccccccc),
    .WIDTH(32'h00000006)
  ) _05610_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [13], _01683_, \u_8051_core.oc8051_memory_interface1.idat_cur [5] }),
    .Y(_01684_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05611_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_ir , \u_8051_core.oc8051_memory_interface1.cdone , \u_8051_core.oc8051_memory_interface1.ddat_ir [5], \u_8051_core.oc8051_memory_interface1.cdata [5], _01684_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op1 [5])
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05612_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [5], \u_8051_core.oc8051_decoder1.op [5] }),
    .Y(_01685_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05613_ (
    .A(\u_8051_core.oc8051_alu_src_sel1.op1 [3:2]),
    .Y(_01686_)
  );
  \$lut  #(
    .LUT(16'h0fee),
    .WIDTH(32'h00000004)
  ) _05614_ (
    .A({ _01619_, _01686_, \u_8051_core.oc8051_decoder1.op [2], \u_8051_core.oc8051_decoder1.op [3] }),
    .Y(_01687_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05615_ (
    .A({ \u_8051_core.oc8051_decoder1.op1_c [1], _01687_ }),
    .Y(_01688_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05616_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , _01688_ }),
    .Y(_01689_)
  );
  \$lut  #(
    .LUT(32'h14800000),
    .WIDTH(32'h00000005)
  ) _05617_ (
    .A({ _01689_, _01671_, _01685_, _01665_, _01668_ }),
    .Y(_01690_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _05618_ (
    .A({ _01687_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait  }),
    .Y(_01691_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05619_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , _01691_ }),
    .Y(_01692_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05620_ (
    .A({ _01692_, \u_8051_core.oc8051_decoder1.op1_c [1] }),
    .Y(_01693_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05621_ (
    .A({ _01668_, _01671_ }),
    .Y(_01694_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05622_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _00272_ }),
    .Y(_01695_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _05623_ (
    .A({ _00269_, _01695_, _01694_, _01693_ }),
    .Y(_01696_)
  );
  \$lut  #(
    .LUT(64'hffffffff40ff4040),
    .WIDTH(32'h00000006)
  ) _05624_ (
    .A({ _01696_, _01690_, _01682_, _01672_, _01681_, _01665_ }),
    .Y(_00408_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05625_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _00408_, \u_8051_core.oc8051_decoder1.ram_rd_sel_r [2] }),
    .Y(_01697_)
  );
  \$lut  #(
    .LUT(16'hfd3f),
    .WIDTH(32'h00000004)
  ) _05626_ (
    .A({ \u_8051_core.oc8051_decoder1.op1_c [1], _00269_, _01668_, _01685_ }),
    .Y(_01698_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05627_ (
    .A({ \u_8051_core.oc8051_decoder1.op1_c [1], _01679_ }),
    .Y(_01699_)
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _05628_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait , \u_8051_core.oc8051_alu_src_sel1.op1 [3], \u_8051_core.oc8051_decoder1.op [3] }),
    .Y(_01700_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05629_ (
    .A({ _01700_, _01699_ }),
    .Y(_01701_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05630_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , _01680_ }),
    .Y(_01702_)
  );
  \$lut  #(
    .LUT(64'h00ff000fbbbbffff),
    .WIDTH(32'h00000006)
  ) _05631_ (
    .A({ _01668_, _01671_, _01702_, _01688_, _01685_, _01701_ }),
    .Y(_01703_)
  );
  \$lut  #(
    .LUT(64'h33fcc0ce00000000),
    .WIDTH(32'h00000006)
  ) _05632_ (
    .A({ _01692_, _01671_, _01668_, \u_8051_core.oc8051_decoder1.op1_c [1], _01685_, _01665_ }),
    .Y(_01704_)
  );
  \$lut  #(
    .LUT(64'hf0f0fff53000ffff),
    .WIDTH(32'h00000006)
  ) _05633_ (
    .A({ _01668_, _01702_, _01671_, _01685_, _01665_, _01688_ }),
    .Y(_01705_)
  );
  \$lut  #(
    .LUT(32'h0000ff1f),
    .WIDTH(32'h00000005)
  ) _05634_ (
    .A({ _01682_, _01704_, _01705_, _01665_, _01703_ }),
    .Y(_01706_)
  );
  \$lut  #(
    .LUT(32'hffff1000),
    .WIDTH(32'h00000005)
  ) _05635_ (
    .A({ _01706_, _01695_, _01692_, _01671_, _01698_ }),
    .Y(_00407_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05636_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _00407_, \u_8051_core.oc8051_decoder1.ram_rd_sel_r [1] }),
    .Y(_01707_)
  );
  \$lut  #(
    .LUT(32'h14000000),
    .WIDTH(32'h00000005)
  ) _05637_ (
    .A({ _01692_, _01685_, \u_8051_core.oc8051_decoder1.op1_c [1], _01668_, _01671_ }),
    .Y(_01708_)
  );
  \$lut  #(
    .LUT(64'h44f0000000000000),
    .WIDTH(32'h00000006)
  ) _05638_ (
    .A({ _01665_, _01671_, _01668_, _01699_, _01693_, _01685_ }),
    .Y(_01709_)
  );
  \$lut  #(
    .LUT(64'h333303330bbb3133),
    .WIDTH(32'h00000006)
  ) _05639_ (
    .A({ _01668_, _01671_, _01688_, \u_8051_core.oc8051_indi_addr1.sel , _01699_, _01685_ }),
    .Y(_01710_)
  );
  \$lut  #(
    .LUT(64'h1555155541105555),
    .WIDTH(32'h00000006)
  ) _05640_ (
    .A({ _01699_, \u_8051_core.oc8051_indi_addr1.sel , _01665_, _01685_, _01668_, _01710_ }),
    .Y(_01711_)
  );
  \$lut  #(
    .LUT(64'hfff0aaa4aaa0eee0),
    .WIDTH(32'h00000006)
  ) _05641_ (
    .A({ _00269_, _00272_, _01711_, _01709_, _01708_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_00406_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _05642_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _00406_, \u_8051_core.oc8051_decoder1.ram_rd_sel_r [0] }),
    .Y(_01712_)
  );
  \$lut  #(
    .LUT(64'hff0055ff33ff0f00),
    .WIDTH(32'h00000006)
  ) _05643_ (
    .A({ _01712_, _01707_, _01697_, \u_8051_core.oc8051_memory_interface1.sp [5], \u_8051_core.oc8051_indi_addr1.ri_out [5], \u_8051_core.oc8051_alu_src_sel1.op2 [5] }),
    .Y(_01713_)
  );
  \$lut  #(
    .LUT(32'hef10f708),
    .WIDTH(32'h00000005)
  ) _05644_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [6], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [7], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [5], _01656_, _01657_ }),
    .Y(_01714_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05645_ (
    .A({ _01662_, \u_8051_core.oc8051_alu1.des1 [7], _01714_ }),
    .Y(\u_8051_core.oc8051_memory_interface1.sp [7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05646_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [7], \u_8051_core.oc8051_indi_addr1.buff[2] [7], \u_8051_core.oc8051_indi_addr1.buff[1] [7], \u_8051_core.oc8051_indi_addr1.buff[0] [7] }),
    .Y(_01715_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05647_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [7], \u_8051_core.oc8051_indi_addr1.buff[6] [7], \u_8051_core.oc8051_indi_addr1.buff[5] [7], \u_8051_core.oc8051_indi_addr1.buff[4] [7] }),
    .Y(_01716_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05648_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [7], _01715_, _01716_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05649_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [7], \u_8051_core.oc8051_memory_interface1.idat_old [31], \u_8051_core.oc8051_memory_interface1.idat_old [23], \u_8051_core.oc8051_memory_interface1.idat_old [15] }),
    .Y(_01717_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05650_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [23], _01717_, \u_8051_core.oc8051_memory_interface1.idat_cur [15] }),
    .Y(_01718_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05651_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [7], _01718_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [7])
  );
  \$lut  #(
    .LUT(64'h00ffaaffccfff0ff),
    .WIDTH(32'h00000006)
  ) _05652_ (
    .A({ _01712_, _01707_, _01697_, \u_8051_core.oc8051_memory_interface1.sp [7], \u_8051_core.oc8051_indi_addr1.ri_out [7], \u_8051_core.oc8051_alu_src_sel1.op2 [7] }),
    .Y(\u_8051_core.oc8051_memory_interface1.rd_addr [7])
  );
  \$lut  #(
    .LUT(32'hc70fff31),
    .WIDTH(32'h00000005)
  ) _05653_ (
    .A({ \u_8051_core.oc8051_decoder1.op1_c [1], _01668_, _01671_, _01685_, _01665_ }),
    .Y(_01719_)
  );
  \$lut  #(
    .LUT(64'h000000ef0000ffff),
    .WIDTH(32'h00000006)
  ) _05654_ (
    .A({ _00269_, \u_8051_core.oc8051_sfr1.wait_data , _00272_, _01665_, _01671_, _01668_ }),
    .Y(_01720_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05655_ (
    .A({ _01692_, _01720_, _01719_ }),
    .Y(\u_8051_core.bit_addr )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05656_ (
    .A({ \u_8051_core.bit_addr , \u_8051_core.oc8051_memory_interface1.rd_addr [7] }),
    .Y(_01721_)
  );
  \$lut  #(
    .LUT(64'h55555555f30ccf30),
    .WIDTH(32'h00000006)
  ) _05657_ (
    .A({ _01662_, _00447_, _00448_, _01655_, _01656_, \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_00435_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05658_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [2], \u_8051_core.oc8051_indi_addr1.buff[2] [2], \u_8051_core.oc8051_indi_addr1.buff[1] [2], \u_8051_core.oc8051_indi_addr1.buff[0] [2] }),
    .Y(_01722_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05659_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [2], \u_8051_core.oc8051_indi_addr1.buff[6] [2], \u_8051_core.oc8051_indi_addr1.buff[5] [2], \u_8051_core.oc8051_indi_addr1.buff[4] [2] }),
    .Y(_01723_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05660_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [2], _01722_, _01723_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05661_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [2], \u_8051_core.oc8051_memory_interface1.idat_old [26], \u_8051_core.oc8051_memory_interface1.idat_old [18], \u_8051_core.oc8051_memory_interface1.idat_old [10] }),
    .Y(_01724_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05662_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [18], _01724_, \u_8051_core.oc8051_memory_interface1.idat_cur [10] }),
    .Y(_01725_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05663_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [2], _01725_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [2])
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f000ff),
    .WIDTH(32'h00000006)
  ) _05664_ (
    .A({ _01712_, _01707_, _00435_, \u_8051_core.oc8051_indi_addr1.ri_out [2], \u_8051_core.oc8051_alu_src_sel1.op2 [2], \u_8051_core.oc8051_decoder1.op1_c [2] }),
    .Y(_01726_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05665_ (
    .A({ _01697_, _01726_ }),
    .Y(\u_8051_core.oc8051_memory_interface1.rd_addr [2])
  );
  \$lut  #(
    .LUT(16'h4f44),
    .WIDTH(32'h00000004)
  ) _05666_ (
    .A({ _01721_, _01713_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.bit_addr  }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [2])
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05667_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01644_, _01631_, \u_8051_core.oc8051_indi_addr1.wr_addr [7] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [2])
  );
  \$lut  #(
    .LUT(32'hf708ef10),
    .WIDTH(32'h00000005)
  ) _05668_ (
    .A({ _00448_, \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [3], _01655_, _00447_, _01656_ }),
    .Y(_01727_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05669_ (
    .A({ _01662_, \u_8051_core.oc8051_alu1.des1 [3], _01727_ }),
    .Y(\u_8051_core.oc8051_memory_interface1.sp [3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05670_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [3], \u_8051_core.oc8051_indi_addr1.buff[2] [3], \u_8051_core.oc8051_indi_addr1.buff[1] [3], \u_8051_core.oc8051_indi_addr1.buff[0] [3] }),
    .Y(_01728_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05671_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [3], \u_8051_core.oc8051_indi_addr1.buff[6] [3], \u_8051_core.oc8051_indi_addr1.buff[5] [3], \u_8051_core.oc8051_indi_addr1.buff[4] [3] }),
    .Y(_01729_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05672_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [3], _01728_, _01729_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05673_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [3], \u_8051_core.oc8051_memory_interface1.idat_old [27], \u_8051_core.oc8051_memory_interface1.idat_old [19], \u_8051_core.oc8051_memory_interface1.idat_old [11] }),
    .Y(_01730_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05674_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [19], _01730_, \u_8051_core.oc8051_memory_interface1.idat_cur [11] }),
    .Y(_01731_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05675_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [3], _01731_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [3])
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _05676_ (
    .A({ _01712_, _01707_, \u_8051_core.oc8051_memory_interface1.sp [3], \u_8051_core.oc8051_indi_addr1.ri_out [3], \u_8051_core.oc8051_alu_src_sel1.op2 [3], \u_8051_core.bank_sel [0] }),
    .Y(_01732_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05677_ (
    .A({ _01697_, _01732_ }),
    .Y(_01733_)
  );
  \$lut  #(
    .LUT(64'hffff10000000efff),
    .WIDTH(32'h00000006)
  ) _05678_ (
    .A({ _00446_, \u_8051_core.oc8051_sfr1.oc8051_sp1.pop , \u_8051_core.oc8051_decoder1.ram_wr_sel [0], \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2], \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01734_)
  );
  \$lut  #(
    .LUT(8'h35),
    .WIDTH(32'h00000003)
  ) _05679_ (
    .A({ _01662_, \u_8051_core.oc8051_alu1.des1 [0], _01734_ }),
    .Y(_00433_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05680_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [0], \u_8051_core.oc8051_indi_addr1.buff[2] [0], \u_8051_core.oc8051_indi_addr1.buff[1] [0], \u_8051_core.oc8051_indi_addr1.buff[0] [0] }),
    .Y(_01735_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05681_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [0], \u_8051_core.oc8051_indi_addr1.buff[6] [0], \u_8051_core.oc8051_indi_addr1.buff[5] [0], \u_8051_core.oc8051_indi_addr1.buff[4] [0] }),
    .Y(_01736_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05682_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [0], _01735_, _01736_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [0])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05683_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [0], \u_8051_core.oc8051_memory_interface1.idat_old [24], \u_8051_core.oc8051_memory_interface1.idat_old [16], \u_8051_core.oc8051_memory_interface1.idat_old [8] }),
    .Y(_01737_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05684_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [16], _01737_, \u_8051_core.oc8051_memory_interface1.idat_cur [8] }),
    .Y(_01738_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05685_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [0], _01738_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [0])
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f000ff),
    .WIDTH(32'h00000006)
  ) _05686_ (
    .A({ _01712_, _01707_, _00433_, \u_8051_core.oc8051_indi_addr1.ri_out [0], \u_8051_core.oc8051_alu_src_sel1.op2 [0], \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01739_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05687_ (
    .A({ _01697_, _01739_ }),
    .Y(\u_8051_core.oc8051_memory_interface1.rd_addr [0])
  );
  \$lut  #(
    .LUT(16'hf444),
    .WIDTH(32'h00000004)
  ) _05688_ (
    .A({ _01733_, _01721_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.bit_addr  }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [0])
  );
  \$lut  #(
    .LUT(16'h110f),
    .WIDTH(32'h00000004)
  ) _05689_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01638_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01625_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [0])
  );
  \$lut  #(
    .LUT(64'haaaaaaaafc033fc0),
    .WIDTH(32'h00000006)
  ) _05690_ (
    .A({ _01662_, \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [5], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [6], _01656_, _01657_, \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(\u_8051_core.oc8051_memory_interface1.sp [6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05691_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [6], \u_8051_core.oc8051_memory_interface1.idat_old [30], \u_8051_core.oc8051_memory_interface1.idat_old [22], \u_8051_core.oc8051_memory_interface1.idat_old [14] }),
    .Y(_01740_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05692_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [22], _01740_, \u_8051_core.oc8051_memory_interface1.idat_cur [14] }),
    .Y(_01741_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05693_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [6], _01741_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05694_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [6], \u_8051_core.oc8051_indi_addr1.buff[2] [6], \u_8051_core.oc8051_indi_addr1.buff[1] [6], \u_8051_core.oc8051_indi_addr1.buff[0] [6] }),
    .Y(_01742_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05695_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [6], \u_8051_core.oc8051_indi_addr1.buff[6] [6], \u_8051_core.oc8051_indi_addr1.buff[5] [6], \u_8051_core.oc8051_indi_addr1.buff[4] [6] }),
    .Y(_01743_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05696_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [6], _01742_, _01743_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [6])
  );
  \$lut  #(
    .LUT(64'h00ffaa00ccfff0ff),
    .WIDTH(32'h00000006)
  ) _05697_ (
    .A({ _01707_, _01712_, _01697_, \u_8051_core.oc8051_memory_interface1.sp [6], \u_8051_core.oc8051_alu_src_sel1.op2 [6], \u_8051_core.oc8051_indi_addr1.ri_out [6] }),
    .Y(_01744_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05698_ (
    .A({ _01721_, _01744_, _01733_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [3])
  );
  \$lut  #(
    .LUT(16'h3a33),
    .WIDTH(32'h00000004)
  ) _05699_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01625_, _01627_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05700_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [4], \u_8051_core.oc8051_memory_interface1.idat_old [28], \u_8051_core.oc8051_memory_interface1.idat_old [20], \u_8051_core.oc8051_memory_interface1.idat_old [12] }),
    .Y(_01745_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05701_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [20], _01745_, \u_8051_core.oc8051_memory_interface1.idat_cur [12] }),
    .Y(_01746_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05702_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [4], _01746_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [4])
  );
  \$lut  #(
    .LUT(64'hfeff0100ff7f0080),
    .WIDTH(32'h00000006)
  ) _05703_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [3], \u_8051_core.oc8051_sfr1.oc8051_sp1.sp [4], _01655_, _00448_, _00447_, _01656_ }),
    .Y(_01747_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05704_ (
    .A({ _01662_, \u_8051_core.oc8051_alu1.des1 [4], _01747_ }),
    .Y(\u_8051_core.oc8051_memory_interface1.sp [4])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05705_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [4], \u_8051_core.oc8051_indi_addr1.buff[2] [4], \u_8051_core.oc8051_indi_addr1.buff[1] [4], \u_8051_core.oc8051_indi_addr1.buff[0] [4] }),
    .Y(_01748_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05706_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [4], \u_8051_core.oc8051_indi_addr1.buff[6] [4], \u_8051_core.oc8051_indi_addr1.buff[5] [4], \u_8051_core.oc8051_indi_addr1.buff[4] [4] }),
    .Y(_01749_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05707_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [4], _01748_, _01749_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [4])
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _05708_ (
    .A({ _01707_, \u_8051_core.oc8051_memory_interface1.sp [4], \u_8051_core.oc8051_indi_addr1.ri_out [4] }),
    .Y(_01750_)
  );
  \$lut  #(
    .LUT(64'hccf0ffffaaaa0000),
    .WIDTH(32'h00000006)
  ) _05709_ (
    .A({ _01712_, _01697_, _01707_, \u_8051_core.oc8051_alu_src_sel1.op2 [4], \u_8051_core.bank_sel [1], _01750_ }),
    .Y(_01751_)
  );
  \$lut  #(
    .LUT(32'h5555c33c),
    .WIDTH(32'h00000005)
  ) _05710_ (
    .A({ _01662_, _00447_, _01655_, _01656_, \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_00434_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05711_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [1], \u_8051_core.oc8051_memory_interface1.idat_old [25], \u_8051_core.oc8051_memory_interface1.idat_old [17], \u_8051_core.oc8051_memory_interface1.idat_old [9] }),
    .Y(_01752_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05712_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [17], _01752_, \u_8051_core.oc8051_memory_interface1.idat_cur [9] }),
    .Y(_01753_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05713_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op2_buff [1], _01753_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op2 [1])
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _05714_ (
    .A({ _01707_, \u_8051_core.oc8051_alu_src_sel1.op2 [1], \u_8051_core.oc8051_decoder1.op1_c [1] }),
    .Y(_01754_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05715_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[3] [1], \u_8051_core.oc8051_indi_addr1.buff[2] [1], \u_8051_core.oc8051_indi_addr1.buff[1] [1], \u_8051_core.oc8051_indi_addr1.buff[0] [1] }),
    .Y(_01755_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05716_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.bank_sel [0], \u_8051_core.oc8051_indi_addr1.buff[7] [1], \u_8051_core.oc8051_indi_addr1.buff[6] [1], \u_8051_core.oc8051_indi_addr1.buff[5] [1], \u_8051_core.oc8051_indi_addr1.buff[4] [1] }),
    .Y(_01756_)
  );
  \$lut  #(
    .LUT(32'hf0f05533),
    .WIDTH(32'h00000005)
  ) _05717_ (
    .A({ _01652_, \u_8051_core.bank_sel [1], \u_8051_core.oc8051_alu1.des1 [1], _01755_, _01756_ }),
    .Y(\u_8051_core.oc8051_indi_addr1.ri_out [1])
  );
  \$lut  #(
    .LUT(64'hf0f00000cc55ff00),
    .WIDTH(32'h00000006)
  ) _05718_ (
    .A({ _01712_, _01697_, _01707_, _01754_, \u_8051_core.oc8051_indi_addr1.ri_out [1], _00434_ }),
    .Y(\u_8051_core.oc8051_memory_interface1.rd_addr [1])
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _05719_ (
    .A({ \u_8051_core.bit_addr , \u_8051_core.oc8051_memory_interface1.rd_addr [1], _01751_, \u_8051_core.oc8051_memory_interface1.rd_addr [7] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [1])
  );
  \$lut  #(
    .LUT(16'h110f),
    .WIDTH(32'h00000004)
  ) _05720_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01641_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01634_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [1])
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _05721_ (
    .A({ _01713_, _01721_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [5])
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _05722_ (
    .A({ _01631_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_indi_addr1.wr_addr [7] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [5])
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _05723_ (
    .A({ \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [5], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [5], \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [1], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [1], \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [3], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [3] }),
    .Y(_01757_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05724_ (
    .A({ _01751_, _01721_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [4])
  );
  \$lut  #(
    .LUT(8'h0d),
    .WIDTH(32'h00000003)
  ) _05725_ (
    .A({ _01634_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [4])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05726_ (
    .A({ _01744_, _01721_ }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [6])
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05727_ (
    .A({ _01627_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [6])
  );
  \$lut  #(
    .LUT(32'h004f0000),
    .WIDTH(32'h00000005)
  ) _05728_ (
    .A({ \u_8051_core.oc8051_decoder1.wr , \u_8051_core.oc8051_sfr1.wait_data , _01622_, \u_8051_core.oc8051_decoder1.ram_wr_sel [1], \u_8051_core.oc8051_decoder1.ram_wr_sel [2] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr )
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) _05729_ (
    .A({ \u_8051_core.oc8051_ram_top1.oc8051_idata.wr , \u_8051_core.oc8051_indi_addr1.wr_addr [7], \u_8051_core.oc8051_memory_interface1.rd_addr [7], \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [6], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [6] }),
    .Y(_01758_)
  );
  \$lut  #(
    .LUT(8'h90),
    .WIDTH(32'h00000003)
  ) _05730_ (
    .A({ _01758_, \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [4], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [4] }),
    .Y(_01759_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _05731_ (
    .A({ _01759_, _01757_, \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [0], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [0], \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [2], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [2] }),
    .Y(\u_8051_core.oc8051_ram_top1.rd_en )
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _05732_ (
    .A({ _01141_, \u_clkgen.pll_count [1:0], \u_clkgen.pll_count [3] }),
    .Y(_01760_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05733_ (
    .A({ _01760_, \u_clkgen.pll_count [5:4] }),
    .Y(_01761_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _05734_ (
    .A({ _01144_, _01143_, _01142_, _01761_ }),
    .Y(_01762_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05735_ (
    .A({ _01762_, \u_clkgen.pll_count [9], \u_clkgen.pll_count [10] }),
    .Y(_01763_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05736_ (
    .A({ _01145_, _01763_ }),
    .Y(_00038_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _05737_ (
    .A({ _00038_, \u_clkgen.clkgen_ps [0], \u_clkgen.clkgen_ps [1] }),
    .Y(_00037_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _05738_ (
    .A({ _01661_, _01627_, _01622_, _01625_ }),
    .Y(_01764_)
  );
  \$lut  #(
    .LUT(8'h7f),
    .WIDTH(32'h00000003)
  ) _05739_ (
    .A({ _01644_, _01764_, _01641_ }),
    .Y(_00039_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _05740_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5:1] }),
    .Y(_01765_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _05741_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7:6], _01765_ }),
    .Y(_01766_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05742_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2], _01766_ }),
    .Y(_01767_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05743_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3], _01767_ }),
    .Y(_01768_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05744_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5:4], _01768_ }),
    .Y(_01769_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _05745_ (
    .A({ \u_8051_core.oc8051_sfr1.pres_ow , \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk  }),
    .Y(_01770_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _05746_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7:6], _01770_, _01769_ }),
    .Y(_00040_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05747_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01645_ }),
    .Y(_01771_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05748_ (
    .A({ _01644_, _01638_, _01641_ }),
    .Y(_01772_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05749_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01772_ }),
    .Y(_01773_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05750_ (
    .A({ _01636_, _01627_, _01660_, _01622_, _01625_ }),
    .Y(_01774_)
  );
  \$lut  #(
    .LUT(16'h0dcc),
    .WIDTH(32'h00000004)
  ) _05751_ (
    .A({ _01774_, _01773_, \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set , _01771_ }),
    .Y(_00041_)
  );
  \$lut  #(
    .LUT(32'hf0bbffff),
    .WIDTH(32'h00000005)
  ) _05752_ (
    .A({ _01774_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , _01645_, \u_8051_core.oc8051_alu1.des1 [7] }),
    .Y(_00042_)
  );
  \$lut  #(
    .LUT(16'hbf00),
    .WIDTH(32'h00000004)
  ) _05753_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01638_, _01644_, _01641_ }),
    .Y(_01775_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05754_ (
    .A({ _01774_, _01771_ }),
    .Y(_01776_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05755_ (
    .A({ _01776_, _01775_ }),
    .Y(_00043_)
  );
  \$lut  #(
    .LUT(32'hf0bbffff),
    .WIDTH(32'h00000005)
  ) _05756_ (
    .A({ _01774_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , _01645_, \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(_00044_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05757_ (
    .A({ _01641_, _01644_, _01638_ }),
    .Y(_01777_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05758_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01777_ }),
    .Y(_01778_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05759_ (
    .A({ _01776_, _01778_ }),
    .Y(_00045_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05760_ (
    .A({ _01645_, _01764_ }),
    .Y(_01779_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05761_ (
    .A({ _01779_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00046_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05762_ (
    .A({ _01644_, _01638_, _01641_ }),
    .Y(_01780_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05763_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01780_ }),
    .Y(_01781_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05764_ (
    .A({ _01776_, _01781_ }),
    .Y(_00047_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05765_ (
    .A({ _01779_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00048_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _05766_ (
    .A({ _01638_, _01641_, _01644_ }),
    .Y(_01782_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05767_ (
    .A({ _01776_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00049_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05768_ (
    .A({ _01779_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00050_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05769_ (
    .A({ _01638_, _01641_, _01644_ }),
    .Y(_01783_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05770_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01783_ }),
    .Y(_01784_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05771_ (
    .A({ _01776_, _01784_ }),
    .Y(_00051_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05772_ (
    .A({ _01779_, \u_8051_core.oc8051_alu1.des1 [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00052_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05773_ (
    .A({ _01776_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00053_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05774_ (
    .A({ _01779_, \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00054_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _05775_ (
    .A({ _01636_, _01627_, _01660_, _01645_, _01622_, _01625_ }),
    .Y(_00055_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05776_ (
    .A({ _01779_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00056_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05777_ (
    .A({ _01782_, _01764_ }),
    .Y(_00059_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05778_ (
    .A({ _01783_, _01764_ }),
    .Y(_00058_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05779_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1] }),
    .Y(_00060_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05780_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2] }),
    .Y(_00061_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05781_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3] }),
    .Y(_00062_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05782_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4] }),
    .Y(_00063_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05783_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5] }),
    .Y(_00064_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05784_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6] }),
    .Y(_00065_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05785_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [7], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7] }),
    .Y(_00066_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05786_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1] }),
    .Y(_00068_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05787_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2] }),
    .Y(_00069_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05788_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3] }),
    .Y(_00070_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05789_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4] }),
    .Y(_00071_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05790_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5] }),
    .Y(_00072_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05791_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [6] }),
    .Y(_00073_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05792_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [7], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7] }),
    .Y(_00074_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _05793_ (
    .A({ _01661_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01627_, _01625_ }),
    .Y(_01785_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05794_ (
    .A({ _01658_, _01785_ }),
    .Y(_00075_)
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _05795_ (
    .A({ _01777_, _01785_ }),
    .Y(_00076_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _05796_ (
    .A(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4:0]),
    .Y(_01786_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05797_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5], _01786_ }),
    .Y(_01787_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _05798_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7:6], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5], _01787_ }),
    .Y(_01788_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05799_ (
    .A({ \u_8051_core.oc8051_sfr1.pres_ow , \u_8051_core.oc8051_sfr1.oc8051_int1.tr1  }),
    .Y(_00359_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05800_ (
    .A({ _00359_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6] }),
    .Y(_01789_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05801_ (
    .A({ _01782_, _01785_ }),
    .Y(_01790_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff00),
    .WIDTH(32'h00000006)
  ) _05802_ (
    .A({ _01790_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0], _01789_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0], _01788_ }),
    .Y(_00077_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _05803_ (
    .A({ _01790_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1:0], \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1], _01788_ }),
    .Y(_00078_)
  );
  \$lut  #(
    .LUT(32'h70000777),
    .WIDTH(32'h00000005)
  ) _05804_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2:0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2], _01788_ }),
    .Y(_01791_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _05805_ (
    .A({ _01790_, \u_8051_core.oc8051_alu1.des1 [2], _01791_ }),
    .Y(_00079_)
  );
  \$lut  #(
    .LUT(64'h7000000007777777),
    .WIDTH(32'h00000006)
  ) _05806_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3:0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [3], _01788_ }),
    .Y(_01792_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _05807_ (
    .A({ _01790_, \u_8051_core.oc8051_alu1.des1 [3], _01792_ }),
    .Y(_00080_)
  );
  \$lut  #(
    .LUT(32'h80007fff),
    .WIDTH(32'h00000005)
  ) _05808_ (
    .A(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4:0]),
    .Y(_01793_)
  );
  \$lut  #(
    .LUT(32'hff008f8f),
    .WIDTH(32'h00000005)
  ) _05809_ (
    .A({ _01790_, \u_8051_core.oc8051_alu1.des1 [4], _01793_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4], _01788_ }),
    .Y(_00081_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _05810_ (
    .A({ _01790_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5], _01786_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [5], _01788_ }),
    .Y(_00082_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _05811_ (
    .A({ _01790_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6], _01787_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6], _01788_ }),
    .Y(_00083_)
  );
  \$lut  #(
    .LUT(32'h8ffff000),
    .WIDTH(32'h00000005)
  ) _05812_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7:6], _01787_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7] }),
    .Y(_01794_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05813_ (
    .A({ _01790_, \u_8051_core.oc8051_alu1.des1 [7], _01794_ }),
    .Y(_00084_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _05814_ (
    .A({ _01636_, _01635_, _01628_ }),
    .Y(_01795_)
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _05815_ (
    .A({ _01795_, _01773_ }),
    .Y(_00085_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05816_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [7], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00086_)
  );
  \$lut  #(
    .LUT(64'hccccaaf0f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _05817_ (
    .A({ _01795_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01645_, \u_8051_core.oc8051_alu1.desAc , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(_00087_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05818_ (
    .A({ _01795_, _01771_ }),
    .Y(_01796_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05819_ (
    .A({ _01796_, _01778_ }),
    .Y(_00088_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05820_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00089_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05821_ (
    .A({ _01796_, _01781_ }),
    .Y(_00090_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05822_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00091_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05823_ (
    .A({ _01796_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00092_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05824_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00093_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _05825_ (
    .A({ _01796_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desOv , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_00094_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05826_ (
    .A({ _01796_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00095_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05827_ (
    .A({ _01631_, _01634_ }),
    .Y(_01797_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _05828_ (
    .A({ _01628_, _01797_, _01636_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01798_)
  );
  \$lut  #(
    .LUT(64'hefffffff20000000),
    .WIDTH(32'h00000006)
  ) _05829_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [6], _01644_, _01798_, _01638_, _01641_, \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01799_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05830_ (
    .A({ \u_8051_core.oc8051_decoder1.wr_sfr , \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01800_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _05831_ (
    .A({ _01800_, _01799_, \u_8051_core.oc8051_alu1.des2 [6] }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [6])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05832_ (
    .A({ _01800_, _01772_, _01798_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7], \u_8051_core.oc8051_alu1.des2 [7], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [7])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05833_ (
    .A({ _01800_, _01780_, _01798_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [4], \u_8051_core.oc8051_alu1.des2 [4], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [4])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05834_ (
    .A({ _01800_, _01777_, _01798_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [5], \u_8051_core.oc8051_alu1.des2 [5], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [5])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05835_ (
    .A({ _01800_, _01783_, _01798_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2], \u_8051_core.oc8051_alu1.des2 [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [2])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05836_ (
    .A({ _01800_, _01782_, _01798_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3], \u_8051_core.oc8051_alu1.des2 [3], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [3])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05837_ (
    .A({ _01800_, _01798_, _01645_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0], \u_8051_core.oc8051_alu1.des2 [0], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [0])
  );
  \$lut  #(
    .LUT(64'hccccccccaaf0f0f0),
    .WIDTH(32'h00000006)
  ) _05838_ (
    .A({ _01800_, _01798_, _01658_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [1], \u_8051_core.oc8051_alu1.des2 [1], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_acc1.acc [1])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05839_ (
    .A({ _01646_, \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00096_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05840_ (
    .A({ _01631_, _01634_ }),
    .Y(_01801_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _05841_ (
    .A({ _01801_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [7], _01645_ }),
    .Y(_00098_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05842_ (
    .A({ _01659_, _01771_ }),
    .Y(_01802_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05843_ (
    .A({ _01636_, _01802_, _01801_, _01773_ }),
    .Y(_00097_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _05844_ (
    .A({ _01801_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [6], _01645_ }),
    .Y(_00100_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05845_ (
    .A({ _01636_, _01802_, _01801_, _01775_ }),
    .Y(_00099_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05846_ (
    .A({ _01802_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_00102_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05847_ (
    .A({ _01636_, _01802_, _01801_, _01778_ }),
    .Y(_00101_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05848_ (
    .A({ _01802_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(_00104_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05849_ (
    .A({ _01636_, _01802_, _01801_, _01781_ }),
    .Y(_00103_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05850_ (
    .A({ _01636_, _01801_, _01802_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00105_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05851_ (
    .A({ _01636_, _01802_, _01801_, _01784_ }),
    .Y(_00106_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05852_ (
    .A({ _01636_, _01801_, _01802_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00107_)
  );
  \$lut  #(
    .LUT(16'h8f00),
    .WIDTH(32'h00000004)
  ) _05853_ (
    .A({ _01636_, _01802_, _01801_, _01645_ }),
    .Y(_00108_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05854_ (
    .A({ _01802_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(_00109_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05855_ (
    .A({ _01636_, _01802_, _01797_, _01773_ }),
    .Y(_00110_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _05856_ (
    .A({ _01797_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [7], _01645_ }),
    .Y(_00111_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05857_ (
    .A({ _01636_, _01802_, _01797_, _01775_ }),
    .Y(_00112_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _05858_ (
    .A({ _01797_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [6], _01645_ }),
    .Y(_00113_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05859_ (
    .A({ _01636_, _01802_, _01797_, _01778_ }),
    .Y(_00114_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05860_ (
    .A({ _01802_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_00115_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05861_ (
    .A({ _01636_, _01802_, _01797_, _01781_ }),
    .Y(_00116_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05862_ (
    .A({ _01802_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(_00117_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05863_ (
    .A({ _01636_, _01797_, _01802_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00118_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05864_ (
    .A({ _01802_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_00119_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05865_ (
    .A({ _01636_, _01802_, _01797_, _01784_ }),
    .Y(_00120_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05866_ (
    .A({ _01802_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_00121_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05867_ (
    .A({ _01636_, _01797_, _01802_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00122_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05868_ (
    .A({ _01802_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_00123_)
  );
  \$lut  #(
    .LUT(16'h8f00),
    .WIDTH(32'h00000004)
  ) _05869_ (
    .A({ _01636_, _01802_, _01797_, _01645_ }),
    .Y(_00124_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05870_ (
    .A({ _01802_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(_00125_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _05871_ (
    .A({ _01635_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [7], _01645_ }),
    .Y(_00127_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05872_ (
    .A({ _01636_, _01802_, _01635_, _01773_ }),
    .Y(_00126_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _05873_ (
    .A({ _01635_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [6], _01645_ }),
    .Y(_00129_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05874_ (
    .A({ _01636_, _01802_, _01635_, _01775_ }),
    .Y(_00128_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05875_ (
    .A({ _01802_, _01635_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_00131_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05876_ (
    .A({ _01636_, _01802_, _01635_, _01778_ }),
    .Y(_00130_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05877_ (
    .A({ _01802_, _01635_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(_00133_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05878_ (
    .A({ _01636_, _01802_, _01635_, _01781_ }),
    .Y(_00132_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _05879_ (
    .A({ _01802_, _01635_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_00135_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05880_ (
    .A({ _01636_, _01635_, _01802_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00134_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05881_ (
    .A({ _01636_, _01802_, _01635_, _01784_ }),
    .Y(_00136_)
  );
  \$lut  #(
    .LUT(16'h8f00),
    .WIDTH(32'h00000004)
  ) _05882_ (
    .A({ _01636_, _01802_, _01635_, _01645_ }),
    .Y(_00137_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05883_ (
    .A({ _01636_, _01802_, _01660_, _01773_ }),
    .Y(_00138_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05884_ (
    .A({ _01636_, _01802_, _01660_, _01775_ }),
    .Y(_00139_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05885_ (
    .A({ _01636_, _01802_, _01660_, _01778_ }),
    .Y(_00140_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05886_ (
    .A({ _01636_, _01802_, _01660_, _01781_ }),
    .Y(_00141_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05887_ (
    .A({ _01636_, _01660_, _01802_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00142_)
  );
  \$lut  #(
    .LUT(16'h4f00),
    .WIDTH(32'h00000004)
  ) _05888_ (
    .A({ _01636_, _01802_, _01660_, _01784_ }),
    .Y(_00143_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _05889_ (
    .A({ _01636_, _01660_, _01802_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00144_)
  );
  \$lut  #(
    .LUT(16'h8f00),
    .WIDTH(32'h00000004)
  ) _05890_ (
    .A({ _01636_, _01802_, _01660_, _01645_ }),
    .Y(_00145_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _05891_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0 , \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1  }),
    .Y(_00431_)
  );
  \$lut  #(
    .LUT(32'h35000000),
    .WIDTH(32'h00000005)
  ) _05892_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc , \u_8051_core.oc8051_memory_interface1.int_ack , \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1] }),
    .Y(_01803_)
  );
  \$lut  #(
    .LUT(64'h0f00444400000000),
    .WIDTH(32'h00000006)
  ) _05893_ (
    .A({ _01803_, \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0] }),
    .Y(_01804_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05894_ (
    .A({ _01645_, _01785_ }),
    .Y(_01805_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _05895_ (
    .A({ _01660_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01636_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01627_, _01625_ }),
    .Y(_01806_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05896_ (
    .A({ _01772_, _01806_ }),
    .Y(_01807_)
  );
  \$lut  #(
    .LUT(32'hfffffff4),
    .WIDTH(32'h00000005)
  ) _05897_ (
    .A({ _01807_, _01805_, _01804_, _00431_, \u_8051_core.oc8051_sfr1.oc8051_int1.tf1_buff  }),
    .Y(_00146_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05898_ (
    .A({ _01805_, _01807_, \u_8051_core.oc8051_alu1.des1 [7], \u_8051_core.oc8051_alu1.desCy , _00431_, \u_8051_core.oc8051_sfr1.oc8051_int1.tf1_buff  }),
    .Y(_00147_)
  );
  \$lut  #(
    .LUT(32'hfff0eeee),
    .WIDTH(32'h00000005)
  ) _05899_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0] }),
    .Y(_01808_)
  );
  \$lut  #(
    .LUT(32'hca000000),
    .WIDTH(32'h00000005)
  ) _05900_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc , \u_8051_core.oc8051_memory_interface1.int_ack , \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1] }),
    .Y(_01809_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05901_ (
    .A({ _01777_, _01806_ }),
    .Y(_01810_)
  );
  \$lut  #(
    .LUT(64'hffffffffffff4f44),
    .WIDTH(32'h00000006)
  ) _05902_ (
    .A({ _01805_, _01810_, _01809_, _01808_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 , \u_8051_core.oc8051_sfr1.oc8051_int1.tf0_buff  }),
    .Y(_00148_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f04444),
    .WIDTH(32'h00000006)
  ) _05903_ (
    .A({ _01805_, _01810_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 , \u_8051_core.oc8051_sfr1.oc8051_int1.tf0_buff  }),
    .Y(_00149_)
  );
  \$lut  #(
    .LUT(32'h0accc0cc),
    .WIDTH(32'h00000005)
  ) _05904_ (
    .A({ _01641_, _01638_, _01644_, _01806_, _01785_ }),
    .Y(_00150_)
  );
  \$lut  #(
    .LUT(32'hff808080),
    .WIDTH(32'h00000005)
  ) _05905_ (
    .A({ _01805_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_alu1.desCy , _01638_, _01644_ }),
    .Y(_00151_)
  );
  \$lut  #(
    .LUT(32'hcacc00cc),
    .WIDTH(32'h00000005)
  ) _05906_ (
    .A({ _01641_, _01638_, _01644_, _01806_, _01785_ }),
    .Y(_00152_)
  );
  \$lut  #(
    .LUT(32'hff808080),
    .WIDTH(32'h00000005)
  ) _05907_ (
    .A({ _01805_, \u_8051_core.oc8051_alu1.des1 [4], _01644_, _01638_, \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00153_)
  );
  \$lut  #(
    .LUT(32'hf0f07700),
    .WIDTH(32'h00000005)
  ) _05908_ (
    .A({ _01645_, _01806_, _01785_, _01644_, _01638_ }),
    .Y(_00154_)
  );
  \$lut  #(
    .LUT(16'hf888),
    .WIDTH(32'h00000004)
  ) _05909_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [2], _01805_, _01783_, \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00155_)
  );
  \$lut  #(
    .LUT(32'h0ecc00cc),
    .WIDTH(32'h00000005)
  ) _05910_ (
    .A({ _01641_, _01638_, _01644_, _01806_, _01785_ }),
    .Y(_00156_)
  );
  \$lut  #(
    .LUT(16'hca00),
    .WIDTH(32'h00000004)
  ) _05911_ (
    .A({ _01645_, _01785_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00157_)
  );
  \$lut  #(
    .LUT(64'h0f00444400000000),
    .WIDTH(32'h00000006)
  ) _05912_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc , \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2] }),
    .Y(_01811_)
  );
  \$lut  #(
    .LUT(64'hca00000000000000),
    .WIDTH(32'h00000006)
  ) _05913_ (
    .A({ _01811_, \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1], \u_8051_core.oc8051_memory_interface1.int_ack , \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1] }),
    .Y(_01812_)
  );
  \$lut  #(
    .LUT(16'hfff8),
    .WIDTH(32'h00000004)
  ) _05914_ (
    .A({ _01812_, _01805_, _01806_, _01782_ }),
    .Y(_00158_)
  );
  \$lut  #(
    .LUT(32'hff808080),
    .WIDTH(32'h00000005)
  ) _05915_ (
    .A({ _01805_, \u_8051_core.oc8051_alu1.des1 [3], _01782_, _01806_, \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00159_)
  );
  \$lut  #(
    .LUT(64'h3500000000000000),
    .WIDTH(32'h00000006)
  ) _05916_ (
    .A({ _01811_, \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0], \u_8051_core.oc8051_memory_interface1.int_ack , \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1] }),
    .Y(_01813_)
  );
  \$lut  #(
    .LUT(16'hfff8),
    .WIDTH(32'h00000004)
  ) _05917_ (
    .A({ _01813_, _01805_, _01658_, _01806_ }),
    .Y(_00160_)
  );
  \$lut  #(
    .LUT(32'hff808080),
    .WIDTH(32'h00000005)
  ) _05918_ (
    .A({ _01805_, \u_8051_core.oc8051_alu1.des1 [1], _01806_, _01658_, \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00161_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _05919_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01636_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01627_, _01625_ }),
    .Y(_01814_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _05920_ (
    .A({ _01659_, _01636_, _01801_, _01772_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01815_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05921_ (
    .A({ _01815_, _01772_, _01814_ }),
    .Y(_00162_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05922_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [7], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00163_)
  );
  \$lut  #(
    .LUT(32'hffff4000),
    .WIDTH(32'h00000005)
  ) _05923_ (
    .A({ _01815_, _01638_, _01644_, _01814_, _01641_ }),
    .Y(_00164_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05924_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00165_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05925_ (
    .A({ _01815_, _01777_, _01814_ }),
    .Y(_00166_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05926_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00167_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05927_ (
    .A({ _01815_, _01780_, _01814_ }),
    .Y(_00168_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05928_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00169_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05929_ (
    .A({ _01815_, _01782_, _01814_ }),
    .Y(_00170_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05930_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00171_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05931_ (
    .A({ _01815_, _01783_, _01814_ }),
    .Y(_00172_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05932_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00173_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05933_ (
    .A({ _01815_, _01814_, _01658_ }),
    .Y(_00174_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05934_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00175_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _05935_ (
    .A({ _01815_, _01814_, _01645_ }),
    .Y(_00176_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05936_ (
    .A({ _01815_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00177_)
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _05937_ (
    .A({ \u_8051_core.oc8051_memory_interface1.reti , \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc  }),
    .Y(_00180_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05938_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1] }),
    .Y(_01816_)
  );
  \$lut  #(
    .LUT(32'h00000777),
    .WIDTH(32'h00000005)
  ) _05939_ (
    .A({ _01816_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 , \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2] }),
    .Y(_01817_)
  );
  \$lut  #(
    .LUT(16'h1f00),
    .WIDTH(32'h00000004)
  ) _05940_ (
    .A({ _01817_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2  }),
    .Y(_01818_)
  );
  \$lut  #(
    .LUT(64'h007f7f7f7f7f7f7f),
    .WIDTH(32'h00000006)
  ) _05941_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1  }),
    .Y(_01819_)
  );
  \$lut  #(
    .LUT(64'h007f7f7f7f7f7f7f),
    .WIDTH(32'h00000006)
  ) _05942_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0] }),
    .Y(_01820_)
  );
  \$lut  #(
    .LUT(64'h1fff000000000000),
    .WIDTH(32'h00000006)
  ) _05943_ (
    .A({ _01820_, _01819_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [5], \u_8051_core.oc8051_sfr1.oc8051_int1.ie [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2  }),
    .Y(_01821_)
  );
  \$lut  #(
    .LUT(64'h000000005f3f0f0f),
    .WIDTH(32'h00000006)
  ) _05944_ (
    .A({ _01821_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7], \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc , \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [0] }),
    .Y(_00182_)
  );
  \$lut  #(
    .LUT(64'hff00ff8fff00ff00),
    .WIDTH(32'h00000006)
  ) _05945_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7], \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc , _00182_, _01818_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0  }),
    .Y(_00183_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _05946_ (
    .A({ _00180_, _00183_ }),
    .Y(_00178_)
  );
  \$lut  #(
    .LUT(16'hf044),
    .WIDTH(32'h00000004)
  ) _05947_ (
    .A({ _00180_, _00183_, \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1] }),
    .Y(_00179_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05948_ (
    .A({ _00180_, _00183_ }),
    .Y(_01267_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05949_ (
    .A({ _01267_, \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1] }),
    .Y(_00181_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05950_ (
    .A({ _01267_, \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept  }),
    .Y(_00184_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _05951_ (
    .A({ _01636_, _01797_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01627_, _01625_, _01771_ }),
    .Y(_01822_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05952_ (
    .A({ _01822_, _01773_ }),
    .Y(_00185_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _05953_ (
    .A({ _01636_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], _01645_, _01797_, _01627_, _01625_ }),
    .Y(_00199_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05954_ (
    .A({ _00199_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01823_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05955_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [7], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00186_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05956_ (
    .A({ _01822_, _01775_ }),
    .Y(_00187_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05957_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00188_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05958_ (
    .A({ _01822_, _01778_ }),
    .Y(_00189_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05959_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [5], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00190_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05960_ (
    .A({ _01822_, _01781_ }),
    .Y(_00191_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05961_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00192_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05962_ (
    .A({ _01822_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00193_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05963_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00194_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05964_ (
    .A({ _01822_, _01784_ }),
    .Y(_00195_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05965_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00196_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05966_ (
    .A({ _01822_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00197_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05967_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00198_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _05968_ (
    .A({ _01823_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_00200_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _05969_ (
    .A({ _01636_, _01801_, _01628_, _01771_ }),
    .Y(_01824_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05970_ (
    .A({ _01824_, _01773_ }),
    .Y(_00201_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05971_ (
    .A({ _01824_, _01775_ }),
    .Y(_00202_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05972_ (
    .A({ _01824_, _01781_ }),
    .Y(_00203_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05973_ (
    .A({ _01824_, _01782_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00204_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _05974_ (
    .A({ _01824_, _01784_ }),
    .Y(_00205_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _05975_ (
    .A({ _01824_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_00206_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05976_ (
    .A({ _01645_, _01824_ }),
    .Y(_00207_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05977_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [1:0], \u_8051_core.oc8051_memory_interface1.idat_old [16], \u_8051_core.oc8051_memory_interface1.idat_old [24], \u_8051_core.oc8051_memory_interface1.idat_cur [0], \u_8051_core.oc8051_memory_interface1.idat_cur [8] }),
    .Y(_01825_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05978_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [24], _01825_, \u_8051_core.oc8051_memory_interface1.idat_cur [16] }),
    .Y(_01826_)
  );
  \$lut  #(
    .LUT(32'haaccf0f0),
    .WIDTH(32'h00000005)
  ) _05979_ (
    .A({ _01619_, _01616_, \u_8051_core.oc8051_memory_interface1.op3_buff [0], _01826_, \u_8051_core.oc8051_memory_interface1.int_vec_buff [1] }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [0])
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _05980_ (
    .A({ _01665_, _01685_ }),
    .Y(_01827_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _05981_ (
    .A({ _01668_, _01685_ }),
    .Y(_01828_)
  );
  \$lut  #(
    .LUT(64'h00000004000f0000),
    .WIDTH(32'h00000006)
  ) _05982_ (
    .A({ \u_8051_core.oc8051_decoder1.op1_c [1], \u_8051_core.oc8051_indi_addr1.sel , _01682_, _01691_, _01828_, _01671_ }),
    .Y(_01829_)
  );
  \$lut  #(
    .LUT(64'h000000007fffffff),
    .WIDTH(32'h00000006)
  ) _05983_ (
    .A({ _01829_, _01827_, _01689_, _00269_, _01695_, _01694_ }),
    .Y(_01830_)
  );
  \$lut  #(
    .LUT(32'h5fff333f),
    .WIDTH(32'h00000005)
  ) _05984_ (
    .A({ _01671_, _01665_, _01685_, _01693_, _01691_ }),
    .Y(_01831_)
  );
  \$lut  #(
    .LUT(32'h7fffff00),
    .WIDTH(32'h00000005)
  ) _05985_ (
    .A({ _01668_, _01831_, _01671_, _01665_, _01702_ }),
    .Y(_01832_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _05986_ (
    .A({ _01685_, _01668_, _01671_ }),
    .Y(_01833_)
  );
  \$lut  #(
    .LUT(32'hff400000),
    .WIDTH(32'h00000005)
  ) _05987_ (
    .A({ _01695_, _00269_, _01688_, _01833_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01834_)
  );
  \$lut  #(
    .LUT(32'h01100000),
    .WIDTH(32'h00000005)
  ) _05988_ (
    .A({ _01692_, \u_8051_core.oc8051_decoder1.op1_c [1], _01685_, _01668_, _01671_ }),
    .Y(_01835_)
  );
  \$lut  #(
    .LUT(32'h3011a0ff),
    .WIDTH(32'h00000005)
  ) _05989_ (
    .A({ _01835_, _01834_, _01832_, \u_8051_core.oc8051_sfr1.wait_data , _00269_ }),
    .Y(_01836_)
  );
  \$lut  #(
    .LUT(32'h5aaa3ccc),
    .WIDTH(32'h00000005)
  ) _05990_ (
    .A({ _01836_, _01830_, \u_8051_core.oc8051_memory_interface1.pc [0], \u_8051_core.oc8051_alu_src_sel1.op3 [0], \u_8051_core.oc8051_alu_src_sel1.op2 [0] }),
    .Y(_00208_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _05991_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [1:0], \u_8051_core.oc8051_memory_interface1.idat_old [17], \u_8051_core.oc8051_memory_interface1.idat_old [25], \u_8051_core.oc8051_memory_interface1.idat_cur [1], \u_8051_core.oc8051_memory_interface1.idat_cur [9] }),
    .Y(_01837_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _05992_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [25], _01837_, \u_8051_core.oc8051_memory_interface1.idat_cur [17] }),
    .Y(_01838_)
  );
  \$lut  #(
    .LUT(64'hf0f0aaccf0f0f0f0),
    .WIDTH(32'h00000006)
  ) _05993_ (
    .A({ _03225_, \u_8051_core.oc8051_sfr1.wait_data , _01616_, \u_8051_core.oc8051_memory_interface1.op3_buff [1], _01838_, \u_8051_core.oc8051_memory_interface1.int_vec_buff [1] }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [1])
  );
  \$lut  #(
    .LUT(16'hac00),
    .WIDTH(32'h00000004)
  ) _05994_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc [0], _01836_, \u_8051_core.oc8051_alu_src_sel1.op3 [0], \u_8051_core.oc8051_alu_src_sel1.op2 [0] }),
    .Y(_01839_)
  );
  \$lut  #(
    .LUT(64'haa5a5aaacc3c3ccc),
    .WIDTH(32'h00000006)
  ) _05995_ (
    .A({ _01836_, _01839_, \u_8051_core.oc8051_memory_interface1.pc [1], _01830_, \u_8051_core.oc8051_alu_src_sel1.op3 [1], \u_8051_core.oc8051_alu_src_sel1.op2 [1] }),
    .Y(_00209_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _05996_ (
    .A({ _00445_, _00444_, _00213_ }),
    .Y(_00210_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _05997_ (
    .A({ _00210_, \u_8051_core.oc8051_memory_interface1.istb_t , \u_8051_core.oc8051_memory_interface1.imem_wait  }),
    .Y(_00211_)
  );
  \$lut  #(
    .LUT(32'hfbf0f0f0),
    .WIDTH(32'h00000005)
  ) _05998_ (
    .A({ wb_xrom_ack, \u_wb_crossbar.master_busy [4], _00210_, \u_8051_core.oc8051_memory_interface1.istb_t , \u_8051_core.oc8051_memory_interface1.imem_wait  }),
    .Y(_00212_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _05999_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], \u_uart_core.u_cfg.reg_ack , wb_xram_ack, \u_spi_core.u_cfg.reg_ack , wb_xrom_ack }),
    .Y(_01840_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _06000_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _01840_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack  }),
    .Y(\u_8051_core.oc8051_memory_interface1.dack_i )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06001_ (
    .A({ wb_xrom_rdata[2], \u_wb_crossbar.master_busy [4] }),
    .Y(_00224_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06002_ (
    .A({ wb_xrom_rdata[5], \u_wb_crossbar.master_busy [4] }),
    .Y(_00227_)
  );
  \$lut  #(
    .LUT(32'h01ff0000),
    .WIDTH(32'h00000005)
  ) _06003_ (
    .A({ _01650_, _01649_, _01625_, _01634_, _01638_ }),
    .Y(_00230_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06004_ (
    .A({ _01649_, _01634_ }),
    .Y(_01841_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06005_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [0], _01841_ }),
    .Y(_00231_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06006_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [1], _01841_ }),
    .Y(_00232_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06007_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [3], _01841_ }),
    .Y(_00234_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06008_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [6], _01841_ }),
    .Y(_00237_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06009_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [7], _01841_ }),
    .Y(_00238_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06010_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [4], _01841_ }),
    .Y(_00235_)
  );
  \$lut  #(
    .LUT(32'h01ff0000),
    .WIDTH(32'h00000005)
  ) _06011_ (
    .A({ _01650_, _01649_, _01625_, _01634_, _01658_ }),
    .Y(_00239_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06012_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [2], _01841_ }),
    .Y(_00233_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06013_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [5], _01841_ }),
    .Y(_00236_)
  );
  \$lut  #(
    .LUT(32'h10ff0000),
    .WIDTH(32'h00000005)
  ) _06014_ (
    .A({ _01650_, _01649_, _01625_, _01634_, _01638_ }),
    .Y(_00240_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06015_ (
    .A({ _01649_, _01634_, _01625_ }),
    .Y(_01842_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06016_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [1], _01842_ }),
    .Y(_00243_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06017_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [4], _01842_ }),
    .Y(_00246_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06018_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [6], _01842_ }),
    .Y(_00248_)
  );
  \$lut  #(
    .LUT(32'h10ff0000),
    .WIDTH(32'h00000005)
  ) _06019_ (
    .A({ _01650_, _01649_, _01634_, _01638_, _01625_ }),
    .Y(_00241_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06020_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [0], _01842_ }),
    .Y(_00242_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06021_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [2], _01842_ }),
    .Y(_00244_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06022_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [3], _01842_ }),
    .Y(_00245_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06023_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [5], _01842_ }),
    .Y(_00247_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06024_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [7], _01842_ }),
    .Y(_00249_)
  );
  \$lut  #(
    .LUT(32'h10ff0000),
    .WIDTH(32'h00000005)
  ) _06025_ (
    .A({ _01650_, _01649_, _01634_, _01625_, _01658_ }),
    .Y(_00250_)
  );
  \$lut  #(
    .LUT(32'h40ff0000),
    .WIDTH(32'h00000005)
  ) _06026_ (
    .A({ _01650_, _01649_, _01634_, _01625_, _01638_ }),
    .Y(_00251_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _06027_ (
    .A({ _01634_, _01649_, _01625_, _01638_ }),
    .Y(_01843_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06028_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [0], _01843_ }),
    .Y(_00252_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06029_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [1], _01843_ }),
    .Y(_00253_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06030_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [2], _01843_ }),
    .Y(_00254_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06031_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [3], _01843_ }),
    .Y(_00255_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06032_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [4], _01843_ }),
    .Y(_00256_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06033_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [5], _01843_ }),
    .Y(_00257_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06034_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [6], _01843_ }),
    .Y(_00258_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06035_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [7], _01843_ }),
    .Y(_00259_)
  );
  \$lut  #(
    .LUT(32'h40ff0000),
    .WIDTH(32'h00000005)
  ) _06036_ (
    .A({ _01650_, _01649_, _01634_, _01625_, _01658_ }),
    .Y(_00260_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06037_ (
    .A({ _01625_, _01649_, _01638_, _01634_ }),
    .Y(_01844_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06038_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [0], _01844_ }),
    .Y(_00261_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06039_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [1], _01844_ }),
    .Y(_00262_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06040_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [2], _01844_ }),
    .Y(_00263_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06041_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [3], _01844_ }),
    .Y(_00264_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06042_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [4], _01844_ }),
    .Y(_00265_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06043_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [5], _01844_ }),
    .Y(_00266_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06044_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [6], _01844_ }),
    .Y(_00267_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06045_ (
    .A({ \u_8051_core.oc8051_alu1.des1 [7], _01844_ }),
    .Y(_00268_)
  );
  \$lut  #(
    .LUT(16'h0001),
    .WIDTH(32'h00000004)
  ) _06046_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait  }),
    .Y(_00270_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06047_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [2], \u_8051_core.oc8051_alu_src_sel1.op1 [3], \u_8051_core.oc8051_alu_src_sel1.op1 [1] }),
    .Y(_01845_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06048_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [1], _01686_ }),
    .Y(_01846_)
  );
  \$lut  #(
    .LUT(64'hf0ffbbbbffff0fff),
    .WIDTH(32'h00000006)
  ) _06049_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [7], \u_8051_core.oc8051_alu_src_sel1.op1 [0], _01846_, \u_8051_core.oc8051_alu_src_sel1.op1 [5], _01845_, \u_8051_core.oc8051_alu_src_sel1.op1 [4] }),
    .Y(_01847_)
  );
  \$lut  #(
    .LUT(16'he0ff),
    .WIDTH(32'h00000004)
  ) _06050_ (
    .A({ _00269_, _00272_, _01847_, \u_8051_core.oc8051_alu_src_sel1.op1 [6] }),
    .Y(_00273_)
  );
  \$lut  #(
    .LUT(64'hf0e200aa00000000),
    .WIDTH(32'h00000006)
  ) _06051_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [0], \u_8051_core.oc8051_alu_src_sel1.op1 [4], \u_8051_core.oc8051_alu_src_sel1.op1 [7], _01845_, \u_8051_core.oc8051_alu_src_sel1.op1 [5], _01846_ }),
    .Y(_01848_)
  );
  \$lut  #(
    .LUT(32'hf50cfc3c),
    .WIDTH(32'h00000005)
  ) _06052_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [4], _01686_, \u_8051_core.oc8051_alu_src_sel1.op1 [7:6], \u_8051_core.oc8051_alu_src_sel1.op1 [0] }),
    .Y(_01849_)
  );
  \$lut  #(
    .LUT(64'hfc5ffffffff30033),
    .WIDTH(32'h00000006)
  ) _06053_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [6], _01847_, \u_8051_core.oc8051_alu_src_sel1.op1 [5], \u_8051_core.oc8051_alu_src_sel1.op1 [7], _01849_, _01848_ }),
    .Y(_01850_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06054_ (
    .A({ _01686_, \u_8051_core.oc8051_alu_src_sel1.op1 [0] }),
    .Y(_01851_)
  );
  \$lut  #(
    .LUT(32'h0fffffbb),
    .WIDTH(32'h00000005)
  ) _06055_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [6], \u_8051_core.oc8051_alu_src_sel1.op1 [4:3], _01851_, \u_8051_core.oc8051_alu_src_sel1.op1 [1] }),
    .Y(_01852_)
  );
  \$lut  #(
    .LUT(64'hbfbfbf00bfbfbfbf),
    .WIDTH(32'h00000006)
  ) _06056_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [7], \u_8051_core.oc8051_alu_src_sel1.op1 [5], _01852_, _01686_, \u_8051_core.oc8051_alu_src_sel1.op1 [0], \u_8051_core.oc8051_alu_src_sel1.op1 [1] }),
    .Y(_01853_)
  );
  \$lut  #(
    .LUT(64'h55aaffffcfcfcfbf),
    .WIDTH(32'h00000006)
  ) _06057_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [7], \u_8051_core.oc8051_alu_src_sel1.op1 [5], \u_8051_core.oc8051_alu_src_sel1.op1 [6], _01851_, \u_8051_core.oc8051_alu_src_sel1.op1 [1], _01849_ }),
    .Y(_01854_)
  );
  \$lut  #(
    .LUT(32'h80ffff00),
    .WIDTH(32'h00000005)
  ) _06058_ (
    .A({ _00272_, _00269_, _01854_, _01853_, _01850_ }),
    .Y(_00274_)
  );
  \$lut  #(
    .LUT(32'hfffe03ff),
    .WIDTH(32'h00000005)
  ) _06059_ (
    .A({ _01671_, _01668_, \u_8051_core.oc8051_decoder1.op1_c [1], _01691_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01855_)
  );
  \$lut  #(
    .LUT(32'hcdccf5ff),
    .WIDTH(32'h00000005)
  ) _06060_ (
    .A({ _01665_, _01672_, \u_8051_core.oc8051_indi_addr1.sel , _01855_, _01688_ }),
    .Y(_01856_)
  );
  \$lut  #(
    .LUT(16'h0305),
    .WIDTH(32'h00000004)
  ) _06061_ (
    .A({ _01619_, _01856_, \u_8051_core.oc8051_alu_src_sel1.op1 [5], \u_8051_core.oc8051_decoder1.op [5] }),
    .Y(_01857_)
  );
  \$lut  #(
    .LUT(64'h100000fc00000000),
    .WIDTH(32'h00000006)
  ) _06062_ (
    .A({ _01694_, _01685_, _01665_, \u_8051_core.oc8051_decoder1.op1_c [1], _01691_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01858_)
  );
  \$lut  #(
    .LUT(16'hf0ee),
    .WIDTH(32'h00000004)
  ) _06063_ (
    .A({ _01833_, _01691_, _01857_, _01858_ }),
    .Y(_01859_)
  );
  \$lut  #(
    .LUT(64'h00f4000000000000),
    .WIDTH(32'h00000006)
  ) _06064_ (
    .A({ _01668_, _01671_, _01685_, _01699_, _01691_, _01665_ }),
    .Y(_01860_)
  );
  \$lut  #(
    .LUT(64'hff5ff1333f553f3f),
    .WIDTH(32'h00000006)
  ) _06065_ (
    .A({ _01671_, _01668_, _01685_, _01665_, _01689_, _01681_ }),
    .Y(_01861_)
  );
  \$lut  #(
    .LUT(64'hef000000efefefef),
    .WIDTH(32'h00000006)
  ) _06066_ (
    .A({ _01682_, _01681_, _01672_, _01861_, _01860_, _01859_ }),
    .Y(_00275_)
  );
  \$lut  #(
    .LUT(64'h11ffffffffff0f0f),
    .WIDTH(32'h00000006)
  ) _06067_ (
    .A({ _01668_, _01671_, _01665_, _01691_, _01702_, _01700_ }),
    .Y(_01862_)
  );
  \$lut  #(
    .LUT(64'hf088000000000000),
    .WIDTH(32'h00000006)
  ) _06068_ (
    .A({ _01665_, _01671_, _01668_, _01681_, _01685_, _01688_ }),
    .Y(_01863_)
  );
  \$lut  #(
    .LUT(16'h000e),
    .WIDTH(32'h00000004)
  ) _06069_ (
    .A({ _01857_, _01863_, _01862_, _01685_ }),
    .Y(_01864_)
  );
  \$lut  #(
    .LUT(64'hffff55ff0f0f33ff),
    .WIDTH(32'h00000006)
  ) _06070_ (
    .A({ _01668_, _01665_, _01685_, _01691_, _01693_, _01681_ }),
    .Y(_01865_)
  );
  \$lut  #(
    .LUT(8'h07),
    .WIDTH(32'h00000003)
  ) _06071_ (
    .A({ _01860_, _01689_, _01833_ }),
    .Y(_01866_)
  );
  \$lut  #(
    .LUT(64'hf400f0f000000000),
    .WIDTH(32'h00000006)
  ) _06072_ (
    .A({ _01866_, _01671_, _01865_, _01864_, _01681_, _01685_ }),
    .Y(_01867_)
  );
  \$lut  #(
    .LUT(32'h808000ff),
    .WIDTH(32'h00000005)
  ) _06073_ (
    .A({ _01867_, _01682_, _01672_, _01681_, _01685_ }),
    .Y(_00276_)
  );
  \$lut  #(
    .LUT(64'h00880000000000f0),
    .WIDTH(32'h00000006)
  ) _06074_ (
    .A({ _01685_, _01671_, _01668_, _01689_, _01665_, _01693_ }),
    .Y(_01868_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06075_ (
    .A({ _01672_, _01665_, _01685_ }),
    .Y(_01869_)
  );
  \$lut  #(
    .LUT(64'hcccc0000fcfffaff),
    .WIDTH(32'h00000006)
  ) _06076_ (
    .A({ _01682_, _01681_, _01864_, _01868_, _01869_, _01860_ }),
    .Y(_00277_)
  );
  \$lut  #(
    .LUT(32'h00fb0000),
    .WIDTH(32'h00000005)
  ) _06077_ (
    .A({ _01866_, _01868_, _01855_, _01685_, _01665_ }),
    .Y(_01870_)
  );
  \$lut  #(
    .LUT(32'h0000f1ff),
    .WIDTH(32'h00000005)
  ) _06078_ (
    .A({ _01682_, _01870_, _01858_, _01862_, _01685_ }),
    .Y(_00278_)
  );
  \$lut  #(
    .LUT(64'h00f4f00000000000),
    .WIDTH(32'h00000006)
  ) _06079_ (
    .A({ _01665_, _01671_, _01685_, _01691_, \u_8051_core.oc8051_decoder1.op1_c [1], \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01871_)
  );
  \$lut  #(
    .LUT(32'hf0a0c0f0),
    .WIDTH(32'h00000005)
  ) _06080_ (
    .A({ _01668_, _01685_, _01671_, _01693_, _01681_ }),
    .Y(_01872_)
  );
  \$lut  #(
    .LUT(64'hccffbfff33235fff),
    .WIDTH(32'h00000006)
  ) _06081_ (
    .A({ _01668_, _01872_, _01665_, _01688_, _01685_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01873_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _06082_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.oc8051_decoder1.op1_c [1], _01679_ }),
    .Y(_01874_)
  );
  \$lut  #(
    .LUT(64'h0503ffffffff03ff),
    .WIDTH(32'h00000006)
  ) _06083_ (
    .A({ _01671_, _01668_, _01665_, _01700_, _01699_, _01874_ }),
    .Y(_01875_)
  );
  \$lut  #(
    .LUT(64'hf0fffff308000fff),
    .WIDTH(32'h00000006)
  ) _06084_ (
    .A({ _01665_, _01668_, _01671_, _01685_, _01680_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01876_)
  );
  \$lut  #(
    .LUT(32'hff0fb0f7),
    .WIDTH(32'h00000005)
  ) _06085_ (
    .A({ _01876_, _01665_, _01668_, _01688_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01877_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _06086_ (
    .A({ _01877_, _01875_, _01685_ }),
    .Y(_01878_)
  );
  \$lut  #(
    .LUT(32'h00004fff),
    .WIDTH(32'h00000005)
  ) _06087_ (
    .A({ _01682_, _01873_, _01878_, _01871_, _01668_ }),
    .Y(_00279_)
  );
  \$lut  #(
    .LUT(64'h000000004000ffff),
    .WIDTH(32'h00000006)
  ) _06088_ (
    .A({ _01682_, _01878_, _01685_, _01672_, _01688_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_00280_)
  );
  \$lut  #(
    .LUT(64'hffffff5f3333fcff),
    .WIDTH(32'h00000006)
  ) _06089_ (
    .A({ _01668_, _01691_, _01685_, \u_8051_core.oc8051_indi_addr1.sel , _01665_, \u_8051_core.oc8051_decoder1.op1_c [1] }),
    .Y(_01879_)
  );
  \$lut  #(
    .LUT(64'h0000000088f8ffff),
    .WIDTH(32'h00000006)
  ) _06090_ (
    .A({ _01682_, _01873_, _01879_, _01671_, _01833_, _01691_ }),
    .Y(_00281_)
  );
  \$lut  #(
    .LUT(64'h0002030000000000),
    .WIDTH(32'h00000006)
  ) _06091_ (
    .A({ _01691_, _01671_, _01685_, _01682_, _01668_, _01665_ }),
    .Y(_01880_)
  );
  \$lut  #(
    .LUT(16'hff40),
    .WIDTH(32'h00000004)
  ) _06092_ (
    .A({ _01880_, _01672_, _01681_, _01665_ }),
    .Y(_00282_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06093_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _00269_ }),
    .Y(_01881_)
  );
  \$lut  #(
    .LUT(8'h0b),
    .WIDTH(32'h00000003)
  ) _06094_ (
    .A({ _01695_, _01881_, _00282_ }),
    .Y(_01882_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _06095_ (
    .A({ _01692_, \u_8051_core.oc8051_decoder1.op1_c [1], _01665_, _01671_, _01668_ }),
    .Y(_01883_)
  );
  \$lut  #(
    .LUT(64'hffffcf0fffddff55),
    .WIDTH(32'h00000006)
  ) _06096_ (
    .A({ _01668_, _01671_, _01685_, _01688_, _01665_, _01702_ }),
    .Y(_01884_)
  );
  \$lut  #(
    .LUT(64'h3f3f0fffffff55ff),
    .WIDTH(32'h00000006)
  ) _06097_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , _01685_, _01671_, _01680_, _01665_, _01688_ }),
    .Y(_01885_)
  );
  \$lut  #(
    .LUT(64'h00040f0000000000),
    .WIDTH(32'h00000006)
  ) _06098_ (
    .A({ _01665_, \u_8051_core.oc8051_decoder1.op1_c [1], \u_8051_core.oc8051_indi_addr1.sel , _01687_, _01828_, _01671_ }),
    .Y(_01886_)
  );
  \$lut  #(
    .LUT(64'h0000bf000000ffff),
    .WIDTH(32'h00000006)
  ) _06099_ (
    .A({ _01668_, _01886_, _01885_, _01671_, _01693_, _01685_ }),
    .Y(_01887_)
  );
  \$lut  #(
    .LUT(64'h000b000000000000),
    .WIDTH(32'h00000006)
  ) _06100_ (
    .A({ _01887_, _01884_, _01883_, _01881_, _01869_, _01701_ }),
    .Y(_01888_)
  );
  \$lut  #(
    .LUT(64'h0700000000000000),
    .WIDTH(32'h00000006)
  ) _06101_ (
    .A({ _00269_, _01695_, _01665_, _01687_, \u_8051_core.oc8051_indi_addr1.sel , \u_8051_core.oc8051_decoder1.op1_c [1] }),
    .Y(_01889_)
  );
  \$lut  #(
    .LUT(64'hf4fff4f400ff0000),
    .WIDTH(32'h00000006)
  ) _06102_ (
    .A({ _01889_, _01882_, _01888_, \u_8051_core.oc8051_decoder1.op [0], _01828_, _01671_ }),
    .Y(_00283_)
  );
  \$lut  #(
    .LUT(64'h3f3fcfff0dffff0f),
    .WIDTH(32'h00000006)
  ) _06103_ (
    .A({ _01685_, _01668_, _01671_, _01699_, _01665_, _01693_ }),
    .Y(_01890_)
  );
  \$lut  #(
    .LUT(64'hff330f03ffcc0a88),
    .WIDTH(32'h00000006)
  ) _06104_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _01886_, _00269_, _01890_, _00282_, _00272_ }),
    .Y(_00284_)
  );
  \$lut  #(
    .LUT(16'hf800),
    .WIDTH(32'h00000004)
  ) _06105_ (
    .A({ _01882_, _01881_, _01869_, _01702_ }),
    .Y(_00285_)
  );
  \$lut  #(
    .LUT(32'h00000fdf),
    .WIDTH(32'h00000005)
  ) _06106_ (
    .A({ _01682_, _01681_, _01694_, _01701_, _01827_ }),
    .Y(_01891_)
  );
  \$lut  #(
    .LUT(64'h0a220f03ff0f33ff),
    .WIDTH(32'h00000006)
  ) _06107_ (
    .A({ _01685_, _01668_, _01671_, _01680_, _01689_, _01701_ }),
    .Y(_01892_)
  );
  \$lut  #(
    .LUT(64'h00000000ffff4000),
    .WIDTH(32'h00000006)
  ) _06108_ (
    .A({ \u_8051_core.oc8051_indi_addr1.sel , _01680_, _01694_, _01688_, _01665_, _01685_ }),
    .Y(_01893_)
  );
  \$lut  #(
    .LUT(64'hffffcfffcfff5555),
    .WIDTH(32'h00000006)
  ) _06109_ (
    .A({ _01668_, _01671_, _01665_, _01687_, _01685_, _01689_ }),
    .Y(_01894_)
  );
  \$lut  #(
    .LUT(64'h00002a3f00000000),
    .WIDTH(32'h00000006)
  ) _06110_ (
    .A({ _01894_, _01893_, _01665_, _01833_, _01691_, _01892_ }),
    .Y(_01895_)
  );
  \$lut  #(
    .LUT(64'h510000c000000000),
    .WIDTH(32'h00000006)
  ) _06111_ (
    .A({ _01671_, _01685_, _01668_, \u_8051_core.oc8051_decoder1.op1_c [1], \u_8051_core.oc8051_indi_addr1.sel , _01665_ }),
    .Y(_01896_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06112_ (
    .A({ _00272_, _01896_, _01687_ }),
    .Y(_01897_)
  );
  \$lut  #(
    .LUT(32'h00bf0000),
    .WIDTH(32'h00000005)
  ) _06113_ (
    .A({ _01682_, _01897_, _01672_, _01681_, _01665_ }),
    .Y(_01898_)
  );
  \$lut  #(
    .LUT(64'h0f080f0f0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _06114_ (
    .A({ _01891_, _01895_, _01886_, _01898_, _01689_, _01869_ }),
    .Y(_00286_)
  );
  \$lut  #(
    .LUT(32'h00000f7f),
    .WIDTH(32'h00000005)
  ) _06115_ (
    .A({ _01682_, _01689_, _01694_, _01702_, _01665_ }),
    .Y(_01899_)
  );
  \$lut  #(
    .LUT(64'h000000004000ffff),
    .WIDTH(32'h00000006)
  ) _06116_ (
    .A({ _01898_, _01899_, _01693_, _01672_, _01665_, _01685_ }),
    .Y(_01900_)
  );
  \$lut  #(
    .LUT(32'hf0f7f0f0),
    .WIDTH(32'h00000005)
  ) _06117_ (
    .A({ _01891_, _01895_, _01900_, _01681_, _01833_ }),
    .Y(_00287_)
  );
  \$lut  #(
    .LUT(64'hffaaaaaaf8b8b8b8),
    .WIDTH(32'h00000006)
  ) _06118_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _01689_, _01869_, _01897_, _00269_, _01886_ }),
    .Y(_00288_)
  );
  \$lut  #(
    .LUT(32'h00f40000),
    .WIDTH(32'h00000005)
  ) _06119_ (
    .A({ _01668_, _01665_, _01691_, \u_8051_core.oc8051_decoder1.op1_c [1], \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01901_)
  );
  \$lut  #(
    .LUT(64'hf5fc000000000000),
    .WIDTH(32'h00000006)
  ) _06120_ (
    .A({ _01665_, _01672_, _01685_, _01681_, _01693_, _01701_ }),
    .Y(_01902_)
  );
  \$lut  #(
    .LUT(64'h3f003f00002a3f3f),
    .WIDTH(32'h00000006)
  ) _06121_ (
    .A({ _01860_, _01901_, _01681_, _01689_, _01869_, _01671_ }),
    .Y(_01903_)
  );
  \$lut  #(
    .LUT(64'h00ff00e000ff00ff),
    .WIDTH(32'h00000006)
  ) _06122_ (
    .A({ _01903_, _01902_, _01682_, _01681_, _01857_, _01833_ }),
    .Y(_00289_)
  );
  \$lut  #(
    .LUT(64'h00aa0f0f0033ffff),
    .WIDTH(32'h00000006)
  ) _06123_ (
    .A({ _01685_, _01665_, _01681_, _01689_, _01693_, _01701_ }),
    .Y(_01904_)
  );
  \$lut  #(
    .LUT(64'h00000000101010ff),
    .WIDTH(32'h00000006)
  ) _06124_ (
    .A({ _01682_, _01862_, _01685_, _01671_, _01668_, _01904_ }),
    .Y(_00290_)
  );
  \$lut  #(
    .LUT(32'h0f01fff3),
    .WIDTH(32'h00000005)
  ) _06125_ (
    .A({ _01688_, _01665_, _01668_, _01693_, \u_8051_core.oc8051_indi_addr1.sel  }),
    .Y(_01905_)
  );
  \$lut  #(
    .LUT(64'hdfffdfff0003ffff),
    .WIDTH(32'h00000006)
  ) _06126_ (
    .A({ _01671_, _01693_, _01668_, _01685_, _01665_, _01681_ }),
    .Y(_01906_)
  );
  \$lut  #(
    .LUT(32'h000010ff),
    .WIDTH(32'h00000005)
  ) _06127_ (
    .A({ _01682_, _01906_, _01671_, _01685_, _01905_ }),
    .Y(_00291_)
  );
  \$lut  #(
    .LUT(64'hc8fac800323000fa),
    .WIDTH(32'h00000006)
  ) _06128_ (
    .A({ _01668_, _01671_, _01685_, _01700_, _01665_, _01699_ }),
    .Y(_01907_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _06129_ (
    .A({ _00283_, _01907_, _01882_ }),
    .Y(_00292_)
  );
  \$lut  #(
    .LUT(32'h0ac00000),
    .WIDTH(32'h00000005)
  ) _06130_ (
    .A({ _01672_, _01685_, _01665_, _01693_, _01689_ }),
    .Y(_01908_)
  );
  \$lut  #(
    .LUT(32'h53300000),
    .WIDTH(32'h00000005)
  ) _06131_ (
    .A({ _01691_, _01668_, _01685_, _01671_, _01665_ }),
    .Y(_01909_)
  );
  \$lut  #(
    .LUT(64'h00007f0f00000000),
    .WIDTH(32'h00000006)
  ) _06132_ (
    .A({ _01894_, _01909_, _01671_, _01681_, _01665_, _01668_ }),
    .Y(_01910_)
  );
  \$lut  #(
    .LUT(16'hf0bb),
    .WIDTH(32'h00000004)
  ) _06133_ (
    .A({ _01682_, _01897_, _01910_, _01908_ }),
    .Y(_00293_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _06134_ (
    .A({ _01882_, _01860_, _01908_, _01881_ }),
    .Y(_00294_)
  );
  \$lut  #(
    .LUT(8'h0e),
    .WIDTH(32'h00000003)
  ) _06135_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [3:2] }),
    .Y(_01911_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06136_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01912_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06137_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], _01912_, _01911_ }),
    .Y(\u_8051_core.oc8051_alu1.enable_mul )
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06138_ (
    .A(\u_8051_core.oc8051_alu1.oc8051_mul1.cycle ),
    .Y(_00296_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06139_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01913_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06140_ (
    .A({ _01913_, \u_8051_core.oc8051_decoder1.alu_op [3] }),
    .Y(_01914_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06141_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1] }),
    .Y(_01915_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06142_ (
    .A({ _01915_, _01914_ }),
    .Y(\u_8051_core.oc8051_alu1.enable_div )
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06143_ (
    .A(\u_8051_core.oc8051_alu1.oc8051_div1.cycle ),
    .Y(_00298_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06144_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [10], \u_8051_core.oc8051_memory_interface1.idat_cur [2], \u_8051_core.oc8051_memory_interface1.idat_old [26], \u_8051_core.oc8051_memory_interface1.idat_old [18] }),
    .Y(_01916_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _06145_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [26], _01916_, \u_8051_core.oc8051_memory_interface1.idat_cur [18] }),
    .Y(_01917_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _06146_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op3_buff [2], _01917_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06147_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [11], \u_8051_core.oc8051_memory_interface1.idat_cur [3], \u_8051_core.oc8051_memory_interface1.idat_old [27], \u_8051_core.oc8051_memory_interface1.idat_old [19] }),
    .Y(_01918_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _06148_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [27], _01918_, \u_8051_core.oc8051_memory_interface1.idat_cur [19] }),
    .Y(_01919_)
  );
  \$lut  #(
    .LUT(32'haaccf0f0),
    .WIDTH(32'h00000005)
  ) _06149_ (
    .A({ _01619_, _01616_, \u_8051_core.oc8051_memory_interface1.op3_buff [3], _01919_, \u_8051_core.oc8051_memory_interface1.int_vec_buff [3] }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [3])
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _06150_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [1:0], \u_8051_core.oc8051_memory_interface1.idat_old [20], \u_8051_core.oc8051_memory_interface1.idat_old [28], \u_8051_core.oc8051_memory_interface1.idat_cur [4], \u_8051_core.oc8051_memory_interface1.idat_cur [12] }),
    .Y(_01920_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _06151_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [28], _01920_, \u_8051_core.oc8051_memory_interface1.idat_cur [20] }),
    .Y(_01921_)
  );
  \$lut  #(
    .LUT(64'hf0f0aaccf0f0f0f0),
    .WIDTH(32'h00000006)
  ) _06152_ (
    .A({ _03225_, \u_8051_core.oc8051_sfr1.wait_data , _01616_, \u_8051_core.oc8051_memory_interface1.op3_buff [4], _01921_, \u_8051_core.oc8051_memory_interface1.int_vec_buff [4] }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [4])
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _06153_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [1:0], \u_8051_core.oc8051_memory_interface1.idat_old [21], \u_8051_core.oc8051_memory_interface1.idat_old [29], \u_8051_core.oc8051_memory_interface1.idat_cur [5], \u_8051_core.oc8051_memory_interface1.idat_cur [13] }),
    .Y(_01922_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _06154_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [29], _01922_, \u_8051_core.oc8051_memory_interface1.idat_cur [21] }),
    .Y(_01923_)
  );
  \$lut  #(
    .LUT(64'hf0f0aaccf0f0f0f0),
    .WIDTH(32'h00000006)
  ) _06155_ (
    .A({ _03225_, \u_8051_core.oc8051_sfr1.wait_data , _01616_, \u_8051_core.oc8051_memory_interface1.op3_buff [5], _01923_, \u_8051_core.oc8051_memory_interface1.int_vec_buff [5] }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06156_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [14], \u_8051_core.oc8051_memory_interface1.idat_cur [6], \u_8051_core.oc8051_memory_interface1.idat_old [30], \u_8051_core.oc8051_memory_interface1.idat_old [22] }),
    .Y(_01924_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _06157_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [30], _01924_, \u_8051_core.oc8051_memory_interface1.idat_cur [22] }),
    .Y(_01925_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _06158_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op3_buff [6], _01925_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06159_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [15], \u_8051_core.oc8051_memory_interface1.idat_cur [7], \u_8051_core.oc8051_memory_interface1.idat_old [31], \u_8051_core.oc8051_memory_interface1.idat_old [23] }),
    .Y(_01926_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0aa33333333),
    .WIDTH(32'h00000006)
  ) _06160_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.op_pos [1], \u_8051_core.oc8051_memory_interface1.idat_cur [31], _01926_, \u_8051_core.oc8051_memory_interface1.idat_cur [23] }),
    .Y(_01927_)
  );
  \$lut  #(
    .LUT(16'h44f0),
    .WIDTH(32'h00000004)
  ) _06161_ (
    .A({ _01619_, \u_8051_core.oc8051_memory_interface1.op3_buff [7], _01927_, _01616_ }),
    .Y(\u_8051_core.oc8051_alu_src_sel1.op3 [7])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06162_ (
    .A({ _01697_, _01712_ }),
    .Y(_00427_)
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06163_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [0], emulate_reset_emu_arst_new_data_20655[0], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01928_)
  );
  \$lut  #(
    .LUT(32'h0002fffe),
    .WIDTH(32'h00000005)
  ) _06164_ (
    .A({ _01928_, \u_8051_core.oc8051_ram_top1.bit_select [1:0], \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01929_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06165_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01929_, \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [0])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06166_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [1], emulate_reset_emu_arst_new_data_20655[1], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01930_)
  );
  \$lut  #(
    .LUT(32'h0200feff),
    .WIDTH(32'h00000005)
  ) _06167_ (
    .A({ _01930_, \u_8051_core.oc8051_ram_top1.bit_select [0], \u_8051_core.oc8051_ram_top1.bit_select [1], \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01931_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06168_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01931_, \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [1])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06169_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [2], emulate_reset_emu_arst_new_data_20655[2], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01932_)
  );
  \$lut  #(
    .LUT(32'h0200feff),
    .WIDTH(32'h00000005)
  ) _06170_ (
    .A({ _01932_, \u_8051_core.oc8051_ram_top1.bit_select [1:0], \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01933_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06171_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01933_, \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [2])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06172_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [3], emulate_reset_emu_arst_new_data_20655[3], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01934_)
  );
  \$lut  #(
    .LUT(32'h2000efff),
    .WIDTH(32'h00000005)
  ) _06173_ (
    .A({ _01934_, \u_8051_core.oc8051_ram_top1.bit_select [1:0], \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01935_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06174_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01935_, \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [3])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06175_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [4], emulate_reset_emu_arst_new_data_20655[4], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01936_)
  );
  \$lut  #(
    .LUT(32'h0200feff),
    .WIDTH(32'h00000005)
  ) _06176_ (
    .A({ _01936_, \u_8051_core.oc8051_ram_top1.bit_select , \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01937_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06177_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01937_, \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [4])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06178_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [5], emulate_reset_emu_arst_new_data_20655[5], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01938_)
  );
  \$lut  #(
    .LUT(32'h2000efff),
    .WIDTH(32'h00000005)
  ) _06179_ (
    .A({ _01938_, \u_8051_core.oc8051_ram_top1.bit_select [0], \u_8051_core.oc8051_ram_top1.bit_select [2:1], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01939_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06180_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01939_, \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [5])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06181_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [6], emulate_reset_emu_arst_new_data_20655[6], emulate_reset_emu_arst_sel_20653 }),
    .Y(_01940_)
  );
  \$lut  #(
    .LUT(32'h2000efff),
    .WIDTH(32'h00000005)
  ) _06182_ (
    .A({ _01940_, \u_8051_core.oc8051_ram_top1.bit_select [1], \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_ram_top1.bit_select [0], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01941_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06183_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01941_, \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [6])
  );
  \$lut  #(
    .LUT(16'h0f77),
    .WIDTH(32'h00000004)
  ) _06184_ (
    .A({ \u_8051_core.oc8051_ram_top1.rd_en_r , \u_8051_core.oc8051_ram_top1.wr_data_r [7], emulate_reset_emu_arst_sel_20653, emulate_reset_emu_arst_new_data_20655[7] }),
    .Y(_01942_)
  );
  \$lut  #(
    .LUT(32'h8000bfff),
    .WIDTH(32'h00000005)
  ) _06185_ (
    .A({ _01942_, \u_8051_core.oc8051_ram_top1.bit_select [1:0], \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_alu1.desCy  }),
    .Y(_01943_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06186_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01943_, \u_8051_core.oc8051_alu1.des1 [7] }),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data [7])
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _06187_ (
    .A(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4:0]),
    .Y(_04759_[4])
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06188_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7:5], _04759_[4] }),
    .Y(_04760_[7])
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06189_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7], _00444_, _00213_, _00445_ }),
    .Y(_00358_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06190_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [6], _00444_, _00213_, _00445_ }),
    .Y(_00357_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06191_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [5], _00444_, _00213_, _00445_ }),
    .Y(_00356_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06192_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [4], _00444_, _00213_, _00445_ }),
    .Y(_00355_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06193_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3], _00444_, _00213_, _00445_ }),
    .Y(_00354_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06194_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2], _00444_, _00213_, _00445_ }),
    .Y(_00353_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06195_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [1], _00444_, _00213_, _00445_ }),
    .Y(_00352_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _06196_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0], _00444_, _00213_, _00445_ }),
    .Y(_00351_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _06197_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , _01619_, \u_8051_core.oc8051_memory_interface1.int_ack_t  }),
    .Y(_00331_)
  );
  \$lut  #(
    .LUT(64'hccff005f000f3f3f),
    .WIDTH(32'h00000006)
  ) _06198_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [7:6], _01851_, _01845_, \u_8051_core.oc8051_alu_src_sel1.op1 [5:4] }),
    .Y(_01944_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06199_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [0], _01845_ }),
    .Y(_01945_)
  );
  \$lut  #(
    .LUT(8'h07),
    .WIDTH(32'h00000003)
  ) _06200_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [3], \u_8051_core.oc8051_alu_src_sel1.op1 [1], \u_8051_core.oc8051_alu_src_sel1.op1 [2] }),
    .Y(_01946_)
  );
  \$lut  #(
    .LUT(64'h54555555ff55cf45),
    .WIDTH(32'h00000006)
  ) _06201_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [6], \u_8051_core.oc8051_alu_src_sel1.op1 [4], \u_8051_core.oc8051_alu_src_sel1.op1 [5], \u_8051_core.oc8051_alu_src_sel1.op1 [7], _01946_, _01945_ }),
    .Y(_01947_)
  );
  \$lut  #(
    .LUT(64'hf0f0f010f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _06202_ (
    .A({ _01851_, \u_8051_core.oc8051_alu_src_sel1.op1 [1], \u_8051_core.oc8051_alu_src_sel1.op1 [7], _01947_, \u_8051_core.oc8051_alu_src_sel1.op1 [5:4] }),
    .Y(_01948_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06203_ (
    .A({ _01853_, _01948_, _01944_ }),
    .Y(_01949_)
  );
  \$lut  #(
    .LUT(16'haff3),
    .WIDTH(32'h00000004)
  ) _06204_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [4], \u_8051_core.oc8051_alu_src_sel1.op1 [5], _01945_, _01686_ }),
    .Y(_01950_)
  );
  \$lut  #(
    .LUT(32'h02300000),
    .WIDTH(32'h00000005)
  ) _06205_ (
    .A({ _01851_, \u_8051_core.oc8051_alu_src_sel1.op1 [7], \u_8051_core.oc8051_alu_src_sel1.op1 [1], \u_8051_core.oc8051_alu_src_sel1.op1 [6], \u_8051_core.oc8051_alu_src_sel1.op1 [4] }),
    .Y(_01951_)
  );
  \$lut  #(
    .LUT(64'hf000f3f3a2f3a2f3),
    .WIDTH(32'h00000006)
  ) _06206_ (
    .A({ \u_8051_core.oc8051_alu_src_sel1.op1 [6], _01848_, \u_8051_core.oc8051_alu_src_sel1.op1 [7], \u_8051_core.oc8051_alu_src_sel1.op1 [5], _01951_, _01950_ }),
    .Y(_01952_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06207_ (
    .A({ _01952_, _01949_ }),
    .Y(_01953_)
  );
  \$lut  #(
    .LUT(32'h00ef0000),
    .WIDTH(32'h00000005)
  ) _06208_ (
    .A({ _01952_, _01949_, _01851_, \u_8051_core.oc8051_alu_src_sel1.op1 [7:6] }),
    .Y(_01954_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06209_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [0], _01954_ }),
    .Y(_01955_)
  );
  \$lut  #(
    .LUT(32'h00000f7f),
    .WIDTH(32'h00000005)
  ) _06210_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.op_pos [2], _01619_, \u_8051_core.oc8051_memory_interface1.op_pos [1:0] }),
    .Y(_01956_)
  );
  \$lut  #(
    .LUT(64'haeefabaafbbaaaaa),
    .WIDTH(32'h00000006)
  ) _06211_ (
    .A({ \u_8051_core.oc8051_memory_interface1.op_pos [2], _01956_, _01955_, \u_8051_core.oc8051_memory_interface1.op_pos [1], _01953_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00334_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06212_ (
    .A({ _01953_, \u_8051_core.oc8051_memory_interface1.op_pos [1] }),
    .Y(_01957_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _06213_ (
    .A({ _01957_, _01955_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00333_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _06214_ (
    .A({ _01954_, \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00332_)
  );
  \$lut  #(
    .LUT(32'h90009990),
    .WIDTH(32'h00000005)
  ) _06215_ (
    .A({ _01954_, \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.pc_buf [0], _01957_, \u_8051_core.oc8051_memory_interface1.pc_buf [1] }),
    .Y(_01958_)
  );
  \$lut  #(
    .LUT(8'h2b),
    .WIDTH(32'h00000003)
  ) _06216_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [1], \u_8051_core.oc8051_memory_interface1.op_pos [1], _01953_ }),
    .Y(_01959_)
  );
  \$lut  #(
    .LUT(32'hbfff022b),
    .WIDTH(32'h00000005)
  ) _06217_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [3:2], \u_8051_core.oc8051_memory_interface1.op_pos [2], _01958_, _01959_ }),
    .Y(_01960_)
  );
  \$lut  #(
    .LUT(64'h40000000fffffffd),
    .WIDTH(32'h00000006)
  ) _06218_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [7:3], _01960_ }),
    .Y(_01961_)
  );
  \$lut  #(
    .LUT(64'h7fffffff00000001),
    .WIDTH(32'h00000006)
  ) _06219_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [11:7], _01961_ }),
    .Y(_01962_)
  );
  \$lut  #(
    .LUT(64'h1000000000000004),
    .WIDTH(32'h00000006)
  ) _06220_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [14], \u_8051_core.oc8051_memory_interface1.pc_buf [11], \u_8051_core.oc8051_memory_interface1.pc_buf [13:12], _01962_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_01963_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06221_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [15], _01963_ }),
    .Y(_00341_)
  );
  \$lut  #(
    .LUT(64'heffffffb10000004),
    .WIDTH(32'h00000006)
  ) _06222_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [14], \u_8051_core.oc8051_memory_interface1.pc_buf [11], \u_8051_core.oc8051_memory_interface1.pc_buf [13:12], _01962_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00340_)
  );
  \$lut  #(
    .LUT(32'heffb1004),
    .WIDTH(32'h00000005)
  ) _06223_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [13], \u_8051_core.oc8051_memory_interface1.pc_buf [11], \u_8051_core.oc8051_memory_interface1.pc_buf [12], _01962_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00339_)
  );
  \$lut  #(
    .LUT(16'heb14),
    .WIDTH(32'h00000004)
  ) _06224_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [12:11], _01962_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00338_)
  );
  \$lut  #(
    .LUT(64'h4000000000000001),
    .WIDTH(32'h00000006)
  ) _06225_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [10:7], _01961_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_01964_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06226_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [11], _01964_ }),
    .Y(_00337_)
  );
  \$lut  #(
    .LUT(64'hbffffffe40000001),
    .WIDTH(32'h00000006)
  ) _06227_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [10:7], _01961_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00336_)
  );
  \$lut  #(
    .LUT(32'hbffe4001),
    .WIDTH(32'h00000005)
  ) _06228_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [9:7], _01961_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00350_)
  );
  \$lut  #(
    .LUT(16'hbe41),
    .WIDTH(32'h00000004)
  ) _06229_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [8:7], _01961_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00349_)
  );
  \$lut  #(
    .LUT(64'h1000000000000004),
    .WIDTH(32'h00000006)
  ) _06230_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [6:3], _01960_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_01965_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06231_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [7], _01965_ }),
    .Y(_00348_)
  );
  \$lut  #(
    .LUT(64'heffffffb10000004),
    .WIDTH(32'h00000006)
  ) _06232_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [6:3], _01960_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00347_)
  );
  \$lut  #(
    .LUT(32'heffb1004),
    .WIDTH(32'h00000005)
  ) _06233_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [5:3], _01960_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00346_)
  );
  \$lut  #(
    .LUT(16'heb14),
    .WIDTH(32'h00000004)
  ) _06234_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [4:3], _01960_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00345_)
  );
  \$lut  #(
    .LUT(64'heffbfbba10040445),
    .WIDTH(32'h00000006)
  ) _06235_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [3:2], \u_8051_core.oc8051_memory_interface1.op_pos [2], _01958_, _01959_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00344_)
  );
  \$lut  #(
    .LUT(32'hebbe1441),
    .WIDTH(32'h00000005)
  ) _06236_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [2], \u_8051_core.oc8051_memory_interface1.op_pos [2], _01959_, _01958_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00343_)
  );
  \$lut  #(
    .LUT(64'hbfabeafe40541501),
    .WIDTH(32'h00000006)
  ) _06237_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [1], _01957_, _01954_, \u_8051_core.oc8051_memory_interface1.op_pos [0], \u_8051_core.oc8051_memory_interface1.pc_buf [0], \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_00342_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06238_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [0], _00332_ }),
    .Y(_00335_)
  );
  \$lut  #(
    .LUT(16'h10ff),
    .WIDTH(32'h00000004)
  ) _06239_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [15], \u_8051_core.oc8051_memory_interface1.dadr_ot [12], \u_8051_core.oc8051_memory_interface1.dadr_ot [14:13] }),
    .Y(\u_wb_crossbar.wbd_taddr_master [12])
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06240_ (
    .A(\u_8051_core.oc8051_memory_interface1.dadr_ot [15:13]),
    .Y(\u_wb_crossbar.wbd_taddr_master [13])
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _06241_ (
    .A(\u_8051_core.oc8051_memory_interface1.dadr_ot [15:13]),
    .Y(\u_wb_crossbar.wbd_taddr_master [14])
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _06242_ (
    .A({ _01780_, _01785_ }),
    .Y(_01149_)
  );
  \$lut  #(
    .LUT(32'h3fc0aaaa),
    .WIDTH(32'h00000005)
  ) _06243_ (
    .A({ _01149_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7], _01432_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [6], \u_8051_core.oc8051_alu1.des1 [7] }),
    .Y(_00312_)
  );
  \$lut  #(
    .LUT(32'hfd000000),
    .WIDTH(32'h00000005)
  ) _06244_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7:6], \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2  }),
    .Y(_01966_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06245_ (
    .A({ _01966_, _01769_ }),
    .Y(_01967_)
  );
  \$lut  #(
    .LUT(32'h70000777),
    .WIDTH(32'h00000005)
  ) _06246_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7:6], _01765_, \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7], _01967_ }),
    .Y(_01968_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06247_ (
    .A({ _01780_, _01764_ }),
    .Y(_01969_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _06248_ (
    .A({ _01969_, \u_8051_core.oc8051_alu1.des1 [7], _01968_ }),
    .Y(_00319_)
  );
  \$lut  #(
    .LUT(16'hef00),
    .WIDTH(32'h00000004)
  ) _06249_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7], \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk  }),
    .Y(_01970_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06250_ (
    .A({ _01777_, _01764_ }),
    .Y(_01971_)
  );
  \$lut  #(
    .LUT(64'hccccccccaffff000),
    .WIDTH(32'h00000006)
  ) _06251_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7:6], _01769_, \u_8051_core.oc8051_alu1.des1 [7], _01970_ }),
    .Y(_00305_)
  );
  \$lut  #(
    .LUT(64'h4ffffffff0000000),
    .WIDTH(32'h00000006)
  ) _06252_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7:5], _04759_[4], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_01972_)
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _06253_ (
    .A({ _01783_, _01785_ }),
    .Y(_01436_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06254_ (
    .A({ _01436_, _01972_, \u_8051_core.oc8051_alu1.des1 [7] }),
    .Y(_00330_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _06255_ (
    .A({ _01149_, _01432_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [6], \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(_00311_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _06256_ (
    .A({ _01969_, \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6], _01765_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6], _01967_ }),
    .Y(_00318_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff00),
    .WIDTH(32'h00000006)
  ) _06257_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [6], _01769_, \u_8051_core.oc8051_alu1.des1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6], _01966_ }),
    .Y(_00304_)
  );
  \$lut  #(
    .LUT(64'hbf00000000ffffff),
    .WIDTH(32'h00000006)
  ) _06258_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6:5], _04759_[4], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [6], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_01973_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _06259_ (
    .A({ _01436_, _01973_, \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(_00329_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06260_ (
    .A({ \u_8051_core.oc8051_sfr1.pres_ow , \u_8051_core.oc8051_sfr1.oc8051_int1.tr0 , \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2] }),
    .Y(_01974_)
  );
  \$lut  #(
    .LUT(32'hd0000000),
    .WIDTH(32'h00000005)
  ) _06261_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0], _04759_[4], _01974_, _04760_[7], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_01431_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06262_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1], _01431_ }),
    .Y(_01429_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06263_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0], _00359_ }),
    .Y(_01151_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06264_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1], _01151_ }),
    .Y(_01152_)
  );
  \$lut  #(
    .LUT(32'hac000000),
    .WIDTH(32'h00000005)
  ) _06265_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3:2], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], _01429_, _01152_ }),
    .Y(_01975_)
  );
  \$lut  #(
    .LUT(32'h3fc0aaaa),
    .WIDTH(32'h00000005)
  ) _06266_ (
    .A({ _01149_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [5:4], _01975_, \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_00310_)
  );
  \$lut  #(
    .LUT(64'h800000007fffffff),
    .WIDTH(32'h00000006)
  ) _06267_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4:1] }),
    .Y(_01976_)
  );
  \$lut  #(
    .LUT(32'hff008f8f),
    .WIDTH(32'h00000005)
  ) _06268_ (
    .A({ _01969_, \u_8051_core.oc8051_alu1.des1 [5], _01976_, \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5], _01967_ }),
    .Y(_00317_)
  );
  \$lut  #(
    .LUT(64'h80ff000000000000),
    .WIDTH(32'h00000006)
  ) _06269_ (
    .A({ _01786_, _01789_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6:5], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7] }),
    .Y(_01977_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06270_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2:0], _01977_ }),
    .Y(_01978_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06271_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4:3], _01978_ }),
    .Y(_01979_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _06272_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [5], _01979_, \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_00323_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06273_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5], _01966_ }),
    .Y(_01980_)
  );
  \$lut  #(
    .LUT(64'hccccccccaffff000),
    .WIDTH(32'h00000006)
  ) _06274_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5:4], _01768_, \u_8051_core.oc8051_alu1.des1 [5], _01980_ }),
    .Y(_00303_)
  );
  \$lut  #(
    .LUT(32'hbf0000bf),
    .WIDTH(32'h00000005)
  ) _06275_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5], _04759_[4], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [5], _04760_[7], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_01981_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _06276_ (
    .A({ _01436_, _01981_, \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_00328_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _06277_ (
    .A({ _01149_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [4], _01975_, \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(_00309_)
  );
  \$lut  #(
    .LUT(32'h3fc0aaaa),
    .WIDTH(32'h00000005)
  ) _06278_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4:3], _01978_, \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(_00322_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06279_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], _04760_[7], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_01982_)
  );
  \$lut  #(
    .LUT(32'h80007fff),
    .WIDTH(32'h00000005)
  ) _06280_ (
    .A(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4:0]),
    .Y(_01983_)
  );
  \$lut  #(
    .LUT(32'h88fff0f0),
    .WIDTH(32'h00000005)
  ) _06281_ (
    .A({ _01436_, _01983_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [4], _01982_ }),
    .Y(_00327_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _06282_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4], _01768_, \u_8051_core.oc8051_alu1.des1 [4], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4], _01967_ }),
    .Y(_00302_)
  );
  \$lut  #(
    .LUT(32'h80007fff),
    .WIDTH(32'h00000005)
  ) _06283_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3:1] }),
    .Y(_01984_)
  );
  \$lut  #(
    .LUT(32'hff008f8f),
    .WIDTH(32'h00000005)
  ) _06284_ (
    .A({ _01969_, \u_8051_core.oc8051_alu1.des1 [4], _01984_, \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4], _01967_ }),
    .Y(_00316_)
  );
  \$lut  #(
    .LUT(16'h770f),
    .WIDTH(32'h00000004)
  ) _06285_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], _01429_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0], _01152_ }),
    .Y(_01985_)
  );
  \$lut  #(
    .LUT(32'hcf30aaaa),
    .WIDTH(32'h00000005)
  ) _06286_ (
    .A({ _01149_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3:2], _01985_, \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_00308_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _06287_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [3], _01978_, \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_00321_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _06288_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3], _01767_, \u_8051_core.oc8051_alu1.des1 [3], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3], _01967_ }),
    .Y(_00301_)
  );
  \$lut  #(
    .LUT(64'h7000000007777777),
    .WIDTH(32'h00000006)
  ) _06289_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3:0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3], _01982_ }),
    .Y(_01986_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _06290_ (
    .A({ _01436_, _01986_, \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_00326_)
  );
  \$lut  #(
    .LUT(64'h7000000007777777),
    .WIDTH(32'h00000006)
  ) _06291_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2:1], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3], _01967_ }),
    .Y(_01987_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _06292_ (
    .A({ _01969_, \u_8051_core.oc8051_alu1.des1 [3], _01987_ }),
    .Y(_00315_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _06293_ (
    .A({ _01149_, _01434_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [2], \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_00307_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _06294_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2], _01766_, \u_8051_core.oc8051_alu1.des1 [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2], _01967_ }),
    .Y(_00300_)
  );
  \$lut  #(
    .LUT(32'h70000777),
    .WIDTH(32'h00000005)
  ) _06295_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2:0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [2], _01982_ }),
    .Y(_01988_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _06296_ (
    .A({ _01436_, _01988_, \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_00325_)
  );
  \$lut  #(
    .LUT(32'h70000777),
    .WIDTH(32'h00000005)
  ) _06297_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2], _01967_ }),
    .Y(_01989_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _06298_ (
    .A({ _01969_, \u_8051_core.oc8051_alu1.des1 [2], _01989_ }),
    .Y(_00314_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _06299_ (
    .A({ _01149_, _01433_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1], \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_00306_)
  );
  \$lut  #(
    .LUT(64'h88ffff88f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _06300_ (
    .A({ _01436_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1:0], \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1], _01982_ }),
    .Y(_00324_)
  );
  \$lut  #(
    .LUT(32'h80007fff),
    .WIDTH(32'h00000005)
  ) _06301_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1:0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7:6], _01765_ }),
    .Y(_01990_)
  );
  \$lut  #(
    .LUT(32'hff008f8f),
    .WIDTH(32'h00000005)
  ) _06302_ (
    .A({ _01971_, \u_8051_core.oc8051_alu1.des1 [1], _01990_, \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1], _01967_ }),
    .Y(_00299_)
  );
  \$lut  #(
    .LUT(32'h3fc0aaaa),
    .WIDTH(32'h00000005)
  ) _06303_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1:0], _01977_, \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_00320_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f088ffff88),
    .WIDTH(32'h00000006)
  ) _06304_ (
    .A({ _01969_, \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1], \u_8051_core.oc8051_alu1.des1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1], _01967_ }),
    .Y(_00313_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06305_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr_r , \u_8051_core.oc8051_memory_interface1.rd_ind  }),
    .Y(_01991_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06306_ (
    .A({ _01991_, _01928_, \u_8051_core.oc8051_sfr1.dat0 [0] }),
    .Y(_01992_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06307_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _01992_, \u_8051_core.oc8051_memory_interface1.op2_buff [0], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0] }),
    .Y(_01993_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06308_ (
    .A({ _01991_, _01932_, \u_8051_core.oc8051_sfr1.dat0 [2] }),
    .Y(_01994_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06309_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _01994_, \u_8051_core.oc8051_memory_interface1.op2_buff [2], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2] }),
    .Y(_01995_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06310_ (
    .A({ _01991_, _01930_, \u_8051_core.oc8051_sfr1.dat0 [1] }),
    .Y(_01996_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06311_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _01996_, \u_8051_core.oc8051_memory_interface1.op2_buff [1], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [1] }),
    .Y(_01997_)
  );
  \$lut  #(
    .LUT(64'h1117000000000000),
    .WIDTH(32'h00000006)
  ) _06312_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [1], _01993_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [2], _01997_ }),
    .Y(_01998_)
  );
  \$lut  #(
    .LUT(64'hcf0caf0aff0fff0f),
    .WIDTH(32'h00000006)
  ) _06313_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [3], _01998_, _01995_, _01993_ }),
    .Y(_01999_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06314_ (
    .A({ _01991_, _01936_, \u_8051_core.oc8051_sfr1.dat0 [4] }),
    .Y(_02000_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06315_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _02000_, \u_8051_core.oc8051_memory_interface1.op2_buff [4], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [4] }),
    .Y(_02001_)
  );
  \$lut  #(
    .LUT(32'haaccf0ff),
    .WIDTH(32'h00000005)
  ) _06316_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , _01993_, _01995_, _02001_ }),
    .Y(_02002_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06317_ (
    .A({ _01991_, _01934_, \u_8051_core.oc8051_sfr1.dat0 [3] }),
    .Y(_02003_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06318_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _02003_, \u_8051_core.oc8051_memory_interface1.op2_buff [3], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3] }),
    .Y(_02004_)
  );
  \$lut  #(
    .LUT(16'h5300),
    .WIDTH(32'h00000004)
  ) _06319_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , _01997_, _02004_ }),
    .Y(_02005_)
  );
  \$lut  #(
    .LUT(32'hef8cce08),
    .WIDTH(32'h00000005)
  ) _06320_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [4], \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [5], _02005_, _02002_, _01999_ }),
    .Y(_02006_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06321_ (
    .A({ _01991_, _01938_, \u_8051_core.oc8051_sfr1.dat0 [5] }),
    .Y(_02007_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06322_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _02007_, \u_8051_core.oc8051_memory_interface1.op2_buff [5], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [5] }),
    .Y(_02008_)
  );
  \$lut  #(
    .LUT(32'hf0aaccff),
    .WIDTH(32'h00000005)
  ) _06323_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , _02008_, _01997_, _02004_ }),
    .Y(_02009_)
  );
  \$lut  #(
    .LUT(8'h17),
    .WIDTH(32'h00000003)
  ) _06324_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [6], _02009_, _02006_ }),
    .Y(_02010_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06325_ (
    .A({ _01991_, _01942_, \u_8051_core.oc8051_sfr1.dat0 [7] }),
    .Y(_02011_)
  );
  \$lut  #(
    .LUT(64'h333355550f0fff00),
    .WIDTH(32'h00000006)
  ) _06326_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [2], _02011_, \u_8051_core.oc8051_memory_interface1.pc [15], \u_8051_core.oc8051_memory_interface1.pc [7], \u_8051_core.oc8051_memory_interface1.op2_buff [7] }),
    .Y(_02012_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06327_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_alu_src_sel1.op1_r [7], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7], \u_8051_core.oc8051_memory_interface1.op3_buff [7] }),
    .Y(_02013_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06328_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1], _02012_, _02013_ }),
    .Y(_02014_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06329_ (
    .A(\u_8051_core.oc8051_alu1.oc8051_div1.cycle ),
    .Y(_02015_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06330_ (
    .A({ _02015_, _02014_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [7] }),
    .Y(_02016_)
  );
  \$lut  #(
    .LUT(8'h5c),
    .WIDTH(32'h00000003)
  ) _06331_ (
    .A({ _01991_, _01940_, \u_8051_core.oc8051_sfr1.dat0 [6] }),
    .Y(_02017_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06332_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _02017_, \u_8051_core.oc8051_memory_interface1.op2_buff [6], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [6] }),
    .Y(_02018_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _06333_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , _01993_, _01995_, _02001_, _02018_ }),
    .Y(_02019_)
  );
  \$lut  #(
    .LUT(32'hf8000000),
    .WIDTH(32'h00000005)
  ) _06334_ (
    .A({ _02008_, _02001_, \u_8051_core.oc8051_alu1.oc8051_div1.cycle [0], _02004_, _01995_ }),
    .Y(_02020_)
  );
  \$lut  #(
    .LUT(32'h3355fff0),
    .WIDTH(32'h00000005)
  ) _06335_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel2 [0], \u_8051_core.oc8051_decoder1.src_sel2 [1], _02011_, \u_8051_core.oc8051_memory_interface1.op2_buff [7], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7] }),
    .Y(_02021_)
  );
  \$lut  #(
    .LUT(32'h053f3f3f),
    .WIDTH(32'h00000005)
  ) _06336_ (
    .A({ _02021_, _02018_, \u_8051_core.oc8051_alu1.oc8051_div1.cycle , _02020_ }),
    .Y(_02022_)
  );
  \$lut  #(
    .LUT(64'h5555333300ff0f0f),
    .WIDTH(32'h00000006)
  ) _06337_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle [0], \u_8051_core.oc8051_alu1.oc8051_div1.cycle [1], _02008_, _01997_, _02004_, _02021_ }),
    .Y(_02023_)
  );
  \$lut  #(
    .LUT(32'h000000d4),
    .WIDTH(32'h00000005)
  ) _06338_ (
    .A({ _02023_, _02022_, _02019_, _02016_, _02010_ }),
    .Y(_00380_)
  );
  \$lut  #(
    .LUT(64'h0f0f55553333ff00),
    .WIDTH(32'h00000006)
  ) _06339_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [1], _02017_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [6], \u_8051_core.oc8051_memory_interface1.op3_buff [6], \u_8051_core.oc8051_memory_interface1.op2_buff [6] }),
    .Y(_02024_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06340_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1:0], \u_8051_core.oc8051_alu_src_sel1.op1_r [6], \u_8051_core.oc8051_memory_interface1.pc [6], \u_8051_core.oc8051_memory_interface1.pc [14] }),
    .Y(_02025_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06341_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], _02024_, _02025_ }),
    .Y(_02026_)
  );
  \$lut  #(
    .LUT(64'haa5a5aaacc3c3ccc),
    .WIDTH(32'h00000006)
  ) _06342_ (
    .A({ _02015_, _02009_, _02006_, _00380_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [6], _02026_ }),
    .Y(_02027_)
  );
  \$lut  #(
    .LUT(64'h333355550f0fff00),
    .WIDTH(32'h00000006)
  ) _06343_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [2], _02007_, \u_8051_core.oc8051_memory_interface1.pc [13], \u_8051_core.oc8051_memory_interface1.pc [5], \u_8051_core.oc8051_memory_interface1.op2_buff [5] }),
    .Y(_02028_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06344_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_alu_src_sel1.op1_r [5], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [5], \u_8051_core.oc8051_memory_interface1.op3_buff [5] }),
    .Y(_02029_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06345_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1], _02028_, _02029_ }),
    .Y(_02030_)
  );
  \$lut  #(
    .LUT(32'h4db20000),
    .WIDTH(32'h00000005)
  ) _06346_ (
    .A({ _00380_, _02002_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [4], _02005_, _01999_ }),
    .Y(_02031_)
  );
  \$lut  #(
    .LUT(16'h53ac),
    .WIDTH(32'h00000004)
  ) _06347_ (
    .A({ _02031_, _02015_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [5], _02030_ }),
    .Y(_02032_)
  );
  \$lut  #(
    .LUT(32'hff8ecce8),
    .WIDTH(32'h00000005)
  ) _06348_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [1], _01993_, _00380_, _01997_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [0] }),
    .Y(_02033_)
  );
  \$lut  #(
    .LUT(64'h333355550f0fff00),
    .WIDTH(32'h00000006)
  ) _06349_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [2], _01994_, \u_8051_core.oc8051_memory_interface1.pc [10], \u_8051_core.oc8051_memory_interface1.pc [2], \u_8051_core.oc8051_memory_interface1.op2_buff [2] }),
    .Y(_02034_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06350_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_alu_src_sel1.op1_r [2], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2], \u_8051_core.oc8051_memory_interface1.op3_buff [2] }),
    .Y(_02035_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06351_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1], _02034_, _02035_ }),
    .Y(_02036_)
  );
  \$lut  #(
    .LUT(16'h1e00),
    .WIDTH(32'h00000004)
  ) _06352_ (
    .A({ _00380_, _01997_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [1], _01993_ }),
    .Y(_02037_)
  );
  \$lut  #(
    .LUT(32'hc30f0f55),
    .WIDTH(32'h00000005)
  ) _06353_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [2], _02037_, _02036_ }),
    .Y(_02038_)
  );
  \$lut  #(
    .LUT(64'h3f03550000000000),
    .WIDTH(32'h00000006)
  ) _06354_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , _02038_, _01995_, _02033_, _01993_ }),
    .Y(_02039_)
  );
  \$lut  #(
    .LUT(64'h0f0f55553333ff00),
    .WIDTH(32'h00000006)
  ) _06355_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [1], _02003_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3], \u_8051_core.oc8051_memory_interface1.op3_buff [3], \u_8051_core.oc8051_memory_interface1.op2_buff [3] }),
    .Y(_02040_)
  );
  \$lut  #(
    .LUT(32'hf0f0aacc),
    .WIDTH(32'h00000005)
  ) _06356_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1:0], \u_8051_core.oc8051_alu_src_sel1.op1_r [3], \u_8051_core.oc8051_memory_interface1.pc [11], \u_8051_core.oc8051_memory_interface1.pc [3] }),
    .Y(_02041_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06357_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], _02040_, _02041_ }),
    .Y(_02042_)
  );
  \$lut  #(
    .LUT(64'hcfaf305000000000),
    .WIDTH(32'h00000006)
  ) _06358_ (
    .A({ _00380_, _01998_, \u_8051_core.oc8051_alu1.oc8051_div1.cycle [0], \u_8051_core.oc8051_alu1.oc8051_div1.cycle [1], _01995_, _01993_ }),
    .Y(_02043_)
  );
  \$lut  #(
    .LUT(16'h53ac),
    .WIDTH(32'h00000004)
  ) _06359_ (
    .A({ _02043_, _02015_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [3], _02042_ }),
    .Y(_02044_)
  );
  \$lut  #(
    .LUT(64'h333355550f0fff00),
    .WIDTH(32'h00000006)
  ) _06360_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [2], _02000_, \u_8051_core.oc8051_memory_interface1.pc [12], \u_8051_core.oc8051_memory_interface1.pc [4], \u_8051_core.oc8051_memory_interface1.op2_buff [4] }),
    .Y(_02045_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06361_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_alu_src_sel1.op1_r [4], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [4], \u_8051_core.oc8051_memory_interface1.op3_buff [4] }),
    .Y(_02046_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06362_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1], _02045_, _02046_ }),
    .Y(_02047_)
  );
  \$lut  #(
    .LUT(64'h5aaaaa5a3ccccc3c),
    .WIDTH(32'h00000006)
  ) _06363_ (
    .A({ _02015_, _02005_, _01999_, _00380_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [4], _02047_ }),
    .Y(_02048_)
  );
  \$lut  #(
    .LUT(32'h45df045d),
    .WIDTH(32'h00000005)
  ) _06364_ (
    .A({ _02039_, _02048_, _02044_, _02005_, _02002_ }),
    .Y(_02049_)
  );
  \$lut  #(
    .LUT(32'h173f0317),
    .WIDTH(32'h00000005)
  ) _06365_ (
    .A({ _02049_, _02032_, _02027_, _02019_, _02009_ }),
    .Y(_02050_)
  );
  \$lut  #(
    .LUT(32'haa82ffaa),
    .WIDTH(32'h00000005)
  ) _06366_ (
    .A({ _02016_, _02023_, _02019_, _02010_, _02050_ }),
    .Y(_02051_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06367_ (
    .A({ _02051_, _02022_ }),
    .Y(_00379_)
  );
  \$lut  #(
    .LUT(64'h0f0f55553333ff00),
    .WIDTH(32'h00000006)
  ) _06368_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], \u_8051_core.oc8051_decoder1.src_sel1 [0], _01992_, \u_8051_core.oc8051_memory_interface1.pc [0], \u_8051_core.oc8051_memory_interface1.op2_buff [0], \u_8051_core.oc8051_memory_interface1.pc [8] }),
    .Y(_02052_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06369_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_alu_src_sel1.op1_r [0], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0], \u_8051_core.oc8051_memory_interface1.op3_buff [0] }),
    .Y(_02053_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06370_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1], _02052_, _02053_ }),
    .Y(_02054_)
  );
  \$lut  #(
    .LUT(64'hfcff0300ffaa00aa),
    .WIDTH(32'h00000006)
  ) _06371_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle [1], \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [0], \u_8051_core.oc8051_alu1.oc8051_div1.cycle [0], _01993_, _02051_, _02054_ }),
    .Y(_00381_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06372_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.cycle [0], \u_8051_core.oc8051_alu1.oc8051_mul1.cycle [1], _01993_, _01995_, _02001_, _02018_ }),
    .Y(_02055_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06373_ (
    .A({ _02055_, _02054_ }),
    .Y(_00389_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06374_ (
    .A(\u_8051_core.oc8051_alu1.oc8051_mul1.cycle ),
    .Y(_02056_)
  );
  \$lut  #(
    .LUT(64'h0f0f333300ff5555),
    .WIDTH(32'h00000006)
  ) _06375_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.cycle , _02008_, _01997_, _02004_, _02021_ }),
    .Y(_02057_)
  );
  \$lut  #(
    .LUT(64'hb2a0000000000000),
    .WIDTH(32'h00000006)
  ) _06376_ (
    .A({ _02057_, _02014_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [5], _02055_, _02056_, _02026_ }),
    .Y(_02058_)
  );
  \$lut  #(
    .LUT(64'h0f05ff3f0f0fffff),
    .WIDTH(32'h00000006)
  ) _06377_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [5], _02057_, _02056_, _02014_, _02055_, _02026_ }),
    .Y(_02059_)
  );
  \$lut  #(
    .LUT(64'h96665aaac3330fff),
    .WIDTH(32'h00000006)
  ) _06378_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [5], _02055_, _02057_, _02026_, _02014_, _02056_ }),
    .Y(_02060_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06379_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [0], _02056_ }),
    .Y(_02061_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06380_ (
    .A({ _02055_, _02042_ }),
    .Y(_02062_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06381_ (
    .A({ _02057_, _02036_ }),
    .Y(_02063_)
  );
  \$lut  #(
    .LUT(16'h4bb4),
    .WIDTH(32'h00000004)
  ) _06382_ (
    .A({ _02063_, _02062_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [1], _02056_ }),
    .Y(_02064_)
  );
  \$lut  #(
    .LUT(64'h0f0f55553333ff00),
    .WIDTH(32'h00000006)
  ) _06383_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [0], \u_8051_core.oc8051_decoder1.src_sel1 [1], _01996_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [1], \u_8051_core.oc8051_memory_interface1.op3_buff [1], \u_8051_core.oc8051_memory_interface1.op2_buff [1] }),
    .Y(_02065_)
  );
  \$lut  #(
    .LUT(32'hf0f0aacc),
    .WIDTH(32'h00000005)
  ) _06384_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [1:0], \u_8051_core.oc8051_alu_src_sel1.op1_r [1], \u_8051_core.oc8051_memory_interface1.pc [9], \u_8051_core.oc8051_memory_interface1.pc [1] }),
    .Y(_02066_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06385_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel1 [2], _02065_, _02066_ }),
    .Y(_02067_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06386_ (
    .A({ _02067_, _02057_ }),
    .Y(_02068_)
  );
  \$lut  #(
    .LUT(64'h017f3fff33ffffff),
    .WIDTH(32'h00000006)
  ) _06387_ (
    .A({ _02055_, _02068_, _02064_, _02036_, _02061_, _02054_ }),
    .Y(_02069_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06388_ (
    .A({ _02057_, _02042_ }),
    .Y(_02070_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06389_ (
    .A({ _02055_, _02047_ }),
    .Y(_02071_)
  );
  \$lut  #(
    .LUT(16'h4bb4),
    .WIDTH(32'h00000004)
  ) _06390_ (
    .A({ _02071_, _02070_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [2], _02056_ }),
    .Y(_02072_)
  );
  \$lut  #(
    .LUT(64'h20a2bafb22aabbff),
    .WIDTH(32'h00000006)
  ) _06391_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [1], _02072_, _02063_, _02056_, _02062_, _02069_ }),
    .Y(_02073_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06392_ (
    .A({ _02055_, _02030_ }),
    .Y(_02074_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06393_ (
    .A({ _02057_, _02047_ }),
    .Y(_02075_)
  );
  \$lut  #(
    .LUT(16'h4bb4),
    .WIDTH(32'h00000004)
  ) _06394_ (
    .A({ _02075_, _02074_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [3], _02056_ }),
    .Y(_02076_)
  );
  \$lut  #(
    .LUT(64'h20a2bafb22aabbff),
    .WIDTH(32'h00000006)
  ) _06395_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [2], _02076_, _02071_, _02056_, _02070_, _02073_ }),
    .Y(_02077_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06396_ (
    .A({ _02057_, _02030_ }),
    .Y(_02078_)
  );
  \$lut  #(
    .LUT(32'h6a3f95c0),
    .WIDTH(32'h00000005)
  ) _06397_ (
    .A({ _02078_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [4], _02055_, _02026_, _02056_ }),
    .Y(_02079_)
  );
  \$lut  #(
    .LUT(64'h20a2bafb22aabbff),
    .WIDTH(32'h00000006)
  ) _06398_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [3], _02079_, _02075_, _02056_, _02074_, _02077_ }),
    .Y(_02080_)
  );
  \$lut  #(
    .LUT(64'hdc44fcc0fdc0ffcc),
    .WIDTH(32'h00000006)
  ) _06399_ (
    .A({ _02078_, _02026_, _02080_, _02079_, _02060_, _02055_ }),
    .Y(_02081_)
  );
  \$lut  #(
    .LUT(32'h3605c9fa),
    .WIDTH(32'h00000005)
  ) _06400_ (
    .A({ _02081_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [6], _02059_, _02056_, _02058_ }),
    .Y(_00397_)
  );
  \$lut  #(
    .LUT(32'haf0ff033),
    .WIDTH(32'h00000005)
  ) _06401_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02054_, _00381_, _01993_ }),
    .Y(_02082_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _06402_ (
    .A({ \u_8051_core.oc8051_ram_top1.bit_select [1:0], _01936_, _01938_, _01940_, _01942_ }),
    .Y(_02083_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _06403_ (
    .A({ \u_8051_core.oc8051_ram_top1.bit_select [1:0], _01928_, _01930_, _01932_, _01934_ }),
    .Y(_02084_)
  );
  \$lut  #(
    .LUT(32'h0f0f3355),
    .WIDTH(32'h00000005)
  ) _06404_ (
    .A({ _01991_, \u_8051_core.oc8051_ram_top1.bit_select [2], \u_8051_core.oc8051_sfr1.bit_out , _02083_, _02084_ }),
    .Y(_02085_)
  );
  \$lut  #(
    .LUT(16'h0c5f),
    .WIDTH(32'h00000004)
  ) _06405_ (
    .A({ \u_8051_core.oc8051_decoder1.cy_sel , _02085_, \u_8051_core.cy  }),
    .Y(_02086_)
  );
  \$lut  #(
    .LUT(64'hafee00ff5455383c),
    .WIDTH(32'h00000006)
  ) _06406_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_decoder1.alu_op [0], _01993_, _02054_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_02087_)
  );
  \$lut  #(
    .LUT(64'hff00aaaaf03300ff),
    .WIDTH(32'h00000006)
  ) _06407_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2:1], _02087_, _02014_, _02086_, _02067_ }),
    .Y(_02088_)
  );
  \$lut  #(
    .LUT(64'h9999f00ff00fffff),
    .WIDTH(32'h00000006)
  ) _06408_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _01993_, _02086_, _02054_, _00397_ }),
    .Y(_02089_)
  );
  \$lut  #(
    .LUT(64'hffaafffc00aa00cf),
    .WIDTH(32'h00000006)
  ) _06409_ (
    .A({ _02054_, \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_sfr1.wait_data , _02089_, \u_8051_core.oc8051_decoder1.alu_op [2], _02088_ }),
    .Y(_02090_)
  );
  \$lut  #(
    .LUT(8'h70),
    .WIDTH(32'h00000003)
  ) _06410_ (
    .A({ _02090_, _02082_, _01914_ }),
    .Y(_00360_)
  );
  \$lut  #(
    .LUT(32'hf1fea4ab),
    .WIDTH(32'h00000005)
  ) _06411_ (
    .A({ _01997_, _00380_, _01993_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [0], _02051_ }),
    .Y(_02091_)
  );
  \$lut  #(
    .LUT(32'hc3f0f0aa),
    .WIDTH(32'h00000005)
  ) _06412_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle , \u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem [1], _02091_, _02067_ }),
    .Y(_00382_)
  );
  \$lut  #(
    .LUT(64'h2323cadc23233523),
    .WIDTH(32'h00000006)
  ) _06413_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [7], _02056_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [6], _02081_, _02059_, _02058_ }),
    .Y(_00398_)
  );
  \$lut  #(
    .LUT(32'hd03e0fd0),
    .WIDTH(32'h00000005)
  ) _06414_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], _01997_, _02067_, \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [0] }),
    .Y(_02092_)
  );
  \$lut  #(
    .LUT(64'h00ff050f3333ff00),
    .WIDTH(32'h00000006)
  ) _06415_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2:1], _02092_, _02036_, _02054_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_02093_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06416_ (
    .A({ _02067_, _02036_ }),
    .Y(_02094_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06417_ (
    .A({ _02042_, _02094_ }),
    .Y(_02095_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06418_ (
    .A({ \u_8051_core.oc8051_alu1.srcAc , _02095_ }),
    .Y(_02096_)
  );
  \$lut  #(
    .LUT(64'haaff0ff0ff003333),
    .WIDTH(32'h00000006)
  ) _06419_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02067_, _02096_, _00382_, _01997_ }),
    .Y(_02097_)
  );
  \$lut  #(
    .LUT(32'hd42b2bd4),
    .WIDTH(32'h00000005)
  ) _06420_ (
    .A({ _01997_, _02067_, _01993_, _02086_, _02054_ }),
    .Y(_02098_)
  );
  \$lut  #(
    .LUT(32'h505f3fcc),
    .WIDTH(32'h00000005)
  ) _06421_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], _02098_, \u_8051_core.oc8051_decoder1.alu_op [1], _02089_, _00398_ }),
    .Y(_02099_)
  );
  \$lut  #(
    .LUT(64'hff003333ff00f555),
    .WIDTH(32'h00000006)
  ) _06422_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_sfr1.wait_data , _02067_, _01915_, _02097_, _02099_ }),
    .Y(_02100_)
  );
  \$lut  #(
    .LUT(16'hc5cc),
    .WIDTH(32'h00000004)
  ) _06423_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_sfr1.wait_data , _02100_, _02093_ }),
    .Y(_00361_)
  );
  \$lut  #(
    .LUT(64'h3c55000000000000),
    .WIDTH(32'h00000006)
  ) _06424_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_div1.cycle [1], _00379_, \u_8051_core.oc8051_alu1.oc8051_div1.cycle [0], _01995_, _02033_, _01993_ }),
    .Y(_02101_)
  );
  \$lut  #(
    .LUT(4'h9),
    .WIDTH(32'h00000002)
  ) _06425_ (
    .A({ _02038_, _02101_ }),
    .Y(_00383_)
  );
  \$lut  #(
    .LUT(32'hc0f4ddff),
    .WIDTH(32'h00000005)
  ) _06426_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [7:6], _02059_, _02081_, _02058_ }),
    .Y(_02102_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _06427_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [8], _02102_, _02056_ }),
    .Y(_00399_)
  );
  \$lut  #(
    .LUT(32'h0c8e8ecf),
    .WIDTH(32'h00000005)
  ) _06428_ (
    .A({ _01993_, _02086_, _01997_, _02067_, _02054_ }),
    .Y(_02103_)
  );
  \$lut  #(
    .LUT(32'h0317173f),
    .WIDTH(32'h00000005)
  ) _06429_ (
    .A({ _01993_, _02086_, _01997_, _02067_, _02054_ }),
    .Y(_02104_)
  );
  \$lut  #(
    .LUT(32'hf1ff0d00),
    .WIDTH(32'h00000005)
  ) _06430_ (
    .A({ _01995_, \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [0], _02104_ }),
    .Y(_02105_)
  );
  \$lut  #(
    .LUT(64'h3cf0aa0faa0fc3f0),
    .WIDTH(32'h00000006)
  ) _06431_ (
    .A({ _01995_, _02105_, _01912_, _02036_, _02103_, _00399_ }),
    .Y(_02106_)
  );
  \$lut  #(
    .LUT(32'he30d0fd0),
    .WIDTH(32'h00000005)
  ) _06432_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], _01995_, _02036_, \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [0] }),
    .Y(_02107_)
  );
  \$lut  #(
    .LUT(64'h0c35ffcc00000000),
    .WIDTH(32'h00000006)
  ) _06433_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_sfr1.wait_data , _02107_, _02067_ }),
    .Y(_02108_)
  );
  \$lut  #(
    .LUT(32'h0302fcff),
    .WIDTH(32'h00000005)
  ) _06434_ (
    .A({ _02036_, \u_8051_core.oc8051_alu1.srcAc , _02067_, \u_8051_core.oc8051_decoder1.alu_op [1], _02042_ }),
    .Y(_02109_)
  );
  \$lut  #(
    .LUT(32'hec300000),
    .WIDTH(32'h00000005)
  ) _06435_ (
    .A({ _01914_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02109_, _01995_ }),
    .Y(_02110_)
  );
  \$lut  #(
    .LUT(32'h000040ff),
    .WIDTH(32'h00000005)
  ) _06436_ (
    .A({ _02110_, _02108_, _02042_, \u_8051_core.oc8051_decoder1.alu_op [2:1] }),
    .Y(_02111_)
  );
  \$lut  #(
    .LUT(32'hdd00f0f0),
    .WIDTH(32'h00000005)
  ) _06437_ (
    .A({ _01911_, _02111_, _02106_, _00383_, \u_8051_core.oc8051_alu1.enable_div  }),
    .Y(_00362_)
  );
  \$lut  #(
    .LUT(16'hd728),
    .WIDTH(32'h00000004)
  ) _06438_ (
    .A({ _02044_, _02005_, _02039_, _00379_ }),
    .Y(_00384_)
  );
  \$lut  #(
    .LUT(16'h0b04),
    .WIDTH(32'h00000004)
  ) _06439_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [9], _02056_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [8], _02102_ }),
    .Y(_00400_)
  );
  \$lut  #(
    .LUT(64'haaff0f00ff00f300),
    .WIDTH(32'h00000006)
  ) _06440_ (
    .A({ _02042_, \u_8051_core.oc8051_decoder1.alu_op [1:0], _02094_, \u_8051_core.oc8051_alu1.srcAc , _02004_ }),
    .Y(_02112_)
  );
  \$lut  #(
    .LUT(64'hc0f35555ffff03f0),
    .WIDTH(32'h00000006)
  ) _06441_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2:1], _02042_, _02004_, \u_8051_core.oc8051_decoder1.alu_op [0], _02047_ }),
    .Y(_02113_)
  );
  \$lut  #(
    .LUT(64'hff007700f0f0ffff),
    .WIDTH(32'h00000006)
  ) _06442_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3:2], _02113_, _02112_, _02036_, \u_8051_core.oc8051_decoder1.alu_op [1] }),
    .Y(_02114_)
  );
  \$lut  #(
    .LUT(8'h2b),
    .WIDTH(32'h00000003)
  ) _06443_ (
    .A({ _01995_, _02036_, _02104_ }),
    .Y(_02115_)
  );
  \$lut  #(
    .LUT(8'hb2),
    .WIDTH(32'h00000003)
  ) _06444_ (
    .A({ _02036_, _01995_, _02103_ }),
    .Y(_02116_)
  );
  \$lut  #(
    .LUT(64'h00000000fca0f350),
    .WIDTH(32'h00000006)
  ) _06445_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _02004_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02116_, _02115_ }),
    .Y(_02117_)
  );
  \$lut  #(
    .LUT(64'h08ff0fff0fff00f0),
    .WIDTH(32'h00000006)
  ) _06446_ (
    .A({ _02117_, _02042_, _02114_, _01911_, \u_8051_core.oc8051_decoder1.alu_op [1:0] }),
    .Y(_02118_)
  );
  \$lut  #(
    .LUT(32'hbb0b0000),
    .WIDTH(32'h00000005)
  ) _06447_ (
    .A({ _02118_, _00384_, \u_8051_core.oc8051_alu1.enable_div , \u_8051_core.oc8051_alu1.enable_mul , _00400_ }),
    .Y(_00363_)
  );
  \$lut  #(
    .LUT(64'h7f57d5fd80a82a02),
    .WIDTH(32'h00000006)
  ) _06448_ (
    .A({ _02048_, _02002_, _02044_, _02039_, _02005_, _00379_ }),
    .Y(_00385_)
  );
  \$lut  #(
    .LUT(32'h00bf0040),
    .WIDTH(32'h00000005)
  ) _06449_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [10], _02056_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [9:8], _02102_ }),
    .Y(_00401_)
  );
  \$lut  #(
    .LUT(64'haafff00fff003333),
    .WIDTH(32'h00000006)
  ) _06450_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02047_, _02095_, _00385_, _02001_ }),
    .Y(_02119_)
  );
  \$lut  #(
    .LUT(32'hbffc1033),
    .WIDTH(32'h00000005)
  ) _06451_ (
    .A({ _02047_, \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_decoder1.alu_op [0], _02001_, _02086_ }),
    .Y(_02120_)
  );
  \$lut  #(
    .LUT(32'h0f55330f),
    .WIDTH(32'h00000005)
  ) _06452_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2:1], _02120_, _02042_, _02030_ }),
    .Y(_02121_)
  );
  \$lut  #(
    .LUT(8'h2b),
    .WIDTH(32'h00000003)
  ) _06453_ (
    .A({ _02004_, _02042_, _02115_ }),
    .Y(_02122_)
  );
  \$lut  #(
    .LUT(8'h71),
    .WIDTH(32'h00000003)
  ) _06454_ (
    .A({ _02004_, _02042_, _02116_ }),
    .Y(_02123_)
  );
  \$lut  #(
    .LUT(64'h0ff00ff0f5c0fa30),
    .WIDTH(32'h00000006)
  ) _06455_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _02001_, \u_8051_core.oc8051_decoder1.alu_op [1:0], _02123_, _02122_ }),
    .Y(_02124_)
  );
  \$lut  #(
    .LUT(64'heefcfccffccf2ffc),
    .WIDTH(32'h00000006)
  ) _06456_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02124_, _02047_, _01913_, _00401_ }),
    .Y(_02125_)
  );
  \$lut  #(
    .LUT(64'hff550055ff3f0000),
    .WIDTH(32'h00000006)
  ) _06457_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], _02125_, \u_8051_core.oc8051_sfr1.wait_data , _02119_, \u_8051_core.oc8051_decoder1.alu_op [2], _02121_ }),
    .Y(_00364_)
  );
  \$lut  #(
    .LUT(16'h7d82),
    .WIDTH(32'h00000004)
  ) _06458_ (
    .A({ _02032_, _02009_, _02049_, _00379_ }),
    .Y(_00386_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _06459_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [10:8], _02102_ }),
    .Y(_02126_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _06460_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [11], _02126_, _02056_ }),
    .Y(_00402_)
  );
  \$lut  #(
    .LUT(32'h40effc33),
    .WIDTH(32'h00000005)
  ) _06461_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], _02030_, \u_8051_core.oc8051_decoder1.alu_op [0], _02008_, _02086_ }),
    .Y(_02127_)
  );
  \$lut  #(
    .LUT(64'h0faaccf000000000),
    .WIDTH(32'h00000006)
  ) _06462_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [2], _02127_, _02026_, _02047_ }),
    .Y(_02128_)
  );
  \$lut  #(
    .LUT(64'hfffff550c0fcffff),
    .WIDTH(32'h00000006)
  ) _06463_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1:0], _02047_, _02001_, _02123_, _02122_ }),
    .Y(_02129_)
  );
  \$lut  #(
    .LUT(32'h3122f4fd),
    .WIDTH(32'h00000005)
  ) _06464_ (
    .A({ _02030_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_sfr1.wait_data , _02008_, \u_8051_core.oc8051_decoder1.alu_op [1] }),
    .Y(_02130_)
  );
  \$lut  #(
    .LUT(32'h5500fccf),
    .WIDTH(32'h00000005)
  ) _06465_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _02130_, _02129_, _01911_, _02030_ }),
    .Y(_02131_)
  );
  \$lut  #(
    .LUT(16'h00bf),
    .WIDTH(32'h00000004)
  ) _06466_ (
    .A({ _02131_, \u_8051_core.oc8051_decoder1.alu_op [1], _01912_, _00402_ }),
    .Y(_02132_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06467_ (
    .A({ _02095_, _02047_ }),
    .Y(_02133_)
  );
  \$lut  #(
    .LUT(32'h308fcf70),
    .WIDTH(32'h00000005)
  ) _06468_ (
    .A({ _02133_, _02030_, _02086_, _02014_, _02026_ }),
    .Y(_02134_)
  );
  \$lut  #(
    .LUT(64'h50330fff00000000),
    .WIDTH(32'h00000006)
  ) _06469_ (
    .A({ _01914_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02030_, _02134_, _02008_ }),
    .Y(_02135_)
  );
  \$lut  #(
    .LUT(64'hff0fff0fff0f4404),
    .WIDTH(32'h00000006)
  ) _06470_ (
    .A({ _02135_, _02132_, _00386_, \u_8051_core.oc8051_alu1.enable_div , _02128_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_00365_)
  );
  \$lut  #(
    .LUT(64'hdf5d75f720a28a08),
    .WIDTH(32'h00000006)
  ) _06471_ (
    .A({ _02027_, _02019_, _02032_, _02049_, _02009_, _00379_ }),
    .Y(_00387_)
  );
  \$lut  #(
    .LUT(64'hff40ff2300bf00fc),
    .WIDTH(32'h00000006)
  ) _06472_ (
    .A({ _02026_, _02030_, \u_8051_core.oc8051_decoder1.alu_op [1], _02086_, _02133_, _02014_ }),
    .Y(_02136_)
  );
  \$lut  #(
    .LUT(32'haff0f033),
    .WIDTH(32'h00000005)
  ) _06473_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02136_, _00387_, _02018_ }),
    .Y(_02137_)
  );
  \$lut  #(
    .LUT(64'hf0400fff0f03f0b0),
    .WIDTH(32'h00000006)
  ) _06474_ (
    .A({ _02018_, _02026_, \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [1:0], _02086_ }),
    .Y(_02138_)
  );
  \$lut  #(
    .LUT(64'hfff005f53333ff00),
    .WIDTH(32'h00000006)
  ) _06475_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [2], _02138_, \u_8051_core.oc8051_sfr1.wait_data , _02014_, _02030_ }),
    .Y(_02139_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _06476_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [12], _02056_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [11], _02126_ }),
    .Y(_02140_)
  );
  \$lut  #(
    .LUT(32'hbf233b02),
    .WIDTH(32'h00000005)
  ) _06477_ (
    .A({ _02001_, _02008_, _02047_, _02030_, _02123_ }),
    .Y(_02141_)
  );
  \$lut  #(
    .LUT(32'h032b2b3f),
    .WIDTH(32'h00000005)
  ) _06478_ (
    .A({ _02001_, _02047_, _02008_, _02030_, _02122_ }),
    .Y(_02142_)
  );
  \$lut  #(
    .LUT(32'h0a3f05cf),
    .WIDTH(32'h00000005)
  ) _06479_ (
    .A({ _02018_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02142_, _02141_ }),
    .Y(_02143_)
  );
  \$lut  #(
    .LUT(64'h0000ffff007f7f40),
    .WIDTH(32'h00000006)
  ) _06480_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _02026_, _02143_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02140_ }),
    .Y(_02144_)
  );
  \$lut  #(
    .LUT(64'h0f0f33330f0f550f),
    .WIDTH(32'h00000006)
  ) _06481_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [2], _02144_, _02139_, _02137_ }),
    .Y(_00366_)
  );
  \$lut  #(
    .LUT(64'hffaaaabe00000000),
    .WIDTH(32'h00000006)
  ) _06482_ (
    .A({ _02016_, _02023_, _02050_, _02019_, _02010_, _02022_ }),
    .Y(_00388_)
  );
  \$lut  #(
    .LUT(64'h0000fff2ffff4ccd),
    .WIDTH(32'h00000006)
  ) _06483_ (
    .A({ _02014_, \u_8051_core.oc8051_decoder1.alu_op [1], _02030_, _02026_, _02086_, _02133_ }),
    .Y(_02145_)
  );
  \$lut  #(
    .LUT(32'hfaf00f33),
    .WIDTH(32'h00000005)
  ) _06484_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02145_, _00388_, _02021_ }),
    .Y(_02146_)
  );
  \$lut  #(
    .LUT(64'hfcff0c0a0c00fcff),
    .WIDTH(32'h00000006)
  ) _06485_ (
    .A({ _02014_, _02021_, \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _02026_, \u_8051_core.oc8051_decoder1.alu_op [0] }),
    .Y(_02147_)
  );
  \$lut  #(
    .LUT(64'hc50fcc0000000000),
    .WIDTH(32'h00000006)
  ) _06486_ (
    .A({ _01913_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02086_, _02014_, _02021_ }),
    .Y(_02148_)
  );
  \$lut  #(
    .LUT(32'h0077000f),
    .WIDTH(32'h00000005)
  ) _06487_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], _02148_, _02147_, _02054_, _01915_ }),
    .Y(_02149_)
  );
  \$lut  #(
    .LUT(64'h007f008000000000),
    .WIDTH(32'h00000006)
  ) _06488_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [13], _02056_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [12:11], _02126_ }),
    .Y(_02150_)
  );
  \$lut  #(
    .LUT(8'h71),
    .WIDTH(32'h00000003)
  ) _06489_ (
    .A({ _02026_, _02018_, _02141_ }),
    .Y(_02151_)
  );
  \$lut  #(
    .LUT(8'h2b),
    .WIDTH(32'h00000003)
  ) _06490_ (
    .A({ _02018_, _02026_, _02142_ }),
    .Y(_02152_)
  );
  \$lut  #(
    .LUT(64'hcc06cc3cff3aff0f),
    .WIDTH(32'h00000006)
  ) _06491_ (
    .A({ _02021_, \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [0], _02014_, _02152_ }),
    .Y(_02153_)
  );
  \$lut  #(
    .LUT(32'h0e0b1ff4),
    .WIDTH(32'h00000005)
  ) _06492_ (
    .A({ _02014_, _02021_, _02153_, _02151_, \u_8051_core.oc8051_decoder1.alu_op [1] }),
    .Y(_02154_)
  );
  \$lut  #(
    .LUT(8'h70),
    .WIDTH(32'h00000003)
  ) _06493_ (
    .A({ _02154_, _02150_, _01912_ }),
    .Y(_02155_)
  );
  \$lut  #(
    .LUT(64'h0f0f33330f0f550f),
    .WIDTH(32'h00000006)
  ) _06494_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [2], _02155_, _02149_, _02146_ }),
    .Y(_00367_)
  );
  \$lut  #(
    .LUT(8'hb2),
    .WIDTH(32'h00000003)
  ) _06495_ (
    .A({ _02014_, _02021_, _02151_ }),
    .Y(_02156_)
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _06496_ (
    .A({ _02156_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0], \u_8051_core.oc8051_memory_interface1.pc [8] }),
    .Y(_02157_)
  );
  \$lut  #(
    .LUT(64'hf055f0ccf0fff0f0),
    .WIDTH(32'h00000006)
  ) _06497_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _01993_, _02157_, _00389_ }),
    .Y(_02158_)
  );
  \$lut  #(
    .LUT(32'h33aa0fff),
    .WIDTH(32'h00000005)
  ) _06498_ (
    .A({ _01913_, _01912_, _02047_, _02054_, _01993_ }),
    .Y(_02159_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06499_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [3] }),
    .Y(_02160_)
  );
  \$lut  #(
    .LUT(64'hffff444f444f444f),
    .WIDTH(32'h00000006)
  ) _06500_ (
    .A({ \u_8051_core.oc8051_alu1.enable_div , _00379_, _01911_, _02158_, _02160_, _02159_ }),
    .Y(_00368_)
  );
  \$lut  #(
    .LUT(16'h7888),
    .WIDTH(32'h00000004)
  ) _06501_ (
    .A({ _02067_, _02055_, _02057_, _02054_ }),
    .Y(_00390_)
  );
  \$lut  #(
    .LUT(64'h5a5af0f033ccff00),
    .WIDTH(32'h00000006)
  ) _06502_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel3 , _02156_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1], \u_8051_core.oc8051_memory_interface1.pc [9], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0], \u_8051_core.oc8051_memory_interface1.pc [8] }),
    .Y(_02161_)
  );
  \$lut  #(
    .LUT(64'hf055f033f0fff0f0),
    .WIDTH(32'h00000006)
  ) _06503_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _01997_, _02161_, _00390_ }),
    .Y(_02162_)
  );
  \$lut  #(
    .LUT(64'h55ff33fff000ffff),
    .WIDTH(32'h00000006)
  ) _06504_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [2:1], _01997_, _02030_, _02067_ }),
    .Y(_02163_)
  );
  \$lut  #(
    .LUT(64'h0f00000a33333333),
    .WIDTH(32'h00000006)
  ) _06505_ (
    .A({ _01911_, \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [3], _02163_, _02162_, _00380_ }),
    .Y(_00369_)
  );
  \$lut  #(
    .LUT(32'h483fb7c0),
    .WIDTH(32'h00000005)
  ) _06506_ (
    .A({ _02061_, _02068_, _02036_, _02055_, _02054_ }),
    .Y(_00391_)
  );
  \$lut  #(
    .LUT(64'hf000888800000000),
    .WIDTH(32'h00000006)
  ) _06507_ (
    .A({ _02156_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_memory_interface1.pc [8], \u_8051_core.oc8051_memory_interface1.pc [9], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1] }),
    .Y(_02164_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa330fccf0),
    .WIDTH(32'h00000006)
  ) _06508_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], _02164_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2], \u_8051_core.oc8051_memory_interface1.pc [10], _00391_ }),
    .Y(_02165_)
  );
  \$lut  #(
    .LUT(64'h000000000cfc00f5),
    .WIDTH(32'h00000006)
  ) _06509_ (
    .A({ _01911_, \u_8051_core.oc8051_decoder1.alu_op [0], _01995_, \u_8051_core.oc8051_sfr1.wait_data , _02165_, \u_8051_core.oc8051_decoder1.alu_op [1] }),
    .Y(_02166_)
  );
  \$lut  #(
    .LUT(64'h55ff33fff000ffff),
    .WIDTH(32'h00000006)
  ) _06510_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [2:1], _01995_, _02026_, _02036_ }),
    .Y(_02167_)
  );
  \$lut  #(
    .LUT(64'hcccfccccccccccce),
    .WIDTH(32'h00000006)
  ) _06511_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_decoder1.alu_op [1], _02167_, \u_8051_core.oc8051_sfr1.wait_data , _02166_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [0] }),
    .Y(_00370_)
  );
  \$lut  #(
    .LUT(64'h803f1fff7fc0e000),
    .WIDTH(32'h00000006)
  ) _06512_ (
    .A({ _02064_, _02061_, _02068_, _02055_, _02036_, _02054_ }),
    .Y(_00392_)
  );
  \$lut  #(
    .LUT(64'h5a5af0f033ccff00),
    .WIDTH(32'h00000006)
  ) _06513_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel3 , _02164_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3], \u_8051_core.oc8051_memory_interface1.pc [11], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2], \u_8051_core.oc8051_memory_interface1.pc [10] }),
    .Y(_02168_)
  );
  \$lut  #(
    .LUT(64'hf055f033f0fff0f0),
    .WIDTH(32'h00000006)
  ) _06514_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _02004_, _02168_, _00392_ }),
    .Y(_02169_)
  );
  \$lut  #(
    .LUT(32'h0cfffff5),
    .WIDTH(32'h00000005)
  ) _06515_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3], \u_8051_core.oc8051_decoder1.alu_op [1:0], _02004_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [1] }),
    .Y(_02170_)
  );
  \$lut  #(
    .LUT(32'h00cf00a0),
    .WIDTH(32'h00000005)
  ) _06516_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], _02170_, \u_8051_core.oc8051_decoder1.alu_op [0], _02042_, _02014_ }),
    .Y(_02171_)
  );
  \$lut  #(
    .LUT(8'ha3),
    .WIDTH(32'h00000003)
  ) _06517_ (
    .A({ _01911_, _02169_, _02171_ }),
    .Y(_00371_)
  );
  \$lut  #(
    .LUT(64'h0bbff440f4400bbf),
    .WIDTH(32'h00000006)
  ) _06518_ (
    .A({ _02072_, _02069_, _02063_, _02062_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [1], _02056_ }),
    .Y(_00393_)
  );
  \$lut  #(
    .LUT(16'h3a33),
    .WIDTH(32'h00000004)
  ) _06519_ (
    .A({ _01912_, _02086_, _02001_, _02047_ }),
    .Y(_02172_)
  );
  \$lut  #(
    .LUT(32'h00f00088),
    .WIDTH(32'h00000005)
  ) _06520_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_sfr1.wait_data , _02172_, _02054_, \u_8051_core.oc8051_decoder1.alu_op [0] }),
    .Y(_02173_)
  );
  \$lut  #(
    .LUT(64'hf000888800000000),
    .WIDTH(32'h00000006)
  ) _06521_ (
    .A({ _02164_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_memory_interface1.pc [10], \u_8051_core.oc8051_memory_interface1.pc [11], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3] }),
    .Y(_02174_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa330fccf0),
    .WIDTH(32'h00000006)
  ) _06522_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], _02174_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4], \u_8051_core.oc8051_memory_interface1.pc [12], _00393_ }),
    .Y(_02175_)
  );
  \$lut  #(
    .LUT(64'h000000000faa0f03),
    .WIDTH(32'h00000006)
  ) _06523_ (
    .A({ _01911_, \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_sfr1.wait_data , _02001_, \u_8051_core.oc8051_decoder1.alu_op [1], _02175_ }),
    .Y(_02176_)
  );
  \$lut  #(
    .LUT(64'hffffffffff808080),
    .WIDTH(32'h00000006)
  ) _06524_ (
    .A({ _02176_, \u_8051_core.oc8051_alu1.enable_div , \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [2], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_decoder1.alu_op [3], _02173_ }),
    .Y(_00372_)
  );
  \$lut  #(
    .LUT(64'h0bbff440f4400bbf),
    .WIDTH(32'h00000006)
  ) _06525_ (
    .A({ _02076_, _02073_, _02071_, _02070_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [2], _02056_ }),
    .Y(_00394_)
  );
  \$lut  #(
    .LUT(64'h5a5af0f033ccff00),
    .WIDTH(32'h00000006)
  ) _06526_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel3 , _02174_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5], \u_8051_core.oc8051_memory_interface1.pc [13], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4], \u_8051_core.oc8051_memory_interface1.pc [12] }),
    .Y(_02177_)
  );
  \$lut  #(
    .LUT(64'hf055f033f0fff0f0),
    .WIDTH(32'h00000006)
  ) _06527_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _02008_, _02177_, _00394_ }),
    .Y(_02178_)
  );
  \$lut  #(
    .LUT(64'hf055f0f03333ffff),
    .WIDTH(32'h00000006)
  ) _06528_ (
    .A({ _01913_, _01912_, _02086_, _02008_, _02067_, _02030_ }),
    .Y(_02179_)
  );
  \$lut  #(
    .LUT(64'h8f888f888f88ffff),
    .WIDTH(32'h00000006)
  ) _06529_ (
    .A({ _01911_, _02178_, _02160_, _02179_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [3], \u_8051_core.oc8051_alu1.enable_div  }),
    .Y(_00373_)
  );
  \$lut  #(
    .LUT(64'h0bbff440f4400bbf),
    .WIDTH(32'h00000006)
  ) _06530_ (
    .A({ _02079_, _02077_, _02075_, _02074_, \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [3], _02056_ }),
    .Y(_00395_)
  );
  \$lut  #(
    .LUT(64'hf000888800000000),
    .WIDTH(32'h00000006)
  ) _06531_ (
    .A({ _02174_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_memory_interface1.pc [12], \u_8051_core.oc8051_memory_interface1.pc [13], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5] }),
    .Y(_02180_)
  );
  \$lut  #(
    .LUT(16'h53ac),
    .WIDTH(32'h00000004)
  ) _06532_ (
    .A({ _02180_, \u_8051_core.oc8051_decoder1.src_sel3 , \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6], \u_8051_core.oc8051_memory_interface1.pc [14] }),
    .Y(_02181_)
  );
  \$lut  #(
    .LUT(64'hf055f033f0fff0f0),
    .WIDTH(32'h00000006)
  ) _06533_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _02018_, _02181_, _00395_ }),
    .Y(_02182_)
  );
  \$lut  #(
    .LUT(64'hf055f0f03333ffff),
    .WIDTH(32'h00000006)
  ) _06534_ (
    .A({ _01913_, _01912_, _02086_, _02018_, _02036_, _02026_ }),
    .Y(_02183_)
  );
  \$lut  #(
    .LUT(64'h8f888f888f88ffff),
    .WIDTH(32'h00000006)
  ) _06535_ (
    .A({ _01911_, _02182_, _02160_, _02183_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [4], \u_8051_core.oc8051_alu1.enable_div  }),
    .Y(_00374_)
  );
  \$lut  #(
    .LUT(64'hb2305dcf4dcfa230),
    .WIDTH(32'h00000006)
  ) _06536_ (
    .A({ _02060_, _02080_, _02026_, _02078_, _02079_, _02055_ }),
    .Y(_00396_)
  );
  \$lut  #(
    .LUT(64'h33ccff005a5af0f0),
    .WIDTH(32'h00000006)
  ) _06537_ (
    .A({ \u_8051_core.oc8051_decoder1.src_sel3 , _02180_, \u_8051_core.oc8051_memory_interface1.pc [15], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7], \u_8051_core.oc8051_memory_interface1.pc [14], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6] }),
    .Y(_02184_)
  );
  \$lut  #(
    .LUT(64'hf055f033f0fff0f0),
    .WIDTH(32'h00000006)
  ) _06538_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _02021_, _02184_, _00396_ }),
    .Y(_02185_)
  );
  \$lut  #(
    .LUT(64'hf055f0f03333ffff),
    .WIDTH(32'h00000006)
  ) _06539_ (
    .A({ _01913_, _01912_, _02086_, _02021_, _02042_, _02014_ }),
    .Y(_02186_)
  );
  \$lut  #(
    .LUT(64'h8f888f888f88ffff),
    .WIDTH(32'h00000006)
  ) _06540_ (
    .A({ _01911_, _02185_, _02160_, _02186_, \u_8051_core.oc8051_alu1.oc8051_div1.tmp_div [5], \u_8051_core.oc8051_alu1.enable_div  }),
    .Y(_00375_)
  );
  \$lut  #(
    .LUT(32'h0ff0cf8b),
    .WIDTH(32'h00000005)
  ) _06541_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_alu1.srcAc , \u_8051_core.oc8051_decoder1.alu_op [0], _02123_ }),
    .Y(_02187_)
  );
  \$lut  #(
    .LUT(64'h00ff02c2ff000003),
    .WIDTH(32'h00000006)
  ) _06542_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data , _02187_, \u_8051_core.oc8051_decoder1.alu_op [2], \u_8051_core.oc8051_decoder1.alu_op [3], _02122_ }),
    .Y(_00376_)
  );
  \$lut  #(
    .LUT(32'h03fffe00),
    .WIDTH(32'h00000005)
  ) _06543_ (
    .A({ _02086_, _02014_, _02030_, _02026_, _02133_ }),
    .Y(_02188_)
  );
  \$lut  #(
    .LUT(32'hfa0fccff),
    .WIDTH(32'h00000005)
  ) _06544_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1:0], _02086_, _02188_, _02085_ }),
    .Y(_02189_)
  );
  \$lut  #(
    .LUT(32'hff33f0f5),
    .WIDTH(32'h00000005)
  ) _06545_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [0], \u_8051_core.oc8051_decoder1.alu_op [1], _02086_, _02054_, _02085_ }),
    .Y(_02190_)
  );
  \$lut  #(
    .LUT(64'heef0eeff0f0ffff0),
    .WIDTH(32'h00000006)
  ) _06546_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], _02086_, \u_8051_core.oc8051_decoder1.alu_op [0], _02085_, _02014_, \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_02191_)
  );
  \$lut  #(
    .LUT(32'h33aa0fff),
    .WIDTH(32'h00000005)
  ) _06547_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [3:2], _02189_, _02190_, _02191_ }),
    .Y(_02192_)
  );
  \$lut  #(
    .LUT(64'hfffff55030f3ffff),
    .WIDTH(32'h00000006)
  ) _06548_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1:0], _02014_, _02021_, _02151_, _02152_ }),
    .Y(_02193_)
  );
  \$lut  #(
    .LUT(64'hffff0f0fcccc08cc),
    .WIDTH(32'h00000006)
  ) _06549_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , _01911_, _02193_, _02086_, _02192_, _01915_ }),
    .Y(_00377_)
  );
  \$lut  #(
    .LUT(32'h15555554),
    .WIDTH(32'h00000005)
  ) _06550_ (
    .A({ \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [13:11], _02126_, _02056_ }),
    .Y(_02194_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _06551_ (
    .A({ \u_8051_core.oc8051_decoder1.alu_op [1], _01912_, _00398_, _00397_, _00400_, _00399_ }),
    .Y(_02195_)
  );
  \$lut  #(
    .LUT(64'h00000000444ff444),
    .WIDTH(32'h00000006)
  ) _06552_ (
    .A({ _01911_, _02014_, _02151_, _02021_, \u_8051_core.oc8051_decoder1.alu_op [1], \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_02196_)
  );
  \$lut  #(
    .LUT(32'h8aaaaaa8),
    .WIDTH(32'h00000005)
  ) _06553_ (
    .A({ _02021_, _02152_, _02014_, \u_8051_core.oc8051_decoder1.alu_op [0], _02196_ }),
    .Y(_02197_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _06554_ (
    .A({ _02004_, _01914_, _01997_, _01993_, _01995_, \u_8051_core.oc8051_decoder1.alu_op [0] }),
    .Y(_02198_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _06555_ (
    .A({ _02198_, _02021_, _02018_, _02001_, _02008_ }),
    .Y(_02199_)
  );
  \$lut  #(
    .LUT(32'hffffef00),
    .WIDTH(32'h00000005)
  ) _06556_ (
    .A({ _02199_, _02197_, _02195_, _02194_, _00401_ }),
    .Y(_00378_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06557_ (
    .A({ _01619_, _01686_, _01896_ }),
    .Y(_00403_)
  );
  \$lut  #(
    .LUT(64'hc00a000000000000),
    .WIDTH(32'h00000006)
  ) _06558_ (
    .A({ _01619_, \u_8051_core.oc8051_alu_src_sel1.op1 [7], _01668_, _01685_, _01693_, _01689_ }),
    .Y(_00404_)
  );
  \$lut  #(
    .LUT(64'he000000000000000),
    .WIDTH(32'h00000006)
  ) _06559_ (
    .A({ _01619_, \u_8051_core.oc8051_alu_src_sel1.op1 [5], _01668_, _01671_, _01693_, _01688_ }),
    .Y(_00405_)
  );
  \$lut  #(
    .LUT(16'h004f),
    .WIDTH(32'h00000004)
  ) _06560_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dack_i , _00444_, _00445_, _00213_ }),
    .Y(_00410_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06561_ (
    .A({ \u_8051_core.oc8051_memory_interface1.int_ack_buff , \u_8051_core.oc8051_memory_interface1.int_ack_t  }),
    .Y(_00411_)
  );
  \$lut  #(
    .LUT(32'hfaa0fcc0),
    .WIDTH(32'h00000005)
  ) _06562_ (
    .A({ _01836_, _01839_, \u_8051_core.oc8051_memory_interface1.pc [1], \u_8051_core.oc8051_alu_src_sel1.op3 [1], \u_8051_core.oc8051_alu_src_sel1.op2 [1] }),
    .Y(_02200_)
  );
  \$lut  #(
    .LUT(64'haa5a5aaacc3c3ccc),
    .WIDTH(32'h00000006)
  ) _06563_ (
    .A({ _01836_, _02200_, \u_8051_core.oc8051_memory_interface1.pc [2], _01830_, \u_8051_core.oc8051_alu_src_sel1.op3 [2], \u_8051_core.oc8051_alu_src_sel1.op2 [2] }),
    .Y(_02201_)
  );
  \$lut  #(
    .LUT(64'h0000600660060000),
    .WIDTH(32'h00000006)
  ) _06564_ (
    .A({ _01638_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], _01644_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01641_, \u_8051_core.oc8051_memory_interface1.rd_addr [1] }),
    .Y(_02202_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06565_ (
    .A({ _02202_, _01636_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_02203_)
  );
  \$lut  #(
    .LUT(64'h6006000000006006),
    .WIDTH(32'h00000006)
  ) _06566_ (
    .A({ _01627_, _01744_, \u_8051_core.oc8051_indi_addr1.wr_addr [7], \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01634_, _01751_ }),
    .Y(_02204_)
  );
  \$lut  #(
    .LUT(32'h14280000),
    .WIDTH(32'h00000005)
  ) _06567_ (
    .A({ _02204_, _01625_, _01631_, _01713_, _01733_ }),
    .Y(_02205_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06568_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_addr [7], _02205_ }),
    .Y(_02206_)
  );
  \$lut  #(
    .LUT(32'h007f7f7f),
    .WIDTH(32'h00000005)
  ) _06569_ (
    .A({ _01693_, _01869_, _01827_, _01694_, _01689_ }),
    .Y(_02207_)
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _06570_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7:4], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2:1] }),
    .Y(_02208_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06571_ (
    .A({ _02208_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0] }),
    .Y(_02209_)
  );
  \$lut  #(
    .LUT(32'h000a00fc),
    .WIDTH(32'h00000005)
  ) _06572_ (
    .A({ _01668_, _01881_, _01685_, _01665_, _01695_ }),
    .Y(_02210_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06573_ (
    .A({ _01693_, _02210_, _01671_ }),
    .Y(_02211_)
  );
  \$lut  #(
    .LUT(32'hcc55f0f0),
    .WIDTH(32'h00000005)
  ) _06574_ (
    .A({ _02211_, _01696_, _02209_, \u_8051_core.cy , _02085_ }),
    .Y(_02212_)
  );
  \$lut  #(
    .LUT(64'hff11ffff0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _06575_ (
    .A({ _01671_, _01665_, _01685_, _01693_, _01702_, _01700_ }),
    .Y(_02213_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06576_ (
    .A({ _01668_, _01831_, _02213_ }),
    .Y(_02214_)
  );
  \$lut  #(
    .LUT(32'hff0533ff),
    .WIDTH(32'h00000005)
  ) _06577_ (
    .A({ _01668_, _01685_, _01702_, _01691_, _01700_ }),
    .Y(_02215_)
  );
  \$lut  #(
    .LUT(32'h0f440000),
    .WIDTH(32'h00000005)
  ) _06578_ (
    .A({ _01665_, _01671_, _02215_, _01693_, _01828_ }),
    .Y(_02216_)
  );
  \$lut  #(
    .LUT(64'h00ffbfb300000000),
    .WIDTH(32'h00000006)
  ) _06579_ (
    .A({ _01834_, _02216_, _02212_, _02214_, _02207_, _01708_ }),
    .Y(_02217_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _06580_ (
    .A({ _02205_, _01636_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01772_ }),
    .Y(_02218_)
  );
  \$lut  #(
    .LUT(64'hfefe0000ff000000),
    .WIDTH(32'h00000006)
  ) _06581_ (
    .A({ _01696_, _02211_, _02218_, _01796_, \u_8051_core.oc8051_decoder1.psw_set [0], \u_8051_core.oc8051_decoder1.psw_set [1] }),
    .Y(_02219_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _06582_ (
    .A({ _01797_, _01625_, _01636_, _01627_, _01622_, _01771_ }),
    .Y(_02220_)
  );
  \$lut  #(
    .LUT(64'h0000abba00000000),
    .WIDTH(32'h00000006)
  ) _06583_ (
    .A({ _01696_, _02211_, \u_8051_core.oc8051_decoder1.wr_sfr , \u_8051_core.oc8051_sfr1.wait_data , _02220_ }),
    .Y(_02221_)
  );
  \$lut  #(
    .LUT(64'h0000000000003f15),
    .WIDTH(32'h00000006)
  ) _06584_ (
    .A({ _02221_, _02219_, _02217_, _02206_, _02203_, _01830_ }),
    .Y(_02222_)
  );
  \$lut  #(
    .LUT(16'haac3),
    .WIDTH(32'h00000004)
  ) _06585_ (
    .A({ _02222_, \u_8051_core.oc8051_memory_interface1.pc_buf [2], _01956_, _02201_ }),
    .Y(_00412_)
  );
  \$lut  #(
    .LUT(32'h055f033f),
    .WIDTH(32'h00000005)
  ) _06586_ (
    .A({ _01836_, _02200_, \u_8051_core.oc8051_memory_interface1.pc [2], \u_8051_core.oc8051_alu_src_sel1.op3 [2], \u_8051_core.oc8051_alu_src_sel1.op2 [2] }),
    .Y(_02223_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _06587_ (
    .A({ _01836_, \u_8051_core.oc8051_alu_src_sel1.op3 [3], \u_8051_core.oc8051_alu_src_sel1.op2 [3] }),
    .Y(_02224_)
  );
  \$lut  #(
    .LUT(32'h00000eee),
    .WIDTH(32'h00000005)
  ) _06588_ (
    .A({ _01881_, _02207_, _02214_, _01695_, _01833_ }),
    .Y(_02225_)
  );
  \$lut  #(
    .LUT(64'h3cffc30055ff5500),
    .WIDTH(32'h00000006)
  ) _06589_ (
    .A({ _02225_, _02224_, _01830_, \u_8051_core.oc8051_memory_interface1.pc [3], _02223_, \u_8051_core.oc8051_memory_interface1.pc_buf [3] }),
    .Y(_02226_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06590_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [2], _01956_ }),
    .Y(_02227_)
  );
  \$lut  #(
    .LUT(16'h553c),
    .WIDTH(32'h00000004)
  ) _06591_ (
    .A({ _02222_, \u_8051_core.oc8051_memory_interface1.pc_buf [3], _02227_, _02226_ }),
    .Y(_00413_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06592_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [4:3], _02227_ }),
    .Y(_02228_)
  );
  \$lut  #(
    .LUT(8'hb2),
    .WIDTH(32'h00000003)
  ) _06593_ (
    .A({ _02224_, \u_8051_core.oc8051_memory_interface1.pc [3], _02223_ }),
    .Y(_02229_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _06594_ (
    .A({ _01836_, \u_8051_core.oc8051_alu_src_sel1.op3 [4], \u_8051_core.oc8051_alu_src_sel1.op2 [4] }),
    .Y(_02230_)
  );
  \$lut  #(
    .LUT(64'hc00c3ff3aaaaaaaa),
    .WIDTH(32'h00000006)
  ) _06595_ (
    .A({ _02222_, _02230_, \u_8051_core.oc8051_memory_interface1.pc [4], _02229_, _01830_, _02228_ }),
    .Y(_00414_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _06596_ (
    .A({ _01836_, \u_8051_core.oc8051_alu_src_sel1.op3 [5], \u_8051_core.oc8051_alu_src_sel1.op2 [5] }),
    .Y(_02231_)
  );
  \$lut  #(
    .LUT(64'h5ddff775a220088a),
    .WIDTH(32'h00000006)
  ) _06597_ (
    .A({ _02231_, \u_8051_core.oc8051_memory_interface1.pc [5], _02230_, _02229_, \u_8051_core.oc8051_memory_interface1.pc [4], _01830_ }),
    .Y(_02232_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06598_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [4:3], _02227_ }),
    .Y(_02233_)
  );
  \$lut  #(
    .LUT(16'h553c),
    .WIDTH(32'h00000004)
  ) _06599_ (
    .A({ _02222_, _02233_, \u_8051_core.oc8051_memory_interface1.pc_buf [5], _02232_ }),
    .Y(_00415_)
  );
  \$lut  #(
    .LUT(32'hf7755110),
    .WIDTH(32'h00000005)
  ) _06600_ (
    .A({ _02231_, _02230_, _02229_, \u_8051_core.oc8051_memory_interface1.pc [4], \u_8051_core.oc8051_memory_interface1.pc [5] }),
    .Y(_02234_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _06601_ (
    .A({ _01836_, \u_8051_core.oc8051_alu_src_sel1.op3 [6], \u_8051_core.oc8051_alu_src_sel1.op2 [6] }),
    .Y(_02235_)
  );
  \$lut  #(
    .LUT(64'h3cffc30055ff5500),
    .WIDTH(32'h00000006)
  ) _06602_ (
    .A({ _02225_, _02235_, _01830_, \u_8051_core.oc8051_memory_interface1.pc [6], _02234_, \u_8051_core.oc8051_memory_interface1.pc_buf [6] }),
    .Y(_02236_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06603_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [6:5], _02233_ }),
    .Y(_02237_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _06604_ (
    .A({ _02222_, _02236_, _02237_ }),
    .Y(_00416_)
  );
  \$lut  #(
    .LUT(8'hb2),
    .WIDTH(32'h00000003)
  ) _06605_ (
    .A({ _02235_, \u_8051_core.oc8051_memory_interface1.pc [6], _02234_ }),
    .Y(_02238_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _06606_ (
    .A({ _01836_, \u_8051_core.oc8051_alu_src_sel1.op3 [7], \u_8051_core.oc8051_alu_src_sel1.op2 [7] }),
    .Y(_02239_)
  );
  \$lut  #(
    .LUT(64'h3cffc30055ff5500),
    .WIDTH(32'h00000006)
  ) _06607_ (
    .A({ _02225_, _02239_, _01830_, \u_8051_core.oc8051_memory_interface1.pc [7], _02238_, \u_8051_core.oc8051_memory_interface1.pc_buf [7] }),
    .Y(_02240_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06608_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [6:5], _02233_ }),
    .Y(_02241_)
  );
  \$lut  #(
    .LUT(16'h553c),
    .WIDTH(32'h00000004)
  ) _06609_ (
    .A({ _02222_, \u_8051_core.oc8051_memory_interface1.pc_buf [7], _02241_, _02240_ }),
    .Y(_00417_)
  );
  \$lut  #(
    .LUT(64'h300ccff355555555),
    .WIDTH(32'h00000006)
  ) _06610_ (
    .A({ _01830_, \u_8051_core.oc8051_memory_interface1.pc [8:7], _02239_, _02238_, \u_8051_core.oc8051_alu1.des2 [0] }),
    .Y(_02242_)
  );
  \$lut  #(
    .LUT(32'hf0f0aacc),
    .WIDTH(32'h00000005)
  ) _06611_ (
    .A({ _01830_, _01836_, \u_8051_core.oc8051_memory_interface1.pc_buf [8], \u_8051_core.oc8051_alu_src_sel1.op2 [0], \u_8051_core.oc8051_alu_src_sel1.op1 [5] }),
    .Y(_02243_)
  );
  \$lut  #(
    .LUT(64'h777744440ffff000),
    .WIDTH(32'h00000006)
  ) _06612_ (
    .A({ _02222_, _02243_, \u_8051_core.oc8051_memory_interface1.pc_buf [7], _02241_, _02225_, _02242_ }),
    .Y(_00418_)
  );
  \$lut  #(
    .LUT(32'hbf40fd02),
    .WIDTH(32'h00000005)
  ) _06613_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc [8], \u_8051_core.oc8051_memory_interface1.pc [9], _02239_, \u_8051_core.oc8051_memory_interface1.pc [7], _02238_ }),
    .Y(_02244_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06614_ (
    .A({ _01836_, \u_8051_core.oc8051_alu_src_sel1.op2 [1], \u_8051_core.oc8051_alu_src_sel1.op1 [6] }),
    .Y(_02245_)
  );
  \$lut  #(
    .LUT(64'h00ff555533330f0f),
    .WIDTH(32'h00000006)
  ) _06615_ (
    .A({ _01830_, _02225_, _02244_, _02245_, \u_8051_core.oc8051_alu1.des2 [1], \u_8051_core.oc8051_memory_interface1.pc_buf [9] }),
    .Y(_02246_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06616_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [8:7], _02241_ }),
    .Y(_02247_)
  );
  \$lut  #(
    .LUT(16'h553c),
    .WIDTH(32'h00000004)
  ) _06617_ (
    .A({ _02222_, \u_8051_core.oc8051_memory_interface1.pc_buf [9], _02247_, _02246_ }),
    .Y(_00419_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _06618_ (
    .A({ _02238_, _02239_, \u_8051_core.oc8051_memory_interface1.pc [8:7], \u_8051_core.oc8051_memory_interface1.pc [9] }),
    .Y(_02248_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _06619_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc [8:7], \u_8051_core.oc8051_memory_interface1.pc [9], _02239_, _02238_ }),
    .Y(_02249_)
  );
  \$lut  #(
    .LUT(32'h03fcaaaa),
    .WIDTH(32'h00000005)
  ) _06620_ (
    .A({ _01830_, \u_8051_core.oc8051_memory_interface1.pc [10], _02249_, _02248_, \u_8051_core.oc8051_alu1.des2 [2] }),
    .Y(_02250_)
  );
  \$lut  #(
    .LUT(32'hf0f0aacc),
    .WIDTH(32'h00000005)
  ) _06621_ (
    .A({ _01830_, _01836_, \u_8051_core.oc8051_memory_interface1.pc_buf [10], \u_8051_core.oc8051_alu_src_sel1.op2 [2], \u_8051_core.oc8051_alu_src_sel1.op1 [7] }),
    .Y(_02251_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06622_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [10:9], _02247_ }),
    .Y(_02252_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _06623_ (
    .A({ _02222_, _02225_, _02252_, _02250_, _02251_ }),
    .Y(_00420_)
  );
  \$lut  #(
    .LUT(64'h0ff033ccaaaaaaaa),
    .WIDTH(32'h00000006)
  ) _06624_ (
    .A({ _01830_, \u_8051_core.oc8051_memory_interface1.pc [10], \u_8051_core.oc8051_memory_interface1.pc [11], _02249_, _02248_, \u_8051_core.oc8051_alu1.des2 [3] }),
    .Y(_02253_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _06625_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [11:9], _02247_ }),
    .Y(_02254_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _06626_ (
    .A({ _02222_, _02225_, _02254_, _02253_, \u_8051_core.oc8051_alu_src_sel1.op2 [3] }),
    .Y(_00421_)
  );
  \$lut  #(
    .LUT(16'h5ff3),
    .WIDTH(32'h00000004)
  ) _06627_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc [10], \u_8051_core.oc8051_memory_interface1.pc [11], _02248_, _02249_ }),
    .Y(_02255_)
  );
  \$lut  #(
    .LUT(16'hc3aa),
    .WIDTH(32'h00000004)
  ) _06628_ (
    .A({ _01830_, \u_8051_core.oc8051_memory_interface1.pc [12], _02255_, \u_8051_core.oc8051_alu1.des2 [4] }),
    .Y(_02256_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _06629_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [12], \u_8051_core.oc8051_memory_interface1.pc_buf [10:9], \u_8051_core.oc8051_memory_interface1.pc_buf [11], _02247_ }),
    .Y(_02257_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _06630_ (
    .A({ _02222_, _02225_, _02257_, _02256_, \u_8051_core.oc8051_alu_src_sel1.op2 [4] }),
    .Y(_00422_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _06631_ (
    .A({ _02248_, \u_8051_core.oc8051_memory_interface1.pc [10], \u_8051_core.oc8051_memory_interface1.pc [11], \u_8051_core.oc8051_memory_interface1.pc [12] }),
    .Y(_02258_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06632_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc [10], \u_8051_core.oc8051_memory_interface1.pc [11], \u_8051_core.oc8051_memory_interface1.pc [12], _02249_ }),
    .Y(_02259_)
  );
  \$lut  #(
    .LUT(32'h03fcaaaa),
    .WIDTH(32'h00000005)
  ) _06633_ (
    .A({ _01830_, \u_8051_core.oc8051_memory_interface1.pc [13], _02259_, _02258_, \u_8051_core.oc8051_alu1.des2 [5] }),
    .Y(_02260_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _06634_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [13], \u_8051_core.oc8051_memory_interface1.pc_buf [10:9], \u_8051_core.oc8051_memory_interface1.pc_buf [11], \u_8051_core.oc8051_memory_interface1.pc_buf [12], _02247_ }),
    .Y(_02261_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _06635_ (
    .A({ _02222_, _02225_, _02261_, _02260_, \u_8051_core.oc8051_alu_src_sel1.op2 [5] }),
    .Y(_00423_)
  );
  \$lut  #(
    .LUT(64'h0ff033ccaaaaaaaa),
    .WIDTH(32'h00000006)
  ) _06636_ (
    .A({ _01830_, \u_8051_core.oc8051_memory_interface1.pc [13], \u_8051_core.oc8051_memory_interface1.pc [14], _02259_, _02258_, \u_8051_core.oc8051_alu1.des2 [6] }),
    .Y(_02262_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _06637_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_buf [10:9], \u_8051_core.oc8051_memory_interface1.pc_buf [11], \u_8051_core.oc8051_memory_interface1.pc_buf [13:12], _02247_ }),
    .Y(_02263_)
  );
  \$lut  #(
    .LUT(64'hcacacaca00ffff00),
    .WIDTH(32'h00000006)
  ) _06638_ (
    .A({ _02222_, \u_8051_core.oc8051_memory_interface1.pc_buf [14], _02263_, _02225_, _02262_, \u_8051_core.oc8051_alu_src_sel1.op2 [6] }),
    .Y(_00424_)
  );
  \$lut  #(
    .LUT(16'h5ff3),
    .WIDTH(32'h00000004)
  ) _06639_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc [14:13], _02258_, _02259_ }),
    .Y(_02264_)
  );
  \$lut  #(
    .LUT(64'h0ff0555533333333),
    .WIDTH(32'h00000006)
  ) _06640_ (
    .A({ _02225_, _01830_, \u_8051_core.oc8051_memory_interface1.pc [15], _02264_, \u_8051_core.oc8051_alu_src_sel1.op2 [7], \u_8051_core.oc8051_alu1.des2 [7] }),
    .Y(_02265_)
  );
  \$lut  #(
    .LUT(32'h55553fc0),
    .WIDTH(32'h00000005)
  ) _06641_ (
    .A({ _02222_, \u_8051_core.oc8051_memory_interface1.pc_buf [15:14], _02263_, _02265_ }),
    .Y(_00425_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _06642_ (
    .A({ _02222_, _02225_, _01830_ }),
    .Y(_01420_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _06643_ (
    .A({ _01420_, _02222_, _01836_ }),
    .Y(_00426_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _06644_ (
    .A({ _01619_, _01618_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.imem_wait  }),
    .Y(_02266_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _06645_ (
    .A({ _01674_, _01664_, _01670_, _01667_ }),
    .Y(_02267_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _06646_ (
    .A({ _02266_, _01684_, _02267_, _01676_, _01678_, _01616_ }),
    .Y(_00428_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06647_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_alu1.des1 [7:4] }),
    .Y(_02268_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06648_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_alu1.des1 [3:0] }),
    .Y(_02269_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06649_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [7:4] }),
    .Y(_02270_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06650_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [3:0] }),
    .Y(_02271_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06651_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], _03872_, _03873_, _03238_, _03877_ }),
    .Y(_02272_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06652_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], _03870_, _03871_, _03239_, _03227_ }),
    .Y(_02273_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06653_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [7:4] }),
    .Y(_02274_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06654_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3:0] }),
    .Y(_02275_)
  );
  \$lut  #(
    .LUT(8'h35),
    .WIDTH(32'h00000003)
  ) _06655_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], _02274_, _02275_ }),
    .Y(_02276_)
  );
  \$lut  #(
    .LUT(32'hf0f0aacc),
    .WIDTH(32'h00000005)
  ) _06656_ (
    .A({ _01733_, \u_8051_core.oc8051_memory_interface1.rd_addr [1], _02276_, _02272_, _02273_ }),
    .Y(_02277_)
  );
  \$lut  #(
    .LUT(64'hffccffaa0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _06657_ (
    .A({ _01744_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_, _02277_, _02270_, _02271_ }),
    .Y(_02278_)
  );
  \$lut  #(
    .LUT(64'h6996966996696996),
    .WIDTH(32'h00000006)
  ) _06658_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.acc [3:2], \u_8051_core.oc8051_sfr1.oc8051_acc1.acc [5:4], \u_8051_core.oc8051_sfr1.oc8051_acc1.acc [7:6] }),
    .Y(_02279_)
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) _06659_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.acc [1:0], _02279_ }),
    .Y(_02280_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _06660_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], _02280_, \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [5] }),
    .Y(_02281_)
  );
  \$lut  #(
    .LUT(64'h5555333300ff0f0f),
    .WIDTH(32'h00000006)
  ) _06661_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3:2], \u_8051_core.oc8051_alu1.srcAc , \u_8051_core.cy  }),
    .Y(_02282_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06662_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], _03888_, _03889_, _03892_, _03236_ }),
    .Y(_02283_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06663_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], _03886_, _03887_, _03890_, _03237_ }),
    .Y(_02284_)
  );
  \$lut  #(
    .LUT(64'h00ff555533330f0f),
    .WIDTH(32'h00000006)
  ) _06664_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], _03233_, _03228_, _03229_, _03232_ }),
    .Y(_02285_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06665_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], _03235_, _03234_, _03231_, _03230_ }),
    .Y(_02286_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06666_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [1], _01751_, _02284_, _02283_, _02286_, _02285_ }),
    .Y(_02287_)
  );
  \$lut  #(
    .LUT(64'hcc55fffff0f0f0f0),
    .WIDTH(32'h00000006)
  ) _06667_ (
    .A({ _01744_, _01751_, \u_8051_core.oc8051_memory_interface1.rd_addr [1], _02287_, _02282_, _02281_ }),
    .Y(_02288_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06668_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7:4] }),
    .Y(_02289_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06669_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3:0] }),
    .Y(_02290_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06670_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], _03878_, _03879_, _03880_, _03881_ }),
    .Y(_02291_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06671_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], _03882_, _03883_, _03884_, _03885_ }),
    .Y(_02292_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0faaaa),
    .WIDTH(32'h00000006)
  ) _06672_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01744_, _02289_, _02290_, _02291_, _02292_ }),
    .Y(_02293_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06673_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2  }),
    .Y(_02294_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06674_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2  }),
    .Y(_02295_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06675_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 , \u_8051_core.oc8051_sfr1.oc8051_int1.tr1 , \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 , \u_8051_core.oc8051_sfr1.oc8051_int1.tr0  }),
    .Y(_02296_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06676_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 , \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0] }),
    .Y(_02297_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06677_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7:4] }),
    .Y(_02298_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06678_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3:0] }),
    .Y(_02299_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06679_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01713_, _02296_, _02297_, _02298_, _02299_ }),
    .Y(_02300_)
  );
  \$lut  #(
    .LUT(64'haaccffff0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _06680_ (
    .A({ _01744_, _01713_, \u_8051_core.oc8051_memory_interface1.rd_addr [1], _02300_, _02294_, _02295_ }),
    .Y(_02301_)
  );
  \$lut  #(
    .LUT(16'hf0bb),
    .WIDTH(32'h00000004)
  ) _06681_ (
    .A({ _01733_, _02301_, _02293_, _01713_ }),
    .Y(_02302_)
  );
  \$lut  #(
    .LUT(64'heeeeee00f0f0ff00),
    .WIDTH(32'h00000006)
  ) _06682_ (
    .A({ _01713_, _01751_, _02302_, _02278_, _01733_, _02288_ }),
    .Y(_02303_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06683_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _01636_, _02202_, _02205_ }),
    .Y(_02304_)
  );
  \$lut  #(
    .LUT(16'h0fbb),
    .WIDTH(32'h00000004)
  ) _06684_ (
    .A({ _02304_, \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_memory_interface1.rd_addr [7], _02303_ }),
    .Y(_02305_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06685_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01744_ }),
    .Y(_02306_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _06686_ (
    .A({ \u_8051_core.oc8051_decoder1.wr_sfr [0], \u_8051_core.oc8051_decoder1.wr_sfr [1], \u_8051_core.oc8051_sfr1.wait_data , _01733_ }),
    .Y(_02307_)
  );
  \$lut  #(
    .LUT(32'h0000efff),
    .WIDTH(32'h00000005)
  ) _06687_ (
    .A({ _02218_, _02307_, _02306_, _01713_, _01751_ }),
    .Y(_02308_)
  );
  \$lut  #(
    .LUT(32'h0f0f3355),
    .WIDTH(32'h00000005)
  ) _06688_ (
    .A({ _02308_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _02305_, _02268_, _02269_ }),
    .Y(_00429_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _06689_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3:2], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [5:4] }),
    .Y(_02309_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06690_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7:6], _02309_ }),
    .Y(_02310_)
  );
  \$lut  #(
    .LUT(32'h0f0b0fff),
    .WIDTH(32'h00000005)
  ) _06691_ (
    .A({ _02310_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], _04760_[7], _04759_[4], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_02311_)
  );
  \$lut  #(
    .LUT(32'h3a000000),
    .WIDTH(32'h00000005)
  ) _06692_ (
    .A({ _01436_, _01149_, _01974_, _02311_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tf0  }),
    .Y(_00430_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06693_ (
    .A({ _00427_, _01707_ }),
    .Y(_00432_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _06694_ (
    .A({ _00359_, _02310_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0  }),
    .Y(_02312_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _06695_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1:0], _01149_, _01436_, _02312_ }),
    .Y(_00436_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _06696_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7:5], _01979_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5] }),
    .Y(_02313_)
  );
  \$lut  #(
    .LUT(64'h0000fcfa00000000),
    .WIDTH(32'h00000006)
  ) _06697_ (
    .A({ _00076_, _01790_, _01789_, _02313_, _01788_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1  }),
    .Y(_00437_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _06698_ (
    .A({ \u_8051_core.oc8051_sfr1.prescaler [3], \u_8051_core.oc8051_sfr1.prescaler [1:0] }),
    .Y(_00438_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06699_ (
    .A(\u_8051_core.oc8051_sfr1.prescaler [1:0]),
    .Y(_00440_)
  );
  \$lut  #(
    .LUT(16'h3f40),
    .WIDTH(32'h00000004)
  ) _06700_ (
    .A({ \u_8051_core.oc8051_sfr1.prescaler [2:0], \u_8051_core.oc8051_sfr1.prescaler [3] }),
    .Y(_00441_)
  );
  \$lut  #(
    .LUT(16'h3f80),
    .WIDTH(32'h00000004)
  ) _06701_ (
    .A({ \u_8051_core.oc8051_sfr1.prescaler [3], \u_8051_core.oc8051_sfr1.prescaler [1:0], \u_8051_core.oc8051_sfr1.prescaler [2] }),
    .Y(_00442_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _06702_ (
    .A({ _01713_, \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01744_, _01751_ }),
    .Y(_02314_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _06703_ (
    .A({ _02314_, \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_ }),
    .Y(_02315_)
  );
  \$lut  #(
    .LUT(64'h7f7f0000ff000000),
    .WIDTH(32'h00000006)
  ) _06704_ (
    .A({ \u_8051_core.oc8051_indi_addr1.wr_bit_r , _02206_, _02202_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2:1] }),
    .Y(_02316_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06705_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1] }),
    .Y(_02317_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _06706_ (
    .A({ _01713_, _02306_, _02317_, _01751_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_ }),
    .Y(_02318_)
  );
  \$lut  #(
    .LUT(32'h01110fff),
    .WIDTH(32'h00000005)
  ) _06707_ (
    .A({ _02318_, _01636_, _02316_, \u_8051_core.oc8051_decoder1.psw_set [0], \u_8051_core.oc8051_decoder1.psw_set [1] }),
    .Y(_02319_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _06708_ (
    .A({ _02317_, _02306_, _01751_, _01713_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_ }),
    .Y(_02320_)
  );
  \$lut  #(
    .LUT(32'h0000bfff),
    .WIDTH(32'h00000005)
  ) _06709_ (
    .A({ \u_8051_core.oc8051_sfr1.wait_data , \u_8051_core.oc8051_decoder1.wr_sfr [0], _02315_, \u_8051_core.oc8051_decoder1.wr_sfr [1], \u_8051_core.oc8051_memory_interface1.rd_addr [0] }),
    .Y(_02321_)
  );
  \$lut  #(
    .LUT(64'hbbf3f33300000000),
    .WIDTH(32'h00000006)
  ) _06710_ (
    .A({ _02321_, \u_8051_core.oc8051_decoder1.wr_sfr , _02320_, _02319_, _02315_ }),
    .Y(_00443_)
  );
  \$lut  #(
    .LUT(16'h28c3),
    .WIDTH(32'h00000004)
  ) _06711_ (
    .A({ _00180_, \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept , _00182_ }),
    .Y(_00449_)
  );
  \$lut  #(
    .LUT(8'h4f),
    .WIDTH(32'h00000003)
  ) _06712_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], _00180_, _00182_ }),
    .Y(_00450_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _06713_ (
    .A({ _01445_, _01439_, _01449_, _01447_, _01441_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(16'h3a33),
    .WIDTH(32'h00000004)
  ) _06714_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], phy_tx_en, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_00451_)
  );
  \$lut  #(
    .LUT(64'hf0b8ffbb0f8b0088),
    .WIDTH(32'h00000006)
  ) _06715_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [7], _01545_, phy_tx_en, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [6], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_00458_)
  );
  \$lut  #(
    .LUT(32'h20efef20),
    .WIDTH(32'h00000005)
  ) _06716_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [6], _01545_, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], phy_tx_en, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_00457_)
  );
  \$lut  #(
    .LUT(64'hfffffffe00000001),
    .WIDTH(32'h00000006)
  ) _06717_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [5], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [4:2], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [0] }),
    .Y(_02322_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _06718_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], phy_tx_en, _02322_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_00456_)
  );
  \$lut  #(
    .LUT(32'hfffe0001),
    .WIDTH(32'h00000005)
  ) _06719_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [4], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [3:2], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [0] }),
    .Y(_02323_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _06720_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], phy_tx_en, _02323_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_00455_)
  );
  \$lut  #(
    .LUT(16'hfe01),
    .WIDTH(32'h00000004)
  ) _06721_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [3], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [2], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [0] }),
    .Y(_02324_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _06722_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], phy_tx_en, _02324_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_00454_)
  );
  \$lut  #(
    .LUT(64'hfff0bbb8000f888b),
    .WIDTH(32'h00000006)
  ) _06723_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [2], phy_tx_en, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_00453_)
  );
  \$lut  #(
    .LUT(32'hfb0808fb),
    .WIDTH(32'h00000005)
  ) _06724_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1:0], phy_tx_en, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_00452_)
  );
  \$lut  #(
    .LUT(16'hac00),
    .WIDTH(32'h00000004)
  ) _06725_ (
    .A({ \u_wb_crossbar.master_busy [1], \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[11], wb_xram_rdata[11] }),
    .Y(\u_wb_crossbar.wbd_dout_master [43])
  );
  \$lut  #(
    .LUT(16'hac00),
    .WIDTH(32'h00000004)
  ) _06726_ (
    .A({ \u_wb_crossbar.master_busy [1], \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[10], wb_xram_rdata[10] }),
    .Y(\u_wb_crossbar.wbd_dout_master [42])
  );
  \$lut  #(
    .LUT(16'hac00),
    .WIDTH(32'h00000004)
  ) _06727_ (
    .A({ \u_wb_crossbar.master_busy [1], \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[9], wb_xram_rdata[9] }),
    .Y(\u_wb_crossbar.wbd_dout_master [41])
  );
  \$lut  #(
    .LUT(16'hac00),
    .WIDTH(32'h00000004)
  ) _06728_ (
    .A({ \u_wb_crossbar.master_busy [1], \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[8], wb_xram_rdata[8] }),
    .Y(\u_wb_crossbar.wbd_dout_master [40])
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06729_ (
    .A({ \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.cnt [0], \u_uart_core.u_txfsm.txstate [1] }),
    .Y(_00475_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _06730_ (
    .A({ \u_uart_core.u_txfsm.cnt [1:0], \u_uart_core.u_txfsm.txstate [2] }),
    .Y(_00476_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _06731_ (
    .A({ \u_uart_core.u_txfsm.cnt [2], \u_uart_core.u_txfsm.txstate [2], \u_uart_core.u_txfsm.cnt [1:0] }),
    .Y(_00477_)
  );
  \$lut  #(
    .LUT(16'hb44b),
    .WIDTH(32'h00000004)
  ) _06732_ (
    .A({ \u_uart_core.u_txfsm.txdata [0], \u_uart_core.u_txfsm.txdata [5], \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out , \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02325_)
  );
  \$lut  #(
    .LUT(64'h6996966996696996),
    .WIDTH(32'h00000006)
  ) _06733_ (
    .A({ \u_uart_core.u_txfsm.txdata [3:2], \u_uart_core.u_txfsm.txdata [7:6], \u_uart_core.u_txfsm.txdata [1], \u_uart_core.u_txfsm.txdata [4] }),
    .Y(_02326_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06734_ (
    .A({ _03240_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02327_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06735_ (
    .A({ \u_uart_core.u_txfsm.cnt [2], \u_uart_core.u_txfsm.cnt [0], \u_uart_core.u_txfsm.txdata [7], \u_uart_core.u_txfsm.txdata [3], \u_uart_core.u_txfsm.txdata [6], \u_uart_core.u_txfsm.txdata [2] }),
    .Y(_02328_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06736_ (
    .A({ \u_uart_core.u_txfsm.cnt [2], \u_uart_core.u_txfsm.cnt [0], \u_uart_core.u_txfsm.txdata [5], \u_uart_core.u_txfsm.txdata [1], \u_uart_core.u_txfsm.txdata [4], \u_uart_core.u_txfsm.txdata [0] }),
    .Y(_02329_)
  );
  \$lut  #(
    .LUT(8'h35),
    .WIDTH(32'h00000003)
  ) _06737_ (
    .A({ \u_uart_core.u_txfsm.cnt [1], _02328_, _02329_ }),
    .Y(_02330_)
  );
  \$lut  #(
    .LUT(64'h000000ff0000fefe),
    .WIDTH(32'h00000006)
  ) _06738_ (
    .A({ \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.txstate [2], _02330_, _02327_, \u_uart_core.u_txfsm.txstate [1], _00482_ }),
    .Y(_02331_)
  );
  \$lut  #(
    .LUT(32'h75570000),
    .WIDTH(32'h00000005)
  ) _06739_ (
    .A({ _02331_, _02326_, _02325_, \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.txstate [1] }),
    .Y(_00478_)
  );
  \$lut  #(
    .LUT(64'he0000000efffffff),
    .WIDTH(32'h00000006)
  ) _06740_ (
    .A({ \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.cnt , \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out , \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02332_)
  );
  \$lut  #(
    .LUT(32'h00000f5d),
    .WIDTH(32'h00000005)
  ) _06741_ (
    .A({ \u_uart_core.u_txfsm.txstate , _02327_, _02332_ }),
    .Y(_00479_)
  );
  \$lut  #(
    .LUT(64'h0000008000ff0000),
    .WIDTH(32'h00000006)
  ) _06742_ (
    .A({ \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.txstate [1], \u_uart_core.u_txfsm.txstate [2], \u_uart_core.u_txfsm.cnt  }),
    .Y(_00480_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _06743_ (
    .A({ \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out , \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.txstate [1], \u_uart_core.u_txfsm.txstate [2] }),
    .Y(_00481_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06744_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [7], \u_uart_core.u_txfifo.mem[10] [7], \u_uart_core.u_txfifo.mem[9] [7], \u_uart_core.u_txfifo.mem[8] [7] }),
    .Y(_02333_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06745_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [7], \u_uart_core.u_txfifo.mem[2] [7], \u_uart_core.u_txfifo.mem[1] [7], \u_uart_core.u_txfifo.mem[0] [7] }),
    .Y(_02334_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06746_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [7], \u_uart_core.u_txfifo.mem[14] [7], \u_uart_core.u_txfifo.mem[13] [7], \u_uart_core.u_txfifo.mem[12] [7] }),
    .Y(_02335_)
  );
  \$lut  #(
    .LUT(64'h00ff55550f0f3333),
    .WIDTH(32'h00000006)
  ) _06747_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [7], \u_uart_core.u_txfifo.mem[6] [7], \u_uart_core.u_txfifo.mem[4] [7], \u_uart_core.u_txfifo.mem[5] [7] }),
    .Y(_02336_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06748_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02333_, _02334_, _02335_, _02336_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06749_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [6], \u_uart_core.u_txfifo.mem[10] [6], \u_uart_core.u_txfifo.mem[9] [6], \u_uart_core.u_txfifo.mem[8] [6] }),
    .Y(_02337_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06750_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [6], \u_uart_core.u_txfifo.mem[2] [6], \u_uart_core.u_txfifo.mem[1] [6], \u_uart_core.u_txfifo.mem[0] [6] }),
    .Y(_02338_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06751_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [6], \u_uart_core.u_txfifo.mem[14] [6], \u_uart_core.u_txfifo.mem[13] [6], \u_uart_core.u_txfifo.mem[12] [6] }),
    .Y(_02339_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06752_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [6], \u_uart_core.u_txfifo.mem[6] [6], \u_uart_core.u_txfifo.mem[5] [6], \u_uart_core.u_txfifo.mem[4] [6] }),
    .Y(_02340_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06753_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02337_, _02338_, _02339_, _02340_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06754_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [5], \u_uart_core.u_txfifo.mem[10] [5], \u_uart_core.u_txfifo.mem[9] [5], \u_uart_core.u_txfifo.mem[8] [5] }),
    .Y(_02341_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06755_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [5], \u_uart_core.u_txfifo.mem[2] [5], \u_uart_core.u_txfifo.mem[1] [5], \u_uart_core.u_txfifo.mem[0] [5] }),
    .Y(_02342_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06756_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [5], \u_uart_core.u_txfifo.mem[14] [5], \u_uart_core.u_txfifo.mem[13] [5], \u_uart_core.u_txfifo.mem[12] [5] }),
    .Y(_02343_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06757_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [5], \u_uart_core.u_txfifo.mem[6] [5], \u_uart_core.u_txfifo.mem[5] [5], \u_uart_core.u_txfifo.mem[4] [5] }),
    .Y(_02344_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06758_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02341_, _02342_, _02343_, _02344_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06759_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [4], \u_uart_core.u_txfifo.mem[10] [4], \u_uart_core.u_txfifo.mem[9] [4], \u_uart_core.u_txfifo.mem[8] [4] }),
    .Y(_02345_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06760_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [4], \u_uart_core.u_txfifo.mem[2] [4], \u_uart_core.u_txfifo.mem[1] [4], \u_uart_core.u_txfifo.mem[0] [4] }),
    .Y(_02346_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06761_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [4], \u_uart_core.u_txfifo.mem[14] [4], \u_uart_core.u_txfifo.mem[13] [4], \u_uart_core.u_txfifo.mem[12] [4] }),
    .Y(_02347_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06762_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [4], \u_uart_core.u_txfifo.mem[6] [4], \u_uart_core.u_txfifo.mem[5] [4], \u_uart_core.u_txfifo.mem[4] [4] }),
    .Y(_02348_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06763_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02345_, _02346_, _02347_, _02348_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [4])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06764_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [3], \u_uart_core.u_txfifo.mem[10] [3], \u_uart_core.u_txfifo.mem[9] [3], \u_uart_core.u_txfifo.mem[8] [3] }),
    .Y(_02349_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06765_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [3], \u_uart_core.u_txfifo.mem[2] [3], \u_uart_core.u_txfifo.mem[1] [3], \u_uart_core.u_txfifo.mem[0] [3] }),
    .Y(_02350_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06766_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [3], \u_uart_core.u_txfifo.mem[14] [3], \u_uart_core.u_txfifo.mem[13] [3], \u_uart_core.u_txfifo.mem[12] [3] }),
    .Y(_02351_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06767_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [3], \u_uart_core.u_txfifo.mem[6] [3], \u_uart_core.u_txfifo.mem[5] [3], \u_uart_core.u_txfifo.mem[4] [3] }),
    .Y(_02352_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06768_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02349_, _02350_, _02351_, _02352_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06769_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [2], \u_uart_core.u_txfifo.mem[10] [2], \u_uart_core.u_txfifo.mem[9] [2], \u_uart_core.u_txfifo.mem[8] [2] }),
    .Y(_02353_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06770_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [2], \u_uart_core.u_txfifo.mem[2] [2], \u_uart_core.u_txfifo.mem[1] [2], \u_uart_core.u_txfifo.mem[0] [2] }),
    .Y(_02354_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06771_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [2], \u_uart_core.u_txfifo.mem[14] [2], \u_uart_core.u_txfifo.mem[13] [2], \u_uart_core.u_txfifo.mem[12] [2] }),
    .Y(_02355_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06772_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [2], \u_uart_core.u_txfifo.mem[6] [2], \u_uart_core.u_txfifo.mem[5] [2], \u_uart_core.u_txfifo.mem[4] [2] }),
    .Y(_02356_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06773_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02353_, _02354_, _02355_, _02356_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06774_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [1], \u_uart_core.u_txfifo.mem[10] [1], \u_uart_core.u_txfifo.mem[9] [1], \u_uart_core.u_txfifo.mem[8] [1] }),
    .Y(_02357_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06775_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [1], \u_uart_core.u_txfifo.mem[2] [1], \u_uart_core.u_txfifo.mem[1] [1], \u_uart_core.u_txfifo.mem[0] [1] }),
    .Y(_02358_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06776_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [1], \u_uart_core.u_txfifo.mem[14] [1], \u_uart_core.u_txfifo.mem[13] [1], \u_uart_core.u_txfifo.mem[12] [1] }),
    .Y(_02359_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06777_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [1], \u_uart_core.u_txfifo.mem[6] [1], \u_uart_core.u_txfifo.mem[5] [1], \u_uart_core.u_txfifo.mem[4] [1] }),
    .Y(_02360_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06778_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02357_, _02358_, _02359_, _02360_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [1])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06779_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[11] [0], \u_uart_core.u_txfifo.mem[10] [0], \u_uart_core.u_txfifo.mem[9] [0], \u_uart_core.u_txfifo.mem[8] [0] }),
    .Y(_02361_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06780_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[3] [0], \u_uart_core.u_txfifo.mem[2] [0], \u_uart_core.u_txfifo.mem[1] [0], \u_uart_core.u_txfifo.mem[0] [0] }),
    .Y(_02362_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06781_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[15] [0], \u_uart_core.u_txfifo.mem[14] [0], \u_uart_core.u_txfifo.mem[13] [0], \u_uart_core.u_txfifo.mem[12] [0] }),
    .Y(_02363_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06782_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1], \u_uart_core.u_txfifo.mem[7] [0], \u_uart_core.u_txfifo.mem[6] [0], \u_uart_core.u_txfifo.mem[5] [0], \u_uart_core.u_txfifo.mem[4] [0] }),
    .Y(_02364_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06783_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [3], _02361_, _02362_, _02363_, _02364_ }),
    .Y(\u_uart_core.tx_fifo_rd_data [0])
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06784_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1] }),
    .Y(_00483_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06785_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [2], \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [1] }),
    .Y(_00484_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _06786_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [3], \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [2:1] }),
    .Y(_00485_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _06787_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [4], \u_uart_core.u_txfifo.rd_ptr [0], \u_uart_core.u_txfifo.rd_ptr [3:1] }),
    .Y(_00486_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06788_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [7], \u_uart_core.u_rxfifo.mem[9] [7], \u_uart_core.u_rxfifo.mem[10] [7], \u_uart_core.u_rxfifo.mem[8] [7] }),
    .Y(_02365_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06789_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [7], \u_uart_core.u_rxfifo.mem[1] [7], \u_uart_core.u_rxfifo.mem[2] [7], \u_uart_core.u_rxfifo.mem[0] [7] }),
    .Y(_02366_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06790_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [7], \u_uart_core.u_rxfifo.mem[13] [7], \u_uart_core.u_rxfifo.mem[14] [7], \u_uart_core.u_rxfifo.mem[12] [7] }),
    .Y(_02367_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06791_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [7], \u_uart_core.u_rxfifo.mem[5] [7], \u_uart_core.u_rxfifo.mem[6] [7], \u_uart_core.u_rxfifo.mem[4] [7] }),
    .Y(_02368_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06792_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02365_, _02366_, _02367_, _02368_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06793_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [6], \u_uart_core.u_rxfifo.mem[9] [6], \u_uart_core.u_rxfifo.mem[10] [6], \u_uart_core.u_rxfifo.mem[8] [6] }),
    .Y(_02369_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06794_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [6], \u_uart_core.u_rxfifo.mem[1] [6], \u_uart_core.u_rxfifo.mem[2] [6], \u_uart_core.u_rxfifo.mem[0] [6] }),
    .Y(_02370_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06795_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [6], \u_uart_core.u_rxfifo.mem[13] [6], \u_uart_core.u_rxfifo.mem[14] [6], \u_uart_core.u_rxfifo.mem[12] [6] }),
    .Y(_02371_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06796_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [6], \u_uart_core.u_rxfifo.mem[5] [6], \u_uart_core.u_rxfifo.mem[6] [6], \u_uart_core.u_rxfifo.mem[4] [6] }),
    .Y(_02372_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06797_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02369_, _02370_, _02371_, _02372_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06798_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [5], \u_uart_core.u_rxfifo.mem[9] [5], \u_uart_core.u_rxfifo.mem[10] [5], \u_uart_core.u_rxfifo.mem[8] [5] }),
    .Y(_02373_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06799_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [5], \u_uart_core.u_rxfifo.mem[1] [5], \u_uart_core.u_rxfifo.mem[2] [5], \u_uart_core.u_rxfifo.mem[0] [5] }),
    .Y(_02374_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06800_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [5], \u_uart_core.u_rxfifo.mem[13] [5], \u_uart_core.u_rxfifo.mem[14] [5], \u_uart_core.u_rxfifo.mem[12] [5] }),
    .Y(_02375_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06801_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [5], \u_uart_core.u_rxfifo.mem[5] [5], \u_uart_core.u_rxfifo.mem[6] [5], \u_uart_core.u_rxfifo.mem[4] [5] }),
    .Y(_02376_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06802_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02373_, _02374_, _02375_, _02376_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06803_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [4], \u_uart_core.u_rxfifo.mem[9] [4], \u_uart_core.u_rxfifo.mem[10] [4], \u_uart_core.u_rxfifo.mem[8] [4] }),
    .Y(_02377_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06804_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [4], \u_uart_core.u_rxfifo.mem[1] [4], \u_uart_core.u_rxfifo.mem[2] [4], \u_uart_core.u_rxfifo.mem[0] [4] }),
    .Y(_02378_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06805_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [4], \u_uart_core.u_rxfifo.mem[13] [4], \u_uart_core.u_rxfifo.mem[14] [4], \u_uart_core.u_rxfifo.mem[12] [4] }),
    .Y(_02379_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06806_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [4], \u_uart_core.u_rxfifo.mem[5] [4], \u_uart_core.u_rxfifo.mem[6] [4], \u_uart_core.u_rxfifo.mem[4] [4] }),
    .Y(_02380_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06807_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02377_, _02378_, _02379_, _02380_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [4])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06808_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [3], \u_uart_core.u_rxfifo.mem[9] [3], \u_uart_core.u_rxfifo.mem[10] [3], \u_uart_core.u_rxfifo.mem[8] [3] }),
    .Y(_02381_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06809_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [3], \u_uart_core.u_rxfifo.mem[1] [3], \u_uart_core.u_rxfifo.mem[2] [3], \u_uart_core.u_rxfifo.mem[0] [3] }),
    .Y(_02382_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06810_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [3], \u_uart_core.u_rxfifo.mem[13] [3], \u_uart_core.u_rxfifo.mem[14] [3], \u_uart_core.u_rxfifo.mem[12] [3] }),
    .Y(_02383_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06811_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [3], \u_uart_core.u_rxfifo.mem[5] [3], \u_uart_core.u_rxfifo.mem[6] [3], \u_uart_core.u_rxfifo.mem[4] [3] }),
    .Y(_02384_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06812_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02381_, _02382_, _02383_, _02384_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06813_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [2], \u_uart_core.u_rxfifo.mem[9] [2], \u_uart_core.u_rxfifo.mem[10] [2], \u_uart_core.u_rxfifo.mem[8] [2] }),
    .Y(_02385_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06814_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [2], \u_uart_core.u_rxfifo.mem[1] [2], \u_uart_core.u_rxfifo.mem[2] [2], \u_uart_core.u_rxfifo.mem[0] [2] }),
    .Y(_02386_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06815_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [2], \u_uart_core.u_rxfifo.mem[13] [2], \u_uart_core.u_rxfifo.mem[14] [2], \u_uart_core.u_rxfifo.mem[12] [2] }),
    .Y(_02387_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06816_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [2], \u_uart_core.u_rxfifo.mem[5] [2], \u_uart_core.u_rxfifo.mem[6] [2], \u_uart_core.u_rxfifo.mem[4] [2] }),
    .Y(_02388_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06817_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02385_, _02386_, _02387_, _02388_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06818_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [1], \u_uart_core.u_rxfifo.mem[9] [1], \u_uart_core.u_rxfifo.mem[10] [1], \u_uart_core.u_rxfifo.mem[8] [1] }),
    .Y(_02389_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06819_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [1], \u_uart_core.u_rxfifo.mem[1] [1], \u_uart_core.u_rxfifo.mem[2] [1], \u_uart_core.u_rxfifo.mem[0] [1] }),
    .Y(_02390_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06820_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [1], \u_uart_core.u_rxfifo.mem[13] [1], \u_uart_core.u_rxfifo.mem[14] [1], \u_uart_core.u_rxfifo.mem[12] [1] }),
    .Y(_02391_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06821_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [1], \u_uart_core.u_rxfifo.mem[5] [1], \u_uart_core.u_rxfifo.mem[6] [1], \u_uart_core.u_rxfifo.mem[4] [1] }),
    .Y(_02392_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06822_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02389_, _02390_, _02391_, _02392_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [1])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06823_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[11] [0], \u_uart_core.u_rxfifo.mem[9] [0], \u_uart_core.u_rxfifo.mem[10] [0], \u_uart_core.u_rxfifo.mem[8] [0] }),
    .Y(_02393_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06824_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[3] [0], \u_uart_core.u_rxfifo.mem[1] [0], \u_uart_core.u_rxfifo.mem[2] [0], \u_uart_core.u_rxfifo.mem[0] [0] }),
    .Y(_02394_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06825_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[15] [0], \u_uart_core.u_rxfifo.mem[13] [0], \u_uart_core.u_rxfifo.mem[14] [0], \u_uart_core.u_rxfifo.mem[12] [0] }),
    .Y(_02395_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06826_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.mem[7] [0], \u_uart_core.u_rxfifo.mem[5] [0], \u_uart_core.u_rxfifo.mem[6] [0], \u_uart_core.u_rxfifo.mem[4] [0] }),
    .Y(_02396_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _06827_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02393_, _02394_, _02395_, _02396_ }),
    .Y(\u_uart_core.app_rxfifo_rddata [0])
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06828_ (
    .A(\u_uart_core.u_rxfifo.rd_ptr [2:0]),
    .Y(_00497_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06829_ (
    .A({ \u_uart_core.u_rxfifo.grey_rd_ptr [0], _00497_ }),
    .Y(_00494_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _06830_ (
    .A(\u_uart_core.u_rxfifo.rd_ptr [3:0]),
    .Y(_00495_)
  );
  \$lut  #(
    .LUT(32'h007fff80),
    .WIDTH(32'h00000005)
  ) _06831_ (
    .A({ \u_uart_core.u_rxfifo.grey_rd_ptr [4], \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_00496_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _06832_ (
    .A(\u_uart_core.u_rxfifo.rd_ptr [3:0]),
    .Y(_00498_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _06833_ (
    .A({ \u_uart_core.u_rxfifo.grey_rd_ptr [4], \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_00499_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06834_ (
    .A({ \u_spi_core.u_spi_ctrl.shift_enb , \u_spi_core.u_spi_ctrl.sck_ne  }),
    .Y(\u_spi_core.shift_out )
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _06835_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , \u_spi_core.shift_out  }),
    .Y(_00502_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _06836_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02397_)
  );
  \$lut  #(
    .LUT(64'hcca0cccf00000000),
    .WIDTH(32'h00000006)
  ) _06837_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02397_, \u_spi_core.u_spi_ctrl.byte_cnt [2:1], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_00503_)
  );
  \$lut  #(
    .LUT(8'h07),
    .WIDTH(32'h00000003)
  ) _06838_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1] }),
    .Y(_02398_)
  );
  \$lut  #(
    .LUT(64'h000000cc00f000aa),
    .WIDTH(32'h00000006)
  ) _06839_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02399_)
  );
  \$lut  #(
    .LUT(32'hff44f0f0),
    .WIDTH(32'h00000005)
  ) _06840_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02399_, \u_spi_core.u_spi_if.so_reg [0], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out , _02398_ }),
    .Y(_00504_)
  );
  \$lut  #(
    .LUT(64'h000000cc00f000aa),
    .WIDTH(32'h00000006)
  ) _06841_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02400_)
  );
  \$lut  #(
    .LUT(32'hff44f0f0),
    .WIDTH(32'h00000005)
  ) _06842_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02400_, \u_spi_core.u_spi_if.so_reg [1], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out , _02398_ }),
    .Y(_00505_)
  );
  \$lut  #(
    .LUT(64'h000000cc00f000aa),
    .WIDTH(32'h00000006)
  ) _06843_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02401_)
  );
  \$lut  #(
    .LUT(32'hff44f0f0),
    .WIDTH(32'h00000005)
  ) _06844_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02401_, \u_spi_core.u_spi_if.so_reg [2], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out , _02398_ }),
    .Y(_00506_)
  );
  \$lut  #(
    .LUT(64'h00000033000f0055),
    .WIDTH(32'h00000006)
  ) _06845_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02402_)
  );
  \$lut  #(
    .LUT(32'h00eef0f0),
    .WIDTH(32'h00000005)
  ) _06846_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02402_, \u_spi_core.u_spi_if.so_reg [3], _02398_, \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_00507_)
  );
  \$lut  #(
    .LUT(64'h00000033000f0055),
    .WIDTH(32'h00000006)
  ) _06847_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02403_)
  );
  \$lut  #(
    .LUT(32'h00eef0f0),
    .WIDTH(32'h00000005)
  ) _06848_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02403_, \u_spi_core.u_spi_if.so_reg [4], _02398_, \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_00508_)
  );
  \$lut  #(
    .LUT(64'h000000cc00f000aa),
    .WIDTH(32'h00000006)
  ) _06849_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02404_)
  );
  \$lut  #(
    .LUT(32'hff44f0f0),
    .WIDTH(32'h00000005)
  ) _06850_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02404_, \u_spi_core.u_spi_if.so_reg [5], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out , _02398_ }),
    .Y(_00509_)
  );
  \$lut  #(
    .LUT(64'h000000cc00f000aa),
    .WIDTH(32'h00000006)
  ) _06851_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02405_)
  );
  \$lut  #(
    .LUT(32'hff44f0f0),
    .WIDTH(32'h00000005)
  ) _06852_ (
    .A({ \u_spi_core.u_spi_ctrl.load_byte , _02405_, \u_spi_core.u_spi_if.so_reg [6], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out , _02398_ }),
    .Y(_00510_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06853_ (
    .A({ \u_spi_core.u_spi_ctrl.shift_in , \u_spi_core.u_spi_ctrl.sck_pe  }),
    .Y(_00521_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _06854_ (
    .A({ \u_spi_core.u_spi_if.si_reg [2], \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [2:1] }),
    .Y(_00515_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _06855_ (
    .A({ \u_spi_core.u_spi_if.si_reg [1], \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [2:1] }),
    .Y(_00514_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _06856_ (
    .A({ \u_spi_core.u_spi_if.si_reg [0], \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [2:1] }),
    .Y(_00513_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06857_ (
    .A(\u_spi_core.u_spi_ctrl.spiif_cs [2:0]),
    .Y(_00511_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _06858_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.sck_cnt [2], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.sck_cnt [3], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.sck_cnt [4] }),
    .Y(_02406_)
  );
  \$lut  #(
    .LUT(64'h4100004100000000),
    .WIDTH(32'h00000006)
  ) _06859_ (
    .A({ _02406_, \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.sck_cnt [1], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.sck_cnt [0], \u_spi_core.u_spi_ctrl.sck_cnt [5] }),
    .Y(_02407_)
  );
  \$lut  #(
    .LUT(64'hf055f0c0f0c0f0ff),
    .WIDTH(32'h00000006)
  ) _06860_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [2:1], \u_spi_core.u_spi_ctrl.sck_ne , _02407_, \u_spi_core.u_cfg.u_spi_ctrl_req.data_out  }),
    .Y(_00522_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06861_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [1], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00512_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06862_ (
    .A(\u_spi_core.u_spi_ctrl.sck_cnt [1:0]),
    .Y(_02408_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _06863_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_cnt [2], _02408_, \u_spi_core.u_spi_ctrl.sck_cnt [3], \u_spi_core.u_spi_ctrl.sck_cnt [5:4] }),
    .Y(_02409_)
  );
  \$lut  #(
    .LUT(16'h000e),
    .WIDTH(32'h00000004)
  ) _06864_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [1], \u_spi_core.u_spi_ctrl.spiif_cs [2], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02410_)
  );
  \$lut  #(
    .LUT(64'hff0fff000000eeee),
    .WIDTH(32'h00000006)
  ) _06865_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [1], _02410_, _02409_, \u_spi_core.u_spi_ctrl.spiif_cs [2], \u_spi_core.u_cfg.u_spi_ctrl_req.data_out  }),
    .Y(_00523_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06866_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [1], _02409_ }),
    .Y(_01363_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _06867_ (
    .A({ _00512_, _01363_ }),
    .Y(_00524_)
  );
  \$lut  #(
    .LUT(32'h41000041),
    .WIDTH(32'h00000005)
  ) _06868_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.byte_cnt [2] }),
    .Y(_02411_)
  );
  \$lut  #(
    .LUT(32'hfccc0a00),
    .WIDTH(32'h00000005)
  ) _06869_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [1], \u_spi_core.u_spi_ctrl.spiif_cs [2], \u_spi_core.u_spi_ctrl.spiif_cs [0], _02409_, _02411_ }),
    .Y(_00525_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06870_ (
    .A({ _03321_, \u_spi_core.u_spi_ctrl.sck_cnt [0] }),
    .Y(_00530_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _06871_ (
    .A({ _03321_, \u_spi_core.u_spi_ctrl.sck_cnt [1:0] }),
    .Y(_00531_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _06872_ (
    .A({ _03321_, \u_spi_core.u_spi_ctrl.sck_cnt [2], _02408_ }),
    .Y(_00532_)
  );
  \$lut  #(
    .LUT(16'h7800),
    .WIDTH(32'h00000004)
  ) _06873_ (
    .A({ _03321_, \u_spi_core.u_spi_ctrl.sck_cnt [3:2], _02408_ }),
    .Y(_00533_)
  );
  \$lut  #(
    .LUT(32'h7f800000),
    .WIDTH(32'h00000005)
  ) _06874_ (
    .A({ _03321_, \u_spi_core.u_spi_ctrl.sck_cnt [4], \u_spi_core.u_spi_ctrl.sck_cnt [2], \u_spi_core.u_spi_ctrl.sck_cnt [3], _02408_ }),
    .Y(_00534_)
  );
  \$lut  #(
    .LUT(64'h7fff800000000000),
    .WIDTH(32'h00000006)
  ) _06875_ (
    .A({ _03321_, \u_spi_core.u_spi_ctrl.sck_cnt [5], \u_spi_core.u_spi_ctrl.sck_cnt [2], \u_spi_core.u_spi_ctrl.sck_cnt [3], \u_spi_core.u_spi_ctrl.sck_cnt [4], _02408_ }),
    .Y(_00535_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06876_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_ne , _02407_ }),
    .Y(_02412_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06877_ (
    .A({ _00511_, _02412_ }),
    .Y(_00545_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _06878_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_req.data_out , \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_02413_)
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _06879_ (
    .A({ _02413_, \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out , _00545_, \u_spi_core.u_spi_ctrl.byte_cnt [1], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_00544_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06880_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [2], \u_wb_gmac_tx.wbo_addr [0], ext_reg_addr[2], \u_wb_gmac_rx.wbo_addr [0] }),
    .Y(_02414_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06881_ (
    .A({ \u_wb_crossbar.slave_busy [2], _02414_ }),
    .Y(_02415_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06882_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [3], \u_wb_gmac_tx.wbo_addr [1], ext_reg_addr[3], \u_wb_gmac_rx.wbo_addr [1] }),
    .Y(_02416_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06883_ (
    .A({ \u_wb_crossbar.slave_busy [2], _02416_ }),
    .Y(_02417_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06884_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [2], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [2])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06885_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [1], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [1])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _06886_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [0], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [0])
  );
  \$lut  #(
    .LUT(32'hfff0eeee),
    .WIDTH(32'h00000005)
  ) _06887_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [4], \u_8051_core.oc8051_memory_interface1.dadr_ot [5], ext_reg_addr[5:4] }),
    .Y(_02418_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _06888_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [1:0], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_wb_gmac_tx.wbo_cyc , ext_reg_cs, \u_wb_gmac_rx.wbo_cyc  }),
    .Y(_02419_)
  );
  \$lut  #(
    .LUT(64'h00cc00f0000000aa),
    .WIDTH(32'h00000006)
  ) _06889_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [1:0], _02419_, ext_reg_wr, \u_8051_core.oc8051_memory_interface1.dwe_o , \u_wb_gmac_rx.wbo_we  }),
    .Y(_02420_)
  );
  \$lut  #(
    .LUT(32'h0f110000),
    .WIDTH(32'h00000005)
  ) _06890_ (
    .A({ _02420_, \u_wb_crossbar.slave_mx_id[2] [1], _02418_, \u_wb_gmac_rx.wbo_addr [2], \u_wb_gmac_rx.wbo_addr [3] }),
    .Y(_02421_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _06891_ (
    .A({ _02415_, _02421_, _02417_ }),
    .Y(_02422_)
  );
  \$lut  #(
    .LUT(64'h1111ff0f00000000),
    .WIDTH(32'h00000006)
  ) _06892_ (
    .A({ _02422_, \u_wb_crossbar.slave_mx_id[2] [0], ext_reg_be[0], \u_wb_crossbar.slave_mx_id[2] [1], \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1] }),
    .Y(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06893_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[31], wb_xram_rdata[31] }),
    .Y(_00566_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06894_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[30], wb_xram_rdata[30] }),
    .Y(_00565_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06895_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[29], wb_xram_rdata[29] }),
    .Y(_00564_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06896_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[28], wb_xram_rdata[28] }),
    .Y(_00563_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06897_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[27], wb_xram_rdata[27] }),
    .Y(_00562_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06898_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[26], wb_xram_rdata[26] }),
    .Y(_00561_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06899_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[25], wb_xram_rdata[25] }),
    .Y(_00560_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06900_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[24], wb_xram_rdata[24] }),
    .Y(_00559_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06901_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[23], wb_xram_rdata[23] }),
    .Y(_00558_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06902_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[22], wb_xram_rdata[22] }),
    .Y(_00557_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06903_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[21], wb_xram_rdata[21] }),
    .Y(_00556_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06904_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[20], wb_xram_rdata[20] }),
    .Y(_00555_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06905_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[19], wb_xram_rdata[19] }),
    .Y(_00554_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06906_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[18], wb_xram_rdata[18] }),
    .Y(_00553_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06907_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[17], wb_xram_rdata[17] }),
    .Y(_00552_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06908_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[16], wb_xram_rdata[16] }),
    .Y(_00551_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06909_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[15], wb_xram_rdata[15] }),
    .Y(_00550_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06910_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[14], wb_xram_rdata[14] }),
    .Y(_00549_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06911_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[13], wb_xram_rdata[13] }),
    .Y(_00548_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _06912_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[12], wb_xram_rdata[12] }),
    .Y(_00547_)
  );
  \$lut  #(
    .LUT(64'h757575ff75007575),
    .WIDTH(32'h00000006)
  ) _06913_ (
    .A({ \u_wb_crossbar.master_busy [1], \u_wb_gmac_tx.wbo_cyc , wbgt_taddr, \u_wb_crossbar.master_busy [0], \u_wb_gmac_rx.wbo_we , \u_wb_crossbar.slave_busy [0] }),
    .Y(_02423_)
  );
  \$lut  #(
    .LUT(32'hcfff0c04),
    .WIDTH(32'h00000005)
  ) _06914_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_gmac_rx.wbo_we , \u_wb_crossbar.master_busy [0], \u_wb_gmac_rx.wbo_cyc , \u_wb_crossbar.slave_busy [0] }),
    .Y(_02424_)
  );
  \$lut  #(
    .LUT(16'h40df),
    .WIDTH(32'h00000004)
  ) _06915_ (
    .A({ _02424_, wbgt_taddr, \u_wb_crossbar.master_busy [1], \u_wb_gmac_tx.wbo_cyc  }),
    .Y(_02425_)
  );
  \$lut  #(
    .LUT(64'haaaa3333f0f000ff),
    .WIDTH(32'h00000006)
  ) _06916_ (
    .A({ ext_reg_tid[0], ext_reg_tid[1], _02423_, \u_wb_crossbar.slave_busy [2], _02425_, \u_wb_crossbar.slave_busy [3] }),
    .Y(_02426_)
  );
  \$lut  #(
    .LUT(64'h0503000000000000),
    .WIDTH(32'h00000006)
  ) _06917_ (
    .A({ ext_reg_cs, reset_out_n, ext_reg_tid[2], \u_wb_crossbar.master_busy [2], _02426_, \u_wb_crossbar.slave_busy [4] }),
    .Y(_00569_)
  );
  \$lut  #(
    .LUT(64'h0f0f555500ff3333),
    .WIDTH(32'h00000006)
  ) _06918_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [8], \u_wb_crossbar.master_mx_id[0] [9], \u_spi_core.u_cfg.reg_ack , \u_uart_core.u_cfg.reg_ack , wb_xrom_ack, wb_xram_ack }),
    .Y(_02427_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _06919_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02427_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack  }),
    .Y(ext_reg_ack)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _06920_ (
    .A({ ext_reg_ack, ext_reg_cs }),
    .Y(_02428_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _06921_ (
    .A({ ext_reg_tid[0], ext_reg_tid[3], ext_reg_tid[1], ext_reg_tid[2] }),
    .Y(_02429_)
  );
  \$lut  #(
    .LUT(16'h107f),
    .WIDTH(32'h00000004)
  ) _06922_ (
    .A({ _02425_, _02429_, _02428_, \u_wb_crossbar.master_busy [2] }),
    .Y(_02430_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _06923_ (
    .A({ ext_reg_tid[1], ext_reg_tid[3:2], ext_reg_tid[0] }),
    .Y(_02431_)
  );
  \$lut  #(
    .LUT(16'h80ef),
    .WIDTH(32'h00000004)
  ) _06924_ (
    .A({ \u_wb_crossbar.slave_busy [2], _02431_, \u_wb_crossbar.master_busy [2], _02428_ }),
    .Y(_02432_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _06925_ (
    .A({ ext_reg_tid[0], ext_reg_tid[1], ext_reg_tid[3:2] }),
    .Y(_02433_)
  );
  \$lut  #(
    .LUT(16'h80ef),
    .WIDTH(32'h00000004)
  ) _06926_ (
    .A({ \u_wb_crossbar.slave_busy [3], _02433_, \u_wb_crossbar.master_busy [2], _02428_ }),
    .Y(_02434_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _06927_ (
    .A({ ext_reg_tid[2], ext_reg_tid[3], ext_reg_tid[1:0] }),
    .Y(_02435_)
  );
  \$lut  #(
    .LUT(32'hefff0c00),
    .WIDTH(32'h00000005)
  ) _06928_ (
    .A({ \u_wb_crossbar.slave_busy [4], _02435_, \u_wb_crossbar.master_busy [2], ext_reg_cs, ext_reg_ack }),
    .Y(_02436_)
  );
  \$lut  #(
    .LUT(64'h0f0f0f0f0f0faacc),
    .WIDTH(32'h00000006)
  ) _06929_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [14:12], _02436_, _02432_, _02434_ }),
    .Y(_02437_)
  );
  \$lut  #(
    .LUT(64'h0a03000000000000),
    .WIDTH(32'h00000006)
  ) _06930_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dmem_wait , reset_out_n, \u_8051_core.oc8051_memory_interface1.dadr_ot [15], \u_wb_crossbar.master_busy [3], _02430_, _02437_ }),
    .Y(_00570_)
  );
  \$lut  #(
    .LUT(64'h0305000000000000),
    .WIDTH(32'h00000006)
  ) _06931_ (
    .A({ reset_out_n, \u_wb_gmac_rx.wbo_cyc , \u_wb_gmac_rx.wbo_we , \u_wb_crossbar.master_busy [0], \u_wb_crossbar.slave_busy [1:0] }),
    .Y(_00567_)
  );
  \$lut  #(
    .LUT(32'h00ff4f4f),
    .WIDTH(32'h00000005)
  ) _06932_ (
    .A({ wbgt_taddr, _02424_, \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.master_busy [0], \u_wb_gmac_rx.wbo_we  }),
    .Y(_02438_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _06933_ (
    .A({ \u_wb_gmac_tx.wbo_cyc , reset_out_n, _02438_, \u_wb_crossbar.master_busy [1] }),
    .Y(_00568_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06934_ (
    .A({ _00568_, wbgt_taddr }),
    .Y(_02439_)
  );
  \$lut  #(
    .LUT(16'h0001),
    .WIDTH(32'h00000004)
  ) _06935_ (
    .A({ ext_reg_tid[3], ext_reg_tid[1], ext_reg_tid[2], ext_reg_tid[0] }),
    .Y(_02440_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _06936_ (
    .A({ reset_out_n, \u_wb_gmac_rx.wbo_cyc , \u_wb_crossbar.master_busy [0], \u_wb_crossbar.slave_busy [0], \u_wb_gmac_rx.wbo_we  }),
    .Y(_02441_)
  );
  \$lut  #(
    .LUT(64'h0000fb8000000000),
    .WIDTH(32'h00000006)
  ) _06937_ (
    .A({ reset_out_n, \u_wb_crossbar.master_busy [4], _02423_, _02428_, _02440_, \u_wb_crossbar.master_busy [2] }),
    .Y(_02442_)
  );
  \$lut  #(
    .LUT(64'h000000002a3f2a2a),
    .WIDTH(32'h00000006)
  ) _06938_ (
    .A({ _02442_, \u_wb_crossbar.slave_mx_id[0] [0], _02441_, _02440_, _00569_, _02439_ }),
    .Y(_00571_)
  );
  \$lut  #(
    .LUT(64'h00000000ff101010),
    .WIDTH(32'h00000006)
  ) _06939_ (
    .A({ _02442_, _02440_, _00569_, \u_wb_crossbar.slave_mx_id[0] [1], _02439_, _02441_ }),
    .Y(_00572_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f7f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _06940_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [2], _02439_, _02441_, _02442_, _02440_, _00569_ }),
    .Y(_00573_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _06941_ (
    .A({ reset_out_n, \u_wb_gmac_rx.wbo_cyc , \u_wb_gmac_rx.wbo_we , \u_wb_crossbar.master_busy [0], \u_wb_crossbar.slave_busy [1] }),
    .Y(_02443_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06942_ (
    .A({ wbgt_taddr, _00568_ }),
    .Y(_02444_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _06943_ (
    .A({ _02429_, _00569_ }),
    .Y(_02445_)
  );
  \$lut  #(
    .LUT(64'h00ff0000f4fff4f4),
    .WIDTH(32'h00000006)
  ) _06944_ (
    .A({ _02445_, _00570_, \u_8051_core.oc8051_memory_interface1.dadr_ot [15], _02444_, \u_wb_crossbar.slave_mx_id[1] [0], _02443_ }),
    .Y(_00574_)
  );
  \$lut  #(
    .LUT(64'hffffffff10ff1010),
    .WIDTH(32'h00000006)
  ) _06945_ (
    .A({ _02445_, _00570_, \u_8051_core.oc8051_memory_interface1.dadr_ot [15], \u_wb_crossbar.slave_mx_id[1] [1], _02444_, _02443_ }),
    .Y(_00575_)
  );
  \$lut  #(
    .LUT(64'h40ffffff40404040),
    .WIDTH(32'h00000006)
  ) _06946_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [0], _02431_, _00569_, \u_wb_crossbar.wbd_taddr_master [13], _00570_, \u_8051_core.oc8051_memory_interface1.dadr_ot [12] }),
    .Y(_00576_)
  );
  \$lut  #(
    .LUT(64'hffffffffff404040),
    .WIDTH(32'h00000006)
  ) _06947_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [1], _02431_, _00569_, \u_wb_crossbar.wbd_taddr_master [13], _00570_, \u_8051_core.oc8051_memory_interface1.dadr_ot [12] }),
    .Y(_00577_)
  );
  \$lut  #(
    .LUT(64'h80ffffff80808080),
    .WIDTH(32'h00000006)
  ) _06948_ (
    .A({ \u_wb_crossbar.slave_mx_id[3] [0], _02433_, _00569_, \u_wb_crossbar.wbd_taddr_master [13], \u_8051_core.oc8051_memory_interface1.dadr_ot [12], _00570_ }),
    .Y(_00578_)
  );
  \$lut  #(
    .LUT(64'hffffffffff808080),
    .WIDTH(32'h00000006)
  ) _06949_ (
    .A({ \u_wb_crossbar.slave_mx_id[3] [1], _02433_, _00569_, \u_8051_core.oc8051_memory_interface1.dadr_ot [12], _00570_, \u_wb_crossbar.wbd_taddr_master [13] }),
    .Y(_00579_)
  );
  \$lut  #(
    .LUT(32'hf777f000),
    .WIDTH(32'h00000005)
  ) _06950_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [0], \u_wb_crossbar.wbd_taddr_master [14], _00570_, _02435_, _00569_ }),
    .Y(_00580_)
  );
  \$lut  #(
    .LUT(32'hfffff888),
    .WIDTH(32'h00000005)
  ) _06951_ (
    .A({ \u_wb_crossbar.slave_mx_id[4] [1], _00569_, _02435_, _00570_, \u_wb_crossbar.wbd_taddr_master [14] }),
    .Y(_00581_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06952_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [2:0]),
    .Y(_00587_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06953_ (
    .A({ \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0], _00587_ }),
    .Y(_00583_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _06954_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [3:0]),
    .Y(_00584_)
  );
  \$lut  #(
    .LUT(32'h007fff80),
    .WIDTH(32'h00000005)
  ) _06955_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [4:0]),
    .Y(_00585_)
  );
  \$lut  #(
    .LUT(64'h00007fffffff8000),
    .WIDTH(32'h00000006)
  ) _06956_ (
    .A({ \u_eth_dut.u_mac_txfifo.grey_wr_ptr [5], \u_eth_dut.u_mac_txfifo.wr_ptr [4:0] }),
    .Y(_00586_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _06957_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [3:0]),
    .Y(_00588_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _06958_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [4:0]),
    .Y(_00589_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _06959_ (
    .A({ \u_eth_dut.u_mac_txfifo.grey_wr_ptr [5], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_00590_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _06960_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [2:0]),
    .Y(_00630_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06961_ (
    .A({ \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0], _00630_ }),
    .Y(_00626_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _06962_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [3:0]),
    .Y(_00627_)
  );
  \$lut  #(
    .LUT(32'h007fff80),
    .WIDTH(32'h00000005)
  ) _06963_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [4:0]),
    .Y(_00628_)
  );
  \$lut  #(
    .LUT(64'h00007fffffff8000),
    .WIDTH(32'h00000006)
  ) _06964_ (
    .A({ \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5], \u_eth_dut.u_mac_rxfifo.wr_ptr [4:0] }),
    .Y(_00629_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _06965_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [3:0]),
    .Y(_00631_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _06966_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [4:0]),
    .Y(_00632_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _06967_ (
    .A({ \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00633_)
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _06968_ (
    .A({ \u_eth_dut.u_mac_core.rx_sts_len_mismatch_o , _01441_, _01450_, _01445_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in , _01439_ }),
    .Y(_00640_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _06969_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [7], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[7] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _06970_ (
    .A({ \u_eth_dut.u_mac_core.rx_sts_large_pkt_o , _01441_, _01450_, _01445_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in , _01439_ }),
    .Y(_00638_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _06971_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [6], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[6] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _06972_ (
    .A({ \u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o , _01441_, _01450_, _01445_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in , _01439_ }),
    .Y(_00639_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _06973_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [1], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[1] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _06974_ (
    .A({ \u_eth_dut.u_mac_core.rx_sts_frm_length_err_o , _01441_, _01450_, _01445_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in , _01439_ }),
    .Y(_00641_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _06975_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [1:0] }),
    .Y(_02446_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06976_ (
    .A({ _02446_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [11] }),
    .Y(_02447_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _06977_ (
    .A({ _02447_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [7] }),
    .Y(_02448_)
  );
  \$lut  #(
    .LUT(64'hfeffffffffffffff),
    .WIDTH(32'h00000006)
  ) _06978_ (
    .A({ _02448_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6] }),
    .Y(_00644_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06979_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3:0]),
    .Y(_02449_)
  );
  \$lut  #(
    .LUT(32'h7ffffffe),
    .WIDTH(32'h00000005)
  ) _06980_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10:7] }),
    .Y(_02450_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06981_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6:4], _02449_ }),
    .Y(_02451_)
  );
  \$lut  #(
    .LUT(32'h40000001),
    .WIDTH(32'h00000005)
  ) _06982_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14:13], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11], _02451_, _02450_ }),
    .Y(_02452_)
  );
  \$lut  #(
    .LUT(64'h8000000100000000),
    .WIDTH(32'h00000006)
  ) _06983_ (
    .A({ _02452_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7:4], _02449_ }),
    .Y(_02453_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _06984_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], _02453_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1] }),
    .Y(_02454_)
  );
  \$lut  #(
    .LUT(64'h0000000d00000000),
    .WIDTH(32'h00000006)
  ) _06985_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _02454_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3] }),
    .Y(_02455_)
  );
  \$lut  #(
    .LUT(16'h0001),
    .WIDTH(32'h00000004)
  ) _06986_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5:4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [7:6] }),
    .Y(_02456_)
  );
  \$lut  #(
    .LUT(64'hffff400000000000),
    .WIDTH(32'h00000006)
  ) _06987_ (
    .A({ _02456_, _02455_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02447_, \u_eth_dut.u_mac_rxfifo.full_q  }),
    .Y(_00645_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _06988_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], _02453_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2] }),
    .Y(_02457_)
  );
  \$lut  #(
    .LUT(32'h01b00000),
    .WIDTH(32'h00000005)
  ) _06989_ (
    .A({ _02456_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [1:0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3:2] }),
    .Y(_02458_)
  );
  \$lut  #(
    .LUT(32'h11f00000),
    .WIDTH(32'h00000005)
  ) _06990_ (
    .A({ _02458_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [1], _02454_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _02457_ }),
    .Y(_00646_)
  );
  \$lut  #(
    .LUT(64'h0011f00000000000),
    .WIDTH(32'h00000006)
  ) _06991_ (
    .A({ _02456_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2:1], _02457_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld  }),
    .Y(_02459_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _06992_ (
    .A({ _02459_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [0] }),
    .Y(_00647_)
  );
  \$lut  #(
    .LUT(64'hf000004400000000),
    .WIDTH(32'h00000006)
  ) _06993_ (
    .A({ _02456_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2], _02446_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv  }),
    .Y(_00648_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _06994_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [3:0]),
    .Y(_02460_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _06995_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3] }),
    .Y(_02461_)
  );
  \$lut  #(
    .LUT(64'h30baf0fffaf0fff0),
    .WIDTH(32'h00000006)
  ) _06996_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [1:0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1], _02461_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0] }),
    .Y(_02462_)
  );
  \$lut  #(
    .LUT(32'hfc03aafe),
    .WIDTH(32'h00000005)
  ) _06997_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1], _02461_ }),
    .Y(_02463_)
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _06998_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [14:9]),
    .Y(_02464_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _06999_ (
    .A({ _02464_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [15], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [8:6] }),
    .Y(_02465_)
  );
  \$lut  #(
    .LUT(32'h4b000000),
    .WIDTH(32'h00000005)
  ) _07000_ (
    .A({ _02465_, _02463_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [5], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [4] }),
    .Y(_02466_)
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _07001_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5:1] }),
    .Y(_02467_)
  );
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) _07002_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [15:11]),
    .Y(_02468_)
  );
  \$lut  #(
    .LUT(64'h0000000100000000),
    .WIDTH(32'h00000006)
  ) _07003_ (
    .A({ _02468_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [10:8], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7] }),
    .Y(_02469_)
  );
  \$lut  #(
    .LUT(64'h007f0000ffff0000),
    .WIDTH(32'h00000006)
  ) _07004_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5], _02469_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3:2] }),
    .Y(_02470_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _07005_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out , _02470_, _02467_ }),
    .Y(_02471_)
  );
  \$lut  #(
    .LUT(64'h00004ff400000000),
    .WIDTH(32'h00000006)
  ) _07006_ (
    .A({ _02466_, _02462_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1:0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [0] }),
    .Y(_02472_)
  );
  \$lut  #(
    .LUT(64'h6900000000000000),
    .WIDTH(32'h00000006)
  ) _07007_ (
    .A({ _02472_, _02471_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , _02460_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4] }),
    .Y(_02473_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _07008_ (
    .A({ _02448_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6] }),
    .Y(_02474_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _07009_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3], _02456_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2] }),
    .Y(_02475_)
  );
  \$lut  #(
    .LUT(16'hff10),
    .WIDTH(32'h00000004)
  ) _07010_ (
    .A({ _02475_, _02474_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _02473_ }),
    .Y(_00649_)
  );
  \$lut  #(
    .LUT(64'h0002030000000000),
    .WIDTH(32'h00000006)
  ) _07011_ (
    .A({ _02448_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6], _02473_ }),
    .Y(_00650_)
  );
  \$lut  #(
    .LUT(64'hfffeefffffffbff7),
    .WIDTH(32'h00000006)
  ) _07012_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1:0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2] }),
    .Y(_02476_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _07013_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0] }),
    .Y(_02477_)
  );
  \$lut  #(
    .LUT(32'h80570000),
    .WIDTH(32'h00000005)
  ) _07014_ (
    .A({ _02453_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1:0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2] }),
    .Y(_02478_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07015_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out , _02478_ }),
    .Y(_02479_)
  );
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) _07016_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [15:11]),
    .Y(_02480_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _07017_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8:7]),
    .Y(_02481_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _07018_ (
    .A({ _02481_, _02480_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10:9], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6] }),
    .Y(_02482_)
  );
  \$lut  #(
    .LUT(16'h0007),
    .WIDTH(32'h00000004)
  ) _07019_ (
    .A({ _02471_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out , _02482_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02483_)
  );
  \$lut  #(
    .LUT(32'h000000ef),
    .WIDTH(32'h00000005)
  ) _07020_ (
    .A({ _02479_, _02483_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [1] }),
    .Y(_02484_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _07021_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [7], _02447_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5:4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6] }),
    .Y(_02485_)
  );
  \$lut  #(
    .LUT(32'h004f0000),
    .WIDTH(32'h00000005)
  ) _07022_ (
    .A({ _02485_, _02484_, _02479_, _02477_, _02476_ }),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop )
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _07023_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5:0]),
    .Y(_02486_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _07024_ (
    .A({ _02452_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6], _02486_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7] }),
    .Y(_02487_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07025_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _02474_ }),
    .Y(_02488_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07026_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv  }),
    .Y(_02489_)
  );
  \$lut  #(
    .LUT(64'hffff30ff0cff01fd),
    .WIDTH(32'h00000006)
  ) _07027_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2:1], _02489_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [11] }),
    .Y(_02490_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07028_ (
    .A({ _02456_, _02490_ }),
    .Y(_02491_)
  );
  \$lut  #(
    .LUT(64'h11111101eeeca6ee),
    .WIDTH(32'h00000006)
  ) _07029_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1:0] }),
    .Y(_02492_)
  );
  \$lut  #(
    .LUT(64'hfff1ff0000000000),
    .WIDTH(32'h00000006)
  ) _07030_ (
    .A({ _02485_, _02479_, _02484_, _02492_, _02477_, _02476_ }),
    .Y(_02493_)
  );
  \$lut  #(
    .LUT(64'hffffffffffffef00),
    .WIDTH(32'h00000006)
  ) _07031_ (
    .A({ _02493_, _02491_, _02488_, _03455_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out , _02487_ }),
    .Y(_00651_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _07032_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5], _02448_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6] }),
    .Y(_00652_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07033_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00655_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07034_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00656_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07035_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00657_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07036_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00658_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07037_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00659_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _07038_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out , _02475_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00662_)
  );
  \$lut  #(
    .LUT(32'hff800000),
    .WIDTH(32'h00000005)
  ) _07039_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02474_, _02471_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld  }),
    .Y(_00665_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _07040_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00666_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07041_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00667_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07042_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [2], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [1:0] }),
    .Y(_00668_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07043_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [3], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [2:0] }),
    .Y(_00669_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07044_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [4], _02460_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00670_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07045_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [5], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [4], _02460_ }),
    .Y(_00671_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _07046_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [5:4], _02460_ }),
    .Y(_02494_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07047_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [6], _02494_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00672_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07048_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [7], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [6], _02494_ }),
    .Y(_00673_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07049_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [8], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [7:6], _02494_ }),
    .Y(_00674_)
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) _07050_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [9], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [8:6], _02494_ }),
    .Y(_00675_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _07051_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [9:6], _02494_ }),
    .Y(_02495_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07052_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [10], _02495_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00676_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07053_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [11], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [10], _02495_ }),
    .Y(_00677_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07054_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [12], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [11:10], _02495_ }),
    .Y(_00678_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _07055_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [12:10], _02495_ }),
    .Y(_02496_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07056_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [13], _02496_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00679_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07057_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [14], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [13], _02496_ }),
    .Y(_00680_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07058_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [15], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [14:13], _02496_ }),
    .Y(_00681_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _07059_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02484_, _02485_ }),
    .Y(_00687_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _07060_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00688_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07061_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00689_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07062_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [2], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [1:0] }),
    .Y(_00690_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _07063_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5], _02448_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6] }),
    .Y(_02497_)
  );
  \$lut  #(
    .LUT(64'hf0f7f0f0f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _07064_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , _02497_, _02493_, _02482_, _02486_ }),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf )
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _07065_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00694_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _07066_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2], _00759_, _00755_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00707_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _07067_ (
    .A({ _00756_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3] }),
    .Y(_02498_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _07068_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0], _00760_, _00696_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00708_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _07069_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1:0], _00695_, _00696_ }),
    .Y(_02499_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07070_ (
    .A({ _00761_, _00757_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], _02499_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00709_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _07071_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2:1], _00755_, _00695_ }),
    .Y(_02500_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07072_ (
    .A({ _00762_, _00758_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5], _02500_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00710_)
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) _07073_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2], _00755_, _02498_ }),
    .Y(_02501_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _07074_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0], _00698_, _00696_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6] }),
    .Y(_02502_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _07075_ (
    .A({ _00763_, _02502_, _02501_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00711_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _07076_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1], _00697_, _00695_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7] }),
    .Y(_02503_)
  );
  \$lut  #(
    .LUT(64'h4114144114414114),
    .WIDTH(32'h00000006)
  ) _07077_ (
    .A({ _00764_, _00757_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], _02503_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00712_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _07078_ (
    .A({ _00758_, _00757_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5:4] }),
    .Y(_02504_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07079_ (
    .A({ _00765_, _02504_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00713_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07080_ (
    .A({ _00766_, _00758_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5], _02502_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00714_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07081_ (
    .A({ _00704_, _00698_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6], _02503_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00715_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _07082_ (
    .A({ _00703_, _00697_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00716_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _07083_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2], _00767_, _00755_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00717_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _07084_ (
    .A({ _00768_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00718_)
  );
  \$lut  #(
    .LUT(64'h4114144114414114),
    .WIDTH(32'h00000006)
  ) _07085_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0], _00705_, _00757_, _00696_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00719_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07086_ (
    .A({ _00706_, _00758_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5], _02499_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00720_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07087_ (
    .A({ _00769_, _00698_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6], _02500_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00721_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07088_ (
    .A({ _00770_, _02503_, _02500_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00722_)
  );
  \$lut  #(
    .LUT(16'h9669),
    .WIDTH(32'h00000004)
  ) _07089_ (
    .A({ _00757_, _00696_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], _02501_ }),
    .Y(_02505_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _07090_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0], _00771_, _02505_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00723_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _07091_ (
    .A({ _00772_, _02504_, _02499_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00724_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _07092_ (
    .A({ _00700_, _02504_, _02502_, _02500_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00725_)
  );
  \$lut  #(
    .LUT(32'h69969669),
    .WIDTH(32'h00000005)
  ) _07093_ (
    .A({ _00698_, _00758_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6:5], _02501_ }),
    .Y(_02506_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _07094_ (
    .A({ _00699_, _02503_, _02506_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00726_)
  );
  \$lut  #(
    .LUT(64'h9669699669969669),
    .WIDTH(32'h00000006)
  ) _07095_ (
    .A({ _00757_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], _02503_, _02502_, _02499_, _02498_ }),
    .Y(_02507_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _07096_ (
    .A({ _00773_, _02507_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00727_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _07097_ (
    .A({ _00774_, _02504_, _02503_, _02500_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00728_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _07098_ (
    .A({ _00702_, _02506_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00729_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _07099_ (
    .A({ _00701_, _02507_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00730_)
  );
  \$lut  #(
    .LUT(64'h4114144114414114),
    .WIDTH(32'h00000006)
  ) _07100_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2], _00755_, _02504_, _02503_, _02499_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00731_)
  );
  \$lut  #(
    .LUT(64'h1441411441141441),
    .WIDTH(32'h00000006)
  ) _07101_ (
    .A({ _00758_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5], _02502_, _02500_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00732_)
  );
  \$lut  #(
    .LUT(64'h4114144114414114),
    .WIDTH(32'h00000006)
  ) _07102_ (
    .A({ _00757_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4], _02503_, _02502_, _02501_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00733_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _07103_ (
    .A({ _02504_, _02503_, _02498_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00734_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _07104_ (
    .A({ _02502_, _02504_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00735_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _07105_ (
    .A({ _00758_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5], _02503_, _02502_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00736_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _07106_ (
    .A({ _02502_, _02503_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00737_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _07107_ (
    .A({ _02503_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00738_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _07108_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00739_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07109_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00740_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07110_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1:0] }),
    .Y(_00741_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07111_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2:0] }),
    .Y(_00742_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07112_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4], _02449_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00743_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07113_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4], _02449_ }),
    .Y(_00744_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07114_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5:4], _02449_ }),
    .Y(_00745_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07115_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7], _02451_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00746_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07116_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7], _02451_ }),
    .Y(_02508_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07117_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8], _02508_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00747_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07118_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8], _02508_ }),
    .Y(_00748_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07119_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9:8], _02508_ }),
    .Y(_00749_)
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) _07120_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10:8], _02508_ }),
    .Y(_00750_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _07121_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11:8], _02508_ }),
    .Y(_02509_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07122_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12], _02509_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00751_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07123_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [13], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12], _02509_ }),
    .Y(_00752_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _07124_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [13:12], _02509_ }),
    .Y(_00753_)
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) _07125_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [15], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14:12], _02509_ }),
    .Y(_00754_)
  );
  \$lut  #(
    .LUT(32'h0000000e),
    .WIDTH(32'h00000005)
  ) _07126_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3:2], _00012_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0] }),
    .Y(_00776_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _07127_ (
    .A(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [1:0]),
    .Y(_00778_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _07128_ (
    .A(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [2:0]),
    .Y(_00779_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07129_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3], \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4] }),
    .Y(_02510_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _07130_ (
    .A(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [2:0]),
    .Y(_02511_)
  );
  \$lut  #(
    .LUT(8'h1c),
    .WIDTH(32'h00000003)
  ) _07131_ (
    .A({ _02511_, \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [3], _02510_ }),
    .Y(_00780_)
  );
  \$lut  #(
    .LUT(32'h210c0000),
    .WIDTH(32'h00000005)
  ) _07132_ (
    .A({ _02511_, \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [3], \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02512_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _07133_ (
    .A({ _02512_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3] }),
    .Y(_02513_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _07134_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4], _02513_, \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [3], _02511_ }),
    .Y(_00781_)
  );
  \$lut  #(
    .LUT(64'hfcfffefe0fff30ff),
    .WIDTH(32'h00000006)
  ) _07135_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], _00012_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3], _02512_ }),
    .Y(_02514_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07136_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [12], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [20], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [4] }),
    .Y(_02515_)
  );
  \$lut  #(
    .LUT(8'h0d),
    .WIDTH(32'h00000003)
  ) _07137_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2:1] }),
    .Y(_02516_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _07138_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [4], _02515_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28] }),
    .Y(_02517_)
  );
  \$lut  #(
    .LUT(8'hbf),
    .WIDTH(32'h00000003)
  ) _07139_ (
    .A({ _02517_, _02514_, _02513_ }),
    .Y(_00783_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07140_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [13], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [21], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [5] }),
    .Y(_02518_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _07141_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [5], _02518_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29] }),
    .Y(_02519_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07142_ (
    .A({ _02514_, _02519_, _02513_ }),
    .Y(_00784_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07143_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [14], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [22], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [6] }),
    .Y(_02520_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _07144_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [6], _02520_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30] }),
    .Y(_02521_)
  );
  \$lut  #(
    .LUT(8'hbf),
    .WIDTH(32'h00000003)
  ) _07145_ (
    .A({ _02521_, _02514_, _02513_ }),
    .Y(_00785_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07146_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [7], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [15] }),
    .Y(_02522_)
  );
  \$lut  #(
    .LUT(64'h0ff088880ff03ff3),
    .WIDTH(32'h00000006)
  ) _07147_ (
    .A({ _02522_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs , \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [31], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [23] }),
    .Y(_02523_)
  );
  \$lut  #(
    .LUT(16'h0777),
    .WIDTH(32'h00000004)
  ) _07148_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , _02523_, _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [7] }),
    .Y(_02524_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _07149_ (
    .A({ _02513_, _02514_, _02524_ }),
    .Y(_00786_)
  );
  \$lut  #(
    .LUT(64'h0000000100000000),
    .WIDTH(32'h00000006)
  ) _07150_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00593_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07151_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:1] }),
    .Y(_00604_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07152_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00615_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07153_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2] }),
    .Y(_00618_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07154_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [1:0] }),
    .Y(_00619_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07155_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [1] }),
    .Y(_00620_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07156_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [2:1], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00621_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07157_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [1:0], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4] }),
    .Y(_00622_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07158_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00623_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07159_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:1] }),
    .Y(_00624_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07160_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00594_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07161_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [1:0], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2] }),
    .Y(_00595_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07162_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3:2], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [1:0] }),
    .Y(_00596_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07163_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [1] }),
    .Y(_00597_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07164_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00598_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07165_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:1], \u_eth_dut.u_mac_rxfifo.wr_ptr [4] }),
    .Y(_00599_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07166_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [4:0] }),
    .Y(_00600_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07167_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [4:1] }),
    .Y(_00601_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07168_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [4:2], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00602_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07169_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [3:2] }),
    .Y(_00603_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07170_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [4:3], \u_eth_dut.u_mac_rxfifo.wr_ptr [1:0] }),
    .Y(_00605_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07171_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [1] }),
    .Y(_00606_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07172_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00607_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07173_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:1], \u_eth_dut.u_mac_rxfifo.wr_ptr [3] }),
    .Y(_00608_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07174_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00609_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07175_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:1] }),
    .Y(_00610_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07176_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [0] }),
    .Y(_00611_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07177_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [1], \u_eth_dut.u_mac_rxfifo.wr_ptr [2] }),
    .Y(_00612_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07178_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00613_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07179_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [1] }),
    .Y(_00614_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07180_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00616_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _07181_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.wr_ptr [2:0] }),
    .Y(_00617_)
  );
  \$lut  #(
    .LUT(16'h00f4),
    .WIDTH(32'h00000004)
  ) _07182_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st  }),
    .Y(_00792_)
  );
  \$lut  #(
    .LUT(32'h00f40000),
    .WIDTH(32'h00000005)
  ) _07183_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0], \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [0] }),
    .Y(_00793_)
  );
  \$lut  #(
    .LUT(16'hffb0),
    .WIDTH(32'h00000004)
  ) _07184_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1] }),
    .Y(_00788_)
  );
  \$lut  #(
    .LUT(32'hf4000000),
    .WIDTH(32'h00000005)
  ) _07185_ (
    .A({ _00788_, \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st  }),
    .Y(_00794_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _07186_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.rxd [2], \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], \u_eth_dut.u_mac_core.u_mii_intf.rxd [3], \u_eth_dut.u_mac_core.u_mii_intf.rxd [1] }),
    .Y(_02525_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07187_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rxd [7:6], _02525_, \u_eth_dut.u_mac_core.u_mii_intf.rxd [4], \u_eth_dut.u_mac_core.u_mii_intf.rxd [5] }),
    .Y(_02526_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _07188_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], \u_eth_dut.u_mac_core.u_mii_intf.rxd_del [0], \u_eth_dut.u_mac_core.u_mii_intf.rx_dv_del , \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.rxd_del [1] }),
    .Y(_02527_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _07189_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.rxd [2], \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], \u_eth_dut.u_mac_core.u_mii_intf.rxd [3] }),
    .Y(_02528_)
  );
  \$lut  #(
    .LUT(32'h0c00000a),
    .WIDTH(32'h00000005)
  ) _07190_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _02527_, _02528_ }),
    .Y(_02529_)
  );
  \$lut  #(
    .LUT(64'h0000000e00000000),
    .WIDTH(32'h00000006)
  ) _07191_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [2:1], _02526_, _02529_ }),
    .Y(_00795_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _07192_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_00787_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _07193_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rxd [4], \u_eth_dut.u_mac_core.u_mii_intf.rxd [6], \u_eth_dut.u_mac_core.u_mii_intf.rxd [7], \u_eth_dut.u_mac_core.u_mii_intf.rxd [5] }),
    .Y(_02530_)
  );
  \$lut  #(
    .LUT(64'hcc8888880f0a0a0a),
    .WIDTH(32'h00000006)
  ) _07194_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _02529_, \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , _02530_, _02525_ }),
    .Y(_02531_)
  );
  \$lut  #(
    .LUT(64'h000000000000ff10),
    .WIDTH(32'h00000006)
  ) _07195_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [1], _02531_, _02527_, \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], _00787_ }),
    .Y(_02532_)
  );
  \$lut  #(
    .LUT(16'hfafc),
    .WIDTH(32'h00000004)
  ) _07196_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [2], _00792_, _02532_, \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [0] }),
    .Y(_00796_)
  );
  \$lut  #(
    .LUT(64'h0f0f0f0f0044ff00),
    .WIDTH(32'h00000006)
  ) _07197_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , _02526_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_00797_)
  );
  \$lut  #(
    .LUT(16'h8f88),
    .WIDTH(32'h00000004)
  ) _07198_ (
    .A({ _00795_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [2] }),
    .Y(_00798_)
  );
  \$lut  #(
    .LUT(64'hff77fff00f07000f),
    .WIDTH(32'h00000006)
  ) _07199_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2:1] }),
    .Y(_02533_)
  );
  \$lut  #(
    .LUT(64'h4040ff4000000000),
    .WIDTH(32'h00000006)
  ) _07200_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _02533_, _02456_, _03455_, _02474_, _02487_ }),
    .Y(_02534_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _07201_ (
    .A({ _02534_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_01385_)
  );
  \$lut  #(
    .LUT(64'h0000000077ff00f0),
    .WIDTH(32'h00000006)
  ) _07202_ (
    .A({ _02497_, _02485_, _02478_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , _02476_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02535_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _07203_ (
    .A({ _03453_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel , _02535_, _01385_ }),
    .Y(_00799_)
  );
  \$lut  #(
    .LUT(64'hccf000aa00000000),
    .WIDTH(32'h00000006)
  ) _07204_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], ext_reg_wr, \u_8051_core.oc8051_memory_interface1.dwe_o , \u_wb_gmac_rx.wbo_we  }),
    .Y(wb_xram_wr)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _07205_ (
    .A({ _01449_, _01439_, _01445_, _01447_, _01441_ }),
    .Y(_00802_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _07206_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [0] }),
    .Y(_00803_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07207_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [17], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[17] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _07208_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [1:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_00804_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07209_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [18], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[18] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _07210_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [2:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_00805_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07211_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [19], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[19] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _07212_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [0] }),
    .Y(_02536_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _07213_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [3], _02536_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_00806_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _07214_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [4:3], _02536_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in  }),
    .Y(_00807_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _07215_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [5], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [4], _02536_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in  }),
    .Y(_00808_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07216_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [22], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[22] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _07217_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [5], _02536_ }),
    .Y(_02537_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _07218_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6], _02537_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in  }),
    .Y(_00809_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _07219_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7:6], _02537_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_00810_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _07220_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7], _02537_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in  }),
    .Y(_00811_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _07221_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8], _02537_ }),
    .Y(_02538_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07222_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in , _02538_ }),
    .Y(_00812_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _07223_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [9], _02537_ }),
    .Y(_02539_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07224_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in , _02539_ }),
    .Y(_00813_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _07225_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [10], _02537_ }),
    .Y(_02540_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _07226_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [11], _02540_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_00814_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _07227_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [12:11], _02540_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in  }),
    .Y(_00815_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _07228_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [12], _02540_ }),
    .Y(_02541_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _07229_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [13], _02541_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in  }),
    .Y(_00816_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _07230_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [14:13], _02541_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in  }),
    .Y(_00817_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07231_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [31], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[31] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _07232_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [15], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [14], _02541_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in  }),
    .Y(_00818_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07233_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_wb_gmac_tx.wbo_cyc , ext_reg_cs, \u_wb_gmac_rx.wbo_cyc  }),
    .Y(_02542_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07234_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02542_ }),
    .Y(wb_xram_stb)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07235_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], _01451_, wbgt_taddr, ext_reg_be[3], \u_wb_gmac_rx.wbo_be [3] }),
    .Y(_02543_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07236_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02543_ }),
    .Y(wb_xram_be[3])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07237_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [14], \u_wb_gmac_tx.wbo_addr [12], ext_reg_addr[14], \u_wb_gmac_rx.wbo_addr [12] }),
    .Y(_02544_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07238_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02544_ }),
    .Y(wb_xram_adr[14])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07239_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [13], \u_wb_gmac_tx.wbo_addr [11], ext_reg_addr[13], \u_wb_gmac_rx.wbo_addr [11] }),
    .Y(_02545_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07240_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02545_ }),
    .Y(wb_xram_adr[13])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07241_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [9], \u_wb_gmac_tx.wbo_addr [7], ext_reg_addr[9], \u_wb_gmac_rx.wbo_addr [7] }),
    .Y(_02546_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07242_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02546_ }),
    .Y(wb_xram_adr[9])
  );
  \$lut  #(
    .LUT(64'hb0bb00000000b0bb),
    .WIDTH(32'h00000006)
  ) _07243_ (
    .A({ wb_xram_adr[9], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out , wb_xram_adr[14], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out , wb_xram_adr[13], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02547_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07244_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [11], \u_wb_gmac_tx.wbo_addr [9], ext_reg_addr[11], \u_wb_gmac_rx.wbo_addr [9] }),
    .Y(_02548_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07245_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02548_ }),
    .Y(wb_xram_adr[11])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07246_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [8], \u_wb_gmac_tx.wbo_addr [6], ext_reg_addr[8], \u_wb_gmac_rx.wbo_addr [6] }),
    .Y(_02549_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07247_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02549_ }),
    .Y(wb_xram_adr[8])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07248_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [12], \u_wb_gmac_tx.wbo_addr [10], ext_reg_addr[12], \u_wb_gmac_rx.wbo_addr [10] }),
    .Y(_02550_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07249_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02550_ }),
    .Y(wb_xram_adr[12])
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _07250_ (
    .A({ wb_xram_adr[8], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out , wb_xram_adr[11], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out , wb_xram_adr[12], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02551_)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07251_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [10], \u_wb_gmac_tx.wbo_addr [8], ext_reg_addr[10], \u_wb_gmac_rx.wbo_addr [8] }),
    .Y(_02552_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07252_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02552_ }),
    .Y(wb_xram_adr[10])
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _07253_ (
    .A({ wb_xram_ack, wb_xram_stb, _02543_ }),
    .Y(_02553_)
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) _07254_ (
    .A({ _02553_, wb_xram_adr[7], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out , wb_xram_adr[10], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02554_)
  );
  \$lut  #(
    .LUT(64'hb0bb00000000b0bb),
    .WIDTH(32'h00000006)
  ) _07255_ (
    .A({ wb_xram_adr[6], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out , wb_xram_adr[13], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out , wb_xram_adr[14] }),
    .Y(_02555_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _07256_ (
    .A({ _01449_, _01445_, _01441_, _01447_, _01439_ }),
    .Y(_02556_)
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _07257_ (
    .A({ _02556_, _02551_, _02547_, _02554_, _02555_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_00819_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07258_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [0], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[0] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _07259_ (
    .A({ _02556_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0] }),
    .Y(_00820_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07260_ (
    .A({ _02551_, _02547_, wb_xram_wr, _02555_, _02554_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02557_)
  );
  \$lut  #(
    .LUT(32'haaaa3cc3),
    .WIDTH(32'h00000005)
  ) _07261_ (
    .A({ _02556_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [1], _02557_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_00821_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07262_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [2], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[2] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fc0fc03),
    .WIDTH(32'h00000006)
  ) _07263_ (
    .A({ _02556_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [2:1], _02557_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_00822_)
  );
  \$lut  #(
    .LUT(32'h7f80fe01),
    .WIDTH(32'h00000005)
  ) _07264_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [1], _02557_ }),
    .Y(_02558_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07265_ (
    .A({ _02556_, _02558_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_00823_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _07266_ (
    .A({ _01449_, _01445_, _01441_, _01439_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07267_ (
    .A({ \u_wb_crossbar.slave_busy [4], _01442_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack  }),
    .Y(_00912_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07268_ (
    .A({ _00912_, _01443_ }),
    .Y(_00826_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07269_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02559_)
  );
  \$lut  #(
    .LUT(64'h3355fffff0f0f0f0),
    .WIDTH(32'h00000006)
  ) _07270_ (
    .A({ _01447_, _01439_, _01441_, _02559_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0] }),
    .Y(_02560_)
  );
  \$lut  #(
    .LUT(32'hf0ccffaa),
    .WIDTH(32'h00000005)
  ) _07271_ (
    .A({ _01441_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02561_)
  );
  \$lut  #(
    .LUT(64'h0f0f0f0fff33ff55),
    .WIDTH(32'h00000006)
  ) _07272_ (
    .A({ _01439_, _01441_, _01447_, _02561_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02562_)
  );
  \$lut  #(
    .LUT(64'h0000ffff00ef00ef),
    .WIDTH(32'h00000006)
  ) _07273_ (
    .A({ _01449_, _02560_, _02562_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _01441_ }),
    .Y(_00827_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07274_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [1] }),
    .Y(_02563_)
  );
  \$lut  #(
    .LUT(32'h0f33ff55),
    .WIDTH(32'h00000005)
  ) _07275_ (
    .A({ _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02564_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07276_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02565_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f0ff33ff55),
    .WIDTH(32'h00000006)
  ) _07277_ (
    .A({ _01439_, _01441_, _01447_, _02565_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02566_)
  );
  \$lut  #(
    .LUT(32'h33550f0f),
    .WIDTH(32'h00000005)
  ) _07278_ (
    .A({ _01449_, _01441_, _02566_, _02563_, _02564_ }),
    .Y(_00828_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07279_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02567_)
  );
  \$lut  #(
    .LUT(64'h3355fffff0f0f0f0),
    .WIDTH(32'h00000006)
  ) _07280_ (
    .A({ _01447_, _01439_, _01441_, _02567_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2] }),
    .Y(_02568_)
  );
  \$lut  #(
    .LUT(32'hffccf0aa),
    .WIDTH(32'h00000005)
  ) _07281_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02569_)
  );
  \$lut  #(
    .LUT(64'h0f0f0f0fff33ff55),
    .WIDTH(32'h00000006)
  ) _07282_ (
    .A({ _01439_, _01441_, _01447_, _02569_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02570_)
  );
  \$lut  #(
    .LUT(64'h0000ffff00bf00bf),
    .WIDTH(32'h00000006)
  ) _07283_ (
    .A({ _01449_, _02568_, _02570_, _01441_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_00829_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07284_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [3] }),
    .Y(_02571_)
  );
  \$lut  #(
    .LUT(32'h0f33ff55),
    .WIDTH(32'h00000005)
  ) _07285_ (
    .A({ _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02572_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07286_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02573_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f0ff33ff55),
    .WIDTH(32'h00000006)
  ) _07287_ (
    .A({ _01439_, _01441_, _01447_, _02573_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02574_)
  );
  \$lut  #(
    .LUT(32'h33550f0f),
    .WIDTH(32'h00000005)
  ) _07288_ (
    .A({ _01449_, _01441_, _02574_, _02571_, _02572_ }),
    .Y(_00830_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07289_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4] }),
    .Y(_02575_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07290_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02576_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07291_ (
    .A({ _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02577_)
  );
  \$lut  #(
    .LUT(64'h33ffff55ffff0f0f),
    .WIDTH(32'h00000006)
  ) _07292_ (
    .A({ _01449_, _01447_, _01441_, _02577_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02578_)
  );
  \$lut  #(
    .LUT(32'h33550f0f),
    .WIDTH(32'h00000005)
  ) _07293_ (
    .A({ _01439_, _01449_, _02578_, _02575_, _02576_ }),
    .Y(_00831_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07294_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5] }),
    .Y(_02579_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07295_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02580_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07296_ (
    .A({ _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02581_)
  );
  \$lut  #(
    .LUT(64'h33ffff55ffff0f0f),
    .WIDTH(32'h00000006)
  ) _07297_ (
    .A({ _01449_, _01447_, _01441_, _02581_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02582_)
  );
  \$lut  #(
    .LUT(32'h33550f0f),
    .WIDTH(32'h00000005)
  ) _07298_ (
    .A({ _01439_, _01449_, _02582_, _02579_, _02580_ }),
    .Y(_00832_)
  );
  \$lut  #(
    .LUT(32'h0f5533ff),
    .WIDTH(32'h00000005)
  ) _07299_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02583_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07300_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02584_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07301_ (
    .A({ _01447_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02585_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f0ff33ff55),
    .WIDTH(32'h00000006)
  ) _07302_ (
    .A({ _01439_, _01441_, _01447_, _02585_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02586_)
  );
  \$lut  #(
    .LUT(32'h33550f0f),
    .WIDTH(32'h00000005)
  ) _07303_ (
    .A({ _01449_, _01441_, _02586_, _02583_, _02584_ }),
    .Y(_00833_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07304_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02587_)
  );
  \$lut  #(
    .LUT(32'h0f33ff55),
    .WIDTH(32'h00000005)
  ) _07305_ (
    .A({ _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02588_)
  );
  \$lut  #(
    .LUT(32'h0f5533ff),
    .WIDTH(32'h00000005)
  ) _07306_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02589_)
  );
  \$lut  #(
    .LUT(32'h0f33ff55),
    .WIDTH(32'h00000005)
  ) _07307_ (
    .A({ _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02590_)
  );
  \$lut  #(
    .LUT(64'h3333555500ff0f0f),
    .WIDTH(32'h00000006)
  ) _07308_ (
    .A({ _01441_, _01449_, _02587_, _02588_, _02589_, _02590_ }),
    .Y(_00834_)
  );
  \$lut  #(
    .LUT(64'h000000000f55ff33),
    .WIDTH(32'h00000006)
  ) _07309_ (
    .A({ _01439_, _01449_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0] }),
    .Y(_02591_)
  );
  \$lut  #(
    .LUT(64'h0f0f335500000000),
    .WIDTH(32'h00000006)
  ) _07310_ (
    .A({ _01439_, _01449_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02592_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07311_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02593_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f0ff33ff55),
    .WIDTH(32'h00000006)
  ) _07312_ (
    .A({ _01449_, _01439_, _01447_, _02593_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02594_)
  );
  \$lut  #(
    .LUT(16'h110f),
    .WIDTH(32'h00000004)
  ) _07313_ (
    .A({ _01441_, _02594_, _02591_, _02592_ }),
    .Y(_00835_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07314_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02595_)
  );
  \$lut  #(
    .LUT(64'hf0f0f0f0ff33ff55),
    .WIDTH(32'h00000006)
  ) _07315_ (
    .A({ _01449_, _01439_, _01447_, _02595_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02596_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07316_ (
    .A({ _01449_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1] }),
    .Y(_02597_)
  );
  \$lut  #(
    .LUT(64'h33550f0fffffff00),
    .WIDTH(32'h00000006)
  ) _07317_ (
    .A({ _01439_, _02597_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02598_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07318_ (
    .A({ _01441_, _02596_, _02598_ }),
    .Y(_00836_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _07319_ (
    .A({ _01449_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02599_)
  );
  \$lut  #(
    .LUT(64'h0f0f0f0fff33ff55),
    .WIDTH(32'h00000006)
  ) _07320_ (
    .A({ _01439_, _01449_, _01447_, _02599_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02600_)
  );
  \$lut  #(
    .LUT(64'hff003333f0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07321_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02601_)
  );
  \$lut  #(
    .LUT(64'h0ff00f0fffff3355),
    .WIDTH(32'h00000006)
  ) _07322_ (
    .A({ _01449_, _01447_, _01439_, _02601_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02602_)
  );
  \$lut  #(
    .LUT(8'h35),
    .WIDTH(32'h00000003)
  ) _07323_ (
    .A({ _01441_, _02600_, _02602_ }),
    .Y(_00837_)
  );
  \$lut  #(
    .LUT(64'hf0cc00aa00000000),
    .WIDTH(32'h00000006)
  ) _07324_ (
    .A({ _01449_, _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02603_)
  );
  \$lut  #(
    .LUT(64'hff33ffffffff0f55),
    .WIDTH(32'h00000006)
  ) _07325_ (
    .A({ _01447_, _01449_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02604_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07326_ (
    .A({ _01449_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3] }),
    .Y(_02605_)
  );
  \$lut  #(
    .LUT(64'h33550f0fffffff00),
    .WIDTH(32'h00000006)
  ) _07327_ (
    .A({ _01439_, _02605_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02606_)
  );
  \$lut  #(
    .LUT(16'h0fbb),
    .WIDTH(32'h00000004)
  ) _07328_ (
    .A({ _01441_, _02606_, _02604_, _02603_ }),
    .Y(_00838_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07329_ (
    .A({ _01438_, _01446_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02607_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07330_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02608_)
  );
  \$lut  #(
    .LUT(64'hffff55ff33ff0f00),
    .WIDTH(32'h00000006)
  ) _07331_ (
    .A({ _02608_, _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02609_)
  );
  \$lut  #(
    .LUT(64'hf0f0888800ff00ff),
    .WIDTH(32'h00000006)
  ) _07332_ (
    .A({ _01449_, _01440_, _02609_, _02607_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out , _01439_ }),
    .Y(_00839_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07333_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02610_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07334_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02611_)
  );
  \$lut  #(
    .LUT(64'hffff55ff33ff0f00),
    .WIDTH(32'h00000006)
  ) _07335_ (
    .A({ _02611_, _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02612_)
  );
  \$lut  #(
    .LUT(64'h88880f0f00ff00ff),
    .WIDTH(32'h00000006)
  ) _07336_ (
    .A({ _01449_, _01441_, _02612_, _02610_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out , _01439_ }),
    .Y(_00840_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07337_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02613_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07338_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02614_)
  );
  \$lut  #(
    .LUT(64'hffff55ff33ff0f00),
    .WIDTH(32'h00000006)
  ) _07339_ (
    .A({ _02614_, _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02615_)
  );
  \$lut  #(
    .LUT(64'h88880f0f00ff00ff),
    .WIDTH(32'h00000006)
  ) _07340_ (
    .A({ _01449_, _01441_, _02615_, _02613_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out , _01439_ }),
    .Y(_00841_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07341_ (
    .A({ _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [15], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02616_)
  );
  \$lut  #(
    .LUT(16'h05f3),
    .WIDTH(32'h00000004)
  ) _07342_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02617_)
  );
  \$lut  #(
    .LUT(64'hffff55ff33ff0f00),
    .WIDTH(32'h00000006)
  ) _07343_ (
    .A({ _02617_, _01447_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02618_)
  );
  \$lut  #(
    .LUT(64'h88880f0f00ff00ff),
    .WIDTH(32'h00000006)
  ) _07344_ (
    .A({ _01449_, _01441_, _02618_, _02616_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out , _01439_ }),
    .Y(_00842_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07345_ (
    .A({ _01449_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02619_)
  );
  \$lut  #(
    .LUT(64'h33030300000a0003),
    .WIDTH(32'h00000006)
  ) _07346_ (
    .A({ _01439_, _01441_, _01449_, _01447_, _02619_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_00843_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07347_ (
    .A({ _01449_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02620_)
  );
  \$lut  #(
    .LUT(64'h33030300000a0003),
    .WIDTH(32'h00000006)
  ) _07348_ (
    .A({ _01439_, _01441_, _01449_, _01447_, _02620_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_00844_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07349_ (
    .A({ _01449_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02621_)
  );
  \$lut  #(
    .LUT(64'h33030300000a0003),
    .WIDTH(32'h00000006)
  ) _07350_ (
    .A({ _01439_, _01441_, _01449_, _01447_, _02621_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_00845_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07351_ (
    .A({ _01449_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02622_)
  );
  \$lut  #(
    .LUT(64'h33030300000a0003),
    .WIDTH(32'h00000006)
  ) _07352_ (
    .A({ _01439_, _01441_, _01449_, _01447_, _02622_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_00846_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07353_ (
    .A({ _01449_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02623_)
  );
  \$lut  #(
    .LUT(64'h33030300000a0003),
    .WIDTH(32'h00000006)
  ) _07354_ (
    .A({ _01439_, _01441_, _01449_, _01447_, _02623_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_00847_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07355_ (
    .A({ _01449_, _01441_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [5], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02624_)
  );
  \$lut  #(
    .LUT(64'h33030300000a0003),
    .WIDTH(32'h00000006)
  ) _07356_ (
    .A({ _01439_, _01441_, _01449_, _01447_, _02624_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_00848_)
  );
  \$lut  #(
    .LUT(64'h0f0fff33ffff55ff),
    .WIDTH(32'h00000006)
  ) _07357_ (
    .A({ _01439_, _01441_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02625_)
  );
  \$lut  #(
    .LUT(64'h00f000cc000000aa),
    .WIDTH(32'h00000006)
  ) _07358_ (
    .A({ _01441_, _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02626_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _07359_ (
    .A({ _01449_, _02625_, _02626_ }),
    .Y(_00849_)
  );
  \$lut  #(
    .LUT(64'h0f0fff33ffff55ff),
    .WIDTH(32'h00000006)
  ) _07360_ (
    .A({ _01439_, _01441_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02627_)
  );
  \$lut  #(
    .LUT(64'h00f000cc000000aa),
    .WIDTH(32'h00000006)
  ) _07361_ (
    .A({ _01441_, _01439_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02628_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _07362_ (
    .A({ _01449_, _02627_, _02628_ }),
    .Y(_00850_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07363_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02629_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07364_ (
    .A({ _01439_, _01441_, _01449_, _02629_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_00851_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07365_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02630_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07366_ (
    .A({ _01439_, _01441_, _01449_, _02630_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_00852_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07367_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02631_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07368_ (
    .A({ _01439_, _01441_, _01449_, _02631_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_00853_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07369_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02632_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07370_ (
    .A({ _01439_, _01441_, _01449_, _02632_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_00854_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07371_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02633_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07372_ (
    .A({ _01439_, _01441_, _01449_, _02633_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_00855_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07373_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_02634_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07374_ (
    .A({ _01439_, _01441_, _01449_, _02634_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_00856_)
  );
  \$lut  #(
    .LUT(64'h00ffcccc0f0f5555),
    .WIDTH(32'h00000006)
  ) _07375_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_02635_)
  );
  \$lut  #(
    .LUT(64'haa03030000300c00),
    .WIDTH(32'h00000006)
  ) _07376_ (
    .A({ _01439_, _01441_, _01449_, _02635_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_00857_)
  );
  \$lut  #(
    .LUT(64'hff003333f0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07377_ (
    .A({ _01441_, _01439_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [15], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02636_)
  );
  \$lut  #(
    .LUT(64'haa3000033000c000),
    .WIDTH(32'h00000006)
  ) _07378_ (
    .A({ _01441_, _01439_, _01449_, _02636_, _01447_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_00858_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _07379_ (
    .A({ _01452_, _01450_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _07380_ (
    .A({ _01456_, _01450_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07381_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [0], \u_eth_dut.u_mac_txfifo.mem[4] [0], \u_eth_dut.u_mac_txfifo.mem[1] [0], \u_eth_dut.u_mac_txfifo.mem[0] [0] }),
    .Y(_02637_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07382_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [0], \u_eth_dut.u_mac_txfifo.mem[12] [0], \u_eth_dut.u_mac_txfifo.mem[9] [0], \u_eth_dut.u_mac_txfifo.mem[8] [0] }),
    .Y(_02638_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07383_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [0], \u_eth_dut.u_mac_txfifo.mem[3] [0], \u_eth_dut.u_mac_txfifo.mem[6] [0], \u_eth_dut.u_mac_txfifo.mem[7] [0] }),
    .Y(_02639_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07384_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [0], \u_eth_dut.u_mac_txfifo.mem[14] [0], \u_eth_dut.u_mac_txfifo.mem[11] [0], \u_eth_dut.u_mac_txfifo.mem[10] [0] }),
    .Y(_02640_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07385_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02637_, _02638_, _02639_, _02640_ }),
    .Y(_02641_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07386_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [0], \u_eth_dut.u_mac_txfifo.mem[20] [0], \u_eth_dut.u_mac_txfifo.mem[17] [0], \u_eth_dut.u_mac_txfifo.mem[16] [0] }),
    .Y(_02642_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07387_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [0], \u_eth_dut.u_mac_txfifo.mem[28] [0], \u_eth_dut.u_mac_txfifo.mem[25] [0], \u_eth_dut.u_mac_txfifo.mem[24] [0] }),
    .Y(_02643_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07388_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [0], \u_eth_dut.u_mac_txfifo.mem[22] [0], \u_eth_dut.u_mac_txfifo.mem[19] [0], \u_eth_dut.u_mac_txfifo.mem[18] [0] }),
    .Y(_02644_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07389_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [0], \u_eth_dut.u_mac_txfifo.mem[30] [0], \u_eth_dut.u_mac_txfifo.mem[27] [0], \u_eth_dut.u_mac_txfifo.mem[26] [0] }),
    .Y(_02645_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07390_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02642_, _02643_, _02644_, _02645_ }),
    .Y(_02646_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07391_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02641_, _02646_ }),
    .Y(_00859_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07392_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [1], \u_eth_dut.u_mac_txfifo.mem[4] [1], \u_eth_dut.u_mac_txfifo.mem[1] [1], \u_eth_dut.u_mac_txfifo.mem[0] [1] }),
    .Y(_02647_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07393_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [1], \u_eth_dut.u_mac_txfifo.mem[12] [1], \u_eth_dut.u_mac_txfifo.mem[9] [1], \u_eth_dut.u_mac_txfifo.mem[8] [1] }),
    .Y(_02648_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07394_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [1], \u_eth_dut.u_mac_txfifo.mem[3] [1], \u_eth_dut.u_mac_txfifo.mem[6] [1], \u_eth_dut.u_mac_txfifo.mem[7] [1] }),
    .Y(_02649_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07395_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [1], \u_eth_dut.u_mac_txfifo.mem[14] [1], \u_eth_dut.u_mac_txfifo.mem[11] [1], \u_eth_dut.u_mac_txfifo.mem[10] [1] }),
    .Y(_02650_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07396_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02647_, _02648_, _02649_, _02650_ }),
    .Y(_02651_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07397_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [1], \u_eth_dut.u_mac_txfifo.mem[20] [1], \u_eth_dut.u_mac_txfifo.mem[17] [1], \u_eth_dut.u_mac_txfifo.mem[16] [1] }),
    .Y(_02652_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07398_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [1], \u_eth_dut.u_mac_txfifo.mem[28] [1], \u_eth_dut.u_mac_txfifo.mem[25] [1], \u_eth_dut.u_mac_txfifo.mem[24] [1] }),
    .Y(_02653_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07399_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [1], \u_eth_dut.u_mac_txfifo.mem[22] [1], \u_eth_dut.u_mac_txfifo.mem[19] [1], \u_eth_dut.u_mac_txfifo.mem[18] [1] }),
    .Y(_02654_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07400_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [1], \u_eth_dut.u_mac_txfifo.mem[30] [1], \u_eth_dut.u_mac_txfifo.mem[27] [1], \u_eth_dut.u_mac_txfifo.mem[26] [1] }),
    .Y(_02655_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07401_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02652_, _02653_, _02654_, _02655_ }),
    .Y(_02656_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07402_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02651_, _02656_ }),
    .Y(_00860_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07403_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [2], \u_eth_dut.u_mac_txfifo.mem[4] [2], \u_eth_dut.u_mac_txfifo.mem[1] [2], \u_eth_dut.u_mac_txfifo.mem[0] [2] }),
    .Y(_02657_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07404_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [2], \u_eth_dut.u_mac_txfifo.mem[12] [2], \u_eth_dut.u_mac_txfifo.mem[9] [2], \u_eth_dut.u_mac_txfifo.mem[8] [2] }),
    .Y(_02658_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07405_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [2], \u_eth_dut.u_mac_txfifo.mem[3] [2], \u_eth_dut.u_mac_txfifo.mem[6] [2], \u_eth_dut.u_mac_txfifo.mem[7] [2] }),
    .Y(_02659_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07406_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [2], \u_eth_dut.u_mac_txfifo.mem[14] [2], \u_eth_dut.u_mac_txfifo.mem[11] [2], \u_eth_dut.u_mac_txfifo.mem[10] [2] }),
    .Y(_02660_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07407_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02657_, _02658_, _02659_, _02660_ }),
    .Y(_02661_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07408_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [2], \u_eth_dut.u_mac_txfifo.mem[20] [2], \u_eth_dut.u_mac_txfifo.mem[17] [2], \u_eth_dut.u_mac_txfifo.mem[16] [2] }),
    .Y(_02662_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07409_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [2], \u_eth_dut.u_mac_txfifo.mem[28] [2], \u_eth_dut.u_mac_txfifo.mem[25] [2], \u_eth_dut.u_mac_txfifo.mem[24] [2] }),
    .Y(_02663_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07410_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [2], \u_eth_dut.u_mac_txfifo.mem[22] [2], \u_eth_dut.u_mac_txfifo.mem[19] [2], \u_eth_dut.u_mac_txfifo.mem[18] [2] }),
    .Y(_02664_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07411_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [2], \u_eth_dut.u_mac_txfifo.mem[30] [2], \u_eth_dut.u_mac_txfifo.mem[27] [2], \u_eth_dut.u_mac_txfifo.mem[26] [2] }),
    .Y(_02665_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07412_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02662_, _02663_, _02664_, _02665_ }),
    .Y(_02666_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07413_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02661_, _02666_ }),
    .Y(_00861_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07414_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [3], \u_eth_dut.u_mac_txfifo.mem[4] [3], \u_eth_dut.u_mac_txfifo.mem[1] [3], \u_eth_dut.u_mac_txfifo.mem[0] [3] }),
    .Y(_02667_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07415_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [3], \u_eth_dut.u_mac_txfifo.mem[20] [3], \u_eth_dut.u_mac_txfifo.mem[17] [3], \u_eth_dut.u_mac_txfifo.mem[16] [3] }),
    .Y(_02668_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07416_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [3], \u_eth_dut.u_mac_txfifo.mem[3] [3], \u_eth_dut.u_mac_txfifo.mem[6] [3], \u_eth_dut.u_mac_txfifo.mem[7] [3] }),
    .Y(_02669_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07417_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [3], \u_eth_dut.u_mac_txfifo.mem[22] [3], \u_eth_dut.u_mac_txfifo.mem[19] [3], \u_eth_dut.u_mac_txfifo.mem[18] [3] }),
    .Y(_02670_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07418_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02667_, _02668_, _02669_, _02670_ }),
    .Y(_02671_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07419_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [3], \u_eth_dut.u_mac_txfifo.mem[12] [3], \u_eth_dut.u_mac_txfifo.mem[9] [3], \u_eth_dut.u_mac_txfifo.mem[8] [3] }),
    .Y(_02672_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07420_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [3], \u_eth_dut.u_mac_txfifo.mem[28] [3], \u_eth_dut.u_mac_txfifo.mem[25] [3], \u_eth_dut.u_mac_txfifo.mem[24] [3] }),
    .Y(_02673_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07421_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [3], \u_eth_dut.u_mac_txfifo.mem[14] [3], \u_eth_dut.u_mac_txfifo.mem[11] [3], \u_eth_dut.u_mac_txfifo.mem[10] [3] }),
    .Y(_02674_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07422_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [3], \u_eth_dut.u_mac_txfifo.mem[30] [3], \u_eth_dut.u_mac_txfifo.mem[27] [3], \u_eth_dut.u_mac_txfifo.mem[26] [3] }),
    .Y(_02675_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07423_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02672_, _02673_, _02674_, _02675_ }),
    .Y(_02676_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07424_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02671_, _02676_ }),
    .Y(_00862_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07425_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [4], \u_eth_dut.u_mac_txfifo.mem[4] [4], \u_eth_dut.u_mac_txfifo.mem[1] [4], \u_eth_dut.u_mac_txfifo.mem[0] [4] }),
    .Y(_02677_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07426_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [4], \u_eth_dut.u_mac_txfifo.mem[12] [4], \u_eth_dut.u_mac_txfifo.mem[9] [4], \u_eth_dut.u_mac_txfifo.mem[8] [4] }),
    .Y(_02678_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07427_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [4], \u_eth_dut.u_mac_txfifo.mem[3] [4], \u_eth_dut.u_mac_txfifo.mem[6] [4], \u_eth_dut.u_mac_txfifo.mem[7] [4] }),
    .Y(_02679_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07428_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [4], \u_eth_dut.u_mac_txfifo.mem[14] [4], \u_eth_dut.u_mac_txfifo.mem[11] [4], \u_eth_dut.u_mac_txfifo.mem[10] [4] }),
    .Y(_02680_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07429_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02677_, _02678_, _02679_, _02680_ }),
    .Y(_02681_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07430_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [4], \u_eth_dut.u_mac_txfifo.mem[20] [4], \u_eth_dut.u_mac_txfifo.mem[17] [4], \u_eth_dut.u_mac_txfifo.mem[16] [4] }),
    .Y(_02682_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07431_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [4], \u_eth_dut.u_mac_txfifo.mem[28] [4], \u_eth_dut.u_mac_txfifo.mem[25] [4], \u_eth_dut.u_mac_txfifo.mem[24] [4] }),
    .Y(_02683_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07432_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [4], \u_eth_dut.u_mac_txfifo.mem[22] [4], \u_eth_dut.u_mac_txfifo.mem[19] [4], \u_eth_dut.u_mac_txfifo.mem[18] [4] }),
    .Y(_02684_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07433_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [4], \u_eth_dut.u_mac_txfifo.mem[30] [4], \u_eth_dut.u_mac_txfifo.mem[27] [4], \u_eth_dut.u_mac_txfifo.mem[26] [4] }),
    .Y(_02685_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07434_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02682_, _02683_, _02684_, _02685_ }),
    .Y(_02686_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07435_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02681_, _02686_ }),
    .Y(_00863_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07436_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [5], \u_eth_dut.u_mac_txfifo.mem[4] [5], \u_eth_dut.u_mac_txfifo.mem[1] [5], \u_eth_dut.u_mac_txfifo.mem[0] [5] }),
    .Y(_02687_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07437_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [5], \u_eth_dut.u_mac_txfifo.mem[12] [5], \u_eth_dut.u_mac_txfifo.mem[9] [5], \u_eth_dut.u_mac_txfifo.mem[8] [5] }),
    .Y(_02688_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07438_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [5], \u_eth_dut.u_mac_txfifo.mem[3] [5], \u_eth_dut.u_mac_txfifo.mem[6] [5], \u_eth_dut.u_mac_txfifo.mem[7] [5] }),
    .Y(_02689_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07439_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [5], \u_eth_dut.u_mac_txfifo.mem[14] [5], \u_eth_dut.u_mac_txfifo.mem[11] [5], \u_eth_dut.u_mac_txfifo.mem[10] [5] }),
    .Y(_02690_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07440_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02687_, _02688_, _02689_, _02690_ }),
    .Y(_02691_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07441_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [5], \u_eth_dut.u_mac_txfifo.mem[20] [5], \u_eth_dut.u_mac_txfifo.mem[17] [5], \u_eth_dut.u_mac_txfifo.mem[16] [5] }),
    .Y(_02692_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07442_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [5], \u_eth_dut.u_mac_txfifo.mem[28] [5], \u_eth_dut.u_mac_txfifo.mem[25] [5], \u_eth_dut.u_mac_txfifo.mem[24] [5] }),
    .Y(_02693_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07443_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [5], \u_eth_dut.u_mac_txfifo.mem[22] [5], \u_eth_dut.u_mac_txfifo.mem[19] [5], \u_eth_dut.u_mac_txfifo.mem[18] [5] }),
    .Y(_02694_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07444_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [5], \u_eth_dut.u_mac_txfifo.mem[30] [5], \u_eth_dut.u_mac_txfifo.mem[27] [5], \u_eth_dut.u_mac_txfifo.mem[26] [5] }),
    .Y(_02695_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07445_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02692_, _02693_, _02694_, _02695_ }),
    .Y(_02696_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07446_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02691_, _02696_ }),
    .Y(_00864_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07447_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [6], \u_eth_dut.u_mac_txfifo.mem[4] [6], \u_eth_dut.u_mac_txfifo.mem[1] [6], \u_eth_dut.u_mac_txfifo.mem[0] [6] }),
    .Y(_02697_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07448_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [6], \u_eth_dut.u_mac_txfifo.mem[20] [6], \u_eth_dut.u_mac_txfifo.mem[17] [6], \u_eth_dut.u_mac_txfifo.mem[16] [6] }),
    .Y(_02698_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07449_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [6], \u_eth_dut.u_mac_txfifo.mem[3] [6], \u_eth_dut.u_mac_txfifo.mem[6] [6], \u_eth_dut.u_mac_txfifo.mem[7] [6] }),
    .Y(_02699_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07450_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [6], \u_eth_dut.u_mac_txfifo.mem[22] [6], \u_eth_dut.u_mac_txfifo.mem[19] [6], \u_eth_dut.u_mac_txfifo.mem[18] [6] }),
    .Y(_02700_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07451_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02697_, _02698_, _02699_, _02700_ }),
    .Y(_02701_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07452_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [6], \u_eth_dut.u_mac_txfifo.mem[12] [6], \u_eth_dut.u_mac_txfifo.mem[9] [6], \u_eth_dut.u_mac_txfifo.mem[8] [6] }),
    .Y(_02702_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07453_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [6], \u_eth_dut.u_mac_txfifo.mem[28] [6], \u_eth_dut.u_mac_txfifo.mem[25] [6], \u_eth_dut.u_mac_txfifo.mem[24] [6] }),
    .Y(_02703_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07454_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [6], \u_eth_dut.u_mac_txfifo.mem[14] [6], \u_eth_dut.u_mac_txfifo.mem[11] [6], \u_eth_dut.u_mac_txfifo.mem[10] [6] }),
    .Y(_02704_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07455_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [6], \u_eth_dut.u_mac_txfifo.mem[30] [6], \u_eth_dut.u_mac_txfifo.mem[27] [6], \u_eth_dut.u_mac_txfifo.mem[26] [6] }),
    .Y(_02705_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07456_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02702_, _02703_, _02704_, _02705_ }),
    .Y(_02706_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07457_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02701_, _02706_ }),
    .Y(_00865_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07458_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[5] [7], \u_eth_dut.u_mac_txfifo.mem[4] [7], \u_eth_dut.u_mac_txfifo.mem[1] [7], \u_eth_dut.u_mac_txfifo.mem[0] [7] }),
    .Y(_02707_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07459_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[13] [7], \u_eth_dut.u_mac_txfifo.mem[12] [7], \u_eth_dut.u_mac_txfifo.mem[9] [7], \u_eth_dut.u_mac_txfifo.mem[8] [7] }),
    .Y(_02708_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07460_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.mem[2] [7], \u_eth_dut.u_mac_txfifo.mem[3] [7], \u_eth_dut.u_mac_txfifo.mem[6] [7], \u_eth_dut.u_mac_txfifo.mem[7] [7] }),
    .Y(_02709_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07461_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[15] [7], \u_eth_dut.u_mac_txfifo.mem[14] [7], \u_eth_dut.u_mac_txfifo.mem[11] [7], \u_eth_dut.u_mac_txfifo.mem[10] [7] }),
    .Y(_02710_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07462_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02707_, _02708_, _02709_, _02710_ }),
    .Y(_02711_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07463_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[21] [7], \u_eth_dut.u_mac_txfifo.mem[20] [7], \u_eth_dut.u_mac_txfifo.mem[17] [7], \u_eth_dut.u_mac_txfifo.mem[16] [7] }),
    .Y(_02712_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07464_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[29] [7], \u_eth_dut.u_mac_txfifo.mem[28] [7], \u_eth_dut.u_mac_txfifo.mem[25] [7], \u_eth_dut.u_mac_txfifo.mem[24] [7] }),
    .Y(_02713_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07465_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[23] [7], \u_eth_dut.u_mac_txfifo.mem[22] [7], \u_eth_dut.u_mac_txfifo.mem[19] [7], \u_eth_dut.u_mac_txfifo.mem[18] [7] }),
    .Y(_02714_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07466_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.mem[31] [7], \u_eth_dut.u_mac_txfifo.mem[30] [7], \u_eth_dut.u_mac_txfifo.mem[27] [7], \u_eth_dut.u_mac_txfifo.mem[26] [7] }),
    .Y(_02715_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07467_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [3], _02712_, _02713_, _02714_, _02715_ }),
    .Y(_02716_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07468_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], _02711_, _02716_ }),
    .Y(_00866_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _07469_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [1] }),
    .Y(_00871_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _07470_ (
    .A({ \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0], _00871_ }),
    .Y(_00867_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _07471_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [3:2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [1] }),
    .Y(_00868_)
  );
  \$lut  #(
    .LUT(32'h007fff80),
    .WIDTH(32'h00000005)
  ) _07472_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4:3], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2:1] }),
    .Y(_00869_)
  );
  \$lut  #(
    .LUT(64'h00007fffffff8000),
    .WIDTH(32'h00000006)
  ) _07473_ (
    .A({ \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5], \u_eth_dut.u_mac_txfifo.rd_ptr [4], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [3:1] }),
    .Y(_00870_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _07474_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [3], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [2:1] }),
    .Y(_00872_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _07475_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [4], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [3:1] }),
    .Y(_00873_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _07476_ (
    .A({ \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.rd_ptr [4:1] }),
    .Y(_00874_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _07477_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [4], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [2:1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [5], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0] }),
    .Y(_02717_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _07478_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [8:6], _02717_ }),
    .Y(_02718_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _07479_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [12:9], _02718_ }),
    .Y(_02719_)
  );
  \$lut  #(
    .LUT(32'h7f800000),
    .WIDTH(32'h00000005)
  ) _07480_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [15:13], _02719_ }),
    .Y(_00881_)
  );
  \$lut  #(
    .LUT(16'h7800),
    .WIDTH(32'h00000004)
  ) _07481_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [14:13], _02719_ }),
    .Y(_00880_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _07482_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [13], _02719_ }),
    .Y(_00879_)
  );
  \$lut  #(
    .LUT(64'h7fff800000000000),
    .WIDTH(32'h00000006)
  ) _07483_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [12:9], _02718_ }),
    .Y(_00878_)
  );
  \$lut  #(
    .LUT(32'h7f800000),
    .WIDTH(32'h00000005)
  ) _07484_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [11:9], _02718_ }),
    .Y(_00877_)
  );
  \$lut  #(
    .LUT(16'h7800),
    .WIDTH(32'h00000004)
  ) _07485_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [10:9], _02718_ }),
    .Y(_00876_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _07486_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [9], _02718_ }),
    .Y(_00890_)
  );
  \$lut  #(
    .LUT(32'h7f800000),
    .WIDTH(32'h00000005)
  ) _07487_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [8:6], _02717_ }),
    .Y(_00889_)
  );
  \$lut  #(
    .LUT(16'h7800),
    .WIDTH(32'h00000004)
  ) _07488_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [7:6], _02717_ }),
    .Y(_00888_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _07489_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [6], _02717_ }),
    .Y(_00887_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _07490_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [5:4], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [2:1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0] }),
    .Y(_02720_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07491_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , _02720_ }),
    .Y(_00886_)
  );
  \$lut  #(
    .LUT(64'h7fff800000000000),
    .WIDTH(32'h00000006)
  ) _07492_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [4], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [2:1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0] }),
    .Y(_00885_)
  );
  \$lut  #(
    .LUT(32'h7f800000),
    .WIDTH(32'h00000005)
  ) _07493_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3:0] }),
    .Y(_00884_)
  );
  \$lut  #(
    .LUT(16'h7800),
    .WIDTH(32'h00000004)
  ) _07494_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [2:0] }),
    .Y(_00883_)
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) _07495_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [1:0] }),
    .Y(_00882_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07496_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0] }),
    .Y(_00875_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _07497_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack , _00012_ }),
    .Y(_00891_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07498_ (
    .A({ phy_tx_en, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [5] }),
    .Y(_00893_)
  );
  \$lut  #(
    .LUT(64'hefefefef00ff0000),
    .WIDTH(32'h00000006)
  ) _07499_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [5:4], phy_tx_en, _01545_, \u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [7:6] }),
    .Y(_00894_)
  );
  \$lut  #(
    .LUT(16'h00fe),
    .WIDTH(32'h00000004)
  ) _07500_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , _00897_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg  }),
    .Y(_00895_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07501_ (
    .A({ _00891_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , _00897_ }),
    .Y(_00896_)
  );
  \$lut  #(
    .LUT(32'hfecffffe),
    .WIDTH(32'h00000005)
  ) _07502_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], _00012_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3] }),
    .Y(_00898_)
  );
  \$lut  #(
    .LUT(64'h0000bfffbfffbfff),
    .WIDTH(32'h00000006)
  ) _07503_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0], _01553_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2] }),
    .Y(_02721_)
  );
  \$lut  #(
    .LUT(32'h0000fbf0),
    .WIDTH(32'h00000005)
  ) _07504_ (
    .A({ _02721_, \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1] }),
    .Y(_02722_)
  );
  \$lut  #(
    .LUT(64'h000000ff00ff00ef),
    .WIDTH(32'h00000006)
  ) _07505_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], _02513_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3], _02722_ }),
    .Y(_02723_)
  );
  \$lut  #(
    .LUT(32'h0000cefc),
    .WIDTH(32'h00000005)
  ) _07506_ (
    .A({ _02723_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1] }),
    .Y(_00899_)
  );
  \$lut  #(
    .LUT(64'hffff0f05cc00ffff),
    .WIDTH(32'h00000006)
  ) _07507_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _02722_, _02512_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_02724_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _07508_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1], \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , _02721_ }),
    .Y(_02725_)
  );
  \$lut  #(
    .LUT(64'h00ff00ffffffb0b0),
    .WIDTH(32'h00000006)
  ) _07509_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _02721_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1] }),
    .Y(_02726_)
  );
  \$lut  #(
    .LUT(32'hf3a0f0cf),
    .WIDTH(32'h00000005)
  ) _07510_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3], _02726_ }),
    .Y(_02727_)
  );
  \$lut  #(
    .LUT(64'h5fcfccfc00000000),
    .WIDTH(32'h00000006)
  ) _07511_ (
    .A({ _02727_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2:1], _00012_, _02725_ }),
    .Y(_02728_)
  );
  \$lut  #(
    .LUT(32'hff010000),
    .WIDTH(32'h00000005)
  ) _07512_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , _02728_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3], _02724_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2] }),
    .Y(_00900_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07513_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _02722_ }),
    .Y(_02729_)
  );
  \$lut  #(
    .LUT(64'h0200003000000000),
    .WIDTH(32'h00000006)
  ) _07514_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4:3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_02730_)
  );
  \$lut  #(
    .LUT(64'h00ffffff003f3f2a),
    .WIDTH(32'h00000006)
  ) _07515_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3:2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], _02730_, _02511_, _02729_ }),
    .Y(_02731_)
  );
  \$lut  #(
    .LUT(32'h004f0000),
    .WIDTH(32'h00000005)
  ) _07516_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , _02731_, _02727_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], _02725_ }),
    .Y(_00901_)
  );
  \$lut  #(
    .LUT(64'h00f077ff00ff0f00),
    .WIDTH(32'h00000006)
  ) _07517_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02732_)
  );
  \$lut  #(
    .LUT(64'h1001000000000000),
    .WIDTH(32'h00000006)
  ) _07518_ (
    .A({ _02511_, \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_02733_)
  );
  \$lut  #(
    .LUT(64'hf0fc000a00000000),
    .WIDTH(32'h00000006)
  ) _07519_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3:2], _02733_, _02729_ }),
    .Y(_02734_)
  );
  \$lut  #(
    .LUT(16'hf400),
    .WIDTH(32'h00000004)
  ) _07520_ (
    .A({ _02734_, _02732_, \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1], _02725_ }),
    .Y(_00902_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _07521_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2], \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out , _02725_ }),
    .Y(_00903_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07522_ (
    .A({ _00898_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_00904_)
  );
  \$lut  #(
    .LUT(16'hac00),
    .WIDTH(32'h00000004)
  ) _07523_ (
    .A({ \u_wb_crossbar.master_busy [1], \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_ack, wb_xram_ack }),
    .Y(_02735_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07524_ (
    .A({ \u_wb_gmac_tx.state [0], _02735_ }),
    .Y(_02736_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07525_ (
    .A({ _02736_, \u_wb_gmac_tx.state [2] }),
    .Y(_02737_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _07526_ (
    .A({ \u_wb_gmac_tx.cnt [0], \u_wb_gmac_tx.cnt [1] }),
    .Y(_02738_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07527_ (
    .A({ _02738_, \u_wb_gmac_tx.cnt [2] }),
    .Y(_02739_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07528_ (
    .A({ _02739_, \u_wb_gmac_tx.cnt [3] }),
    .Y(_02740_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07529_ (
    .A({ _02740_, \u_wb_gmac_tx.cnt [4] }),
    .Y(_02741_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07530_ (
    .A({ _02741_, \u_wb_gmac_tx.cnt [5] }),
    .Y(_02742_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07531_ (
    .A({ _02742_, \u_wb_gmac_tx.cnt [6] }),
    .Y(_02743_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07532_ (
    .A({ _02743_, \u_wb_gmac_tx.cnt [7] }),
    .Y(_02744_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07533_ (
    .A({ _02744_, \u_wb_gmac_tx.cnt [8] }),
    .Y(_02745_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07534_ (
    .A({ _02745_, \u_wb_gmac_tx.cnt [9] }),
    .Y(_02746_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07535_ (
    .A({ _02746_, \u_wb_gmac_tx.cnt [10] }),
    .Y(_02747_)
  );
  \$lut  #(
    .LUT(32'h000e0000),
    .WIDTH(32'h00000005)
  ) _07536_ (
    .A({ _02747_, \u_wb_gmac_tx.cnt [12:11], _02736_, \u_wb_gmac_tx.state [2] }),
    .Y(_02748_)
  );
  \$lut  #(
    .LUT(64'hbbb0bbbb000b0000),
    .WIDTH(32'h00000006)
  ) _07537_ (
    .A({ \u_wb_gmac_tx.cnt [15], _02748_, \u_wb_gmac_tx.cnt [14:13], _02737_, \u_wb_gmac_tx.state [1] }),
    .Y(_00465_)
  );
  \$lut  #(
    .LUT(32'hb0bb0b00),
    .WIDTH(32'h00000005)
  ) _07538_ (
    .A({ \u_wb_gmac_tx.cnt [14], _02748_, \u_wb_gmac_tx.cnt [13], _02737_, \u_wb_gmac_tx.state [1] }),
    .Y(_00464_)
  );
  \$lut  #(
    .LUT(16'h0bb0),
    .WIDTH(32'h00000004)
  ) _07539_ (
    .A({ _02748_, \u_wb_gmac_tx.cnt [13], _02737_, \u_wb_gmac_tx.state [1] }),
    .Y(_00463_)
  );
  \$lut  #(
    .LUT(64'hf0b3ffbb0f080000),
    .WIDTH(32'h00000006)
  ) _07540_ (
    .A({ \u_wb_gmac_tx.cnt [12], _02747_, \u_wb_gmac_tx.state [2], \u_wb_gmac_tx.cnt [11], _02736_, \u_wb_gmac_tx.state [1] }),
    .Y(_00462_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07541_ (
    .A({ \u_wb_gmac_tx.cnt [11], _02747_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], \u_wb_crossbar.wbd_dout_master [43] }),
    .Y(_00461_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07542_ (
    .A({ \u_wb_gmac_tx.cnt [10], _02746_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], \u_wb_crossbar.wbd_dout_master [42] }),
    .Y(_00460_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07543_ (
    .A({ \u_wb_gmac_tx.cnt [9], _02745_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], \u_wb_crossbar.wbd_dout_master [41] }),
    .Y(_00474_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07544_ (
    .A({ \u_wb_gmac_tx.cnt [8], _02744_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], \u_wb_crossbar.wbd_dout_master [40] }),
    .Y(_00473_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07545_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[7], wb_xram_rdata[7] }),
    .Y(_02749_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07546_ (
    .A({ \u_wb_gmac_tx.cnt [7], _02743_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02749_ }),
    .Y(_00472_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07547_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[6], wb_xram_rdata[6] }),
    .Y(_02750_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07548_ (
    .A({ \u_wb_gmac_tx.cnt [6], _02742_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02750_ }),
    .Y(_00471_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07549_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[5], wb_xram_rdata[5] }),
    .Y(_02751_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07550_ (
    .A({ \u_wb_gmac_tx.cnt [5], _02741_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02751_ }),
    .Y(_00470_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07551_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[4], wb_xram_rdata[4] }),
    .Y(_02752_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07552_ (
    .A({ \u_wb_gmac_tx.cnt [4], _02740_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02752_ }),
    .Y(_00469_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07553_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[3], wb_xram_rdata[3] }),
    .Y(_02753_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07554_ (
    .A({ \u_wb_gmac_tx.cnt [3], _02739_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02753_ }),
    .Y(_00468_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07555_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[2], wb_xram_rdata[2] }),
    .Y(_02754_)
  );
  \$lut  #(
    .LUT(64'h002fffefffe00020),
    .WIDTH(32'h00000006)
  ) _07556_ (
    .A({ \u_wb_gmac_tx.cnt [2], _02738_, \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02754_ }),
    .Y(_00467_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07557_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[1], wb_xram_rdata[1] }),
    .Y(_02755_)
  );
  \$lut  #(
    .LUT(64'hffef002f0020ffe0),
    .WIDTH(32'h00000006)
  ) _07558_ (
    .A({ \u_wb_gmac_tx.cnt [1:0], \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02755_ }),
    .Y(_00466_)
  );
  \$lut  #(
    .LUT(8'h69),
    .WIDTH(32'h00000003)
  ) _07559_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [3], \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [4], \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [5] }),
    .Y(_02756_)
  );
  \$lut  #(
    .LUT(64'hef4cffa313bfacff),
    .WIDTH(32'h00000006)
  ) _07560_ (
    .A({ _02756_, \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [2:1] }),
    .Y(_02757_)
  );
  \$lut  #(
    .LUT(64'hdee7e7debd7b7bbd),
    .WIDTH(32'h00000006)
  ) _07561_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [3], \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [4], \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [5], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], _02757_ }),
    .Y(_02758_)
  );
  \$lut  #(
    .LUT(16'h9669),
    .WIDTH(32'h00000004)
  ) _07562_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [2:1], \u_eth_dut.u_mac_txfifo.wr_ptr [0], _02756_ }),
    .Y(_02759_)
  );
  \$lut  #(
    .LUT(16'h0140),
    .WIDTH(32'h00000004)
  ) _07563_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [0], \u_eth_dut.u_mac_txfifo.wr_ptr [1], _02759_, _02758_ }),
    .Y(_02760_)
  );
  \$lut  #(
    .LUT(64'hefa8a8efa8efefa8),
    .WIDTH(32'h00000006)
  ) _07564_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [2:1], _02756_, \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [0], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [1] }),
    .Y(_02761_)
  );
  \$lut  #(
    .LUT(32'h071f1337),
    .WIDTH(32'h00000005)
  ) _07565_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [2], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [3], _02756_, _02761_ }),
    .Y(_02762_)
  );
  \$lut  #(
    .LUT(16'h2b71),
    .WIDTH(32'h00000004)
  ) _07566_ (
    .A({ \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [5], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [4], _02762_ }),
    .Y(_02763_)
  );
  \$lut  #(
    .LUT(16'h00d7),
    .WIDTH(32'h00000004)
  ) _07567_ (
    .A({ \u_eth_dut.u_mac_txfifo.full_q , \u_eth_dut.u_mac_txfifo.grey_wr_ptr [5], _02763_, _02760_ }),
    .Y(_02764_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _07568_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [4], wb_xrom_rdata[0], wb_xram_rdata[0] }),
    .Y(_02765_)
  );
  \$lut  #(
    .LUT(64'h55550cffaaaafc00),
    .WIDTH(32'h00000006)
  ) _07569_ (
    .A({ \u_wb_gmac_tx.cnt [0], \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1], _02765_, _02764_ }),
    .Y(_00459_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07570_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [1] }),
    .Y(_01060_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07571_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_01061_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _07572_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_01062_)
  );
  \$lut  #(
    .LUT(64'h0000000100000000),
    .WIDTH(32'h00000006)
  ) _07573_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_01063_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07574_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:1] }),
    .Y(_01064_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07575_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01065_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07576_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2] }),
    .Y(_01066_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07577_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [1:0] }),
    .Y(_01067_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07578_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [1] }),
    .Y(_01068_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07579_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [2:1], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01069_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07580_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [1:0], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4] }),
    .Y(_01070_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07581_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_01071_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07582_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:1] }),
    .Y(_01072_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07583_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01073_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07584_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [1:0], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2] }),
    .Y(_01074_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07585_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3:2], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [1:0] }),
    .Y(_01075_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07586_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [1] }),
    .Y(_01076_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07587_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01077_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07588_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [2:1], \u_eth_dut.u_mac_txfifo.wr_ptr [4] }),
    .Y(_01078_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _07589_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [4:0] }),
    .Y(_01079_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07590_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [4:1] }),
    .Y(_01080_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07591_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [4:2], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01081_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07592_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [3:2] }),
    .Y(_01082_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07593_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [4:3], \u_eth_dut.u_mac_txfifo.wr_ptr [1:0] }),
    .Y(_01083_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07594_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [1] }),
    .Y(_01084_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07595_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01085_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07596_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:1], \u_eth_dut.u_mac_txfifo.wr_ptr [3] }),
    .Y(_01086_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _07597_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_01087_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07598_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [2:1] }),
    .Y(_01088_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07599_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [2], \u_eth_dut.u_mac_txfifo.wr_ptr [0] }),
    .Y(_01089_)
  );
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) _07600_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [0], \u_eth_dut.u_mac_txfifo.wr_ptr [1], \u_eth_dut.u_mac_txfifo.wr_ptr [2] }),
    .Y(_01090_)
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) _07601_ (
    .A({ \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.wr_ptr [3], \u_eth_dut.u_mac_txfifo.wr_ptr [4], \u_eth_dut.u_mac_txfifo.wr_ptr [2:0] }),
    .Y(_01091_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _07602_ (
    .A({ \u_eth_dut.u_eth_parser.pkt_done , \u_wb_gmac_rx.desc_ack  }),
    .Y(_00910_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07603_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [0], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[0] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07604_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1], _01453_, wbgt_taddr }),
    .Y(_02766_)
  );
  \$lut  #(
    .LUT(64'hf0f0ccaa00000000),
    .WIDTH(32'h00000006)
  ) _07605_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [0], \u_wb_crossbar.slave_mx_id[1] [1], _02766_, ext_reg_be[2], \u_wb_gmac_rx.wbo_be [2] }),
    .Y(wb_xram_be[2])
  );
  \$lut  #(
    .LUT(8'h35),
    .WIDTH(32'h00000003)
  ) _07606_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1], _01455_, wbgt_taddr }),
    .Y(_02767_)
  );
  \$lut  #(
    .LUT(64'h0f0fccaa00000000),
    .WIDTH(32'h00000006)
  ) _07607_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [0], \u_wb_crossbar.slave_mx_id[1] [1], _02767_, ext_reg_be[1], \u_wb_gmac_rx.wbo_be [1] }),
    .Y(wb_xram_be[1])
  );
  \$lut  #(
    .LUT(16'hee0f),
    .WIDTH(32'h00000004)
  ) _07608_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1], wbgt_taddr, \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1] }),
    .Y(_02768_)
  );
  \$lut  #(
    .LUT(64'h0f0fccaa00000000),
    .WIDTH(32'h00000006)
  ) _07609_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [0], \u_wb_crossbar.slave_mx_id[1] [1], _02768_, ext_reg_be[0], \u_wb_gmac_rx.wbo_we  }),
    .Y(wb_xram_be[0])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07610_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [5], \u_wb_gmac_tx.wbo_addr [3], ext_reg_addr[5], \u_wb_gmac_rx.wbo_addr [3] }),
    .Y(_02769_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07611_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02769_ }),
    .Y(wb_xram_adr[5])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07612_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [4], \u_wb_gmac_tx.wbo_addr [2], ext_reg_addr[4], \u_wb_gmac_rx.wbo_addr [2] }),
    .Y(_02770_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07613_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02770_ }),
    .Y(wb_xram_adr[4])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07614_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [3], \u_wb_gmac_tx.wbo_addr [1], ext_reg_addr[3], \u_wb_gmac_rx.wbo_addr [1] }),
    .Y(_02771_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07615_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02771_ }),
    .Y(wb_xram_adr[3])
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07616_ (
    .A({ \u_wb_crossbar.slave_mx_id[1] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [2], \u_wb_gmac_tx.wbo_addr [0], ext_reg_addr[2], \u_wb_gmac_rx.wbo_addr [0] }),
    .Y(_02772_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07617_ (
    .A({ \u_wb_crossbar.slave_busy [1], _02772_ }),
    .Y(wb_xram_adr[2])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07618_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [31], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[31] }),
    .Y(wb_xram_wdata[31])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07619_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [30], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[30] }),
    .Y(wb_xram_wdata[30])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07620_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [29], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[29] }),
    .Y(wb_xram_wdata[29])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07621_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [28], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[28] }),
    .Y(wb_xram_wdata[28])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07622_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [27], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[27] }),
    .Y(wb_xram_wdata[27])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07623_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [26], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[26] }),
    .Y(wb_xram_wdata[26])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07624_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [25], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[25] }),
    .Y(wb_xram_wdata[25])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07625_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [24], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[24] }),
    .Y(wb_xram_wdata[24])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07626_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [23], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[23] }),
    .Y(wb_xram_wdata[23])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07627_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [22], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[22] }),
    .Y(wb_xram_wdata[22])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07628_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [21], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[21] }),
    .Y(wb_xram_wdata[21])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07629_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [20], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[20] }),
    .Y(wb_xram_wdata[20])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07630_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [19], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[19] }),
    .Y(wb_xram_wdata[19])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07631_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [18], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[18] }),
    .Y(wb_xram_wdata[18])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07632_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [17], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[17] }),
    .Y(wb_xram_wdata[17])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07633_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [16], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[16] }),
    .Y(wb_xram_wdata[16])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07634_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [15], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[15] }),
    .Y(wb_xram_wdata[15])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07635_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [14], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[14] }),
    .Y(wb_xram_wdata[14])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07636_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [13], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[13] }),
    .Y(wb_xram_wdata[13])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07637_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [12], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[12] }),
    .Y(wb_xram_wdata[12])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07638_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [11], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[11] }),
    .Y(wb_xram_wdata[11])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07639_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [10], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[10] }),
    .Y(wb_xram_wdata[10])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07640_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [9], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[9] }),
    .Y(wb_xram_wdata[9])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07641_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [8], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[8] }),
    .Y(wb_xram_wdata[8])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07642_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [7], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[7] }),
    .Y(wb_xram_wdata[7])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07643_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [6], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[6] }),
    .Y(wb_xram_wdata[6])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07644_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [5], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[5] }),
    .Y(wb_xram_wdata[5])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07645_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [4], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[4] }),
    .Y(wb_xram_wdata[4])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07646_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [3], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[3] }),
    .Y(wb_xram_wdata[3])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07647_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [2], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[2] }),
    .Y(wb_xram_wdata[2])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07648_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [1], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[1] }),
    .Y(wb_xram_wdata[1])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07649_ (
    .A({ \u_wb_crossbar.slave_busy [1], \u_wb_crossbar.slave_mx_id[1] [1:0], \u_wb_gmac_rx.wbo_din [0], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[0] }),
    .Y(wb_xram_wdata[0])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07650_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [14], \u_wb_gmac_tx.wbo_addr [12], ext_reg_addr[14], \u_wb_gmac_rx.wbo_addr [12] }),
    .Y(_02773_)
  );
  \$lut  #(
    .LUT(64'haacc0f0f00000000),
    .WIDTH(32'h00000006)
  ) _07651_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.istb_t , _02773_, _02257_, \u_8051_core.oc8051_memory_interface1.iadr_t [12] }),
    .Y(wb_xrom_adr[12])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07652_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [13], \u_wb_gmac_tx.wbo_addr [11], ext_reg_addr[13], \u_wb_gmac_rx.wbo_addr [11] }),
    .Y(_02774_)
  );
  \$lut  #(
    .LUT(64'haacc0f0f00000000),
    .WIDTH(32'h00000006)
  ) _07653_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.istb_t , _02774_, _02254_, \u_8051_core.oc8051_memory_interface1.iadr_t [11] }),
    .Y(wb_xrom_adr[11])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07654_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [12], \u_wb_gmac_tx.wbo_addr [10], ext_reg_addr[12], \u_wb_gmac_rx.wbo_addr [10] }),
    .Y(_02775_)
  );
  \$lut  #(
    .LUT(64'haacc0f0f00000000),
    .WIDTH(32'h00000006)
  ) _07655_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.istb_t , _02775_, _02252_, \u_8051_core.oc8051_memory_interface1.iadr_t [10] }),
    .Y(wb_xrom_adr[10])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07656_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [11], \u_wb_gmac_tx.wbo_addr [9], ext_reg_addr[11], \u_wb_gmac_rx.wbo_addr [9] }),
    .Y(_02776_)
  );
  \$lut  #(
    .LUT(64'haaaa0ff033333333),
    .WIDTH(32'h00000006)
  ) _07657_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.istb_t , \u_8051_core.oc8051_memory_interface1.pc_buf [9], _02247_, _02776_, \u_8051_core.oc8051_memory_interface1.iadr_t [9] }),
    .Y(_02777_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07658_ (
    .A({ \u_wb_crossbar.slave_busy [0], _02777_ }),
    .Y(wb_xrom_adr[9])
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _07659_ (
    .A({ \u_8051_core.oc8051_memory_interface1.istb_t , \u_8051_core.oc8051_memory_interface1.pc_buf [8:7], _02241_, \u_8051_core.oc8051_memory_interface1.iadr_t [8] }),
    .Y(_02778_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07660_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [10], \u_wb_gmac_tx.wbo_addr [8], ext_reg_addr[10], \u_wb_gmac_rx.wbo_addr [8] }),
    .Y(_02779_)
  );
  \$lut  #(
    .LUT(16'hc500),
    .WIDTH(32'h00000004)
  ) _07661_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], _02778_, _02779_ }),
    .Y(wb_xrom_adr[8])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07662_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [9], \u_wb_gmac_tx.wbo_addr [7], ext_reg_addr[9], \u_wb_gmac_rx.wbo_addr [7] }),
    .Y(_02780_)
  );
  \$lut  #(
    .LUT(64'h0330555500000000),
    .WIDTH(32'h00000006)
  ) _07663_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.pc_buf [7], _02241_, \u_8051_core.oc8051_memory_interface1.istb_t , _02780_ }),
    .Y(wb_xrom_adr[7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07664_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [8], \u_wb_gmac_tx.wbo_addr [6], ext_reg_addr[8], \u_wb_gmac_rx.wbo_addr [6] }),
    .Y(_02781_)
  );
  \$lut  #(
    .LUT(32'h440f0000),
    .WIDTH(32'h00000005)
  ) _07665_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], _02781_, _02237_, \u_8051_core.oc8051_memory_interface1.istb_t  }),
    .Y(wb_xrom_adr[6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07666_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [7], \u_wb_gmac_tx.wbo_addr [5], ext_reg_addr[7], \u_wb_gmac_rx.wbo_addr [5] }),
    .Y(_02782_)
  );
  \$lut  #(
    .LUT(64'h0330555500000000),
    .WIDTH(32'h00000006)
  ) _07667_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.pc_buf [5], _02233_, \u_8051_core.oc8051_memory_interface1.istb_t , _02782_ }),
    .Y(wb_xrom_adr[5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07668_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [6], \u_wb_gmac_tx.wbo_addr [4], ext_reg_addr[6], \u_wb_gmac_rx.wbo_addr [4] }),
    .Y(_02783_)
  );
  \$lut  #(
    .LUT(32'h440f0000),
    .WIDTH(32'h00000005)
  ) _07669_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], _02783_, _02228_, \u_8051_core.oc8051_memory_interface1.istb_t  }),
    .Y(wb_xrom_adr[4])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07670_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [5], \u_wb_gmac_tx.wbo_addr [3], ext_reg_addr[5], \u_wb_gmac_rx.wbo_addr [3] }),
    .Y(_02784_)
  );
  \$lut  #(
    .LUT(64'h0330555500000000),
    .WIDTH(32'h00000006)
  ) _07671_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.pc_buf [3], _02227_, \u_8051_core.oc8051_memory_interface1.istb_t , _02784_ }),
    .Y(wb_xrom_adr[3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07672_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [4], \u_wb_gmac_tx.wbo_addr [2], ext_reg_addr[4], \u_wb_gmac_rx.wbo_addr [2] }),
    .Y(_02785_)
  );
  \$lut  #(
    .LUT(64'h3003555500000000),
    .WIDTH(32'h00000006)
  ) _07673_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], \u_8051_core.oc8051_memory_interface1.pc_buf [2], _01956_, \u_8051_core.oc8051_memory_interface1.istb_t , _02785_ }),
    .Y(wb_xrom_adr[2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07674_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [3], \u_wb_gmac_tx.wbo_addr [1], ext_reg_addr[3], \u_wb_gmac_rx.wbo_addr [1] }),
    .Y(_02786_)
  );
  \$lut  #(
    .LUT(32'h440f0000),
    .WIDTH(32'h00000005)
  ) _07675_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], _02786_, \u_8051_core.oc8051_memory_interface1.pc_buf [1], \u_8051_core.oc8051_memory_interface1.istb_t  }),
    .Y(wb_xrom_adr[1])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07676_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dadr_ot [2], \u_wb_gmac_tx.wbo_addr [0], ext_reg_addr[2], \u_wb_gmac_rx.wbo_addr [0] }),
    .Y(_02787_)
  );
  \$lut  #(
    .LUT(32'h440f0000),
    .WIDTH(32'h00000005)
  ) _07677_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2], _02787_, \u_8051_core.oc8051_memory_interface1.pc_buf [0], \u_8051_core.oc8051_memory_interface1.istb_t  }),
    .Y(wb_xrom_adr[0])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07678_ (
    .A({ \u_wb_crossbar.slave_busy [0], \u_wb_crossbar.slave_mx_id[0] [2] }),
    .Y(_02788_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07679_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [31], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[31] }),
    .Y(wb_xrom_wdata[31])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07680_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [30], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[30] }),
    .Y(wb_xrom_wdata[30])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07681_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [29], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[29] }),
    .Y(wb_xrom_wdata[29])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07682_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [28], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[28] }),
    .Y(wb_xrom_wdata[28])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07683_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [27], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[27] }),
    .Y(wb_xrom_wdata[27])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07684_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [26], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[26] }),
    .Y(wb_xrom_wdata[26])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07685_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [25], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[25] }),
    .Y(wb_xrom_wdata[25])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07686_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [24], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[24] }),
    .Y(wb_xrom_wdata[24])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07687_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [23], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[23] }),
    .Y(wb_xrom_wdata[23])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07688_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [22], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[22] }),
    .Y(wb_xrom_wdata[22])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07689_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [21], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[21] }),
    .Y(wb_xrom_wdata[21])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07690_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [20], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[20] }),
    .Y(wb_xrom_wdata[20])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07691_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [19], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[19] }),
    .Y(wb_xrom_wdata[19])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07692_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [18], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[18] }),
    .Y(wb_xrom_wdata[18])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07693_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [17], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[17] }),
    .Y(wb_xrom_wdata[17])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07694_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [16], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[16] }),
    .Y(wb_xrom_wdata[16])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07695_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [15], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[15] }),
    .Y(wb_xrom_wdata[15])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07696_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [14], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[14] }),
    .Y(wb_xrom_wdata[14])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07697_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [13], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[13] }),
    .Y(wb_xrom_wdata[13])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07698_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [12], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[12] }),
    .Y(wb_xrom_wdata[12])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07699_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [11], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[11] }),
    .Y(wb_xrom_wdata[11])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07700_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [10], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[10] }),
    .Y(wb_xrom_wdata[10])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07701_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [9], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[9] }),
    .Y(wb_xrom_wdata[9])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07702_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [8], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[8] }),
    .Y(wb_xrom_wdata[8])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07703_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [7], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[7] }),
    .Y(wb_xrom_wdata[7])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07704_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [6], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[6] }),
    .Y(wb_xrom_wdata[6])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07705_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [5], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[5] }),
    .Y(wb_xrom_wdata[5])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07706_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [4], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[4] }),
    .Y(wb_xrom_wdata[4])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07707_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [3], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[3] }),
    .Y(wb_xrom_wdata[3])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07708_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [2], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[2] }),
    .Y(wb_xrom_wdata[2])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07709_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [1], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[1] }),
    .Y(wb_xrom_wdata[1])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _07710_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], \u_wb_gmac_rx.wbo_din [0], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[0] }),
    .Y(wb_xrom_wdata[0])
  );
  \$lut  #(
    .LUT(64'hccf000aa00000000),
    .WIDTH(32'h00000006)
  ) _07711_ (
    .A({ _02788_, \u_wb_crossbar.slave_mx_id[0] [1:0], ext_reg_wr, \u_8051_core.oc8051_memory_interface1.dwe_o , \u_wb_gmac_rx.wbo_we  }),
    .Y(wb_xrom_wr)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07712_ (
    .A({ \u_wb_crossbar.slave_mx_id[0] [1:0], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_wb_gmac_tx.wbo_cyc , ext_reg_cs, \u_wb_gmac_rx.wbo_cyc  }),
    .Y(_02789_)
  );
  \$lut  #(
    .LUT(8'hb0),
    .WIDTH(32'h00000003)
  ) _07713_ (
    .A({ \u_wb_crossbar.slave_busy [0], _02789_, \u_wb_crossbar.slave_mx_id[0] [2] }),
    .Y(wb_xrom_stb)
  );
  \$lut  #(
    .LUT(64'hff00ccccf0f0aaaa),
    .WIDTH(32'h00000006)
  ) _07714_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_spi_core.u_cfg.reg_rdata [31], \u_spi_core.u_cfg.reg_rdata [23], \u_spi_core.u_cfg.reg_rdata [15], \u_spi_core.u_cfg.reg_rdata [7] }),
    .Y(_02790_)
  );
  \$lut  #(
    .LUT(64'h0f0f333300ff5555),
    .WIDTH(32'h00000006)
  ) _07715_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [12], \u_8051_core.oc8051_memory_interface1.dadr_ot [0], wb_xrom_rdata[31], wb_xram_rdata[31], wb_xram_rdata[23], wb_xrom_rdata[23] }),
    .Y(_02791_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07716_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_wb_crossbar.master_mx_id[0] [12], wb_xram_rdata[15], wb_xram_rdata[7], wb_xrom_rdata[15], wb_xrom_rdata[7] }),
    .Y(_02792_)
  );
  \$lut  #(
    .LUT(64'hff0fff0fccccaaaa),
    .WIDTH(32'h00000006)
  ) _07717_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_wb_crossbar.master_mx_id[0] [12], _02790_, _02791_, _02792_ }),
    .Y(_02793_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07718_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [31], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [23], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [15], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [7] }),
    .Y(_02794_)
  );
  \$lut  #(
    .LUT(16'h5300),
    .WIDTH(32'h00000004)
  ) _07719_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02793_, _02794_ }),
    .Y(_00221_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07720_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_wb_crossbar.master_mx_id[0] [12], wb_xram_rdata[22], wb_xram_rdata[6], wb_xrom_rdata[22], wb_xrom_rdata[6] }),
    .Y(_02795_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07721_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_wb_crossbar.master_mx_id[0] [12], wb_xram_rdata[30], wb_xram_rdata[14], wb_xrom_rdata[30], wb_xrom_rdata[14] }),
    .Y(_02796_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07722_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [1:0], \u_spi_core.u_cfg.reg_rdata [6], \u_spi_core.u_cfg.reg_rdata [14], \u_spi_core.u_cfg.reg_rdata [22], \u_spi_core.u_cfg.reg_rdata [30] }),
    .Y(_02797_)
  );
  \$lut  #(
    .LUT(64'hbbbbbbbbf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07723_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13], \u_8051_core.oc8051_memory_interface1.dadr_ot [0], _02795_, _02796_, _02797_, \u_wb_crossbar.master_mx_id[0] [12] }),
    .Y(_02798_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _07724_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [1:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [22], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [30] }),
    .Y(_02799_)
  );
  \$lut  #(
    .LUT(16'h5300),
    .WIDTH(32'h00000004)
  ) _07725_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02798_, _02799_ }),
    .Y(_00220_)
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07726_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xrom_rdata[5], wb_xram_rdata[5], \u_spi_core.u_cfg.reg_rdata [5] }),
    .Y(_02800_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07727_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[13], \u_spi_core.u_cfg.reg_rdata [13], wb_xrom_rdata[13] }),
    .Y(_02801_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07728_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_wb_crossbar.master_mx_id[0] [12], wb_xram_rdata[29], wb_xram_rdata[21], wb_xrom_rdata[29], wb_xrom_rdata[21] }),
    .Y(_02802_)
  );
  \$lut  #(
    .LUT(64'hff33ff55f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _07729_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13], \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_wb_crossbar.master_mx_id[0] [12], _02802_, \u_spi_core.u_cfg.reg_rdata [29], \u_spi_core.u_cfg.reg_rdata [21] }),
    .Y(_02803_)
  );
  \$lut  #(
    .LUT(32'h0f0f5533),
    .WIDTH(32'h00000005)
  ) _07730_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [1:0], _02803_, _02800_, _02801_ }),
    .Y(_02804_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07731_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [29], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [21], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [5] }),
    .Y(_02805_)
  );
  \$lut  #(
    .LUT(16'h5c00),
    .WIDTH(32'h00000004)
  ) _07732_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02804_, _02805_ }),
    .Y(_00219_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07733_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], \u_uart_core.u_cfg.reg_rdata [4], wb_xram_rdata[4], \u_spi_core.u_cfg.reg_rdata [4], wb_xrom_rdata[4] }),
    .Y(_02806_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07734_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[20], \u_spi_core.u_cfg.reg_rdata [20], wb_xrom_rdata[20] }),
    .Y(_02807_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07735_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[12], \u_spi_core.u_cfg.reg_rdata [12], wb_xrom_rdata[12] }),
    .Y(_02808_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07736_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[28], \u_spi_core.u_cfg.reg_rdata [28], wb_xrom_rdata[28] }),
    .Y(_02809_)
  );
  \$lut  #(
    .LUT(64'haaaaccccf0f0ff00),
    .WIDTH(32'h00000006)
  ) _07737_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], _02806_, _02807_, _02808_, _02809_ }),
    .Y(_02810_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07738_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [28], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [20], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [4] }),
    .Y(_02811_)
  );
  \$lut  #(
    .LUT(16'h5300),
    .WIDTH(32'h00000004)
  ) _07739_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02810_, _02811_ }),
    .Y(_00218_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07740_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[19], \u_spi_core.u_cfg.reg_rdata [19], wb_xrom_rdata[19] }),
    .Y(_02812_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07741_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[27], \u_spi_core.u_cfg.reg_rdata [27], wb_xrom_rdata[27] }),
    .Y(_02813_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07742_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], \u_uart_core.u_cfg.reg_rdata [3], wb_xram_rdata[3], \u_spi_core.u_cfg.reg_rdata [3], wb_xrom_rdata[3] }),
    .Y(_02814_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07743_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[11], \u_spi_core.u_cfg.reg_rdata [11], wb_xrom_rdata[11] }),
    .Y(_02815_)
  );
  \$lut  #(
    .LUT(64'h0f0f555500ff3333),
    .WIDTH(32'h00000006)
  ) _07744_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], _02812_, _02813_, _02814_, _02815_ }),
    .Y(_02816_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07745_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [27], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [19], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [3] }),
    .Y(_02817_)
  );
  \$lut  #(
    .LUT(16'h5c00),
    .WIDTH(32'h00000004)
  ) _07746_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02816_, _02817_ }),
    .Y(_00217_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07747_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[18], \u_spi_core.u_cfg.reg_rdata [18], wb_xrom_rdata[18] }),
    .Y(_02818_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07748_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[26], \u_spi_core.u_cfg.reg_rdata [26], wb_xrom_rdata[26] }),
    .Y(_02819_)
  );
  \$lut  #(
    .LUT(64'h0f0f5555333300ff),
    .WIDTH(32'h00000006)
  ) _07749_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xrom_rdata[2], \u_uart_core.u_cfg.reg_rdata [2], wb_xram_rdata[2], \u_spi_core.u_cfg.reg_rdata [2] }),
    .Y(_02820_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07750_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[10], \u_spi_core.u_cfg.reg_rdata [10], wb_xrom_rdata[10] }),
    .Y(_02821_)
  );
  \$lut  #(
    .LUT(64'h0f0f555500ff3333),
    .WIDTH(32'h00000006)
  ) _07751_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], _02818_, _02819_, _02820_, _02821_ }),
    .Y(_02822_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07752_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [26], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [18], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [2] }),
    .Y(_02823_)
  );
  \$lut  #(
    .LUT(16'h5c00),
    .WIDTH(32'h00000004)
  ) _07753_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02822_, _02823_ }),
    .Y(_00216_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07754_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[17], \u_spi_core.u_cfg.reg_rdata [17], wb_xrom_rdata[17] }),
    .Y(_02824_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07755_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[25], \u_spi_core.u_cfg.reg_rdata [25], wb_xrom_rdata[25] }),
    .Y(_02825_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07756_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], \u_uart_core.u_cfg.reg_rdata [1], wb_xram_rdata[1], \u_spi_core.u_cfg.reg_rdata [1], wb_xrom_rdata[1] }),
    .Y(_02826_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07757_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[9], \u_spi_core.u_cfg.reg_rdata [9], wb_xrom_rdata[9] }),
    .Y(_02827_)
  );
  \$lut  #(
    .LUT(64'h0f0f555500ff3333),
    .WIDTH(32'h00000006)
  ) _07758_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], _02824_, _02825_, _02826_, _02827_ }),
    .Y(_02828_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07759_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [25], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [17], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [1] }),
    .Y(_02829_)
  );
  \$lut  #(
    .LUT(16'h5c00),
    .WIDTH(32'h00000004)
  ) _07760_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02828_, _02829_ }),
    .Y(_00215_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07761_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[16], \u_spi_core.u_cfg.reg_rdata [16], wb_xrom_rdata[16] }),
    .Y(_02830_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07762_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[24], \u_spi_core.u_cfg.reg_rdata [24], wb_xrom_rdata[24] }),
    .Y(_02831_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07763_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], \u_uart_core.u_cfg.reg_rdata [0], wb_xram_rdata[0], \u_spi_core.u_cfg.reg_rdata [0], wb_xrom_rdata[0] }),
    .Y(_02832_)
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _07764_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [13:12], wb_xram_rdata[8], \u_spi_core.u_cfg.reg_rdata [8], wb_xrom_rdata[8] }),
    .Y(_02833_)
  );
  \$lut  #(
    .LUT(64'h0f0f555500ff3333),
    .WIDTH(32'h00000006)
  ) _07765_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], _02830_, _02831_, _02832_, _02833_ }),
    .Y(_02834_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07766_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [24], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [16], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [0] }),
    .Y(_02835_)
  );
  \$lut  #(
    .LUT(16'h5c00),
    .WIDTH(32'h00000004)
  ) _07767_ (
    .A({ \u_wb_crossbar.master_busy [3], \u_wb_crossbar.master_mx_id[0] [14], _02834_, _02835_ }),
    .Y(_00214_)
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07768_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[31], wb_xram_rdata[31], \u_spi_core.u_cfg.reg_rdata [31] }),
    .Y(_02836_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07769_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02836_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [31] }),
    .Y(ext_reg_rdata[31])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07770_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[30], wb_xram_rdata[30], \u_spi_core.u_cfg.reg_rdata [30] }),
    .Y(_02837_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07771_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02837_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [30] }),
    .Y(ext_reg_rdata[30])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07772_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[29], wb_xram_rdata[29], \u_spi_core.u_cfg.reg_rdata [29] }),
    .Y(_02838_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07773_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02838_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [29] }),
    .Y(ext_reg_rdata[29])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07774_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[28], wb_xram_rdata[28], \u_spi_core.u_cfg.reg_rdata [28] }),
    .Y(_02839_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07775_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02839_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [28] }),
    .Y(ext_reg_rdata[28])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07776_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[27], wb_xram_rdata[27], \u_spi_core.u_cfg.reg_rdata [27] }),
    .Y(_02840_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07777_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02840_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [27] }),
    .Y(ext_reg_rdata[27])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07778_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[26], wb_xram_rdata[26], \u_spi_core.u_cfg.reg_rdata [26] }),
    .Y(_02841_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07779_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02841_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [26] }),
    .Y(ext_reg_rdata[26])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07780_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[25], wb_xram_rdata[25], \u_spi_core.u_cfg.reg_rdata [25] }),
    .Y(_02842_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07781_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02842_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [25] }),
    .Y(ext_reg_rdata[25])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07782_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[24], wb_xram_rdata[24], \u_spi_core.u_cfg.reg_rdata [24] }),
    .Y(_02843_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07783_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02843_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [24] }),
    .Y(ext_reg_rdata[24])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07784_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[23], wb_xram_rdata[23], \u_spi_core.u_cfg.reg_rdata [23] }),
    .Y(_02844_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07785_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02844_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [23] }),
    .Y(ext_reg_rdata[23])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07786_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[22], wb_xram_rdata[22], \u_spi_core.u_cfg.reg_rdata [22] }),
    .Y(_02845_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07787_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02845_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [22] }),
    .Y(ext_reg_rdata[22])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07788_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[21], wb_xram_rdata[21], \u_spi_core.u_cfg.reg_rdata [21] }),
    .Y(_02846_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07789_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02846_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [21] }),
    .Y(ext_reg_rdata[21])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07790_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[20], wb_xram_rdata[20], \u_spi_core.u_cfg.reg_rdata [20] }),
    .Y(_02847_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07791_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02847_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [20] }),
    .Y(ext_reg_rdata[20])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07792_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[19], wb_xram_rdata[19], \u_spi_core.u_cfg.reg_rdata [19] }),
    .Y(_02848_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07793_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02848_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [19] }),
    .Y(ext_reg_rdata[19])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07794_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[18], wb_xram_rdata[18], \u_spi_core.u_cfg.reg_rdata [18] }),
    .Y(_02849_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07795_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02849_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [18] }),
    .Y(ext_reg_rdata[18])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07796_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[17], wb_xram_rdata[17], \u_spi_core.u_cfg.reg_rdata [17] }),
    .Y(_02850_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07797_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02850_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [17] }),
    .Y(ext_reg_rdata[17])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07798_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[16], wb_xram_rdata[16], \u_spi_core.u_cfg.reg_rdata [16] }),
    .Y(_02851_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07799_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02851_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [16] }),
    .Y(ext_reg_rdata[16])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07800_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[15], wb_xram_rdata[15], \u_spi_core.u_cfg.reg_rdata [15] }),
    .Y(_02852_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07801_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02852_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [15] }),
    .Y(ext_reg_rdata[15])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07802_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[14], wb_xram_rdata[14], \u_spi_core.u_cfg.reg_rdata [14] }),
    .Y(_02853_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07803_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02853_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [14] }),
    .Y(ext_reg_rdata[14])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07804_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[13], wb_xram_rdata[13], \u_spi_core.u_cfg.reg_rdata [13] }),
    .Y(_02854_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07805_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02854_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [13] }),
    .Y(ext_reg_rdata[13])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07806_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[12], wb_xram_rdata[12], \u_spi_core.u_cfg.reg_rdata [12] }),
    .Y(_02855_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07807_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02855_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [12] }),
    .Y(ext_reg_rdata[12])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07808_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[11], wb_xram_rdata[11], \u_spi_core.u_cfg.reg_rdata [11] }),
    .Y(_02856_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07809_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02856_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [11] }),
    .Y(ext_reg_rdata[11])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07810_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[10], wb_xram_rdata[10], \u_spi_core.u_cfg.reg_rdata [10] }),
    .Y(_02857_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07811_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02857_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [10] }),
    .Y(ext_reg_rdata[10])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07812_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[9], wb_xram_rdata[9], \u_spi_core.u_cfg.reg_rdata [9] }),
    .Y(_02858_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07813_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02858_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [9] }),
    .Y(ext_reg_rdata[9])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07814_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[8], wb_xram_rdata[8], \u_spi_core.u_cfg.reg_rdata [8] }),
    .Y(_02859_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07815_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02859_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [8] }),
    .Y(ext_reg_rdata[8])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07816_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[7], wb_xram_rdata[7], \u_spi_core.u_cfg.reg_rdata [7] }),
    .Y(_02860_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07817_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02860_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [7] }),
    .Y(ext_reg_rdata[7])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07818_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[6], wb_xram_rdata[6], \u_spi_core.u_cfg.reg_rdata [6] }),
    .Y(_02861_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07819_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02861_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [6] }),
    .Y(ext_reg_rdata[6])
  );
  \$lut  #(
    .LUT(32'hff55330f),
    .WIDTH(32'h00000005)
  ) _07820_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[5], wb_xram_rdata[5], \u_spi_core.u_cfg.reg_rdata [5] }),
    .Y(_02862_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07821_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02862_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [5] }),
    .Y(ext_reg_rdata[5])
  );
  \$lut  #(
    .LUT(64'h333355550f0f00ff),
    .WIDTH(32'h00000006)
  ) _07822_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[4], wb_xram_rdata[4], \u_uart_core.u_cfg.reg_rdata [4], \u_spi_core.u_cfg.reg_rdata [4] }),
    .Y(_02863_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07823_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02863_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [4] }),
    .Y(ext_reg_rdata[4])
  );
  \$lut  #(
    .LUT(64'h333355550f0f00ff),
    .WIDTH(32'h00000006)
  ) _07824_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[3], wb_xram_rdata[3], \u_uart_core.u_cfg.reg_rdata [3], \u_spi_core.u_cfg.reg_rdata [3] }),
    .Y(_02864_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07825_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02864_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [3] }),
    .Y(ext_reg_rdata[3])
  );
  \$lut  #(
    .LUT(64'h333355550f0f00ff),
    .WIDTH(32'h00000006)
  ) _07826_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[2], wb_xram_rdata[2], \u_uart_core.u_cfg.reg_rdata [2], \u_spi_core.u_cfg.reg_rdata [2] }),
    .Y(_02865_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07827_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02865_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [2] }),
    .Y(ext_reg_rdata[2])
  );
  \$lut  #(
    .LUT(64'h333355550f0f00ff),
    .WIDTH(32'h00000006)
  ) _07828_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[1], wb_xram_rdata[1], \u_uart_core.u_cfg.reg_rdata [1], \u_spi_core.u_cfg.reg_rdata [1] }),
    .Y(_02866_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07829_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02866_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [1] }),
    .Y(ext_reg_rdata[1])
  );
  \$lut  #(
    .LUT(64'h333355550f0f00ff),
    .WIDTH(32'h00000006)
  ) _07830_ (
    .A({ \u_wb_crossbar.master_mx_id[0] [9:8], wb_xrom_rdata[0], wb_xram_rdata[0], \u_uart_core.u_cfg.reg_rdata [0], \u_spi_core.u_cfg.reg_rdata [0] }),
    .Y(_02867_)
  );
  \$lut  #(
    .LUT(16'ha300),
    .WIDTH(32'h00000004)
  ) _07831_ (
    .A({ \u_wb_crossbar.master_busy [2], \u_wb_crossbar.master_mx_id[0] [10], _02867_, \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [0] }),
    .Y(ext_reg_rdata[0])
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _07832_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req , _00802_ }),
    .Y(_00909_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _07833_ (
    .A({ \u_eth_dut.u_eth_parser.pkt_done , _00015_ }),
    .Y(_00911_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07834_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag , \u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag , \u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req  }),
    .Y(_00913_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07835_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_sts_sync.s1_out_req , \u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req  }),
    .Y(_00914_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _07836_ (
    .A({ \u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag , \u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag , \u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req  }),
    .Y(_00915_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07837_ (
    .A({ \u_eth_dut.u_mac_core.u_tx_sts_sync.s1_out_req , \u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req  }),
    .Y(_00916_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07838_ (
    .A({ \u_wb_crossbar.slave_busy [2], _02419_, \u_spi_core.u_cfg.reg_ack  }),
    .Y(_00917_)
  );
  \$lut  #(
    .LUT(64'h0f55ff3300000000),
    .WIDTH(32'h00000006)
  ) _07839_ (
    .A({ _00917_, \u_wb_crossbar.slave_mx_id[2] [1:0], \u_8051_core.oc8051_memory_interface1.dwe_o , \u_wb_gmac_rx.wbo_we , ext_reg_wr }),
    .Y(_00546_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _07840_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [4], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [1], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [5] }),
    .Y(_02868_)
  );
  \$lut  #(
    .LUT(64'h6006000000006006),
    .WIDTH(32'h00000006)
  ) _07841_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [3], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [2], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out , _01056_ }),
    .Y(_02869_)
  );
  \$lut  #(
    .LUT(8'h70),
    .WIDTH(32'h00000003)
  ) _07842_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_req.data_out , _02868_, _02869_ }),
    .Y(_02870_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07843_ (
    .A({ _02870_, _01056_ }),
    .Y(_00918_)
  );
  \$lut  #(
    .LUT(8'h90),
    .WIDTH(32'h00000003)
  ) _07844_ (
    .A({ _02870_, \u_spi_core.u_spi_ctrl.clk_cnt [1], _01056_ }),
    .Y(_00919_)
  );
  \$lut  #(
    .LUT(16'hb400),
    .WIDTH(32'h00000004)
  ) _07845_ (
    .A({ _02870_, \u_spi_core.u_spi_ctrl.clk_cnt [2:1], _01056_ }),
    .Y(_00920_)
  );
  \$lut  #(
    .LUT(32'hbf400000),
    .WIDTH(32'h00000005)
  ) _07846_ (
    .A({ _02870_, \u_spi_core.u_spi_ctrl.clk_cnt [3:1], _01056_ }),
    .Y(_00921_)
  );
  \$lut  #(
    .LUT(64'hbfff400000000000),
    .WIDTH(32'h00000006)
  ) _07847_ (
    .A({ _02870_, \u_spi_core.u_spi_ctrl.clk_cnt [4:1], _01056_ }),
    .Y(_00922_)
  );
  \$lut  #(
    .LUT(64'hbfffffff40000000),
    .WIDTH(32'h00000006)
  ) _07848_ (
    .A({ \u_spi_core.u_spi_ctrl.clk_cnt [5:1], _01056_ }),
    .Y(_02871_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07849_ (
    .A({ _02870_, _02871_ }),
    .Y(_00923_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _07850_ (
    .A({ \u_wb_crossbar.slave_mx_id[3] [1:0], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_wb_gmac_tx.wbo_cyc , ext_reg_cs, \u_wb_gmac_rx.wbo_cyc  }),
    .Y(_02872_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07851_ (
    .A({ \u_wb_crossbar.slave_busy [3], _02872_, \u_uart_core.u_cfg.reg_ack  }),
    .Y(_00926_)
  );
  \$lut  #(
    .LUT(64'h0f55ff3300000000),
    .WIDTH(32'h00000006)
  ) _07852_ (
    .A({ _00926_, \u_wb_crossbar.slave_mx_id[3] [1:0], \u_8051_core.oc8051_memory_interface1.dwe_o , \u_wb_gmac_rx.wbo_we , ext_reg_wr }),
    .Y(_00501_)
  );
  \$lut  #(
    .LUT(16'h6996),
    .WIDTH(32'h00000004)
  ) _07853_ (
    .A({ \u_uart_core.u_rxfifo.sync_wr_ptr_1 [1], \u_uart_core.u_rxfifo.sync_wr_ptr_1 [2], \u_uart_core.u_rxfifo.sync_wr_ptr_1 [4:3] }),
    .Y(_02873_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _07854_ (
    .A({ \u_uart_core.u_rxfifo.rd_ptr [0], _02873_, \u_uart_core.u_rxfifo.sync_wr_ptr_1 [0] }),
    .Y(_02874_)
  );
  \$lut  #(
    .LUT(32'hdee7b77e),
    .WIDTH(32'h00000005)
  ) _07855_ (
    .A({ \u_uart_core.u_rxfifo.sync_wr_ptr_1 [0], \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [1], _02873_ }),
    .Y(_02875_)
  );
  \$lut  #(
    .LUT(64'heaaabfc07fc0d555),
    .WIDTH(32'h00000006)
  ) _07856_ (
    .A({ \u_uart_core.u_rxfifo.grey_rd_ptr [4], \u_uart_core.u_rxfifo.sync_wr_ptr_1 [4], \u_uart_core.u_rxfifo.rd_ptr [3:2], _02874_, \u_uart_core.u_rxfifo.sync_wr_ptr_1 [3] }),
    .Y(_02876_)
  );
  \$lut  #(
    .LUT(64'hfff9fffefef7f1ff),
    .WIDTH(32'h00000006)
  ) _07857_ (
    .A({ _02876_, \u_uart_core.u_rxfifo.sync_wr_ptr_1 [2], \u_uart_core.u_rxfifo.rd_ptr [3], _02875_, \u_uart_core.u_rxfifo.rd_ptr [2], _02874_ }),
    .Y(_00931_)
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _07858_ (
    .A(\u_uart_core.u_rxfsm.error_ind ),
    .Y(_00932_)
  );
  \$lut  #(
    .LUT(32'hf3f50000),
    .WIDTH(32'h00000005)
  ) _07859_ (
    .A({ \u_wb_gmac_rx.wbo_cyc , \u_wb_gmac_rx.wbo_we , \u_wb_crossbar.master_busy [0], \u_wb_crossbar.slave_busy [1:0] }),
    .Y(_00935_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _07860_ (
    .A({ \u_wb_gmac_tx.wbo_cyc , _02438_, \u_wb_crossbar.master_busy [1] }),
    .Y(_00936_)
  );
  \$lut  #(
    .LUT(64'h00000000f5f3f0f0),
    .WIDTH(32'h00000006)
  ) _07861_ (
    .A({ _02428_, ext_reg_cs, ext_reg_tid[2], \u_wb_crossbar.master_busy [2], _02426_, \u_wb_crossbar.slave_busy [4] }),
    .Y(_00937_)
  );
  \$lut  #(
    .LUT(64'hfff0aaa0fff03330),
    .WIDTH(32'h00000006)
  ) _07862_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [15], \u_wb_crossbar.master_busy [3], \u_8051_core.oc8051_memory_interface1.dack_i , \u_8051_core.oc8051_memory_interface1.dmem_wait , _02430_, _02437_ }),
    .Y(_00938_)
  );
  \$lut  #(
    .LUT(32'hffffef80),
    .WIDTH(32'h00000005)
  ) _07863_ (
    .A({ \u_wb_crossbar.master_busy [4], _02423_, _02440_, \u_wb_crossbar.master_busy [2], _02428_ }),
    .Y(_00939_)
  );
  \$lut  #(
    .LUT(32'h047fffff),
    .WIDTH(32'h00000005)
  ) _07864_ (
    .A({ \u_wb_crossbar.master_busy [4], _02423_, \u_wb_crossbar.master_busy [2], _02440_, _02428_ }),
    .Y(_00940_)
  );
  \$lut  #(
    .LUT(32'hfeff000c),
    .WIDTH(32'h00000005)
  ) _07865_ (
    .A({ _02430_, \u_wb_crossbar.master_busy [3], \u_8051_core.oc8051_memory_interface1.dadr_ot [15], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.dack_i  }),
    .Y(_00941_)
  );
  \$lut  #(
    .LUT(64'h00000c00feffffff),
    .WIDTH(32'h00000006)
  ) _07866_ (
    .A({ _02432_, \u_wb_crossbar.master_busy [3], \u_wb_crossbar.wbd_taddr_master [13], \u_8051_core.oc8051_memory_interface1.dadr_ot [12], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.dack_i  }),
    .Y(_00942_)
  );
  \$lut  #(
    .LUT(64'h00c00000efffffff),
    .WIDTH(32'h00000006)
  ) _07867_ (
    .A({ _02434_, \u_8051_core.oc8051_memory_interface1.dadr_ot [12], \u_wb_crossbar.master_busy [3], \u_wb_crossbar.wbd_taddr_master [13], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.dack_i  }),
    .Y(_00943_)
  );
  \$lut  #(
    .LUT(32'hefff0c00),
    .WIDTH(32'h00000005)
  ) _07868_ (
    .A({ _02436_, \u_wb_crossbar.wbd_taddr_master [14], \u_wb_crossbar.master_busy [3], \u_8051_core.oc8051_memory_interface1.dmem_wait , \u_8051_core.oc8051_memory_interface1.dack_i  }),
    .Y(_00944_)
  );
  \$lut  #(
    .LUT(32'h0e000000),
    .WIDTH(32'h00000005)
  ) _07869_ (
    .A({ \u_wb_gmac_rx.state , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.desc_ack  }),
    .Y(_00945_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _07870_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.state [0] }),
    .Y(_02877_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _07871_ (
    .A({ \u_wb_gmac_rx.desc_ptr [0], _02877_ }),
    .Y(_00946_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _07872_ (
    .A({ \u_wb_gmac_rx.desc_ptr [1:0], _02877_ }),
    .Y(_00947_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _07873_ (
    .A({ \u_wb_gmac_rx.desc_ptr [2:0], _02877_ }),
    .Y(_00948_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _07874_ (
    .A({ \u_wb_gmac_rx.desc_ptr , _02877_ }),
    .Y(_00949_)
  );
  \$lut  #(
    .LUT(32'hf0f00fbb),
    .WIDTH(32'h00000005)
  ) _07875_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_wb_gmac_rx.mem_rd , _03433_, \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd  }),
    .Y(_02878_)
  );
  \$lut  #(
    .LUT(64'haaaaafa0eeaab8a8),
    .WIDTH(32'h00000006)
  ) _07876_ (
    .A({ \u_wb_gmac_rx.state [2:1], _01578_, \u_wb_gmac_rx.state [0], _02878_, \u_wb_gmac_rx.mem_eop_l  }),
    .Y(_00950_)
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) _07877_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [3], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [4], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [5] }),
    .Y(_02879_)
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) _07878_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [2:1], _02879_ }),
    .Y(_02880_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07879_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [2] }),
    .Y(_02881_)
  );
  \$lut  #(
    .LUT(64'hfaf3afcf773fddfc),
    .WIDTH(32'h00000006)
  ) _07880_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [4], \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5], _02881_, \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [4], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [5], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [3] }),
    .Y(_02882_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07881_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [0] }),
    .Y(_02883_)
  );
  \$lut  #(
    .LUT(64'hfaaf0c3077ddc003),
    .WIDTH(32'h00000006)
  ) _07882_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [2], _02883_, \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [2], _02879_, \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [1] }),
    .Y(_02884_)
  );
  \$lut  #(
    .LUT(64'h00030c000a000500),
    .WIDTH(32'h00000006)
  ) _07883_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.rd_ptr [1], _02884_, _02882_, \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [0], _02880_ }),
    .Y(_02885_)
  );
  \$lut  #(
    .LUT(16'h9600),
    .WIDTH(32'h00000004)
  ) _07884_ (
    .A({ \u_wb_gmac_rx.mem_rd , \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [0], _02880_ }),
    .Y(_02886_)
  );
  \$lut  #(
    .LUT(16'h0700),
    .WIDTH(32'h00000004)
  ) _07885_ (
    .A({ _03433_, \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd , _02885_, _02886_ }),
    .Y(_02887_)
  );
  \$lut  #(
    .LUT(64'h000000001010ff10),
    .WIDTH(32'h00000006)
  ) _07886_ (
    .A({ \u_wb_gmac_rx.state [2], _00015_, _02887_, \u_wb_gmac_rx.mem_rd , \u_wb_gmac_rx.state [1:0] }),
    .Y(_00951_)
  );
  \$lut  #(
    .LUT(64'hac00000000000000),
    .WIDTH(32'h00000006)
  ) _07887_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_crossbar.master_busy [0], \u_wb_gmac_rx.state [0], \u_wb_crossbar.master_mx_id[0] [0], wb_xrom_ack, wb_xram_ack }),
    .Y(_02888_)
  );
  \$lut  #(
    .LUT(64'hf0fff0fffff04444),
    .WIDTH(32'h00000006)
  ) _07888_ (
    .A({ \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.state [1], _02887_, _00015_, _03433_, \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd  }),
    .Y(_02889_)
  );
  \$lut  #(
    .LUT(64'hfefffeffffff0000),
    .WIDTH(32'h00000006)
  ) _07889_ (
    .A({ \u_wb_gmac_rx.state [2], _02889_, \u_wb_gmac_rx.state [1], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.desc_ack  }),
    .Y(_02890_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _07890_ (
    .A({ _02890_, _02888_ }),
    .Y(_00952_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _07891_ (
    .A({ \u_wb_gmac_rx.state [0], _02887_ }),
    .Y(_02891_)
  );
  \$lut  #(
    .LUT(64'h0000cccfabaa0300),
    .WIDTH(32'h00000006)
  ) _07892_ (
    .A({ \u_wb_gmac_rx.state [1], _02888_, _02891_, _00015_, \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.mem_eop_l  }),
    .Y(_00953_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _07893_ (
    .A({ _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.state [1] }),
    .Y(_02892_)
  );
  \$lut  #(
    .LUT(64'h0fcf0fcf0fcf0a00),
    .WIDTH(32'h00000006)
  ) _07894_ (
    .A({ _02892_, \u_wb_gmac_rx.state [2:1], _02888_, \u_wb_gmac_rx.mem_eop_l , _02891_ }),
    .Y(_00954_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _07895_ (
    .A({ \u_wb_gmac_rx.state [2:1], _02878_ }),
    .Y(_02893_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07896_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [0], \u_wb_gmac_rx.tWrData [0] }),
    .Y(_00955_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07897_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [1], \u_wb_gmac_rx.tWrData [1] }),
    .Y(_00956_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07898_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [2], \u_wb_gmac_rx.tWrData [2] }),
    .Y(_00957_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07899_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [3], \u_wb_gmac_rx.tWrData [3] }),
    .Y(_00958_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07900_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [4], \u_wb_gmac_rx.tWrData [4] }),
    .Y(_00959_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07901_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [5], \u_wb_gmac_rx.tWrData [5] }),
    .Y(_00960_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07902_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [6], \u_wb_gmac_rx.tWrData [6] }),
    .Y(_00961_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _07903_ (
    .A({ _02893_, \u_eth_dut.app_rxfifo_rdata_o [7], \u_wb_gmac_rx.tWrData [7] }),
    .Y(_00962_)
  );
  \$lut  #(
    .LUT(32'hf0e4cccc),
    .WIDTH(32'h00000005)
  ) _07904_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.desc_ptr [0], \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2], \u_wb_gmac_rx.state [0] }),
    .Y(_00963_)
  );
  \$lut  #(
    .LUT(32'h00afccc0),
    .WIDTH(32'h00000005)
  ) _07905_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.state [1], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_01423_)
  );
  \$lut  #(
    .LUT(16'hfc57),
    .WIDTH(32'h00000004)
  ) _07906_ (
    .A({ \u_wb_gmac_rx.state , _00015_ }),
    .Y(_02894_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07907_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3], \u_wb_gmac_rx.desc_ptr [1], \u_wb_gmac_rx.wbo_addr [1] }),
    .Y(_00964_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07908_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4], \u_wb_gmac_rx.desc_ptr [2], \u_wb_gmac_rx.wbo_addr [2] }),
    .Y(_00965_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07909_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5], \u_wb_gmac_rx.desc_ptr [3], \u_wb_gmac_rx.wbo_addr [3] }),
    .Y(_00966_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07910_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [4] }),
    .Y(_00967_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07911_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [5] }),
    .Y(_00968_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07912_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [6] }),
    .Y(_00969_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07913_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [7] }),
    .Y(_00970_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07914_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [8] }),
    .Y(_00971_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07915_ (
    .A({ _02894_, _01423_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [9] }),
    .Y(_00972_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07916_ (
    .A({ _02894_, _01423_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [10] }),
    .Y(_00973_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07917_ (
    .A({ _02894_, _01423_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [11] }),
    .Y(_00974_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _07918_ (
    .A({ _02894_, _01423_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out , \u_wb_gmac_rx.wbo_addr [12] }),
    .Y(_00975_)
  );
  \$lut  #(
    .LUT(8'hfe),
    .WIDTH(32'h00000003)
  ) _07919_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.wbo_we , _02892_ }),
    .Y(_00976_)
  );
  \$lut  #(
    .LUT(64'hffff0a0fff3fcc00),
    .WIDTH(32'h00000006)
  ) _07920_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.wbo_be [1], \u_wb_gmac_rx.state [1:0], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_00977_)
  );
  \$lut  #(
    .LUT(64'hf0f0fc30faff30f0),
    .WIDTH(32'h00000006)
  ) _07921_ (
    .A({ \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.wbo_be [2], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_00978_)
  );
  \$lut  #(
    .LUT(64'hff00ffaf33003f00),
    .WIDTH(32'h00000006)
  ) _07922_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_be [3], \u_wb_gmac_rx.state [1], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_00979_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _07923_ (
    .A({ _01423_, \u_wb_gmac_rx.wbo_cyc , _02888_ }),
    .Y(_00980_)
  );
  \$lut  #(
    .LUT(16'hfa3f),
    .WIDTH(32'h00000004)
  ) _07924_ (
    .A({ \u_wb_gmac_rx.state [2:1], _00015_, \u_wb_gmac_rx.state [0] }),
    .Y(_02895_)
  );
  \$lut  #(
    .LUT(32'hefef00ff),
    .WIDTH(32'h00000005)
  ) _07925_ (
    .A({ _01423_, \u_wb_gmac_rx.wbo_din [0], \u_eth_dut.app_rxfifo_rdata_o [0], \u_wb_gmac_rx.state [2:1] }),
    .Y(_02896_)
  );
  \$lut  #(
    .LUT(32'h88f8ffff),
    .WIDTH(32'h00000005)
  ) _07926_ (
    .A({ _02896_, _02895_, \u_wb_gmac_rx.tWrData [0], _02877_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [0] }),
    .Y(_00981_)
  );
  \$lut  #(
    .LUT(64'hffffff333f3f5fff),
    .WIDTH(32'h00000006)
  ) _07927_ (
    .A({ \u_wb_gmac_rx.state , _00015_, \u_wb_gmac_rx.tWrData [1], \u_eth_dut.app_rxfifo_rdata_o [1] }),
    .Y(_02897_)
  );
  \$lut  #(
    .LUT(32'h88f8ffff),
    .WIDTH(32'h00000005)
  ) _07928_ (
    .A({ _02897_, _01423_, \u_wb_gmac_rx.wbo_din [1], _02877_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [1] }),
    .Y(_00982_)
  );
  \$lut  #(
    .LUT(32'hefef00ff),
    .WIDTH(32'h00000005)
  ) _07929_ (
    .A({ _01423_, \u_wb_gmac_rx.wbo_din [2], \u_eth_dut.app_rxfifo_rdata_o [2], \u_wb_gmac_rx.state [2:1] }),
    .Y(_02898_)
  );
  \$lut  #(
    .LUT(32'h88f8ffff),
    .WIDTH(32'h00000005)
  ) _07930_ (
    .A({ _02898_, _02895_, \u_wb_gmac_rx.tWrData [2], _02877_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [2] }),
    .Y(_00983_)
  );
  \$lut  #(
    .LUT(64'hffffff333f3f5fff),
    .WIDTH(32'h00000006)
  ) _07931_ (
    .A({ \u_wb_gmac_rx.state , _00015_, \u_wb_gmac_rx.tWrData [3], \u_eth_dut.app_rxfifo_rdata_o [3] }),
    .Y(_02899_)
  );
  \$lut  #(
    .LUT(32'h88f8ffff),
    .WIDTH(32'h00000005)
  ) _07932_ (
    .A({ _02899_, _01423_, \u_wb_gmac_rx.wbo_din [3], _02877_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [3] }),
    .Y(_00984_)
  );
  \$lut  #(
    .LUT(64'h3333550f0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _07933_ (
    .A({ _00015_, \u_wb_gmac_rx.state [1:0], \u_wb_gmac_rx.wbo_din [4], \u_wb_gmac_rx.tWrData [4], \u_eth_dut.app_rxfifo_rdata_o [4] }),
    .Y(_02900_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07934_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [4], \u_wb_gmac_rx.tWrData [4], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [4] }),
    .Y(_02901_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07935_ (
    .A({ \u_wb_gmac_rx.state [2], _02900_, _02901_ }),
    .Y(_00985_)
  );
  \$lut  #(
    .LUT(64'h3333550f0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _07936_ (
    .A({ _00015_, \u_wb_gmac_rx.state [1:0], \u_wb_gmac_rx.wbo_din [5], \u_wb_gmac_rx.tWrData [5], \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_02902_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07937_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [5], \u_wb_gmac_rx.tWrData [5], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [5] }),
    .Y(_02903_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07938_ (
    .A({ \u_wb_gmac_rx.state [2], _02902_, _02903_ }),
    .Y(_00986_)
  );
  \$lut  #(
    .LUT(64'h3333550f0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _07939_ (
    .A({ _00015_, \u_wb_gmac_rx.state [1:0], \u_wb_gmac_rx.wbo_din [6], \u_wb_gmac_rx.tWrData [6], \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_02904_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07940_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [6], \u_wb_gmac_rx.tWrData [6], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [6] }),
    .Y(_02905_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07941_ (
    .A({ \u_wb_gmac_rx.state [2], _02904_, _02905_ }),
    .Y(_00987_)
  );
  \$lut  #(
    .LUT(32'hefef00ff),
    .WIDTH(32'h00000005)
  ) _07942_ (
    .A({ _01423_, \u_wb_gmac_rx.wbo_din [7], \u_eth_dut.app_rxfifo_rdata_o [7], \u_wb_gmac_rx.state [2:1] }),
    .Y(_02906_)
  );
  \$lut  #(
    .LUT(32'h88f8ffff),
    .WIDTH(32'h00000005)
  ) _07943_ (
    .A({ _02906_, _02895_, \u_wb_gmac_rx.tWrData [7], _02877_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [7] }),
    .Y(_00988_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07944_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [8], \u_eth_dut.app_rxfifo_rdata_o [0], \u_wb_gmac_rx.tWrData [8] }),
    .Y(_02907_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07945_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [8], \u_wb_gmac_rx.tWrData [8], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [8] }),
    .Y(_02908_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07946_ (
    .A({ \u_wb_gmac_rx.state [2], _02907_, _02908_ }),
    .Y(_00989_)
  );
  \$lut  #(
    .LUT(64'hff3fff5fffff33ff),
    .WIDTH(32'h00000006)
  ) _07947_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_wb_gmac_rx.state [2], _00015_, \u_wb_gmac_rx.tWrData [9], \u_eth_dut.app_rxfifo_rdata_o [1] }),
    .Y(_02909_)
  );
  \$lut  #(
    .LUT(32'hf444ffff),
    .WIDTH(32'h00000005)
  ) _07948_ (
    .A({ _02909_, _02877_, \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [9], \u_wb_gmac_rx.wbo_din [9], _01423_ }),
    .Y(_00990_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07949_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [10], \u_eth_dut.app_rxfifo_rdata_o [2], \u_wb_gmac_rx.tWrData [10] }),
    .Y(_02910_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07950_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [10], \u_wb_gmac_rx.tWrData [10], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [10] }),
    .Y(_02911_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07951_ (
    .A({ \u_wb_gmac_rx.state [2], _02910_, _02911_ }),
    .Y(_00991_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07952_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [11], \u_eth_dut.app_rxfifo_rdata_o [3], \u_wb_gmac_rx.tWrData [11] }),
    .Y(_02912_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07953_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [11], \u_wb_gmac_rx.tWrData [11], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [11] }),
    .Y(_02913_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07954_ (
    .A({ \u_wb_gmac_rx.state [2], _02912_, _02913_ }),
    .Y(_00992_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07955_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [12], \u_eth_dut.app_rxfifo_rdata_o [4], \u_wb_gmac_rx.tWrData [12] }),
    .Y(_02914_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07956_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [12], \u_wb_gmac_rx.tWrData [12], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [12] }),
    .Y(_02915_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07957_ (
    .A({ \u_wb_gmac_rx.state [2], _02914_, _02915_ }),
    .Y(_00993_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07958_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [13], \u_eth_dut.app_rxfifo_rdata_o [5], \u_wb_gmac_rx.tWrData [13] }),
    .Y(_02916_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07959_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [13], \u_wb_gmac_rx.tWrData [13], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [13] }),
    .Y(_02917_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07960_ (
    .A({ \u_wb_gmac_rx.state [2], _02916_, _02917_ }),
    .Y(_00994_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07961_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [14], \u_eth_dut.app_rxfifo_rdata_o [6], \u_wb_gmac_rx.tWrData [14] }),
    .Y(_02918_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07962_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [14], \u_wb_gmac_rx.tWrData [14], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [14] }),
    .Y(_02919_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07963_ (
    .A({ \u_wb_gmac_rx.state [2], _02918_, _02919_ }),
    .Y(_00995_)
  );
  \$lut  #(
    .LUT(64'h55330f0fff0f0f0f),
    .WIDTH(32'h00000006)
  ) _07964_ (
    .A({ \u_wb_gmac_rx.state [1], _00015_, \u_wb_gmac_rx.state [0], \u_wb_gmac_rx.wbo_din [15], \u_eth_dut.app_rxfifo_rdata_o [7], \u_wb_gmac_rx.tWrData [15] }),
    .Y(_02920_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07965_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [15], \u_wb_gmac_rx.tWrData [15], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [15] }),
    .Y(_02921_)
  );
  \$lut  #(
    .LUT(8'h53),
    .WIDTH(32'h00000003)
  ) _07966_ (
    .A({ \u_wb_gmac_rx.state [2], _02920_, _02921_ }),
    .Y(_00996_)
  );
  \$lut  #(
    .LUT(64'hff77ff0f00ffffff),
    .WIDTH(32'h00000006)
  ) _07967_ (
    .A({ \u_wb_gmac_rx.state , \u_wb_gmac_rx.tWrData [16], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [16], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_02922_)
  );
  \$lut  #(
    .LUT(32'h00bbf0f3),
    .WIDTH(32'h00000005)
  ) _07968_ (
    .A({ _01423_, _02922_, \u_wb_gmac_rx.wbo_din [16], \u_wb_gmac_rx.state [0], \u_eth_dut.app_rxfifo_rdata_o [0] }),
    .Y(_00997_)
  );
  \$lut  #(
    .LUT(64'hf0ccffffaaaa0000),
    .WIDTH(32'h00000006)
  ) _07969_ (
    .A({ \u_wb_gmac_rx.state [1], \u_wb_gmac_rx.state [2], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [17], \u_wb_gmac_rx.wbo_din [17], \u_wb_gmac_rx.tWrData [17] }),
    .Y(_02923_)
  );
  \$lut  #(
    .LUT(64'hf0f0ff00b83030f0),
    .WIDTH(32'h00000006)
  ) _07970_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.state [0], _02923_, \u_wb_gmac_rx.wbo_din [17], _00015_, \u_eth_dut.app_rxfifo_rdata_o [1] }),
    .Y(_00998_)
  );
  \$lut  #(
    .LUT(64'hff77ff0f00ffffff),
    .WIDTH(32'h00000006)
  ) _07971_ (
    .A({ \u_wb_gmac_rx.state , \u_wb_gmac_rx.tWrData [18], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [18], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_02924_)
  );
  \$lut  #(
    .LUT(32'h00bbf0f3),
    .WIDTH(32'h00000005)
  ) _07972_ (
    .A({ _01423_, _02924_, \u_wb_gmac_rx.wbo_din [18], \u_wb_gmac_rx.state [0], \u_eth_dut.app_rxfifo_rdata_o [2] }),
    .Y(_00999_)
  );
  \$lut  #(
    .LUT(64'hf0ccffffaaaa0000),
    .WIDTH(32'h00000006)
  ) _07973_ (
    .A({ \u_wb_gmac_rx.state [1], \u_wb_gmac_rx.state [2], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [19], \u_wb_gmac_rx.wbo_din [19], \u_wb_gmac_rx.tWrData [19] }),
    .Y(_02925_)
  );
  \$lut  #(
    .LUT(64'hf0f0ff00b83030f0),
    .WIDTH(32'h00000006)
  ) _07974_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.state [0], _02925_, \u_wb_gmac_rx.wbo_din [19], _00015_, \u_eth_dut.app_rxfifo_rdata_o [3] }),
    .Y(_01000_)
  );
  \$lut  #(
    .LUT(64'hff77ff0f00ffffff),
    .WIDTH(32'h00000006)
  ) _07975_ (
    .A({ \u_wb_gmac_rx.state , \u_wb_gmac_rx.tWrData [20], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [20], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_02926_)
  );
  \$lut  #(
    .LUT(32'h00bbf0f3),
    .WIDTH(32'h00000005)
  ) _07976_ (
    .A({ _01423_, _02926_, \u_wb_gmac_rx.wbo_din [20], \u_wb_gmac_rx.state [0], \u_eth_dut.app_rxfifo_rdata_o [4] }),
    .Y(_01001_)
  );
  \$lut  #(
    .LUT(64'hff77ff0f00ffffff),
    .WIDTH(32'h00000006)
  ) _07977_ (
    .A({ \u_wb_gmac_rx.state , \u_wb_gmac_rx.tWrData [21], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [21], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_02927_)
  );
  \$lut  #(
    .LUT(32'h00bbf0f3),
    .WIDTH(32'h00000005)
  ) _07978_ (
    .A({ _01423_, _02927_, \u_wb_gmac_rx.wbo_din [21], \u_wb_gmac_rx.state [0], \u_eth_dut.app_rxfifo_rdata_o [5] }),
    .Y(_01002_)
  );
  \$lut  #(
    .LUT(64'hff77ff0f00ffffff),
    .WIDTH(32'h00000006)
  ) _07979_ (
    .A({ \u_wb_gmac_rx.state , \u_wb_gmac_rx.tWrData [22], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [22], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_02928_)
  );
  \$lut  #(
    .LUT(32'h00bbf0f3),
    .WIDTH(32'h00000005)
  ) _07980_ (
    .A({ _01423_, _02928_, \u_wb_gmac_rx.wbo_din [22], \u_wb_gmac_rx.state [0], \u_eth_dut.app_rxfifo_rdata_o [6] }),
    .Y(_01003_)
  );
  \$lut  #(
    .LUT(64'hf0ccffffaaaa0000),
    .WIDTH(32'h00000006)
  ) _07981_ (
    .A({ \u_wb_gmac_rx.state [1], \u_wb_gmac_rx.state [2], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [23], \u_wb_gmac_rx.wbo_din [23], \u_wb_gmac_rx.tWrData [23] }),
    .Y(_02929_)
  );
  \$lut  #(
    .LUT(64'hccccff00ac0c0c0c),
    .WIDTH(32'h00000006)
  ) _07982_ (
    .A({ \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.state [0], _02929_, _02892_, \u_wb_gmac_rx.wbo_din [23], \u_eth_dut.app_rxfifo_rdata_o [7] }),
    .Y(_01004_)
  );
  \$lut  #(
    .LUT(32'hff9f00ff),
    .WIDTH(32'h00000005)
  ) _07983_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [24], \u_wb_gmac_rx.wbo_din [24] }),
    .Y(_02930_)
  );
  \$lut  #(
    .LUT(64'hf00fafa03300f300),
    .WIDTH(32'h00000006)
  ) _07984_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.wbo_din [24], _02930_, _00015_, \u_eth_dut.app_rxfifo_rdata_o [0] }),
    .Y(_01005_)
  );
  \$lut  #(
    .LUT(32'hff9f00ff),
    .WIDTH(32'h00000005)
  ) _07985_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [25], \u_wb_gmac_rx.wbo_din [25] }),
    .Y(_02931_)
  );
  \$lut  #(
    .LUT(64'hf00fafa03300f300),
    .WIDTH(32'h00000006)
  ) _07986_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.wbo_din [25], _02931_, _00015_, \u_eth_dut.app_rxfifo_rdata_o [1] }),
    .Y(_01006_)
  );
  \$lut  #(
    .LUT(32'hff9f00ff),
    .WIDTH(32'h00000005)
  ) _07987_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [26], \u_wb_gmac_rx.wbo_din [26] }),
    .Y(_02932_)
  );
  \$lut  #(
    .LUT(64'hf00fafa03300f300),
    .WIDTH(32'h00000006)
  ) _07988_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.wbo_din [26], _02932_, _00015_, \u_eth_dut.app_rxfifo_rdata_o [2] }),
    .Y(_01007_)
  );
  \$lut  #(
    .LUT(32'hff9f00ff),
    .WIDTH(32'h00000005)
  ) _07989_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [27], \u_wb_gmac_rx.wbo_din [27] }),
    .Y(_02933_)
  );
  \$lut  #(
    .LUT(64'hf00fafa03300f300),
    .WIDTH(32'h00000006)
  ) _07990_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.wbo_din [27], _02933_, _00015_, \u_eth_dut.app_rxfifo_rdata_o [3] }),
    .Y(_01008_)
  );
  \$lut  #(
    .LUT(32'hff9f00ff),
    .WIDTH(32'h00000005)
  ) _07991_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [28], \u_wb_gmac_rx.wbo_din [28] }),
    .Y(_02934_)
  );
  \$lut  #(
    .LUT(64'hf00fafa03300f300),
    .WIDTH(32'h00000006)
  ) _07992_ (
    .A({ \u_wb_gmac_rx.state [2:1], \u_wb_gmac_rx.wbo_din [28], _02934_, _00015_, \u_eth_dut.app_rxfifo_rdata_o [4] }),
    .Y(_01009_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07993_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [29], \u_eth_dut.app_rxfifo_rdata_o [5], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [29] }),
    .Y(_02935_)
  );
  \$lut  #(
    .LUT(16'h0f44),
    .WIDTH(32'h00000004)
  ) _07994_ (
    .A({ \u_wb_gmac_rx.state [2], _02935_, \u_wb_gmac_rx.wbo_din [29], _02892_ }),
    .Y(_01010_)
  );
  \$lut  #(
    .LUT(64'h0f0f550f0f0f3333),
    .WIDTH(32'h00000006)
  ) _07995_ (
    .A({ \u_wb_gmac_rx.state [1:0], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req , \u_wb_gmac_rx.wbo_din [30], \u_eth_dut.app_rxfifo_rdata_o [6], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [30] }),
    .Y(_02936_)
  );
  \$lut  #(
    .LUT(16'h0f44),
    .WIDTH(32'h00000004)
  ) _07996_ (
    .A({ \u_wb_gmac_rx.state [2], _02936_, \u_wb_gmac_rx.wbo_din [30], _02892_ }),
    .Y(_01011_)
  );
  \$lut  #(
    .LUT(64'h008800f000000000),
    .WIDTH(32'h00000006)
  ) _07997_ (
    .A({ \u_wb_gmac_rx.state , \u_eth_dut.app_rxfifo_rdata_o [7], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [31], \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req  }),
    .Y(_02937_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _07998_ (
    .A({ _02937_, \u_wb_gmac_rx.wbo_din [31], _01423_ }),
    .Y(_01012_)
  );
  \$lut  #(
    .LUT(64'h000000000000fffe),
    .WIDTH(32'h00000006)
  ) _07999_ (
    .A({ \u_wb_gmac_tx.state [0], \u_wb_gmac_tx.state [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0] }),
    .Y(_02938_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08000_ (
    .A({ _02938_, \u_wb_gmac_tx.state [2] }),
    .Y(_02939_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08001_ (
    .A({ \u_wb_gmac_tx.desc_ptr [0], _02939_ }),
    .Y(_01013_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08002_ (
    .A({ \u_wb_gmac_tx.desc_ptr [1:0], _02939_ }),
    .Y(_01014_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08003_ (
    .A({ \u_wb_gmac_tx.desc_ptr [2:0], _02939_ }),
    .Y(_01015_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08004_ (
    .A({ \u_wb_gmac_tx.desc_ptr , _02939_ }),
    .Y(_01016_)
  );
  \$lut  #(
    .LUT(16'h4fe0),
    .WIDTH(32'h00000004)
  ) _08005_ (
    .A({ \u_wb_gmac_tx.mem_addr [2], _02737_, _00547_, \u_wb_gmac_tx.state [1] }),
    .Y(_01017_)
  );
  \$lut  #(
    .LUT(32'h3cf0aaf0),
    .WIDTH(32'h00000005)
  ) _08006_ (
    .A({ \u_wb_gmac_tx.state [1], _02737_, \u_wb_gmac_tx.mem_addr [3:2], _00548_ }),
    .Y(_01018_)
  );
  \$lut  #(
    .LUT(64'h3fffc000aaffaa00),
    .WIDTH(32'h00000006)
  ) _08007_ (
    .A({ \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.mem_addr [4], _02737_, \u_wb_gmac_tx.mem_addr [3:2], _00549_ }),
    .Y(_01019_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08008_ (
    .A(\u_wb_gmac_tx.mem_addr [4:2]),
    .Y(_02940_)
  );
  \$lut  #(
    .LUT(32'h3cf0aaf0),
    .WIDTH(32'h00000005)
  ) _08009_ (
    .A({ \u_wb_gmac_tx.state [1], _02737_, \u_wb_gmac_tx.mem_addr [5], _02940_, _00550_ }),
    .Y(_01020_)
  );
  \$lut  #(
    .LUT(64'h3fffc000aaffaa00),
    .WIDTH(32'h00000006)
  ) _08010_ (
    .A({ \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.mem_addr [6], _02737_, \u_wb_gmac_tx.mem_addr [5], _02940_, _00551_ }),
    .Y(_01021_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08011_ (
    .A({ \u_wb_gmac_tx.mem_addr [6:5], _02940_ }),
    .Y(_02941_)
  );
  \$lut  #(
    .LUT(32'h3cf0aaf0),
    .WIDTH(32'h00000005)
  ) _08012_ (
    .A({ \u_wb_gmac_tx.state [1], _02737_, \u_wb_gmac_tx.mem_addr [7], _02941_, _00552_ }),
    .Y(_01022_)
  );
  \$lut  #(
    .LUT(64'h3fffc000aaffaa00),
    .WIDTH(32'h00000006)
  ) _08013_ (
    .A({ \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.mem_addr [8], _02737_, \u_wb_gmac_tx.mem_addr [7], _02941_, _00553_ }),
    .Y(_01023_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08014_ (
    .A({ \u_wb_gmac_tx.mem_addr [8:7], _02941_ }),
    .Y(_02942_)
  );
  \$lut  #(
    .LUT(32'h3cf0aaf0),
    .WIDTH(32'h00000005)
  ) _08015_ (
    .A({ \u_wb_gmac_tx.state [1], _02737_, \u_wb_gmac_tx.mem_addr [9], _02942_, _00554_ }),
    .Y(_01024_)
  );
  \$lut  #(
    .LUT(64'h3fffc000aaffaa00),
    .WIDTH(32'h00000006)
  ) _08016_ (
    .A({ \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.mem_addr [10], _02736_, \u_wb_gmac_tx.mem_addr [9], _02942_, _00555_ }),
    .Y(_01092_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08017_ (
    .A({ \u_wb_gmac_tx.mem_addr [10:9], _02736_, _02942_ }),
    .Y(_02943_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08018_ (
    .A({ _02736_, \u_wb_gmac_tx.state [1] }),
    .Y(_02944_)
  );
  \$lut  #(
    .LUT(32'hfaf30a0c),
    .WIDTH(32'h00000005)
  ) _08019_ (
    .A({ \u_wb_gmac_tx.mem_addr [11], _02944_, \u_wb_gmac_tx.state [2], _02943_, _00556_ }),
    .Y(_01025_)
  );
  \$lut  #(
    .LUT(64'hffaaff3f00aa00c0),
    .WIDTH(32'h00000006)
  ) _08020_ (
    .A({ \u_wb_gmac_tx.mem_addr [12], _02944_, \u_wb_gmac_tx.state [2], \u_wb_gmac_tx.mem_addr [11], _02943_, _00557_ }),
    .Y(_01026_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _08021_ (
    .A({ \u_wb_gmac_tx.mem_addr [11:9], \u_wb_gmac_tx.mem_addr [12], _02736_, _02942_ }),
    .Y(_02945_)
  );
  \$lut  #(
    .LUT(32'hfaf30a0c),
    .WIDTH(32'h00000005)
  ) _08022_ (
    .A({ \u_wb_gmac_tx.mem_addr [13], _02944_, \u_wb_gmac_tx.state [2], _02945_, _00558_ }),
    .Y(_01027_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08023_ (
    .A({ \u_wb_gmac_tx.mem_addr [13], _02945_ }),
    .Y(_02946_)
  );
  \$lut  #(
    .LUT(64'hff0f00f0ffbb0088),
    .WIDTH(32'h00000006)
  ) _08024_ (
    .A({ \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.mem_addr [14], \u_wb_gmac_tx.state [2], _02946_, _02736_, _00559_ }),
    .Y(_01028_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08025_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [0], \u_wb_gmac_tx.tWrData [8], \u_wb_gmac_tx.tWrData [16], \u_wb_gmac_tx.tWrData [0] }),
    .Y(_02947_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08026_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02765_, _02947_, \u_wb_gmac_tx.mem_din [0] }),
    .Y(_01029_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08027_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [1], \u_wb_gmac_tx.tWrData [9], \u_wb_gmac_tx.tWrData [17], \u_wb_gmac_tx.tWrData [1] }),
    .Y(_02948_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08028_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02755_, _02948_, \u_wb_gmac_tx.mem_din [1] }),
    .Y(_01030_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08029_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [2], \u_wb_gmac_tx.tWrData [10], \u_wb_gmac_tx.tWrData [18], \u_wb_gmac_tx.tWrData [2] }),
    .Y(_02949_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08030_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02754_, _02949_, \u_wb_gmac_tx.mem_din [2] }),
    .Y(_01031_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08031_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [3], \u_wb_gmac_tx.tWrData [11], \u_wb_gmac_tx.tWrData [19], \u_wb_gmac_tx.tWrData [3] }),
    .Y(_02950_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08032_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02753_, _02950_, \u_wb_gmac_tx.mem_din [3] }),
    .Y(_01032_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08033_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [4], \u_wb_gmac_tx.tWrData [12], \u_wb_gmac_tx.tWrData [20], \u_wb_gmac_tx.tWrData [4] }),
    .Y(_02951_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08034_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02752_, _02951_, \u_wb_gmac_tx.mem_din [4] }),
    .Y(_01033_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08035_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [5], \u_wb_gmac_tx.tWrData [13], \u_wb_gmac_tx.tWrData [21], \u_wb_gmac_tx.tWrData [5] }),
    .Y(_02952_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08036_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02751_, _02952_, \u_wb_gmac_tx.mem_din [5] }),
    .Y(_01034_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08037_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [6], \u_wb_gmac_tx.tWrData [14], \u_wb_gmac_tx.tWrData [22], \u_wb_gmac_tx.tWrData [6] }),
    .Y(_02953_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08038_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02750_, _02953_, \u_wb_gmac_tx.mem_din [6] }),
    .Y(_01035_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08039_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.mem_din [7], \u_wb_gmac_tx.tWrData [15], \u_wb_gmac_tx.tWrData [23], \u_wb_gmac_tx.tWrData [7] }),
    .Y(_02954_)
  );
  \$lut  #(
    .LUT(32'h33aaf0f0),
    .WIDTH(32'h00000005)
  ) _08040_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, _02749_, _02954_, \u_wb_gmac_tx.mem_din [7] }),
    .Y(_01036_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _08041_ (
    .A({ \u_wb_gmac_tx.cnt [0], \u_wb_gmac_tx.cnt [4:2] }),
    .Y(_02955_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08042_ (
    .A({ _02955_, \u_wb_gmac_tx.cnt [14:13], \u_wb_gmac_tx.cnt [6], \u_wb_gmac_tx.cnt [1] }),
    .Y(_02956_)
  );
  \$lut  #(
    .LUT(16'h0001),
    .WIDTH(32'h00000004)
  ) _08043_ (
    .A(\u_wb_gmac_tx.cnt [12:9]),
    .Y(_02957_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _08044_ (
    .A({ _02957_, _02956_, \u_wb_gmac_tx.cnt [8:7], \u_wb_gmac_tx.cnt [5], \u_wb_gmac_tx.cnt [15] }),
    .Y(_01093_)
  );
  \$lut  #(
    .LUT(64'heeeef000f000f000),
    .WIDTH(32'h00000006)
  ) _08045_ (
    .A({ \u_wb_gmac_tx.state [1:0], \u_wb_gmac_tx.state [2], _02764_, _02735_, \u_wb_gmac_tx.mem_wr  }),
    .Y(_01037_)
  );
  \$lut  #(
    .LUT(16'hfe0f),
    .WIDTH(32'h00000004)
  ) _08046_ (
    .A({ _02764_, \u_wb_gmac_tx.state [0], \u_wb_gmac_tx.state [1], _01093_ }),
    .Y(_02958_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _08047_ (
    .A({ _02764_, \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.state [2], \u_wb_gmac_tx.state [0] }),
    .Y(_02959_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08048_ (
    .A({ _02939_, _02959_ }),
    .Y(_02960_)
  );
  \$lut  #(
    .LUT(64'hafff0fff33ff00ff),
    .WIDTH(32'h00000006)
  ) _08049_ (
    .A({ \u_wb_gmac_tx.state [2], \u_wb_gmac_tx.state [0], _02960_, _02958_, _02735_, \u_wb_gmac_tx.state [1] }),
    .Y(_01038_)
  );
  \$lut  #(
    .LUT(64'hff3f30005555aaaa),
    .WIDTH(32'h00000006)
  ) _08050_ (
    .A({ \u_wb_gmac_tx.state , _02764_, _01093_, _02736_ }),
    .Y(_01039_)
  );
  \$lut  #(
    .LUT(64'h00bb3f3f0f000000),
    .WIDTH(32'h00000006)
  ) _08051_ (
    .A({ \u_wb_gmac_tx.state [2:1], _02736_, _01093_, _02764_, \u_wb_gmac_tx.state [0] }),
    .Y(_01040_)
  );
  \$lut  #(
    .LUT(32'hfcccf0aa),
    .WIDTH(32'h00000005)
  ) _08052_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [2], \u_wb_gmac_tx.desc_ptr [0], \u_wb_gmac_tx.wbo_addr [0] }),
    .Y(_01041_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08053_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [3], \u_wb_gmac_tx.desc_ptr [1], \u_wb_gmac_tx.wbo_addr [1] }),
    .Y(_01042_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08054_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [4], \u_wb_gmac_tx.desc_ptr [2], \u_wb_gmac_tx.wbo_addr [2] }),
    .Y(_01043_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08055_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [5], \u_wb_gmac_tx.desc_ptr [3], \u_wb_gmac_tx.wbo_addr [3] }),
    .Y(_01044_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08056_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [4] }),
    .Y(_01045_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08057_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [5] }),
    .Y(_01046_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08058_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [6] }),
    .Y(_01047_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08059_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [7] }),
    .Y(_01048_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08060_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [8] }),
    .Y(_01049_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08061_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [9] }),
    .Y(_01050_)
  );
  \$lut  #(
    .LUT(32'hfcccf0aa),
    .WIDTH(32'h00000005)
  ) _08062_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [10] }),
    .Y(_01051_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08063_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [11] }),
    .Y(_01052_)
  );
  \$lut  #(
    .LUT(32'hc0ccf0aa),
    .WIDTH(32'h00000005)
  ) _08064_ (
    .A({ _02939_, _02959_, \u_wb_gmac_tx.mem_addr [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out , \u_wb_gmac_tx.wbo_addr [12] }),
    .Y(_01053_)
  );
  \$lut  #(
    .LUT(64'hfffffffffffffffe),
    .WIDTH(32'h00000006)
  ) _08065_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0], \u_wb_gmac_tx.state [2], wbgt_taddr }),
    .Y(_01054_)
  );
  \$lut  #(
    .LUT(64'h0f0f0faf0f0f0fcf),
    .WIDTH(32'h00000006)
  ) _08066_ (
    .A({ \u_wb_gmac_tx.state [1], \u_wb_gmac_tx.state [2], _02735_, _02960_, \u_wb_gmac_tx.wbo_cyc , \u_wb_gmac_tx.state [0] }),
    .Y(_01055_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08067_ (
    .A({ _01578_, \u_eth_dut.u_eth_parser.bcnt [0] }),
    .Y(_01094_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08068_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.u_eth_parser.bcnt [1] }),
    .Y(_04762_[1])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08069_ (
    .A({ _04762_[1], _01578_ }),
    .Y(_01095_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08070_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [2], \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.u_eth_parser.bcnt [1] }),
    .Y(_04762_[2])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08071_ (
    .A({ _04762_[2], _01578_ }),
    .Y(_01096_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08072_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [3], _01579_ }),
    .Y(_04762_[3])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08073_ (
    .A({ _04762_[3], _01578_ }),
    .Y(_01097_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08074_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [4:3], _01579_ }),
    .Y(_04762_[4])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08075_ (
    .A({ _04762_[4], _01578_ }),
    .Y(_01098_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08076_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [5:3], _01579_ }),
    .Y(_04762_[5])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08077_ (
    .A({ _04762_[5], _01578_ }),
    .Y(_01099_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08078_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [6:3], _01579_ }),
    .Y(_04762_[6])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08079_ (
    .A({ _04762_[6], _01578_ }),
    .Y(_01100_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _08080_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [6:3], _01579_ }),
    .Y(_02961_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08081_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [7], _02961_ }),
    .Y(_04762_[7])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08082_ (
    .A({ _04762_[7], _01578_ }),
    .Y(_01101_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08083_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [8:7], _02961_ }),
    .Y(_04762_[8])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08084_ (
    .A({ _04762_[8], _01578_ }),
    .Y(_01102_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08085_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [9:7], _02961_ }),
    .Y(_04762_[9])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08086_ (
    .A({ _04762_[9], _01578_ }),
    .Y(_01103_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08087_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [10:7], _02961_ }),
    .Y(_04762_[10])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08088_ (
    .A({ _04762_[10], _01578_ }),
    .Y(_01104_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _08089_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [11], \u_eth_dut.u_eth_parser.bcnt [9:7], \u_eth_dut.u_eth_parser.bcnt [10], _02961_ }),
    .Y(_04762_[11])
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08090_ (
    .A({ _04762_[11], _01578_ }),
    .Y(_01105_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08091_ (
    .A({ _01587_, \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.u_eth_parser.bcnt [3:1] }),
    .Y(_02962_)
  );
  \$lut  #(
    .LUT(32'h00f00044),
    .WIDTH(32'h00000005)
  ) _08092_ (
    .A({ _02962_, _01578_, \u_eth_dut.app_rxfifo_rdata_o [7], \u_eth_dut.u_eth_parser.mac_da_mc , \u_eth_dut.u_eth_parser.mac_da_bc  }),
    .Y(_01106_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08093_ (
    .A({ \u_eth_dut.u_eth_parser.bcnt [1], _01587_, \u_eth_dut.u_eth_parser.bcnt [2], \u_eth_dut.u_eth_parser.bcnt [0], \u_eth_dut.u_eth_parser.bcnt [3] }),
    .Y(_02963_)
  );
  \$lut  #(
    .LUT(32'h00f00044),
    .WIDTH(32'h00000005)
  ) _08094_ (
    .A({ _02963_, _01578_, \u_eth_dut.app_rxfifo_rdata_o [7], \u_eth_dut.u_eth_parser.mac_sa_mc , \u_eth_dut.u_eth_parser.mac_sa_bc  }),
    .Y(_01107_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08095_ (
    .A(\u_eth_dut.u_mac_rxfifo.rd_ptr [2:0]),
    .Y(_01112_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08096_ (
    .A({ \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0], _01112_ }),
    .Y(_01108_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _08097_ (
    .A(\u_eth_dut.u_mac_rxfifo.rd_ptr [3:0]),
    .Y(_01109_)
  );
  \$lut  #(
    .LUT(32'h007fff80),
    .WIDTH(32'h00000005)
  ) _08098_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [4:3], \u_eth_dut.u_mac_rxfifo.rd_ptr [1:0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2] }),
    .Y(_01110_)
  );
  \$lut  #(
    .LUT(64'h00007fffffff8000),
    .WIDTH(32'h00000006)
  ) _08099_ (
    .A({ \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5], \u_eth_dut.u_mac_rxfifo.rd_ptr [4], \u_eth_dut.u_mac_rxfifo.rd_ptr [1:0], \u_eth_dut.u_mac_rxfifo.rd_ptr [3:2] }),
    .Y(_01111_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08100_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [3], \u_eth_dut.u_mac_rxfifo.rd_ptr [1:0], \u_eth_dut.u_mac_rxfifo.rd_ptr [2] }),
    .Y(_01113_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08101_ (
    .A({ \u_eth_dut.u_mac_rxfifo.rd_ptr [4], \u_eth_dut.u_mac_rxfifo.rd_ptr [1:0], \u_eth_dut.u_mac_rxfifo.rd_ptr [3:2] }),
    .Y(_01114_)
  );
  \$lut  #(
    .LUT(64'h7fffffff80000000),
    .WIDTH(32'h00000006)
  ) _08102_ (
    .A({ \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5], \u_eth_dut.u_mac_rxfifo.rd_ptr [1:0], \u_eth_dut.u_mac_rxfifo.rd_ptr [4:2] }),
    .Y(_01115_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08103_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [0], _00015_ }),
    .Y(_01116_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08104_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1:0], _00015_ }),
    .Y(_01117_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _08105_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1:0] }),
    .Y(_01118_)
  );
  \$lut  #(
    .LUT(32'h07fff800),
    .WIDTH(32'h00000005)
  ) _08106_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3:2], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1:0] }),
    .Y(_01119_)
  );
  \$lut  #(
    .LUT(64'h07fffffff8000000),
    .WIDTH(32'h00000006)
  ) _08107_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4:2], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1:0] }),
    .Y(_01120_)
  );
  \$lut  #(
    .LUT(64'hf800000000000000),
    .WIDTH(32'h00000006)
  ) _08108_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3:2], \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4], _00015_, \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1:0] }),
    .Y(_02964_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08109_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5], _02964_ }),
    .Y(_01121_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08110_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6:5], _02964_ }),
    .Y(_01122_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08111_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7:5], _02964_ }),
    .Y(_01123_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08112_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8:5], _02964_ }),
    .Y(_01124_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _08113_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8:5], _02964_ }),
    .Y(_02965_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08114_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9], _02965_ }),
    .Y(_01125_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08115_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10:9], _02965_ }),
    .Y(_01126_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08116_ (
    .A({ \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11:9], _02965_ }),
    .Y(_01127_)
  );
  \$lut  #(
    .LUT(8'h1c),
    .WIDTH(32'h00000003)
  ) _08117_ (
    .A({ \u_clkgen.clkgen_ps [1:0], \u_clkgen.pll_done  }),
    .Y(_01128_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _08118_ (
    .A({ \u_clkgen.clkgen_ps [1:0], \u_clkgen.pll_count [0] }),
    .Y(_01129_)
  );
  \$lut  #(
    .LUT(16'h4100),
    .WIDTH(32'h00000004)
  ) _08119_ (
    .A({ \u_clkgen.clkgen_ps [1], \u_clkgen.pll_count [0], \u_clkgen.pll_count [1], \u_clkgen.clkgen_ps [0] }),
    .Y(_01130_)
  );
  \$lut  #(
    .LUT(64'haaaafc03aaaaaaaa),
    .WIDTH(32'h00000006)
  ) _08120_ (
    .A({ \u_clkgen.clkgen_ps [1:0], _01141_, \u_clkgen.pll_count [1:0], fastsim_mode }),
    .Y(_01131_)
  );
  \$lut  #(
    .LUT(64'h00ef001000000000),
    .WIDTH(32'h00000006)
  ) _08121_ (
    .A({ \u_clkgen.clkgen_ps [1], \u_clkgen.pll_count [3], \u_clkgen.clkgen_ps [0], _01141_, \u_clkgen.pll_count [1:0] }),
    .Y(_01132_)
  );
  \$lut  #(
    .LUT(16'h1400),
    .WIDTH(32'h00000004)
  ) _08122_ (
    .A({ \u_clkgen.clkgen_ps [1], \u_clkgen.pll_count [4], _01760_, \u_clkgen.clkgen_ps [0] }),
    .Y(_01133_)
  );
  \$lut  #(
    .LUT(32'h0b040000),
    .WIDTH(32'h00000005)
  ) _08123_ (
    .A({ \u_clkgen.clkgen_ps [1], \u_clkgen.pll_count [5], \u_clkgen.clkgen_ps [0], _01760_, \u_clkgen.pll_count [4] }),
    .Y(_01134_)
  );
  \$lut  #(
    .LUT(16'h1400),
    .WIDTH(32'h00000004)
  ) _08124_ (
    .A({ \u_clkgen.clkgen_ps [1], _01142_, _01761_, \u_clkgen.clkgen_ps [0] }),
    .Y(_01135_)
  );
  \$lut  #(
    .LUT(64'haaaa3fc0aaaaaaaa),
    .WIDTH(32'h00000006)
  ) _08125_ (
    .A({ \u_clkgen.clkgen_ps [1:0], _01143_, _01142_, _01761_, fastsim_mode }),
    .Y(_01136_)
  );
  \$lut  #(
    .LUT(16'h807f),
    .WIDTH(32'h00000004)
  ) _08126_ (
    .A({ _01144_, _01143_, _01142_, _01761_ }),
    .Y(_02966_)
  );
  \$lut  #(
    .LUT(16'hc5cc),
    .WIDTH(32'h00000004)
  ) _08127_ (
    .A({ \u_clkgen.clkgen_ps [1:0], fastsim_mode, _02966_ }),
    .Y(_01137_)
  );
  \$lut  #(
    .LUT(16'h1400),
    .WIDTH(32'h00000004)
  ) _08128_ (
    .A({ \u_clkgen.clkgen_ps [1], \u_clkgen.pll_count [9], _01762_, \u_clkgen.clkgen_ps [0] }),
    .Y(_01138_)
  );
  \$lut  #(
    .LUT(32'h0b040000),
    .WIDTH(32'h00000005)
  ) _08129_ (
    .A({ \u_clkgen.clkgen_ps [1], \u_clkgen.pll_count [10], \u_clkgen.clkgen_ps [0], _01762_, \u_clkgen.pll_count [9] }),
    .Y(_01139_)
  );
  \$lut  #(
    .LUT(32'haa3caaaa),
    .WIDTH(32'h00000005)
  ) _08130_ (
    .A({ \u_clkgen.clkgen_ps [1:0], _01145_, _01763_, fastsim_mode }),
    .Y(_01140_)
  );
  \$lut  #(
    .LUT(32'hffff1000),
    .WIDTH(32'h00000005)
  ) _08131_ (
    .A({ _01971_, \u_8051_core.oc8051_sfr1.pres_ow , \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 , _01969_ }),
    .Y(_01147_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _08132_ (
    .A({ _00059_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0] }),
    .Y(_00067_)
  );
  \$lut  #(
    .LUT(64'h7000000007777777),
    .WIDTH(32'h00000006)
  ) _08133_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7:6], _01765_, \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0], _01967_ }),
    .Y(_02967_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _08134_ (
    .A({ _01971_, \u_8051_core.oc8051_alu1.des1 [0], _02967_ }),
    .Y(_01148_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08135_ (
    .A({ _02309_, _01151_ }),
    .Y(_01153_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _08136_ (
    .A({ _01149_, _01435_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0], \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(_01150_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08137_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [2], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_01172_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08138_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [2], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_01173_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08139_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [1], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [3:2] }),
    .Y(_01174_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08140_ (
    .A({ \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [1:0], \u_uart_core.u_rxfifo.wr_ptr [3:2] }),
    .Y(_01175_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08141_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [3:1] }),
    .Y(_01176_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _08142_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3:1], \u_uart_core.u_rxfsm.fifo_wr  }),
    .Y(_01177_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08143_ (
    .A({ \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [3:0] }),
    .Y(_01178_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08144_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3:2], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_01179_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08145_ (
    .A({ \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [3:2], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_01180_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08146_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [1], \u_uart_core.u_rxfifo.wr_ptr [2] }),
    .Y(_01181_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08147_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [1], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [2] }),
    .Y(_00492_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08148_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [2:1] }),
    .Y(_01182_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08149_ (
    .A({ \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [2:1] }),
    .Y(_01183_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08150_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [2:1], \u_uart_core.u_rxfifo.wr_ptr [3] }),
    .Y(_01184_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08151_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [1], \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [2], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3] }),
    .Y(_01185_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08152_ (
    .A({ \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3:1] }),
    .Y(_00493_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _08153_ (
    .A(\u_uart_core.u_rxfsm.error_ind ),
    .Y(_00491_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _08154_ (
    .A({ \u_uart_core.u_rxfsm.error_ind [0], \u_uart_core.u_rxfsm.error_ind [1] }),
    .Y(_00490_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08155_ (
    .A(\u_uart_core.u_rxfsm.cnt ),
    .Y(_02968_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08156_ (
    .A({ \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out , \u_uart_core.u_rxfifo.full_q  }),
    .Y(_02969_)
  );
  \$lut  #(
    .LUT(16'hfac0),
    .WIDTH(32'h00000004)
  ) _08157_ (
    .A({ _03278_, \u_uart_core.u_rxfsm.rxstate [0], _02968_, _02969_ }),
    .Y(_02970_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _08158_ (
    .A({ \u_uart_core.u_rxfsm.rxpos [2], \u_uart_core.u_rxfsm.offset [2], \u_uart_core.u_rxfsm.rxpos [3], \u_uart_core.u_rxfsm.offset [3], \u_uart_core.u_rxfsm.rxpos [0], \u_uart_core.u_rxfsm.offset [0] }),
    .Y(_02971_)
  );
  \$lut  #(
    .LUT(8'h90),
    .WIDTH(32'h00000003)
  ) _08159_ (
    .A({ _02971_, \u_uart_core.u_rxfsm.rxpos [1], \u_uart_core.u_rxfsm.offset [1] }),
    .Y(_02972_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _08160_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [1], _02972_, \u_uart_core.u_rxfsm.rxstate [0] }),
    .Y(_02973_)
  );
  \$lut  #(
    .LUT(16'h00f4),
    .WIDTH(32'h00000004)
  ) _08161_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [2], _02973_, _02970_, \u_uart_core.u_rxfsm.rxstate [1] }),
    .Y(_02974_)
  );
  \$lut  #(
    .LUT(16'h0ef0),
    .WIDTH(32'h00000004)
  ) _08162_ (
    .A({ _02974_, \u_uart_core.u_rxfsm.cnt [0], \u_uart_core.u_rxfsm.rxstate [0], \u_uart_core.u_rxfsm.rxstate [1] }),
    .Y(_01155_)
  );
  \$lut  #(
    .LUT(32'h0ee0ff00),
    .WIDTH(32'h00000005)
  ) _08163_ (
    .A({ _02974_, \u_uart_core.u_rxfsm.cnt [1:0], \u_uart_core.u_rxfsm.rxstate [1:0] }),
    .Y(_01156_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _08164_ (
    .A({ _02974_, \u_uart_core.u_rxfsm.rxstate [1:0] }),
    .Y(_03226_)
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) _08165_ (
    .A({ \u_uart_core.u_rxfsm.cnt [2], _03226_, \u_uart_core.u_rxfsm.cnt [1:0], _02974_ }),
    .Y(_01157_)
  );
  \$lut  #(
    .LUT(64'h00f0001100000000),
    .WIDTH(32'h00000006)
  ) _08166_ (
    .A({ _03278_, \u_uart_core.u_rxfsm.rxstate [2:1], _02972_, \u_uart_core.u_rxfsm.rxstate [0], _02969_ }),
    .Y(_01158_)
  );
  \$lut  #(
    .LUT(64'hff00bbbb00fff0ff),
    .WIDTH(32'h00000006)
  ) _08167_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [0], \u_uart_core.u_rxfsm.rxstate [2], _03278_, _02969_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out , \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_02975_)
  );
  \$lut  #(
    .LUT(64'hdf00ff08fd00cf03),
    .WIDTH(32'h00000006)
  ) _08168_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [0], \u_uart_core.u_rxfsm.rxstate [2], \u_uart_core.u_rxfsm.error_ind [1], _02975_, \u_uart_core.u_rxfsm.rxstate [1], _02972_ }),
    .Y(_01159_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08169_ (
    .A({ _02973_, \u_uart_core.u_rxfsm.cnt , \u_uart_core.u_rxfsm.rxstate [2] }),
    .Y(_01186_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08170_ (
    .A({ \u_uart_core.u_rxfsm.cnt [0], _02973_, \u_uart_core.u_rxfsm.cnt [2:1], \u_uart_core.u_rxfsm.rxstate [2] }),
    .Y(_01187_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08171_ (
    .A({ _02973_, \u_uart_core.u_rxfsm.cnt [1], \u_uart_core.u_rxfsm.cnt [2], \u_uart_core.u_rxfsm.cnt [0], \u_uart_core.u_rxfsm.rxstate [2] }),
    .Y(_01188_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08172_ (
    .A({ _02973_, \u_uart_core.u_rxfsm.cnt [1:0], \u_uart_core.u_rxfsm.cnt [2], \u_uart_core.u_rxfsm.rxstate [2] }),
    .Y(_01189_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _08173_ (
    .A({ \u_uart_core.u_rxfsm.cnt [2], _02973_, \u_uart_core.u_rxfsm.cnt [1:0] }),
    .Y(_01190_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _08174_ (
    .A({ \u_uart_core.u_rxfsm.cnt [2], _02973_, \u_uart_core.u_rxfsm.cnt [0], \u_uart_core.u_rxfsm.cnt [1] }),
    .Y(_01191_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _08175_ (
    .A({ \u_uart_core.u_rxfsm.cnt [2:1], _02973_, \u_uart_core.u_rxfsm.cnt [0] }),
    .Y(_01192_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08176_ (
    .A({ _02968_, _02973_ }),
    .Y(_01160_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08177_ (
    .A(\u_uart_core.u_rxfsm.offset [1:0]),
    .Y(_01162_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08178_ (
    .A(\u_uart_core.u_rxfsm.offset [2:0]),
    .Y(_01163_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08179_ (
    .A({ \u_uart_core.u_rxfsm.offset [3], \u_uart_core.u_rxfsm.offset [1], \u_uart_core.u_rxfsm.offset [2], \u_uart_core.u_rxfsm.offset [0] }),
    .Y(_01164_)
  );
  \$lut  #(
    .LUT(64'hff0ffff0ff3355ff),
    .WIDTH(32'h00000006)
  ) _08180_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [0], _03278_, \u_uart_core.u_rxfsm.rxstate [2], _02968_, _02969_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02976_)
  );
  \$lut  #(
    .LUT(32'hc8cffff2),
    .WIDTH(32'h00000005)
  ) _08181_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [0], _02976_, \u_uart_core.u_rxfsm.rxstate [1], _02972_, \u_uart_core.u_rxfsm.rxstate [2] }),
    .Y(_02977_)
  );
  \$lut  #(
    .LUT(32'hfffd0001),
    .WIDTH(32'h00000005)
  ) _08182_ (
    .A({ \u_uart_core.u_rxfsm.rxstate , _03278_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_02978_)
  );
  \$lut  #(
    .LUT(32'h0fef0f0f),
    .WIDTH(32'h00000005)
  ) _08183_ (
    .A({ _01160_, _02978_, _02977_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out , \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_01165_)
  );
  \$lut  #(
    .LUT(32'hff100000),
    .WIDTH(32'h00000005)
  ) _08184_ (
    .A({ _02972_, \u_uart_core.u_rxfsm.rxstate [0], _02968_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out , \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_02979_)
  );
  \$lut  #(
    .LUT(64'h000000ff00008080),
    .WIDTH(32'h00000006)
  ) _08185_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [1], \u_uart_core.u_rxfsm.rxstate [2], _02979_, _03278_, _02968_, \u_uart_core.u_rxfsm.rxstate [0] }),
    .Y(_01166_)
  );
  \$lut  #(
    .LUT(32'h0f5fcc00),
    .WIDTH(32'h00000005)
  ) _08186_ (
    .A({ \u_uart_core.u_rxfsm.rxstate [2:1], _02978_, _02979_, _02972_ }),
    .Y(_01167_)
  );
  \$lut  #(
    .LUT(16'h0001),
    .WIDTH(32'h00000004)
  ) _08187_ (
    .A({ \u_uart_core.u_rxfsm.offset [1], \u_uart_core.u_rxfsm.offset [2], \u_uart_core.u_rxfsm.offset [3], \u_uart_core.u_rxfsm.offset [0] }),
    .Y(_01170_)
  );
  \$lut  #(
    .LUT(64'hfcff000200000000),
    .WIDTH(32'h00000006)
  ) _08188_ (
    .A({ _01170_, \u_uart_core.u_txfsm.fifo_rd , \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.txstate [2:1], _02327_ }),
    .Y(_01169_)
  );
  \$lut  #(
    .LUT(8'h78),
    .WIDTH(32'h00000003)
  ) _08189_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [2], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_01196_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08190_ (
    .A({ \u_uart_core.u_rxfifo.grey_wr_ptr [0], _01196_ }),
    .Y(_01193_)
  );
  \$lut  #(
    .LUT(16'h07f8),
    .WIDTH(32'h00000004)
  ) _08191_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [3:2], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_01194_)
  );
  \$lut  #(
    .LUT(32'h007fff80),
    .WIDTH(32'h00000005)
  ) _08192_ (
    .A({ \u_uart_core.u_rxfifo.grey_wr_ptr [4], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [2:1] }),
    .Y(_01195_)
  );
  \$lut  #(
    .LUT(16'h7f80),
    .WIDTH(32'h00000004)
  ) _08193_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [2:1] }),
    .Y(_01197_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08194_ (
    .A({ \u_uart_core.u_rxfifo.grey_wr_ptr [4], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [3:1] }),
    .Y(_01198_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08195_ (
    .A({ \u_wb_crossbar.slave_busy [3], \u_wb_crossbar.slave_mx_id[3] [1:0], \u_wb_gmac_rx.wbo_din [1], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[1] }),
    .Y(\u_uart_core.u_cfg.u_intr_bit1.cpu_ack )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08196_ (
    .A({ \u_wb_crossbar.slave_busy [3], \u_wb_crossbar.slave_mx_id[3] [1:0], \u_wb_gmac_rx.wbo_din [2], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[2] }),
    .Y(\u_uart_core.u_cfg.u_intr_bit2.cpu_ack )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08197_ (
    .A({ \u_wb_crossbar.slave_busy [3], \u_wb_crossbar.slave_mx_id[3] [1:0], \u_wb_gmac_rx.wbo_din [0], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[0] }),
    .Y(\u_uart_core.u_cfg.u_intr_bit0.cpu_ack )
  );
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) _08198_ (
    .A({ \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1], \u_8051_core.oc8051_memory_interface1.dadr_ot [3], \u_8051_core.oc8051_memory_interface1.dadr_ot [4], \u_8051_core.oc8051_memory_interface1.dadr_ot [5] }),
    .Y(_02980_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08199_ (
    .A({ ext_reg_wr, ext_reg_be[0], ext_reg_addr[3], ext_reg_addr[4], ext_reg_addr[5] }),
    .Y(_02981_)
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) _08200_ (
    .A({ \u_wb_gmac_rx.wbo_we , \u_wb_gmac_rx.wbo_addr [1], \u_wb_gmac_rx.wbo_addr [2], \u_wb_gmac_rx.wbo_addr [3] }),
    .Y(_02982_)
  );
  \$lut  #(
    .LUT(64'h777700ffffff0f0f),
    .WIDTH(32'h00000006)
  ) _08201_ (
    .A({ \u_wb_crossbar.slave_mx_id[3] [1:0], _02981_, _02982_, \u_8051_core.oc8051_memory_interface1.dwe_o , _02980_ }),
    .Y(_02983_)
  );
  \$lut  #(
    .LUT(64'h555533330f0f00ff),
    .WIDTH(32'h00000006)
  ) _08202_ (
    .A({ \u_wb_crossbar.slave_mx_id[3] [0], \u_wb_crossbar.slave_mx_id[3] [1], \u_wb_gmac_rx.wbo_addr [0], ext_reg_addr[2], \u_wb_gmac_tx.wbo_addr [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [2] }),
    .Y(_02984_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _08203_ (
    .A({ _02984_, \u_wb_crossbar.slave_busy [3], _02872_, _02983_ }),
    .Y(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _08204_ (
    .A({ \u_wb_crossbar.slave_busy [3], _02984_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out , \u_uart_core.u_cfg.u_intr_bit0.data_out  }),
    .Y(\u_uart_core.u_cfg.reg_out [0])
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _08205_ (
    .A({ \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out , _02984_, \u_wb_crossbar.slave_busy [3] }),
    .Y(\u_uart_core.u_cfg.reg_out [4])
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _08206_ (
    .A({ \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out , _02984_, \u_wb_crossbar.slave_busy [3] }),
    .Y(\u_uart_core.u_cfg.reg_out [3])
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08207_ (
    .A({ \u_wb_crossbar.slave_busy [3], \u_wb_crossbar.slave_mx_id[3] [1:0], \u_wb_gmac_rx.wbo_din [3], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[3] }),
    .Y(_01199_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08208_ (
    .A({ \u_wb_crossbar.slave_busy [3], \u_wb_crossbar.slave_mx_id[3] [1:0], \u_wb_gmac_rx.wbo_din [4], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[4] }),
    .Y(_01200_)
  );
  \$lut  #(
    .LUT(64'hffffffff10000000),
    .WIDTH(32'h00000006)
  ) _08209_ (
    .A({ _02413_, _00545_, \u_spi_core.u_spi_ctrl.byte_cnt [0], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.byte_cnt [1] }),
    .Y(_00543_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08210_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [23], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [23])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08211_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [22], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [22])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08212_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [21], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [21])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08213_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [20], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [20])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08214_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [19], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [19])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08215_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [18], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [18])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08216_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [17], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [17])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08217_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [16], \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [16])
  );
  \$lut  #(
    .LUT(64'hf0f0ccaa00000000),
    .WIDTH(32'h00000006)
  ) _08218_ (
    .A({ _02422_, \u_wb_crossbar.slave_mx_id[2] [0], \u_wb_crossbar.slave_mx_id[2] [1], _01455_, ext_reg_be[1], \u_wb_gmac_rx.wbo_be [1] }),
    .Y(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08219_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [8], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[8] }),
    .Y(_01201_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08220_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [13], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[13] }),
    .Y(_01206_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08221_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [14], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[14] }),
    .Y(_01207_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08222_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [15], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[15] }),
    .Y(_01208_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08223_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [3], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(_01209_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08224_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [4], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(_01210_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08225_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [5], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_01211_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08226_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [6], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_01212_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08227_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [7], \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_01213_)
  );
  \$lut  #(
    .LUT(64'hffff800000000000),
    .WIDTH(32'h00000006)
  ) _08228_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02446_, _02456_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2] }),
    .Y(_00653_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08229_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00660_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08230_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00661_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08231_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00654_)
  );
  \$lut  #(
    .LUT(16'hf400),
    .WIDTH(32'h00000004)
  ) _08232_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld , _02497_ }),
    .Y(_00693_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _08233_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0] }),
    .Y(_01214_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08234_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_01215_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08235_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_01216_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08236_ (
    .A(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2:0]),
    .Y(_02985_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08237_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3], _02985_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_01217_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08238_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4:3], _02985_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in  }),
    .Y(_01218_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08239_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5:3], _02985_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in  }),
    .Y(_01219_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08240_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5:3], _02985_ }),
    .Y(_02986_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08241_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6], _02986_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in  }),
    .Y(_01220_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08242_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6], _02986_ }),
    .Y(_02987_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08243_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7], _02987_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in  }),
    .Y(_01221_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08244_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [8], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[8] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08245_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8:7], _02987_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in  }),
    .Y(_01222_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08246_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [9], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[9] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08247_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9:7], _02987_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_01223_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08248_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [10], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[10] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08249_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9:7], _02987_ }),
    .Y(_02988_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08250_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10], _02988_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_01224_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08251_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [11], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[11] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08252_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11:10], _02988_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_01225_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08253_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [12], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[12] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08254_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12:10], _02988_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in  }),
    .Y(_01226_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08255_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [13], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[13] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08256_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12:10], _02988_ }),
    .Y(_02989_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08257_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13], _02989_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in  }),
    .Y(_01227_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08258_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [14], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[14] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08259_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14:13], _02989_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in  }),
    .Y(_01228_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08260_ (
    .A({ \u_wb_crossbar.slave_busy [4], \u_wb_crossbar.slave_mx_id[4] [1:0], \u_wb_gmac_rx.wbo_din [15], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[15] }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08261_ (
    .A({ _00802_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15:13], _02989_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in  }),
    .Y(_01229_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08262_ (
    .A({ _01449_, _01456_, _01441_, _01439_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08263_ (
    .A({ _01439_, _01447_, _01445_, _01449_, _01441_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08264_ (
    .A({ _01456_, _01439_, _01449_, _01447_, _01441_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _08265_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.gen_tx_crc , _00012_ }),
    .Y(_00892_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08266_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [10], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [18], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [2] }),
    .Y(_02990_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _08267_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [2], _02990_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26] }),
    .Y(_02991_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08268_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [2], _02991_ }),
    .Y(_02992_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08269_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [8], _02992_, _00012_ }),
    .Y(_01230_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08270_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [8], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [16], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [0] }),
    .Y(_02993_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _08271_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [0], _02993_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24] }),
    .Y(_02994_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08272_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [0], _02994_ }),
    .Y(_02995_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08273_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [11], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [19], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [3] }),
    .Y(_02996_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _08274_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [3], _02996_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27] }),
    .Y(_02997_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08275_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [3], _02997_ }),
    .Y(_02998_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08276_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [9], _02998_, _02995_, _00012_ }),
    .Y(_01231_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08277_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1:0], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [9], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [17], \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [1] }),
    .Y(_02999_)
  );
  \$lut  #(
    .LUT(64'h05550ccc0fff0fff),
    .WIDTH(32'h00000006)
  ) _08278_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st , \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2], _02516_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [1], _02999_, \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25] }),
    .Y(_03000_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08279_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [1], _03000_ }),
    .Y(_03001_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08280_ (
    .A({ _03001_, _02995_ }),
    .Y(_03002_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08281_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [4], _02517_ }),
    .Y(_03003_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08282_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [10], _03003_, _03002_, _00012_ }),
    .Y(_01232_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08283_ (
    .A({ _03001_, _02992_ }),
    .Y(_03004_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08284_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [5], _02519_ }),
    .Y(_03005_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08285_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [11], _03005_, _03004_, _00012_ }),
    .Y(_01233_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08286_ (
    .A({ _02995_, _02992_ }),
    .Y(_03006_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08287_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [6], _02521_ }),
    .Y(_03007_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _08288_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [12], _03007_, _02998_, _03006_, _00012_ }),
    .Y(_01234_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08289_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [7], _02524_ }),
    .Y(_03008_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08290_ (
    .A({ _03001_, _03008_ }),
    .Y(_03009_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08291_ (
    .A({ _03003_, _02998_ }),
    .Y(_03010_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08292_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [13], _03010_, _03009_, _00012_ }),
    .Y(_01235_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08293_ (
    .A({ _03005_, _03003_ }),
    .Y(_03011_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08294_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [14], _03011_, _00012_ }),
    .Y(_01236_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08295_ (
    .A({ _03007_, _02995_ }),
    .Y(_03012_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08296_ (
    .A({ _03005_, _03012_ }),
    .Y(_03013_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08297_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [15], _03013_, _00012_ }),
    .Y(_01237_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08298_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [16], _03007_, _03009_, _00012_ }),
    .Y(_01238_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08299_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [17], _03008_, _00012_ }),
    .Y(_01239_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08300_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [18], _02992_, _00012_ }),
    .Y(_01240_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08301_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [19], _02998_, _00012_ }),
    .Y(_01241_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08302_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [20], _03003_, _02995_, _00012_ }),
    .Y(_01242_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08303_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [21], _03005_, _03002_, _00012_ }),
    .Y(_01243_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08304_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [22], _03007_, _03004_, _00012_ }),
    .Y(_01244_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _08305_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [23], _02998_, _02992_, _03008_, _00012_ }),
    .Y(_01245_)
  );
  \$lut  #(
    .LUT(16'h4114),
    .WIDTH(32'h00000004)
  ) _08306_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24], _03010_, _03006_, _00012_ }),
    .Y(_01246_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _08307_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25], _02998_, _03011_, _03002_, _00012_ }),
    .Y(_01247_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _08308_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26], _03012_, _03011_, _03004_, _00012_ }),
    .Y(_01248_)
  );
  \$lut  #(
    .LUT(16'h9669),
    .WIDTH(32'h00000004)
  ) _08309_ (
    .A({ _03007_, _03005_, _02998_, _02992_ }),
    .Y(_03014_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _08310_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27], _03014_, _03009_, _00012_ }),
    .Y(_01249_)
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) _08311_ (
    .A({ _03007_, _03010_, _03008_ }),
    .Y(_03015_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08312_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28], _03015_, _00012_ }),
    .Y(_01250_)
  );
  \$lut  #(
    .LUT(32'h14414114),
    .WIDTH(32'h00000005)
  ) _08313_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29], _02992_, _03011_, _03008_, _00012_ }),
    .Y(_01251_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _08314_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30], _03014_, _00012_ }),
    .Y(_01252_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08315_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [31], _03015_, _00012_ }),
    .Y(_01253_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _08316_ (
    .A({ _03011_, _03008_, _03006_, _00012_ }),
    .Y(_01254_)
  );
  \$lut  #(
    .LUT(16'h1441),
    .WIDTH(32'h00000004)
  ) _08317_ (
    .A({ _02998_, _03004_, _03013_, _00012_ }),
    .Y(_01255_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _08318_ (
    .A({ _02992_, _03012_, _03010_, _03009_, _00012_ }),
    .Y(_01256_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08319_ (
    .A({ _03009_, _00012_ }),
    .Y(_01261_)
  );
  \$lut  #(
    .LUT(32'h41141441),
    .WIDTH(32'h00000005)
  ) _08320_ (
    .A({ _03005_, _03001_, _03010_, _03008_, _00012_ }),
    .Y(_01257_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _08321_ (
    .A({ _03012_, _03011_, _00012_ }),
    .Y(_01258_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _08322_ (
    .A({ _03009_, _03013_, _00012_ }),
    .Y(_01259_)
  );
  \$lut  #(
    .LUT(8'h41),
    .WIDTH(32'h00000003)
  ) _08323_ (
    .A({ _03012_, _03009_, _00012_ }),
    .Y(_01260_)
  );
  \$lut  #(
    .LUT(32'h0000ff40),
    .WIDTH(32'h00000005)
  ) _08324_ (
    .A({ _01971_, _01969_, \u_8051_core.oc8051_sfr1.pres_ow , \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2  }),
    .Y(_01146_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _08325_ (
    .A({ _00058_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0] }),
    .Y(_00057_)
  );
  \$lut  #(
    .LUT(32'hff008f8f),
    .WIDTH(32'h00000005)
  ) _08326_ (
    .A({ _01969_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0], _01967_, \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0] }),
    .Y(_01262_)
  );
  \$lut  #(
    .LUT(16'h3caa),
    .WIDTH(32'h00000004)
  ) _08327_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0], _01977_, \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(_01263_)
  );
  \$lut  #(
    .LUT(64'h3fffc000aaaaaaaa),
    .WIDTH(32'h00000006)
  ) _08328_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2:0], _01977_, \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_01264_)
  );
  \$lut  #(
    .LUT(32'h3fc0aaaa),
    .WIDTH(32'h00000005)
  ) _08329_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6:5], _01979_, \u_8051_core.oc8051_alu1.des1 [6] }),
    .Y(_01265_)
  );
  \$lut  #(
    .LUT(64'h3fffc000aaaaaaaa),
    .WIDTH(32'h00000006)
  ) _08330_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7:5], _01979_, \u_8051_core.oc8051_alu1.des1 [7] }),
    .Y(_01266_)
  );
  \$lut  #(
    .LUT(64'h7ff7000000000000),
    .WIDTH(32'h00000006)
  ) _08331_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1] }),
    .Y(_03016_)
  );
  \$lut  #(
    .LUT(64'h07777777b0bbbbbb),
    .WIDTH(32'h00000006)
  ) _08332_ (
    .A({ _00182_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0], _03016_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2] }),
    .Y(_03017_)
  );
  \$lut  #(
    .LUT(16'hccc5),
    .WIDTH(32'h00000004)
  ) _08333_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept , \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0], _03017_ }),
    .Y(_01268_)
  );
  \$lut  #(
    .LUT(16'h00bf),
    .WIDTH(32'h00000004)
  ) _08334_ (
    .A({ _01816_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0] }),
    .Y(_03018_)
  );
  \$lut  #(
    .LUT(64'h0ccccccca0aaaaaa),
    .WIDTH(32'h00000006)
  ) _08335_ (
    .A({ _00182_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 , \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2], _01820_, _03018_ }),
    .Y(_03019_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08336_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 , _03019_ }),
    .Y(_03020_)
  );
  \$lut  #(
    .LUT(64'h07777777b0bbbbbb),
    .WIDTH(32'h00000006)
  ) _08337_ (
    .A({ _00182_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0], _03020_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3] }),
    .Y(_03021_)
  );
  \$lut  #(
    .LUT(16'hccca),
    .WIDTH(32'h00000004)
  ) _08338_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept , \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1], _03021_ }),
    .Y(_01269_)
  );
  \$lut  #(
    .LUT(16'hccca),
    .WIDTH(32'h00000004)
  ) _08339_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept , \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2], _03019_ }),
    .Y(_01270_)
  );
  \$lut  #(
    .LUT(16'hc5cc),
    .WIDTH(32'h00000004)
  ) _08340_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0], _03017_ }),
    .Y(_01271_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _08341_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1], _03021_ }),
    .Y(_01272_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _08342_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0], \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1], \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2], _03019_ }),
    .Y(_01273_)
  );
  \$lut  #(
    .LUT(64'h0007000000000000),
    .WIDTH(32'h00000006)
  ) _08343_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7], _01821_, \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc , _01818_, \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0] }),
    .Y(_03022_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _08344_ (
    .A({ _03017_, _03022_, _00182_ }),
    .Y(_01274_)
  );
  \$lut  #(
    .LUT(64'h0000f88800000000),
    .WIDTH(32'h00000006)
  ) _08345_ (
    .A({ _03022_, _01816_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 , \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1  }),
    .Y(_03023_)
  );
  \$lut  #(
    .LUT(16'hff40),
    .WIDTH(32'h00000004)
  ) _08346_ (
    .A({ _03023_, _01820_, _00182_, _01819_ }),
    .Y(_01275_)
  );
  \$lut  #(
    .LUT(32'hff808080),
    .WIDTH(32'h00000005)
  ) _08347_ (
    .A({ _03022_, _01817_, _00182_, _01820_, _01819_ }),
    .Y(_01276_)
  );
  \$lut  #(
    .LUT(64'hff40404040404040),
    .WIDTH(32'h00000006)
  ) _08348_ (
    .A({ _01782_, _01661_, _01659_, \u_8051_core.oc8051_decoder1.wr_sfr , \u_8051_core.oc8051_sfr1.wait_data  }),
    .Y(_01277_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _08349_ (
    .A({ \u_wb_crossbar.slave_busy [3], _02984_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out , \u_uart_core.u_cfg.u_intr_bit1.data_out  }),
    .Y(\u_uart_core.u_cfg.reg_out [1])
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _08350_ (
    .A({ \u_spi_core.u_spi_if.si_reg [6], \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00519_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _08351_ (
    .A({ \u_spi_core.u_spi_if.si_reg [7], \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00520_)
  );
  \$lut  #(
    .LUT(64'hffffffff01000000),
    .WIDTH(32'h00000006)
  ) _08352_ (
    .A({ _02413_, _00545_, \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.byte_cnt [1:0], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_00542_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08353_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [31], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_req.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [31])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08354_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [30], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [30])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08355_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [29], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [29])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08356_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [28], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [28])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08357_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [27], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [27])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08358_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [26], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [26])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08359_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [25], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [25])
  );
  \$lut  #(
    .LUT(16'hf088),
    .WIDTH(32'h00000004)
  ) _08360_ (
    .A({ _02417_, \u_spi_core.u_spi_ctrl.cfg_dataout [24], \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out , _02415_ }),
    .Y(\u_spi_core.u_cfg.reg_out [24])
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _08361_ (
    .A({ \u_spi_core.u_spi_if.si_reg [5], \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00518_)
  );
  \$lut  #(
    .LUT(64'hf0f0ccaa00000000),
    .WIDTH(32'h00000006)
  ) _08362_ (
    .A({ _02422_, \u_wb_crossbar.slave_mx_id[2] [0], \u_wb_crossbar.slave_mx_id[2] [1], _01453_, ext_reg_be[2], \u_wb_gmac_rx.wbo_be [2] }),
    .Y(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08363_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [16], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[16] }),
    .Y(_01279_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08364_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [17], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[17] }),
    .Y(_01280_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08365_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [18], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[18] }),
    .Y(_01281_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08366_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [19], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[19] }),
    .Y(_01282_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08367_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [20], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[20] }),
    .Y(_01283_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08368_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [21], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[21] }),
    .Y(_01284_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08369_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [22], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[22] }),
    .Y(_01285_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08370_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [23], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[23] }),
    .Y(_01286_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _08371_ (
    .A({ _01445_, _01439_, _01450_, _01441_ }),
    .Y(_03024_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _08372_ (
    .A({ \u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req , _03024_ }),
    .Y(_00908_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _08373_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0] }),
    .Y(_01287_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08374_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_01288_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08375_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2:0], \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_01289_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08376_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0] }),
    .Y(_03025_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08377_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3], _03025_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_01290_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08378_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4:3], _03025_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in  }),
    .Y(_01291_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08379_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4], _03025_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in  }),
    .Y(_01292_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08380_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5], _03025_ }),
    .Y(_03026_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08381_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6], _03026_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in  }),
    .Y(_01293_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08382_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6], _03026_ }),
    .Y(_03027_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08383_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7], _03027_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in  }),
    .Y(_01294_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08384_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8:7], _03027_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in  }),
    .Y(_01295_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08385_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8], _03027_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_01296_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08386_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9], _03027_ }),
    .Y(_03028_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08387_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10], _03028_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_01297_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08388_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11:10], _03028_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_01298_)
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08389_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11], _03028_ }),
    .Y(_03029_)
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) _08390_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12], _03029_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in  }),
    .Y(_01299_)
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) _08391_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13:12], _03029_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in  }),
    .Y(_01300_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) _08392_ (
    .A({ _03024_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13], _03029_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in  }),
    .Y(_01301_)
  );
  \$lut  #(
    .LUT(32'h7fff8000),
    .WIDTH(32'h00000005)
  ) _08393_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [15], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14], _03029_ }),
    .Y(_03030_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _08394_ (
    .A({ _03024_, _03030_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in  }),
    .Y(_01302_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08395_ (
    .A({ _01449_, _01454_, _01441_, _01439_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08396_ (
    .A({ _01439_, _01445_, _01441_, _01449_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08397_ (
    .A({ \u_clkgen.clkgen_ps [0], \u_clkgen.clkgen_ps [1] }),
    .Y(_01307_)
  );
  \$lut  #(
    .LUT(32'hffff1000),
    .WIDTH(32'h00000005)
  ) _08398_ (
    .A({ \u_clkgen.clkgen_ps [2], \u_clkgen.pll_done , \u_clkgen.clkgen_ps [1], mastermode, \u_clkgen.clkgen_ps [0] }),
    .Y(_01305_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08399_ (
    .A({ _01305_, _01128_ }),
    .Y(_01303_)
  );
  \$lut  #(
    .LUT(32'h0000fbf0),
    .WIDTH(32'h00000005)
  ) _08400_ (
    .A({ \u_clkgen.clkgen_ps , \u_clkgen.pll_done , mastermode }),
    .Y(_01304_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _08401_ (
    .A({ \u_clkgen.clkgen_ps [2], _01307_ }),
    .Y(_01306_)
  );
  \$lut  #(
    .LUT(64'h88ffff00f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _08402_ (
    .A({ _01436_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0], _01974_, \u_8051_core.oc8051_alu1.des1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0], _01982_ }),
    .Y(_01308_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08403_ (
    .A({ _01733_, \u_8051_core.oc8051_memory_interface1.rd_addr [2] }),
    .Y(_03031_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08404_ (
    .A({ _03031_, _02317_, \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01744_, _01751_ }),
    .Y(_03032_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _08405_ (
    .A({ _02314_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [1] }),
    .Y(_03033_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08406_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01751_, _01744_, _01713_, _01733_ }),
    .Y(_03034_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08407_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [2:1], _03034_ }),
    .Y(_03035_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _08408_ (
    .A({ _03035_, _03033_, _03032_ }),
    .Y(_03036_)
  );
  \$lut  #(
    .LUT(64'h33550f0f00000000),
    .WIDTH(32'h00000006)
  ) _08409_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0] }),
    .Y(_03037_)
  );
  \$lut  #(
    .LUT(64'hb0bb0000b0bbb0bb),
    .WIDTH(32'h00000006)
  ) _08410_ (
    .A({ _03032_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0], _03033_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0], _03035_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0] }),
    .Y(_03038_)
  );
  \$lut  #(
    .LUT(16'h0130),
    .WIDTH(32'h00000004)
  ) _08411_ (
    .A({ _02314_, \u_8051_core.oc8051_memory_interface1.rd_addr [1], \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0] }),
    .Y(_03039_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _08412_ (
    .A({ _01713_, _02306_, _01751_ }),
    .Y(_03040_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08413_ (
    .A({ _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [1] }),
    .Y(_03041_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08414_ (
    .A({ _03041_, _03039_ }),
    .Y(_03042_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08415_ (
    .A({ _03041_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0] }),
    .Y(_03043_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08416_ (
    .A({ _03039_, _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0] }),
    .Y(_03044_)
  );
  \$lut  #(
    .LUT(64'h00c800c0c800c8c8),
    .WIDTH(32'h00000006)
  ) _08417_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.rd_addr [1], _03040_, _01733_, _02314_ }),
    .Y(_03045_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08418_ (
    .A({ _03036_, _03045_ }),
    .Y(_03046_)
  );
  \$lut  #(
    .LUT(64'h00000000ffffff40),
    .WIDTH(32'h00000006)
  ) _08419_ (
    .A({ _03046_, _03043_, _03044_, _03038_, _03042_, _03037_ }),
    .Y(_03047_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _08420_ (
    .A({ _02317_, \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01751_, _01713_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_ }),
    .Y(_03048_)
  );
  \$lut  #(
    .LUT(16'h0777),
    .WIDTH(32'h00000004)
  ) _08421_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [0], _02320_, _02318_, _02280_ }),
    .Y(_03049_)
  );
  \$lut  #(
    .LUT(32'h3faf0000),
    .WIDTH(32'h00000005)
  ) _08422_ (
    .A({ _03049_, _02306_, _03048_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [0], _03877_ }),
    .Y(_03050_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08423_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_, _02317_, _02314_ }),
    .Y(_03051_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08424_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], _02314_, \u_8051_core.oc8051_memory_interface1.rd_addr [2:1], _01733_ }),
    .Y(_03052_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08425_ (
    .A({ _02317_, \u_8051_core.oc8051_memory_interface1.rd_addr [7], _01744_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], _01733_ }),
    .Y(_03053_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08426_ (
    .A({ _03053_, _01713_, _01751_, _03236_, _03228_, _03885_ }),
    .Y(_03054_)
  );
  \$lut  #(
    .LUT(32'h00000bbb),
    .WIDTH(32'h00000005)
  ) _08427_ (
    .A({ _03054_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0], _03051_, _03052_, _00433_ }),
    .Y(_03055_)
  );
  \$lut  #(
    .LUT(64'hff80ffffffffffff),
    .WIDTH(32'h00000006)
  ) _08428_ (
    .A({ _03055_, _03050_, _03047_, _02315_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0] }),
    .Y(_01310_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08429_ (
    .A({ _03053_, _01713_, _01751_, _03892_, _03229_, _03884_ }),
    .Y(_03056_)
  );
  \$lut  #(
    .LUT(16'h0777),
    .WIDTH(32'h00000004)
  ) _08430_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [1], _02320_, _02318_, \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1] }),
    .Y(_03057_)
  );
  \$lut  #(
    .LUT(16'h0001),
    .WIDTH(32'h00000004)
  ) _08431_ (
    .A({ _03051_, _03052_, _03048_, _02315_ }),
    .Y(_03058_)
  );
  \$lut  #(
    .LUT(64'h0ccc05550fff0fff),
    .WIDTH(32'h00000006)
  ) _08432_ (
    .A({ _03048_, _02306_, _03052_, _00434_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [1], _03238_ }),
    .Y(_03059_)
  );
  \$lut  #(
    .LUT(64'hf351515100000000),
    .WIDTH(32'h00000006)
  ) _08433_ (
    .A({ _03059_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1], _03051_, _02315_ }),
    .Y(_03060_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08434_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1], _03032_ }),
    .Y(_03061_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08435_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1] }),
    .Y(_03062_)
  );
  \$lut  #(
    .LUT(64'h000000000000153f),
    .WIDTH(32'h00000006)
  ) _08436_ (
    .A({ _03062_, _03061_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1], _03035_, _03033_ }),
    .Y(_03063_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08437_ (
    .A({ _03039_, _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1] }),
    .Y(_03064_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08438_ (
    .A({ _03041_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1] }),
    .Y(_03065_)
  );
  \$lut  #(
    .LUT(32'h0000fff4),
    .WIDTH(32'h00000005)
  ) _08439_ (
    .A({ _03046_, _03064_, _03065_, _03042_, _03063_ }),
    .Y(_03066_)
  );
  \$lut  #(
    .LUT(32'hffffbf00),
    .WIDTH(32'h00000005)
  ) _08440_ (
    .A({ _03066_, _03060_, _03057_, _03058_, _03056_ }),
    .Y(_01311_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08441_ (
    .A({ _03053_, _01713_, _01751_, _03237_, _03230_, _03883_ }),
    .Y(_03067_)
  );
  \$lut  #(
    .LUT(16'h0777),
    .WIDTH(32'h00000004)
  ) _08442_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [2], _02320_, _02318_, \u_8051_core.oc8051_sfr1.oc8051_psw1.data [2] }),
    .Y(_03068_)
  );
  \$lut  #(
    .LUT(64'h0ccc05550fff0fff),
    .WIDTH(32'h00000006)
  ) _08443_ (
    .A({ _03048_, _02306_, _03052_, _00435_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [2], _03227_ }),
    .Y(_03069_)
  );
  \$lut  #(
    .LUT(64'hf351515100000000),
    .WIDTH(32'h00000006)
  ) _08444_ (
    .A({ _03069_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [2], _01733_, _02315_ }),
    .Y(_03070_)
  );
  \$lut  #(
    .LUT(64'haaccf0f000000000),
    .WIDTH(32'h00000006)
  ) _08445_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2] }),
    .Y(_03071_)
  );
  \$lut  #(
    .LUT(64'h0000077707770777),
    .WIDTH(32'h00000006)
  ) _08446_ (
    .A({ _03032_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2], _03035_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2], _03033_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2] }),
    .Y(_03072_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08447_ (
    .A({ _03041_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2] }),
    .Y(_03073_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08448_ (
    .A({ _03039_, _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2] }),
    .Y(_03074_)
  );
  \$lut  #(
    .LUT(64'h00ff00ff00ff00b0),
    .WIDTH(32'h00000006)
  ) _08449_ (
    .A({ _03074_, _03073_, _03046_, _03042_, _03072_, _03071_ }),
    .Y(_03075_)
  );
  \$lut  #(
    .LUT(32'hffffbf00),
    .WIDTH(32'h00000005)
  ) _08450_ (
    .A({ _03075_, _03070_, _03068_, _03058_, _03067_ }),
    .Y(_01312_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08451_ (
    .A({ _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3] }),
    .Y(_03076_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08452_ (
    .A({ _03041_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3] }),
    .Y(_03077_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08453_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [3], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3] }),
    .Y(_03078_)
  );
  \$lut  #(
    .LUT(16'h0777),
    .WIDTH(32'h00000004)
  ) _08454_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3], _03032_, _03033_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3] }),
    .Y(_03079_)
  );
  \$lut  #(
    .LUT(32'hff8f0000),
    .WIDTH(32'h00000005)
  ) _08455_ (
    .A({ _03042_, _03078_, _03079_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3], _03035_ }),
    .Y(_03080_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08456_ (
    .A({ _03053_, _01713_, _01751_, _03890_, _03231_, _03882_ }),
    .Y(_03081_)
  );
  \$lut  #(
    .LUT(64'h03330aaa0fff0fff),
    .WIDTH(32'h00000006)
  ) _08457_ (
    .A({ _03048_, _02306_, _02318_, \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3], \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [3], _03239_ }),
    .Y(_03082_)
  );
  \$lut  #(
    .LUT(64'h0000153f00000000),
    .WIDTH(32'h00000006)
  ) _08458_ (
    .A({ _03082_, _03081_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [3], \u_8051_core.oc8051_memory_interface1.sp [3], _03052_, _02320_ }),
    .Y(_03083_)
  );
  \$lut  #(
    .LUT(64'h00ff00ff7f7f0000),
    .WIDTH(32'h00000006)
  ) _08459_ (
    .A({ _03051_, _03083_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3], \u_8051_core.oc8051_memory_interface1.rd_addr [0], _02315_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3] }),
    .Y(_03084_)
  );
  \$lut  #(
    .LUT(64'h0f0f0f08ffffffff),
    .WIDTH(32'h00000006)
  ) _08460_ (
    .A({ _03084_, _03080_, _03077_, _03046_, _03039_, _03076_ }),
    .Y(_01313_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08461_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4] }),
    .Y(_03085_)
  );
  \$lut  #(
    .LUT(64'h0000077707770777),
    .WIDTH(32'h00000006)
  ) _08462_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [4], _03032_, _03033_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4], \u_8051_core.oc8051_sfr1.oc8051_int1.ip [4], _01751_ }),
    .Y(_03086_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08463_ (
    .A({ _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tr0 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4] }),
    .Y(_03087_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08464_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4] }),
    .Y(_03088_)
  );
  \$lut  #(
    .LUT(64'hfff0f0f0ff00dddd),
    .WIDTH(32'h00000006)
  ) _08465_ (
    .A({ _03041_, _03039_, _03087_, _03088_, _03085_, _03086_ }),
    .Y(_03089_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08466_ (
    .A({ _03053_, _01713_, _01751_, _03889_, _03232_, _03881_ }),
    .Y(_03090_)
  );
  \$lut  #(
    .LUT(64'h0000153f00000000),
    .WIDTH(32'h00000006)
  ) _08467_ (
    .A({ _03058_, _03090_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [4], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4], _02318_, _02320_ }),
    .Y(_03091_)
  );
  \$lut  #(
    .LUT(32'h0000bb0b),
    .WIDTH(32'h00000005)
  ) _08468_ (
    .A({ _03091_, \u_8051_core.oc8051_memory_interface1.sp [4], _03052_, _03051_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [4] }),
    .Y(_03092_)
  );
  \$lut  #(
    .LUT(32'hcf5f0000),
    .WIDTH(32'h00000005)
  ) _08469_ (
    .A({ _03092_, _02306_, _03048_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [4], _03873_ }),
    .Y(_03093_)
  );
  \$lut  #(
    .LUT(64'h88f8ffff00f000f0),
    .WIDTH(32'h00000006)
  ) _08470_ (
    .A({ _03093_, _02315_, _03046_, _03089_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4], \u_8051_core.oc8051_memory_interface1.rd_addr [0] }),
    .Y(_01314_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08471_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [5], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5] }),
    .Y(_03094_)
  );
  \$lut  #(
    .LUT(64'h0000077707770777),
    .WIDTH(32'h00000006)
  ) _08472_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [5], _03032_, _03033_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5], _03035_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [5] }),
    .Y(_03095_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08473_ (
    .A({ _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5] }),
    .Y(_03096_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08474_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5] }),
    .Y(_03097_)
  );
  \$lut  #(
    .LUT(64'hfff0f0f0ff00dddd),
    .WIDTH(32'h00000006)
  ) _08475_ (
    .A({ _03041_, _03039_, _03096_, _03097_, _03094_, _03095_ }),
    .Y(_03098_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08476_ (
    .A({ _03053_, _01713_, _01751_, _03888_, _03233_, _03880_ }),
    .Y(_03099_)
  );
  \$lut  #(
    .LUT(64'h0000153f00000000),
    .WIDTH(32'h00000006)
  ) _08477_ (
    .A({ _03058_, _03099_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [5], \u_8051_core.oc8051_sfr1.oc8051_psw1.data [5], _02318_, _02320_ }),
    .Y(_03100_)
  );
  \$lut  #(
    .LUT(64'hcc0c5505ff0fff0f),
    .WIDTH(32'h00000006)
  ) _08478_ (
    .A({ _03048_, _02306_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [5], _03051_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [5], _03872_ }),
    .Y(_03101_)
  );
  \$lut  #(
    .LUT(32'h5533ff0f),
    .WIDTH(32'h00000005)
  ) _08479_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [0], _02315_, _03101_, \u_8051_core.oc8051_memory_interface1.sp [5], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5] }),
    .Y(_03102_)
  );
  \$lut  #(
    .LUT(16'h1f11),
    .WIDTH(32'h00000004)
  ) _08480_ (
    .A({ _03098_, _03046_, _03102_, _03100_ }),
    .Y(_01315_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08481_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6] }),
    .Y(_03103_)
  );
  \$lut  #(
    .LUT(64'h0000077707770777),
    .WIDTH(32'h00000006)
  ) _08482_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_int1.ie [6], _03032_, _03033_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6], _03035_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [6] }),
    .Y(_03104_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08483_ (
    .A({ _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tr1 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6] }),
    .Y(_03105_)
  );
  \$lut  #(
    .LUT(32'hccaaf0f0),
    .WIDTH(32'h00000005)
  ) _08484_ (
    .A({ \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [6], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6] }),
    .Y(_03106_)
  );
  \$lut  #(
    .LUT(64'hff00ff00f0f0bbbb),
    .WIDTH(32'h00000006)
  ) _08485_ (
    .A({ _03041_, _03039_, _03106_, _03105_, _03104_, _03103_ }),
    .Y(_03107_)
  );
  \$lut  #(
    .LUT(64'hcc0c5505ff0fff0f),
    .WIDTH(32'h00000006)
  ) _08486_ (
    .A({ _03048_, _02306_, \u_8051_core.oc8051_memory_interface1.sp [6], _03052_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [6], _03871_ }),
    .Y(_03108_)
  );
  \$lut  #(
    .LUT(16'h770f),
    .WIDTH(32'h00000004)
  ) _08487_ (
    .A({ _02315_, _03108_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6], \u_8051_core.oc8051_memory_interface1.rd_addr [0] }),
    .Y(_03109_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08488_ (
    .A({ _03053_, _01713_, _01751_, _03887_, _03234_, _03879_ }),
    .Y(_03110_)
  );
  \$lut  #(
    .LUT(64'h0000153f00000000),
    .WIDTH(32'h00000006)
  ) _08489_ (
    .A({ _03058_, _03110_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [6], \u_8051_core.oc8051_alu1.srcAc , _02318_, _02320_ }),
    .Y(_03111_)
  );
  \$lut  #(
    .LUT(64'h00f000f000f0bbfb),
    .WIDTH(32'h00000006)
  ) _08490_ (
    .A({ _03111_, _03109_, _03046_, _03107_, _03051_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [6] }),
    .Y(_01316_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08491_ (
    .A({ _03036_, _03031_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7] }),
    .Y(_03112_)
  );
  \$lut  #(
    .LUT(16'h0777),
    .WIDTH(32'h00000004)
  ) _08492_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7], _03033_, \u_8051_core.oc8051_sfr1.oc8051_int1.ip [7], _03035_ }),
    .Y(_03113_)
  );
  \$lut  #(
    .LUT(16'h0700),
    .WIDTH(32'h00000004)
  ) _08493_ (
    .A({ _03113_, _03112_, _03032_, \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7] }),
    .Y(_03114_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08494_ (
    .A({ _03041_, \u_8051_core.oc8051_memory_interface1.rd_addr [2], \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7], \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7] }),
    .Y(_03115_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08495_ (
    .A({ _03039_, _03040_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7], \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7] }),
    .Y(_03116_)
  );
  \$lut  #(
    .LUT(64'h0f33005500000000),
    .WIDTH(32'h00000006)
  ) _08496_ (
    .A({ _03053_, _01713_, _01751_, _03886_, _03235_, _03878_ }),
    .Y(_03117_)
  );
  \$lut  #(
    .LUT(64'h0000153f00000000),
    .WIDTH(32'h00000006)
  ) _08497_ (
    .A({ _03058_, _03117_, \u_8051_core.oc8051_sfr1.oc8051_acc1.data_out [7], \u_8051_core.cy , _02318_, _02320_ }),
    .Y(_03118_)
  );
  \$lut  #(
    .LUT(64'hcc0c5505ff0fff0f),
    .WIDTH(32'h00000006)
  ) _08498_ (
    .A({ _03048_, _02306_, \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7], _03051_, \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [7], _03870_ }),
    .Y(_03119_)
  );
  \$lut  #(
    .LUT(64'h00a000cf00000000),
    .WIDTH(32'h00000006)
  ) _08499_ (
    .A({ _03119_, _02315_, _03118_, \u_8051_core.oc8051_memory_interface1.rd_addr [0], \u_8051_core.oc8051_memory_interface1.sp [7], \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7] }),
    .Y(_03120_)
  );
  \$lut  #(
    .LUT(64'hffffffff0f0f0f02),
    .WIDTH(32'h00000006)
  ) _08500_ (
    .A({ _03120_, _03116_, _03115_, _03046_, _03114_, _03042_ }),
    .Y(_01317_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _08501_ (
    .A({ \u_8051_core.oc8051_memory_interface1.pc_wr_r2 , _01619_ }),
    .Y(_01318_)
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) _08502_ (
    .A({ wb_xrom_ack, \u_wb_crossbar.master_busy [4], _01956_ }),
    .Y(_01319_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08503_ (
    .A({ wb_xrom_rdata[8], \u_wb_crossbar.master_busy [4] }),
    .Y(_01320_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08504_ (
    .A({ wb_xrom_rdata[9], \u_wb_crossbar.master_busy [4] }),
    .Y(_01321_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08505_ (
    .A({ wb_xrom_rdata[10], \u_wb_crossbar.master_busy [4] }),
    .Y(_01322_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08506_ (
    .A({ wb_xrom_rdata[11], \u_wb_crossbar.master_busy [4] }),
    .Y(_01323_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08507_ (
    .A({ wb_xrom_rdata[12], \u_wb_crossbar.master_busy [4] }),
    .Y(_01324_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08508_ (
    .A({ wb_xrom_rdata[13], \u_wb_crossbar.master_busy [4] }),
    .Y(_01325_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08509_ (
    .A({ wb_xrom_rdata[14], \u_wb_crossbar.master_busy [4] }),
    .Y(_01326_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08510_ (
    .A({ wb_xrom_rdata[15], \u_wb_crossbar.master_busy [4] }),
    .Y(_01327_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08511_ (
    .A({ wb_xrom_rdata[16], \u_wb_crossbar.master_busy [4] }),
    .Y(_01328_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08512_ (
    .A({ wb_xrom_rdata[17], \u_wb_crossbar.master_busy [4] }),
    .Y(_01329_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08513_ (
    .A({ wb_xrom_rdata[18], \u_wb_crossbar.master_busy [4] }),
    .Y(_01330_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08514_ (
    .A({ wb_xrom_rdata[19], \u_wb_crossbar.master_busy [4] }),
    .Y(_01331_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08515_ (
    .A({ wb_xrom_rdata[20], \u_wb_crossbar.master_busy [4] }),
    .Y(_01332_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08516_ (
    .A({ wb_xrom_rdata[21], \u_wb_crossbar.master_busy [4] }),
    .Y(_01333_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08517_ (
    .A({ wb_xrom_rdata[22], \u_wb_crossbar.master_busy [4] }),
    .Y(_01334_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08518_ (
    .A({ wb_xrom_rdata[23], \u_wb_crossbar.master_busy [4] }),
    .Y(_01335_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08519_ (
    .A({ wb_xrom_rdata[24], \u_wb_crossbar.master_busy [4] }),
    .Y(_01336_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08520_ (
    .A({ wb_xrom_rdata[25], \u_wb_crossbar.master_busy [4] }),
    .Y(_01337_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08521_ (
    .A({ wb_xrom_rdata[26], \u_wb_crossbar.master_busy [4] }),
    .Y(_01338_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08522_ (
    .A({ wb_xrom_rdata[27], \u_wb_crossbar.master_busy [4] }),
    .Y(_01339_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08523_ (
    .A({ wb_xrom_rdata[28], \u_wb_crossbar.master_busy [4] }),
    .Y(_01340_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08524_ (
    .A({ wb_xrom_rdata[29], \u_wb_crossbar.master_busy [4] }),
    .Y(_01341_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08525_ (
    .A({ wb_xrom_rdata[30], \u_wb_crossbar.master_busy [4] }),
    .Y(_01342_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08526_ (
    .A({ wb_xrom_rdata[31], \u_wb_crossbar.master_busy [4] }),
    .Y(_01343_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08527_ (
    .A({ wb_xrom_rdata[0], \u_wb_crossbar.master_busy [4] }),
    .Y(_00222_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08528_ (
    .A({ wb_xrom_rdata[1], \u_wb_crossbar.master_busy [4] }),
    .Y(_00223_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08529_ (
    .A({ wb_xrom_rdata[3], \u_wb_crossbar.master_busy [4] }),
    .Y(_00225_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08530_ (
    .A({ wb_xrom_rdata[4], \u_wb_crossbar.master_busy [4] }),
    .Y(_00226_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08531_ (
    .A({ wb_xrom_rdata[6], \u_wb_crossbar.master_busy [4] }),
    .Y(_00228_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08532_ (
    .A({ wb_xrom_rdata[7], \u_wb_crossbar.master_busy [4] }),
    .Y(_00229_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08533_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [0], _00445_, _00213_, _00444_ }),
    .Y(_01344_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08534_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [1], _00445_, _00213_, _00444_ }),
    .Y(_01345_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08535_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [2], _00445_, _00213_, _00444_ }),
    .Y(_01346_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08536_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [3], _00445_, _00213_, _00444_ }),
    .Y(_01347_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08537_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [4], _00445_, _00213_, _00444_ }),
    .Y(_01348_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08538_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [5], _00445_, _00213_, _00444_ }),
    .Y(_01349_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08539_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [6], _00445_, _00213_, _00444_ }),
    .Y(_01350_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08540_ (
    .A({ \u_8051_core.oc8051_indi_addr1.ri_out [7], _00445_, _00213_, _00444_ }),
    .Y(_01351_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08541_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0], _00445_, _00213_, _00444_ }),
    .Y(_01352_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08542_ (
    .A({ _00445_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1], _00213_, _00444_ }),
    .Y(_01353_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08543_ (
    .A({ _00445_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2], _00213_, _00444_ }),
    .Y(_01354_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08544_ (
    .A({ _00445_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3], _00213_, _00444_ }),
    .Y(_01355_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08545_ (
    .A({ _00445_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4], _00213_, _00444_ }),
    .Y(_01356_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08546_ (
    .A({ _00445_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5], _00213_, _00444_ }),
    .Y(_01357_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08547_ (
    .A({ \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6], _00445_, _00213_, _00444_ }),
    .Y(_01358_)
  );
  \$lut  #(
    .LUT(16'hd000),
    .WIDTH(32'h00000004)
  ) _08548_ (
    .A({ _00445_, \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7], _00213_, _00444_ }),
    .Y(_01359_)
  );
  \$lut  #(
    .LUT(32'h10ff0000),
    .WIDTH(32'h00000005)
  ) _08549_ (
    .A({ _01650_, _01649_, _01625_, _01658_, _01634_ }),
    .Y(_01360_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08550_ (
    .A({ _01824_, _01778_ }),
    .Y(_01278_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08551_ (
    .A({ _01802_, _01635_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_01361_)
  );
  \$lut  #(
    .LUT(32'hdf0f0000),
    .WIDTH(32'h00000005)
  ) _08552_ (
    .A({ _01636_, _01635_, _01802_, _01658_, \u_8051_core.oc8051_indi_addr1.wr_bit_r  }),
    .Y(_01154_)
  );
  \$lut  #(
    .LUT(64'heffddffef7fbbf7f),
    .WIDTH(32'h00000006)
  ) _08553_ (
    .A({ \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4], \u_uart_core.u_txfifo.rd_ptr [4:2] }),
    .Y(_03121_)
  );
  \$lut  #(
    .LUT(64'hdeffffb7b7ffffde),
    .WIDTH(32'h00000006)
  ) _08554_ (
    .A({ \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3], \u_uart_core.u_txfifo.rd_ptr [4], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2], \u_uart_core.u_txfifo.rd_ptr [3:2] }),
    .Y(_03122_)
  );
  \$lut  #(
    .LUT(16'h9669),
    .WIDTH(32'h00000004)
  ) _08555_ (
    .A({ \u_uart_core.u_rxfifo.sync_rd_ptr_1 [1], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4] }),
    .Y(_03123_)
  );
  \$lut  #(
    .LUT(64'hfcaffc30fcfc30cf),
    .WIDTH(32'h00000006)
  ) _08556_ (
    .A({ \u_uart_core.u_txfifo.rd_ptr [0], _03123_, \u_uart_core.u_rxfifo.sync_rd_ptr_1 [0], \u_uart_core.u_txfifo.rd_ptr [1], _03122_, _03121_ }),
    .Y(_03124_)
  );
  \$lut  #(
    .LUT(64'h101d1d101d01011d),
    .WIDTH(32'h00000006)
  ) _08557_ (
    .A({ _03123_, \u_uart_core.u_rxfifo.sync_rd_ptr_1 [0], \u_uart_core.u_txfifo.rd_ptr [0], _03124_, \u_uart_core.u_txfsm.fifo_rd , _03240_ }),
    .Y(_00487_)
  );
  \$lut  #(
    .LUT(32'h09606009),
    .WIDTH(32'h00000005)
  ) _08558_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [2], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2], \u_uart_core.u_rxfifo.wr_ptr [3], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4] }),
    .Y(_03125_)
  );
  \$lut  #(
    .LUT(64'hffc3ff3caaff55ff),
    .WIDTH(32'h00000006)
  ) _08559_ (
    .A({ \u_uart_core.u_rxfifo.sync_rd_ptr_1 [1], \u_uart_core.u_rxfifo.wr_ptr [3:2], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2] }),
    .Y(_03126_)
  );
  \$lut  #(
    .LUT(32'hfeefbf7f),
    .WIDTH(32'h00000005)
  ) _08560_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [1:0], _03125_, \u_uart_core.u_rxfifo.sync_rd_ptr_1 [0], _03126_ }),
    .Y(_03127_)
  );
  \$lut  #(
    .LUT(32'hefa8a8ef),
    .WIDTH(32'h00000005)
  ) _08561_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [2], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [1:0], \u_uart_core.u_rxfifo.wr_ptr [0], \u_uart_core.u_rxfifo.wr_ptr [1] }),
    .Y(_03128_)
  );
  \$lut  #(
    .LUT(64'h555353333a33aa3a),
    .WIDTH(32'h00000006)
  ) _08562_ (
    .A({ \u_uart_core.u_rxfifo.wr_ptr [3:2], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2], _03128_, \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3], \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4] }),
    .Y(_03129_)
  );
  \$lut  #(
    .LUT(32'h005c5c00),
    .WIDTH(32'h00000005)
  ) _08563_ (
    .A({ \u_uart_core.u_rxfifo.grey_wr_ptr [4], _03129_, \u_uart_core.u_rxfsm.fifo_wr , \u_uart_core.u_rxfifo.full_q , _03127_ }),
    .Y(_00500_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _08564_ (
    .A({ _02984_, _02872_, _02983_ }),
    .Y(_03130_)
  );
  \$lut  #(
    .LUT(8'h8f),
    .WIDTH(32'h00000003)
  ) _08565_ (
    .A({ _01059_, _03130_, \u_uart_core.u_cfg.u_intr_bit2.cpu_ack  }),
    .Y(_00905_)
  );
  \$lut  #(
    .LUT(16'hcacc),
    .WIDTH(32'h00000004)
  ) _08566_ (
    .A({ \u_wb_crossbar.slave_busy [3], _02984_, \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out , \u_uart_core.u_cfg.u_intr_bit2.data_out  }),
    .Y(\u_uart_core.u_cfg.reg_out [2])
  );
  \$lut  #(
    .LUT(8'h8f),
    .WIDTH(32'h00000003)
  ) _08567_ (
    .A({ _01058_, _03130_, \u_uart_core.u_cfg.u_intr_bit1.cpu_ack  }),
    .Y(_00906_)
  );
  \$lut  #(
    .LUT(8'h8f),
    .WIDTH(32'h00000003)
  ) _08568_ (
    .A({ _01057_, _03130_, \u_uart_core.u_cfg.u_intr_bit0.cpu_ack  }),
    .Y(_00907_)
  );
  \$lut  #(
    .LUT(64'hf888000000000000),
    .WIDTH(32'h00000006)
  ) _08569_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_ne , \u_spi_core.u_spi_ctrl.spiif_cs [0], _02410_, _02407_, \u_spi_core.u_spi_ctrl.spiif_cs [1], _02409_ }),
    .Y(_00526_)
  );
  \$lut  #(
    .LUT(64'h00ff00ff000010ff),
    .WIDTH(32'h00000006)
  ) _08570_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [1], \u_spi_core.u_spi_ctrl.spiif_cs [2], \u_spi_core.u_spi_ctrl.spiif_cs [0], _02412_, \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_00527_)
  );
  \$lut  #(
    .LUT(16'h0eee),
    .WIDTH(32'h00000004)
  ) _08571_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_ne , _02409_, \u_spi_core.u_spi_ctrl.spiif_cs [2:1] }),
    .Y(_01362_)
  );
  \$lut  #(
    .LUT(16'hf011),
    .WIDTH(32'h00000004)
  ) _08572_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [1], \u_spi_core.u_spi_ctrl.sck_ne , \u_spi_core.u_spi_ctrl.spiif_cs [2], \u_spi_core.u_spi_ctrl.spiif_cs [0] }),
    .Y(_00528_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _08573_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [4], \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [2], \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [1] }),
    .Y(_03131_)
  );
  \$lut  #(
    .LUT(64'heffebffbffffffff),
    .WIDTH(32'h00000006)
  ) _08574_ (
    .A({ _03131_, \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.clk_cnt [3], _01056_, \u_spi_core.u_spi_ctrl.clk_cnt [5] }),
    .Y(_01364_)
  );
  \$lut  #(
    .LUT(32'h8f000000),
    .WIDTH(32'h00000005)
  ) _08575_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_out_en , \u_spi_core.u_cfg.u_spi_ctrl_req.data_out , _01364_, _02869_, _02868_ }),
    .Y(_00529_)
  );
  \$lut  #(
    .LUT(64'h0000008f00000000),
    .WIDTH(32'h00000006)
  ) _08576_ (
    .A({ reset_out_n, \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2], _02412_, _02411_ }),
    .Y(_00537_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08577_ (
    .A({ \u_wb_crossbar.slave_mx_id[2] [0], \u_wb_crossbar.slave_mx_id[2] [1], _01451_, ext_reg_be[3], \u_wb_gmac_rx.wbo_be [3] }),
    .Y(_03132_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08578_ (
    .A({ \u_wb_crossbar.slave_busy [2], _02421_, _02414_, _02416_ }),
    .Y(_03133_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08579_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [31], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[31] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) _08580_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req , _03133_, _03132_ }),
    .Y(_01365_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _08581_ (
    .A({ \u_spi_core.u_spi_ctrl.op_done , _01365_ }),
    .Y(_00536_)
  );
  \$lut  #(
    .LUT(64'h00000100ffff0000),
    .WIDTH(32'h00000006)
  ) _08582_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [0], \u_spi_core.u_spi_ctrl.spiif_cs [1], _02412_, \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00538_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _08583_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_ne , _00511_, _00512_ }),
    .Y(_00539_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _08584_ (
    .A({ _03320_, \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(spi_cs_n[0])
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) _08585_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out , _03320_ }),
    .Y(spi_cs_n[1])
  );
  \$lut  #(
    .LUT(64'h00000033000f0055),
    .WIDTH(32'h00000006)
  ) _08586_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [1:0], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_03134_)
  );
  \$lut  #(
    .LUT(64'h00000033000f0055),
    .WIDTH(32'h00000006)
  ) _08587_ (
    .A({ \u_spi_core.u_spi_ctrl.byte_cnt [1:0], \u_spi_core.u_spi_ctrl.byte_cnt [2], \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_03135_)
  );
  \$lut  #(
    .LUT(16'h0e00),
    .WIDTH(32'h00000004)
  ) _08588_ (
    .A({ _00512_, _03135_, _02398_, \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_03136_)
  );
  \$lut  #(
    .LUT(32'h0000f1ff),
    .WIDTH(32'h00000005)
  ) _08589_ (
    .A({ _03136_, _00511_, _03134_, \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out , _02398_ }),
    .Y(_01366_)
  );
  \$lut  #(
    .LUT(16'hf701),
    .WIDTH(32'h00000004)
  ) _08590_ (
    .A({ \u_spi_core.u_spi_ctrl.sck_ne , \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00540_)
  );
  \$lut  #(
    .LUT(32'h0f0f00ee),
    .WIDTH(32'h00000005)
  ) _08591_ (
    .A({ \u_spi_core.u_spi_ctrl.spiif_cs [1], _02407_, _02409_, \u_spi_core.u_spi_ctrl.spiif_cs [2], \u_spi_core.u_spi_ctrl.spiif_cs [0] }),
    .Y(_01367_)
  );
  \$lut  #(
    .LUT(64'hffffffff10000000),
    .WIDTH(32'h00000006)
  ) _08592_ (
    .A({ _02413_, \u_spi_core.u_spi_ctrl.byte_cnt [1], _00545_, \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_spi_ctrl.byte_cnt [0] }),
    .Y(_00541_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08593_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [15], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [15])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08594_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [14], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [14])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08595_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [13], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [13])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08596_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [12], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [12])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08597_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [11], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [11])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08598_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [10], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [10])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08599_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [9], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [9])
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08600_ (
    .A({ _02417_, _02415_, \u_spi_core.u_spi_ctrl.cfg_dataout [8], \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out , \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(\u_spi_core.u_cfg.reg_out [8])
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _08601_ (
    .A({ \u_spi_core.u_spi_if.si_reg [3], \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00516_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _08602_ (
    .A({ \u_spi_core.u_spi_if.si_reg [4], \u_spi_core.u_spi_ctrl.spiif_cs [1:0], \u_spi_core.u_spi_ctrl.spiif_cs [2] }),
    .Y(_00517_)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _08603_ (
    .A({ _00511_, \u_spi_core.u_spi_ctrl.byte_cnt [0], _02411_ }),
    .Y(_01368_)
  );
  \$lut  #(
    .LUT(16'h1400),
    .WIDTH(32'h00000004)
  ) _08604_ (
    .A({ _00511_, \u_spi_core.u_spi_ctrl.byte_cnt [1:0], _02411_ }),
    .Y(_01369_)
  );
  \$lut  #(
    .LUT(32'h07080000),
    .WIDTH(32'h00000005)
  ) _08605_ (
    .A({ _00511_, \u_spi_core.u_spi_ctrl.byte_cnt [2], _02411_, \u_spi_core.u_spi_ctrl.byte_cnt [1:0] }),
    .Y(_01370_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08606_ (
    .A({ _02422_, _03132_ }),
    .Y(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08607_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [24], \u_8051_core.oc8051_memory_interface1.ddat_o [0], ext_reg_wdata[24] }),
    .Y(_01371_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08608_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [25], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[25] }),
    .Y(_01372_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08609_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [26], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[26] }),
    .Y(_01373_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08610_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [27], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[27] }),
    .Y(_01374_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08611_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [28], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[28] }),
    .Y(_01375_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08612_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [29], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[29] }),
    .Y(_01376_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08613_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [30], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[30] }),
    .Y(_01377_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08614_ (
    .A({ \u_spi_core.u_cfg.u_spi_ctrl_req.data_out , _01364_ }),
    .Y(_00924_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08615_ (
    .A({ _02868_, _02869_, _01364_, \u_spi_core.u_cfg.u_spi_ctrl_req.data_out  }),
    .Y(_00925_)
  );
  \$lut  #(
    .LUT(64'hf0f0ccaa00000000),
    .WIDTH(32'h00000006)
  ) _08616_ (
    .A({ _03133_, \u_wb_crossbar.slave_mx_id[2] [0], \u_wb_crossbar.slave_mx_id[2] [1], _01453_, ext_reg_be[2], \u_wb_gmac_rx.wbo_be [2] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hf0f0ccaa00000000),
    .WIDTH(32'h00000006)
  ) _08617_ (
    .A({ _03133_, \u_wb_crossbar.slave_mx_id[2] [0], \u_wb_crossbar.slave_mx_id[2] [1], _01455_, ext_reg_be[1], \u_wb_gmac_rx.wbo_be [1] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08618_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [9], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[9] }),
    .Y(_01202_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08619_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [10], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[10] }),
    .Y(_01203_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08620_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [11], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[11] }),
    .Y(_01204_)
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08621_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [12], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[12] }),
    .Y(_01205_)
  );
  \$lut  #(
    .LUT(64'h1111ff0f00000000),
    .WIDTH(32'h00000006)
  ) _08622_ (
    .A({ _03133_, \u_wb_crossbar.slave_mx_id[2] [0], ext_reg_be[0], \u_wb_crossbar.slave_mx_id[2] [1], \u_8051_core.oc8051_memory_interface1.dadr_ot [0], \u_8051_core.oc8051_memory_interface1.dadr_ot [1] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08623_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [7], \u_8051_core.oc8051_memory_interface1.ddat_o [7], ext_reg_wdata[7] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08624_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [4], \u_8051_core.oc8051_memory_interface1.ddat_o [4], ext_reg_wdata[4] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08625_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [1], \u_8051_core.oc8051_memory_interface1.ddat_o [1], ext_reg_wdata[1] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08626_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [3], \u_8051_core.oc8051_memory_interface1.ddat_o [3], ext_reg_wdata[3] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08627_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [2], \u_8051_core.oc8051_memory_interface1.ddat_o [2], ext_reg_wdata[2] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08628_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [6], \u_8051_core.oc8051_memory_interface1.ddat_o [6], ext_reg_wdata[6] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(64'hccaaf0f000000000),
    .WIDTH(32'h00000006)
  ) _08629_ (
    .A({ \u_wb_crossbar.slave_busy [2], \u_wb_crossbar.slave_mx_id[2] [1:0], \u_wb_gmac_rx.wbo_din [5], \u_8051_core.oc8051_memory_interface1.ddat_o [5], ext_reg_wdata[5] }),
    .Y(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in )
  );
  \$lut  #(
    .LUT(32'h00acac00),
    .WIDTH(32'h00000005)
  ) _08630_ (
    .A({ _02763_, \u_eth_dut.u_mac_txfifo.grey_wr_ptr [5], \u_wb_gmac_tx.mem_wr , \u_eth_dut.u_mac_txfifo.full_q , _02760_ }),
    .Y(_00591_)
  );
  \$lut  #(
    .LUT(64'hfaf3afcf773fddfc),
    .WIDTH(32'h00000006)
  ) _08631_ (
    .A({ \u_eth_dut.u_mac_txfifo.rd_ptr [1], \u_eth_dut.u_mac_txfifo.rd_ptr [2], \u_eth_dut.u_mac_txfifo.rd_ptr [0], \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [1], _01540_, \u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [0] }),
    .Y(_03137_)
  );
  \$lut  #(
    .LUT(32'h0c2a0c0c),
    .WIDTH(32'h00000005)
  ) _08632_ (
    .A({ _01544_, _03137_, _03431_, _01378_, _01541_ }),
    .Y(_00592_)
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) _08633_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [3], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [4], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [5] }),
    .Y(_03138_)
  );
  \$lut  #(
    .LUT(32'hfcf35faf),
    .WIDTH(32'h00000005)
  ) _08634_ (
    .A({ \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [1], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [2], _03138_ }),
    .Y(_03139_)
  );
  \$lut  #(
    .LUT(16'he77e),
    .WIDTH(32'h00000004)
  ) _08635_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], _03138_ }),
    .Y(_03140_)
  );
  \$lut  #(
    .LUT(32'hfbfeefdf),
    .WIDTH(32'h00000005)
  ) _08636_ (
    .A({ \u_eth_dut.u_mac_rxfifo.wr_ptr [1:0], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [0], _03140_, _03139_ }),
    .Y(_03141_)
  );
  \$lut  #(
    .LUT(64'ha8efefa8efa8a8ef),
    .WIDTH(32'h00000006)
  ) _08637_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [2:1], _03138_, \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [0], \u_eth_dut.u_mac_rxfifo.wr_ptr [1] }),
    .Y(_03142_)
  );
  \$lut  #(
    .LUT(32'h0d4f4ccd),
    .WIDTH(32'h00000005)
  ) _08638_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [2], \u_eth_dut.u_mac_rxfifo.wr_ptr [3], _03138_, _03142_ }),
    .Y(_03143_)
  );
  \$lut  #(
    .LUT(64'h1004040140011040),
    .WIDTH(32'h00000006)
  ) _08639_ (
    .A({ \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [5], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [4], \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5], _03143_, _03141_ }),
    .Y(_03144_)
  );
  \$lut  #(
    .LUT(64'hd42b8e7100000000),
    .WIDTH(32'h00000006)
  ) _08640_ (
    .A({ \u_eth_dut.u_mac_rxfifo.full_q , \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [5], \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5], \u_eth_dut.u_mac_rxfifo.wr_ptr [4], \u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [4], _03143_ }),
    .Y(_03145_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _08641_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt , _03144_, _03145_ }),
    .Y(_00634_)
  );
  \$lut  #(
    .LUT(64'hd00d0dd011111111),
    .WIDTH(32'h00000006)
  ) _08642_ (
    .A({ _02885_, \u_eth_dut.u_mac_rxfifo.rd_ptr [0], \u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [0], _02880_, \u_wb_gmac_rx.mem_rd , _03433_ }),
    .Y(_00635_)
  );
  \$lut  #(
    .LUT(16'hff80),
    .WIDTH(32'h00000004)
  ) _08643_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02492_, _02485_, _02479_ }),
    .Y(_00637_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08644_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_01381_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _08645_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1:0] }),
    .Y(_01382_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08646_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_01383_)
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) _08647_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14:13], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11:9], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6] }),
    .Y(_03146_)
  );
  \$lut  #(
    .LUT(32'hffff4000),
    .WIDTH(32'h00000005)
  ) _08648_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _03146_, _02481_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12] }),
    .Y(_00642_)
  );
  \$lut  #(
    .LUT(8'hf4),
    .WIDTH(32'h00000003)
  ) _08649_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _00652_, _02487_ }),
    .Y(_00663_)
  );
  \$lut  #(
    .LUT(32'hcf2030df),
    .WIDTH(32'h00000005)
  ) _08650_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [10], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [8], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9] }),
    .Y(_03147_)
  );
  \$lut  #(
    .LUT(32'h000001ff),
    .WIDTH(32'h00000005)
  ) _08651_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5:1]),
    .Y(_03148_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08652_ (
    .A({ _03148_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6] }),
    .Y(_03149_)
  );
  \$lut  #(
    .LUT(64'hfe7f7fbfbfdfdfef),
    .WIDTH(32'h00000006)
  ) _08653_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [8:7], _03149_, _03147_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8:7] }),
    .Y(_03150_)
  );
  \$lut  #(
    .LUT(64'hedde3ff33ff3cffc),
    .WIDTH(32'h00000006)
  ) _08654_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6], _03148_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [9], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6], _02481_ }),
    .Y(_03151_)
  );
  \$lut  #(
    .LUT(4'h6),
    .WIDTH(32'h00000002)
  ) _08655_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2:1]),
    .Y(_03152_)
  );
  \$lut  #(
    .LUT(16'hfe01),
    .WIDTH(32'h00000004)
  ) _08656_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4:1]),
    .Y(_03153_)
  );
  \$lut  #(
    .LUT(32'hefbf54fb),
    .WIDTH(32'h00000005)
  ) _08657_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0], _03153_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4], _02470_ }),
    .Y(_03154_)
  );
  \$lut  #(
    .LUT(64'hffbb1e5fffeee1f5),
    .WIDTH(32'h00000006)
  ) _08658_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3], _02470_ }),
    .Y(_03155_)
  );
  \$lut  #(
    .LUT(64'h0000001f00000000),
    .WIDTH(32'h00000006)
  ) _08659_ (
    .A({ _02480_, _03155_, _03154_, _03152_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2], _02470_ }),
    .Y(_03156_)
  );
  \$lut  #(
    .LUT(32'h01fffe00),
    .WIDTH(32'h00000005)
  ) _08660_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5:1]),
    .Y(_03157_)
  );
  \$lut  #(
    .LUT(64'h00fd00fc00fffc00),
    .WIDTH(32'h00000006)
  ) _08661_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5], _02469_, _03157_, _03152_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4] }),
    .Y(_03158_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _08662_ (
    .A({ _03158_, _03156_, _03151_, _03150_ }),
    .Y(_03159_)
  );
  \$lut  #(
    .LUT(64'h010f0f0f0f0f0f0f),
    .WIDTH(32'h00000006)
  ) _08663_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3:2], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1:0] }),
    .Y(_03160_)
  );
  \$lut  #(
    .LUT(64'hffff400000000000),
    .WIDTH(32'h00000006)
  ) _08664_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [10:8], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7], _03160_ }),
    .Y(_03161_)
  );
  \$lut  #(
    .LUT(32'hffff1000),
    .WIDTH(32'h00000005)
  ) _08665_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _02468_, _03159_, _03161_ }),
    .Y(_00664_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _08666_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [13], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_03162_)
  );
  \$lut  #(
    .LUT(64'h4100004100000000),
    .WIDTH(32'h00000006)
  ) _08667_ (
    .A({ _03162_, \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0] }),
    .Y(_03163_)
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) _08668_ (
    .A({ _03163_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out  }),
    .Y(_03164_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _08669_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_03165_)
  );
  \$lut  #(
    .LUT(16'h9009),
    .WIDTH(32'h00000004)
  ) _08670_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_03166_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _08671_ (
    .A({ _03166_, _03165_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_03167_)
  );
  \$lut  #(
    .LUT(32'h8ecf0c8e),
    .WIDTH(32'h00000005)
  ) _08672_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out  }),
    .Y(_03168_)
  );
  \$lut  #(
    .LUT(32'h8ecf0c8e),
    .WIDTH(32'h00000005)
  ) _08673_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out , _03168_ }),
    .Y(_03169_)
  );
  \$lut  #(
    .LUT(32'h7f133701),
    .WIDTH(32'h00000005)
  ) _08674_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out , _03169_ }),
    .Y(_03170_)
  );
  \$lut  #(
    .LUT(32'hbf233b02),
    .WIDTH(32'h00000005)
  ) _08675_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out , _03170_ }),
    .Y(_03171_)
  );
  \$lut  #(
    .LUT(64'h80ecc8fe88eeccff),
    .WIDTH(32'h00000006)
  ) _08676_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out  }),
    .Y(_03172_)
  );
  \$lut  #(
    .LUT(32'hd5ff00d5),
    .WIDTH(32'h00000005)
  ) _08677_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out , _03171_, _03165_, _03172_ }),
    .Y(_03173_)
  );
  \$lut  #(
    .LUT(32'hbf233b02),
    .WIDTH(32'h00000005)
  ) _08678_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [13], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14], \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out , _03173_ }),
    .Y(_03174_)
  );
  \$lut  #(
    .LUT(64'hf0f7f0f0f0f0f0f0),
    .WIDTH(32'h00000006)
  ) _08679_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _03174_, \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _03164_, _03167_ }),
    .Y(_00682_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _08680_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_frame_err , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv  }),
    .Y(_00683_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _08681_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00684_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _08682_ (
    .A({ _01385_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_00685_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _08683_ (
    .A({ _00767_, _00759_, _00705_, _00768_, _00704_, _00764_ }),
    .Y(_03175_)
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) _08684_ (
    .A({ _03175_, _00760_, _00756_, _00703_, _00697_, _00698_ }),
    .Y(_03176_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _08685_ (
    .A({ _00771_, _00769_, _00773_, _00699_, _00700_, _00772_ }),
    .Y(_03177_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _08686_ (
    .A({ _00774_, _03177_, _00701_, _00702_, _00770_, _00706_ }),
    .Y(_03178_)
  );
  \$lut  #(
    .LUT(64'h0001000000000000),
    .WIDTH(32'h00000006)
  ) _08687_ (
    .A({ _00755_, _00757_, _00758_, _00695_, _00696_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_03179_)
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) _08688_ (
    .A({ _00763_, _00762_, _00761_, _03179_, _03178_, _03176_ }),
    .Y(_03180_)
  );
  \$lut  #(
    .LUT(32'h7f7f7f00),
    .WIDTH(32'h00000005)
  ) _08689_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , _00765_, _03180_, _00766_ }),
    .Y(_00686_)
  );
  \$lut  #(
    .LUT(64'hffffffffffffe000),
    .WIDTH(32'h00000006)
  ) _08690_ (
    .A({ _02491_, \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02474_, _03455_, _02487_, _02489_ }),
    .Y(_00691_)
  );
  \$lut  #(
    .LUT(32'hffff1000),
    .WIDTH(32'h00000005)
  ) _08691_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , _02479_, _02485_, _02477_, _02476_ }),
    .Y(_00692_)
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) _08692_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv , \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1:0] }),
    .Y(_01386_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _08693_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_01387_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08694_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1:0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv  }),
    .Y(_01388_)
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) _08695_ (
    .A({ _02723_, _00012_ }),
    .Y(_00775_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08696_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , _00012_ }),
    .Y(_01391_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08697_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1], \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , _00012_ }),
    .Y(_01392_)
  );
  \$lut  #(
    .LUT(64'h0f0f333300ff5555),
    .WIDTH(32'h00000006)
  ) _08698_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1], _02517_, _02521_, _02991_, _02994_ }),
    .Y(_03181_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08699_ (
    .A({ _03181_, _00012_ }),
    .Y(_01393_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _08700_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1], _02524_, _02519_, _02997_, _03000_ }),
    .Y(_03182_)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) _08701_ (
    .A({ _03182_, _00012_ }),
    .Y(_01394_)
  );
  \$lut  #(
    .LUT(32'hfff4ff00),
    .WIDTH(32'h00000005)
  ) _08702_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rx_dv , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv , \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st  }),
    .Y(_00782_)
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) _08703_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0], \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv  }),
    .Y(_01395_)
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) _08704_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt , \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv  }),
    .Y(_01396_)
  );
  \$lut  #(
    .LUT(64'hffff3335ffffffff),
    .WIDTH(32'h00000006)
  ) _08705_ (
    .A({ _02514_, _02513_, \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _02991_, _02521_ }),
    .Y(_01397_)
  );
  \$lut  #(
    .LUT(64'h0303cfdd00000000),
    .WIDTH(32'h00000006)
  ) _08706_ (
    .A({ _02514_, \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , _02997_, _02513_, _02524_ }),
    .Y(_01398_)
  );
  \$lut  #(
    .LUT(64'h0f0fcccc0f0f0f55),
    .WIDTH(32'h00000006)
  ) _08707_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , _02994_, \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [0], _02517_ }),
    .Y(_03183_)
  );
  \$lut  #(
    .LUT(8'hef),
    .WIDTH(32'h00000003)
  ) _08708_ (
    .A({ _02514_, _03183_, _02513_ }),
    .Y(_01399_)
  );
  \$lut  #(
    .LUT(16'h3335),
    .WIDTH(32'h00000004)
  ) _08709_ (
    .A({ \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , _03000_, _02519_ }),
    .Y(_03184_)
  );
  \$lut  #(
    .LUT(32'h0afc0000),
    .WIDTH(32'h00000005)
  ) _08710_ (
    .A({ _02514_, _00787_, _02513_, \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [1], _03184_ }),
    .Y(_01400_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08711_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rxd [6], \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], \u_eth_dut.u_mac_core.u_mii_intf.rxd [2] }),
    .Y(_01401_)
  );
  \$lut  #(
    .LUT(32'hf0f0ccaa),
    .WIDTH(32'h00000005)
  ) _08712_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rxd [7], \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], \u_eth_dut.u_mac_core.u_mii_intf.rxd [3] }),
    .Y(_01402_)
  );
  \$lut  #(
    .LUT(16'hcefc),
    .WIDTH(32'h00000004)
  ) _08713_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1] }),
    .Y(_00789_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _08714_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], \u_eth_dut.u_mac_core.u_mii_intf.rxd [4] }),
    .Y(_01403_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _08715_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], \u_eth_dut.u_mac_core.u_mii_intf.rxd [5] }),
    .Y(_01404_)
  );
  \$lut  #(
    .LUT(16'hdccf),
    .WIDTH(32'h00000004)
  ) _08716_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1] }),
    .Y(_00790_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _08717_ (
    .A({ _00787_, \u_eth_dut.u_mac_core.u_mii_intf.rxd [2], \u_eth_dut.u_mac_core.u_mii_intf.rxd [0] }),
    .Y(_01405_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _08718_ (
    .A({ _00787_, \u_eth_dut.u_mac_core.u_mii_intf.rxd [3], \u_eth_dut.u_mac_core.u_mii_intf.rxd [1] }),
    .Y(_01406_)
  );
  \$lut  #(
    .LUT(16'hff07),
    .WIDTH(32'h00000004)
  ) _08719_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0], \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_00791_)
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) _08720_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out , wb_xram_adr[12], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out , wb_xram_adr[11], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out , wb_xram_adr[14] }),
    .Y(_03185_)
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) _08721_ (
    .A({ _02553_, wb_xram_adr[9], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out , wb_xram_adr[13], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out  }),
    .Y(_03186_)
  );
  \$lut  #(
    .LUT(64'h4100004100000000),
    .WIDTH(32'h00000006)
  ) _08722_ (
    .A({ _03186_, \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out , wb_xram_adr[8], wb_xram_adr[10], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out , \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out  }),
    .Y(_03187_)
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) _08723_ (
    .A({ _03187_, _03185_, wb_xram_adr[6], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out , wb_xram_adr[7], \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out  }),
    .Y(_03188_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08724_ (
    .A({ _01449_, _01454_, _01441_, _01447_, _01439_ }),
    .Y(_03189_)
  );
  \$lut  #(
    .LUT(4'he),
    .WIDTH(32'h00000002)
  ) _08725_ (
    .A({ _03189_, _03188_ }),
    .Y(_00801_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _08726_ (
    .A({ _03189_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in , \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0] }),
    .Y(_01407_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08727_ (
    .A({ wb_xram_wr, _03188_ }),
    .Y(_03190_)
  );
  \$lut  #(
    .LUT(32'haaaa3cc3),
    .WIDTH(32'h00000005)
  ) _08728_ (
    .A({ _03189_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1:0], _03190_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in  }),
    .Y(_01408_)
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fc0fc03),
    .WIDTH(32'h00000006)
  ) _08729_ (
    .A({ _03189_, \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0], _03190_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in  }),
    .Y(_01409_)
  );
  \$lut  #(
    .LUT(32'h7f80fe01),
    .WIDTH(32'h00000005)
  ) _08730_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3:2], \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0], _03190_ }),
    .Y(_03191_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _08731_ (
    .A({ _03189_, _03191_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in  }),
    .Y(_01410_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08732_ (
    .A({ \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in , \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we  }),
    .Y(_00824_)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) _08733_ (
    .A({ _01441_, _01439_, _01450_, _01445_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08734_ (
    .A({ _01454_, _01449_, _01447_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08735_ (
    .A({ _01456_, _01449_, _01447_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08736_ (
    .A({ _01445_, _01449_, _01447_, _01441_, _01439_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08737_ (
    .A({ _01449_, _01452_, _01441_, _01439_, _01447_ }),
    .Y(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we )
  );
  \$lut  #(
    .LUT(64'hffffffff40000000),
    .WIDTH(32'h00000006)
  ) _08738_ (
    .A({ \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun , _01441_, _01456_, _01450_, \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in , _01439_ }),
    .Y(_00825_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08739_ (
    .A({ _02327_, _01170_, \u_uart_core.u_txfsm.txstate [0], \u_uart_core.u_txfsm.txstate [2:1] }),
    .Y(_01415_)
  );
  \$lut  #(
    .LUT(8'h1f),
    .WIDTH(32'h00000003)
  ) _08740_ (
    .A({ _00076_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5], _01790_ }),
    .Y(_01416_)
  );
  \$lut  #(
    .LUT(16'hbf00),
    .WIDTH(32'h00000004)
  ) _08741_ (
    .A({ _01436_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], _01149_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0] }),
    .Y(_01426_)
  );
  \$lut  #(
    .LUT(16'hef00),
    .WIDTH(32'h00000004)
  ) _08742_ (
    .A({ _01426_, _01149_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1], _01974_ }),
    .Y(_01417_)
  );
  \$lut  #(
    .LUT(16'h0f88),
    .WIDTH(32'h00000004)
  ) _08743_ (
    .A({ _01796_, _01775_, \u_8051_core.oc8051_decoder1.psw_set  }),
    .Y(_01418_)
  );
  \$lut  #(
    .LUT(16'h0dcc),
    .WIDTH(32'h00000004)
  ) _08744_ (
    .A({ _01795_, _01784_, \u_8051_core.oc8051_decoder1.psw_set [1], _01771_ }),
    .Y(_01419_)
  );
  \$lut  #(
    .LUT(8'he0),
    .WIDTH(32'h00000003)
  ) _08745_ (
    .A({ _00076_, _01790_, _01789_ }),
    .Y(_01421_)
  );
  \$lut  #(
    .LUT(16'hfe00),
    .WIDTH(32'h00000004)
  ) _08746_ (
    .A({ _01421_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5], _01790_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4] }),
    .Y(_01422_)
  );
  \$lut  #(
    .LUT(16'hf1ff),
    .WIDTH(32'h00000004)
  ) _08747_ (
    .A({ _02222_, _02225_, _01836_, _01830_ }),
    .Y(_01411_)
  );
  \$lut  #(
    .LUT(8'hbf),
    .WIDTH(32'h00000003)
  ) _08748_ (
    .A({ _01830_, _02222_, _02225_ }),
    .Y(_01412_)
  );
  \$lut  #(
    .LUT(8'hf8),
    .WIDTH(32'h00000003)
  ) _08749_ (
    .A({ \u_wb_gmac_tx.state [2], _02736_, \u_wb_gmac_tx.state [1] }),
    .Y(_01413_)
  );
  \$lut  #(
    .LUT(32'hef0f0f0f),
    .WIDTH(32'h00000005)
  ) _08750_ (
    .A({ _01974_, _01149_, _01436_, \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0], \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1] }),
    .Y(_01424_)
  );
  \$lut  #(
    .LUT(8'hb0),
    .WIDTH(32'h00000003)
  ) _08751_ (
    .A({ _01149_, _01436_, _01974_ }),
    .Y(_01425_)
  );
  \$lut  #(
    .LUT(16'h7f00),
    .WIDTH(32'h00000004)
  ) _08752_ (
    .A({ reset_out_n, \u_wb_gmac_tx.state  }),
    .Y(_01428_)
  );
  \$lut  #(
    .LUT(8'hd0),
    .WIDTH(32'h00000003)
  ) _08753_ (
    .A({ _01428_, _02764_, \u_wb_gmac_tx.state [2] }),
    .Y(_01427_)
  );
  \$lut  #(
    .LUT(32'hffff4000),
    .WIDTH(32'h00000005)
  ) _08754_ (
    .A({ \u_8051_core.intr , wb_xrom_ack, \u_wb_crossbar.master_busy [4], _01619_, \u_8051_core.oc8051_memory_interface1.pc_wr_r2  }),
    .Y(_01414_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08755_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [1:0], \u_uart_core.u_rxfifo.rd_ptr [3:2] }),
    .Y(_03205_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08756_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [2:1], \u_uart_core.u_rxfifo.rd_ptr [3] }),
    .Y(_03200_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08757_ (
    .A({ _01802_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_03192_)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) _08758_ (
    .A({ \u_wb_gmac_rx.mem_rd , \u_wb_gmac_rx.state [1:0], \u_wb_gmac_rx.state [2] }),
    .Y(_03195_)
  );
  \$lut  #(
    .LUT(32'h3f00a0a0),
    .WIDTH(32'h00000005)
  ) _08759_ (
    .A({ \u_wb_gmac_tx.state [2], _02764_, \u_wb_gmac_tx.state [1:0], _02736_ }),
    .Y(_03193_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _08760_ (
    .A({ \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6], _02448_, \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5:4] }),
    .Y(_00800_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08761_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [1], \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], \u_uart_core.u_rxfifo.rd_ptr [0] }),
    .Y(_03207_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08762_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], \u_uart_core.u_rxfifo.rd_ptr [1:0] }),
    .Y(_03206_)
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) _08763_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_03201_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08764_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [3:1] }),
    .Y(_03204_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08765_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3], \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [1], \u_uart_core.u_rxfifo.rd_ptr [2] }),
    .Y(_03212_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08766_ (
    .A({ _01802_, _01660_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_03215_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08767_ (
    .A({ _01802_, _01660_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [5] }),
    .Y(_03218_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _08768_ (
    .A({ _01660_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [6], _01645_ }),
    .Y(_03219_)
  );
  \$lut  #(
    .LUT(64'h0f77ffffffffffff),
    .WIDTH(32'h00000006)
  ) _08769_ (
    .A({ _01660_, _01659_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [7], _01645_ }),
    .Y(_03220_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08770_ (
    .A({ _01802_, _01635_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(_03221_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08771_ (
    .A({ _01802_, _01635_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [2] }),
    .Y(_03222_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08772_ (
    .A({ _01802_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_03223_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08773_ (
    .A({ _01802_, _01801_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_03224_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08774_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [1], \u_uart_core.u_rxfifo.rd_ptr [3:2], \u_uart_core.u_rxfifo.rd_ptr [0] }),
    .Y(_03202_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08775_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3], \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [2:1] }),
    .Y(_03197_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08776_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_03208_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _08777_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_03211_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08778_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_03209_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08779_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3], \u_uart_core.u_rxfifo.rd_ptr [1], \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [0] }),
    .Y(_03210_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08780_ (
    .A({ _01802_, _01660_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [3] }),
    .Y(_03216_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08781_ (
    .A({ _01802_, _01660_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [1] }),
    .Y(_03214_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08782_ (
    .A({ _01802_, _01660_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [0] }),
    .Y(_03213_)
  );
  \$lut  #(
    .LUT(32'h35ffffff),
    .WIDTH(32'h00000005)
  ) _08783_ (
    .A({ _01802_, _01660_, \u_8051_core.oc8051_indi_addr1.wr_bit_r , \u_8051_core.oc8051_alu1.desCy , \u_8051_core.oc8051_alu1.des1 [4] }),
    .Y(_03217_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08784_ (
    .A({ \u_wb_gmac_tx.state [1], _02737_ }),
    .Y(_03196_)
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) _08785_ (
    .A({ \u_wb_gmac_rx.mem_rd , \u_wb_gmac_rx.state [1], \u_wb_gmac_rx.state [2], \u_wb_gmac_rx.state [0] }),
    .Y(_03194_)
  );
  \$lut  #(
    .LUT(32'h01000000),
    .WIDTH(32'h00000005)
  ) _08786_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3:0] }),
    .Y(_03198_)
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) _08787_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [3:2], \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [1] }),
    .Y(_03199_)
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) _08788_ (
    .A({ \u_uart_core.u_rxfifo.rd_en , \u_uart_core.u_rxfifo.rd_ptr [0], \u_uart_core.u_rxfifo.rd_ptr [2], \u_uart_core.u_rxfifo.rd_ptr [3], \u_uart_core.u_rxfifo.rd_ptr [1] }),
    .Y(_03203_)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _08789_ (
    .A({ _02309_, _01431_ }),
    .Y(_01430_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08790_ (
    .A(_01378_),
    .Y(\u_eth_dut.tx_fifo_rd )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08791_ (
    .A(\u_eth_dut.u_mac_txfifo.rd_ptr [0]),
    .Y(\u_eth_dut.u_mac_txfifo.rd_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08792_ (
    .A(\u_eth_dut.u_mac_txfifo.rd_ptr [1]),
    .Y(_04764_[1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08793_ (
    .A(\u_eth_dut.u_eth_parser.bcnt [0]),
    .Y(_04761_[0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08794_ (
    .A(_03790_),
    .Y(\u_eth_dut.m_g_dpath_ctrl.bStartFlag )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08795_ (
    .A(\u_8051_core.oc8051_ram_top1.rd_en ),
    .Y(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_en )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08796_ (
    .A(clkout),
    .Y(_00036_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08797_ (
    .A(_03870_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08798_ (
    .A(_03871_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08799_ (
    .A(_03872_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08800_ (
    .A(_03873_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08801_ (
    .A(_03239_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08802_ (
    .A(_03877_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08803_ (
    .A(_03878_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08804_ (
    .A(_03879_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08805_ (
    .A(_03880_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08806_ (
    .A(_03881_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08807_ (
    .A(_03882_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08808_ (
    .A(_03883_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08809_ (
    .A(_03884_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08810_ (
    .A(_03885_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08811_ (
    .A(_03886_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08812_ (
    .A(_03887_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08813_ (
    .A(_03888_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08814_ (
    .A(_03889_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08815_ (
    .A(_03890_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08816_ (
    .A(_03237_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08817_ (
    .A(_00269_),
    .Y(\u_8051_core.oc8051_decoder1.state [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08818_ (
    .A(_00272_),
    .Y(\u_8051_core.oc8051_decoder1.state [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08819_ (
    .A(\u_8051_core.oc8051_sfr1.wait_data ),
    .Y(_00271_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08820_ (
    .A(\u_8051_core.oc8051_alu1.oc8051_mul1.cycle [0]),
    .Y(_00295_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08821_ (
    .A(\u_8051_core.oc8051_alu1.oc8051_div1.cycle [0]),
    .Y(_00297_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08822_ (
    .A(\u_8051_core.oc8051_memory_interface1.dack_i ),
    .Y(_00409_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08823_ (
    .A(_00444_),
    .Y(\u_8051_core.oc8051_decoder1.mem_act [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08824_ (
    .A(_00445_),
    .Y(\u_8051_core.oc8051_decoder1.mem_act [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08825_ (
    .A(_00213_),
    .Y(\u_8051_core.oc8051_decoder1.mem_act [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08826_ (
    .A(_00446_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08827_ (
    .A(_00447_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08828_ (
    .A(_00448_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_sp1.sp [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08829_ (
    .A(\u_8051_core.oc8051_sfr1.prescaler [0]),
    .Y(_00439_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08830_ (
    .A(_03238_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08831_ (
    .A(_03227_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08832_ (
    .A(_03231_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08833_ (
    .A(_03235_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08834_ (
    .A(_03230_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08835_ (
    .A(_03234_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08836_ (
    .A(_03229_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08837_ (
    .A(_03233_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08838_ (
    .A(_03228_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08839_ (
    .A(_03232_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08840_ (
    .A(_03236_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08841_ (
    .A(_03892_),
    .Y(\u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08842_ (
    .A(_00482_),
    .Y(so)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08843_ (
    .A(\u_uart_core.u_txfifo.rd_ptr [0]),
    .Y(\u_uart_core.u_txfifo.rd_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08844_ (
    .A(\u_uart_core.u_rxfifo.rd_ptr [0]),
    .Y(\u_uart_core.u_rxfifo.rd_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08845_ (
    .A(\u_uart_core.u_rxfifo.rd_ptr [1]),
    .Y(_04765_[1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08846_ (
    .A(_03321_),
    .Y(\u_spi_core.u_spi_ctrl.clr_sck_cnt )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08847_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [0]),
    .Y(\u_eth_dut.u_mac_txfifo.wr_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08848_ (
    .A(\u_eth_dut.u_mac_txfifo.wr_ptr [1]),
    .Y(_00582_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08849_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [0]),
    .Y(\u_eth_dut.u_mac_rxfifo.wr_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08850_ (
    .A(\u_eth_dut.u_mac_rxfifo.wr_ptr [1]),
    .Y(_00625_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08851_ (
    .A(\u_eth_dut.u_mac_rxfifo.rd_ptr [1]),
    .Y(_04763_[1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08852_ (
    .A(\u_eth_dut.u_mac_rxfifo.rd_ptr [0]),
    .Y(\u_eth_dut.u_mac_rxfifo.rd_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08853_ (
    .A(_03433_),
    .Y(\u_eth_dut.u_mac_rxfifo.empty_q )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08854_ (
    .A(_00696_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08855_ (
    .A(_00695_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08856_ (
    .A(_00755_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08857_ (
    .A(_00756_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08858_ (
    .A(_00757_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08859_ (
    .A(_00758_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08860_ (
    .A(_00698_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08861_ (
    .A(_00697_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08862_ (
    .A(_00759_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [8])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08863_ (
    .A(_00760_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [9])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08864_ (
    .A(_00761_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [10])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08865_ (
    .A(_00762_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [11])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08866_ (
    .A(_00763_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [12])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08867_ (
    .A(_00764_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [13])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08868_ (
    .A(_00765_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [14])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08869_ (
    .A(_00766_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [15])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08870_ (
    .A(_00704_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [16])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08871_ (
    .A(_00703_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [17])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08872_ (
    .A(_00767_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [18])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08873_ (
    .A(_00768_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [19])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08874_ (
    .A(_00705_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [20])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08875_ (
    .A(_00706_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [21])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08876_ (
    .A(_00769_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [22])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08877_ (
    .A(_00770_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [23])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08878_ (
    .A(_00771_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [24])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08879_ (
    .A(_00772_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [25])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08880_ (
    .A(_00700_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [26])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08881_ (
    .A(_00699_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [27])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08882_ (
    .A(_00773_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [28])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08883_ (
    .A(_00774_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [29])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08884_ (
    .A(_00702_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [30])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08885_ (
    .A(_00701_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc [31])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08886_ (
    .A(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv ),
    .Y(_00643_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08887_ (
    .A(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [0]),
    .Y(_00777_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08888_ (
    .A(_01056_),
    .Y(\u_spi_core.u_spi_ctrl.clk_cnt [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08889_ (
    .A(_00927_),
    .Y(\u_uart_core.u_frm_err.in_data_s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08890_ (
    .A(_00928_),
    .Y(\u_uart_core.u_frm_err.in_data_2s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08891_ (
    .A(_00929_),
    .Y(\u_uart_core.u_par_err.in_data_s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08892_ (
    .A(_00930_),
    .Y(\u_uart_core.u_par_err.in_data_2s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08893_ (
    .A(\u_uart_core.u_rxfifo.rd_en ),
    .Y(\u_uart_core.u_rxfifo.empty_q )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08894_ (
    .A(_00933_),
    .Y(\u_uart_core.u_rxfifo_err.in_data_s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08895_ (
    .A(_00934_),
    .Y(\u_uart_core.u_rxfifo_err.in_data_2s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08896_ (
    .A(\u_wb_gmac_rx.mem_rd ),
    .Y(_00636_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08897_ (
    .A(_01141_),
    .Y(\u_clkgen.pll_count [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08898_ (
    .A(_01142_),
    .Y(\u_clkgen.pll_count [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08899_ (
    .A(_01143_),
    .Y(\u_clkgen.pll_count [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08900_ (
    .A(_01144_),
    .Y(\u_clkgen.pll_count [8])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08901_ (
    .A(_01145_),
    .Y(\u_clkgen.pll_count [11])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08902_ (
    .A(_03797_),
    .Y(\u_clkgen.risc_reset )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08903_ (
    .A(si),
    .Y(_01168_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08904_ (
    .A(\u_uart_core.u_rxfsm.offset [0]),
    .Y(_01161_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08905_ (
    .A(\u_uart_core.u_rxfsm.offset [3]),
    .Y(_01171_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08906_ (
    .A(_03276_),
    .Y(\u_uart_core.u_si_sync.in_data_s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08907_ (
    .A(_03277_),
    .Y(\u_uart_core.u_si_sync.in_data_2s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08908_ (
    .A(_03278_),
    .Y(\u_uart_core.u_si_sync.in_data_3s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08909_ (
    .A(\u_uart_core.u_txfsm.fifo_rd ),
    .Y(_00488_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08910_ (
    .A(\u_uart_core.u_rxfifo.wr_ptr [0]),
    .Y(\u_uart_core.u_rxfifo.wr_ptr_inc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08911_ (
    .A(\u_uart_core.u_rxfifo.wr_ptr [1]),
    .Y(_00489_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08912_ (
    .A(_01059_),
    .Y(\u_uart_core.u_rxfifo_err.in_data_3s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08913_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [0]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08914_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [1]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08915_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [2]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08916_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [3]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08917_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [4]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08918_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [5]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08919_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [6]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08920_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [7]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08921_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [8]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [8])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08922_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [9]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [9])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08923_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [10]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [10])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08924_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [11]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [11])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08925_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [12]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [12])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08926_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [13]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [13])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08927_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [14]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [14])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08928_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [15]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [15])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08929_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [16]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [16])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08930_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [17]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [17])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08931_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [18]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [18])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08932_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [19]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [19])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08933_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [20]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [20])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08934_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [21]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [21])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08935_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [22]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [22])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08936_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [23]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [23])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08937_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [24])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08938_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [25])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08939_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [26])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08940_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [27])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08941_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [28])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08942_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [29])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08943_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [30])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08944_ (
    .A(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [31]),
    .Y(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc [31])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08945_ (
    .A(_00443_),
    .Y(_01309_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08946_ (
    .A(_03240_),
    .Y(\u_uart_core.u_txfifo.empty_q )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08947_ (
    .A(_01058_),
    .Y(\u_uart_core.u_par_err.in_data_3s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08948_ (
    .A(_01057_),
    .Y(\u_uart_core.u_frm_err.in_data_3s )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08949_ (
    .A(_03320_),
    .Y(\u_spi_core.u_spi_ctrl.cs_int_n )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08950_ (
    .A(_03431_),
    .Y(\u_eth_dut.u_mac_txfifo.empty_q )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08951_ (
    .A(\u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag ),
    .Y(_01379_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08952_ (
    .A(\u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag ),
    .Y(_01380_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08953_ (
    .A(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop ),
    .Y(_01384_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08954_ (
    .A(_03453_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.dt_xfr_invalid )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08955_ (
    .A(_03455_),
    .Y(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.commit_write_done )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08956_ (
    .A(\u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag ),
    .Y(_01389_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08957_ (
    .A(\u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag ),
    .Y(_01390_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _08958_ (
    .A(\u_wb_gmac_tx.state [2]),
    .Y(_01437_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08959_ (
    .C(clkout),
    .D(_00475_),
    .E(_01170_),
    .Q(\u_uart_core.u_txfsm.cnt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08960_ (
    .C(clkout),
    .D(_00476_),
    .E(_01170_),
    .Q(\u_uart_core.u_txfsm.cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08961_ (
    .C(clkout),
    .D(_00477_),
    .E(_01170_),
    .Q(\u_uart_core.u_txfsm.cnt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08962_ (
    .C(clkout),
    .D(_00478_),
    .E(_01170_),
    .Q(_00482_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08963_ (
    .C(clkout),
    .D(_00479_),
    .E(_01170_),
    .Q(\u_uart_core.u_txfsm.txstate [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08964_ (
    .C(clkout),
    .D(_00480_),
    .E(_01170_),
    .Q(\u_uart_core.u_txfsm.txstate [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _08965_ (
    .C(clkout),
    .D(_00481_),
    .E(_01170_),
    .Q(\u_uart_core.u_txfsm.txstate [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08966_ (
    .C(clkout),
    .D(\u_uart_core.u_txfifo.rd_ptr_inc [0]),
    .E(\u_uart_core.u_txfsm.fifo_rd ),
    .Q(\u_uart_core.u_txfifo.rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08967_ (
    .C(clkout),
    .D(_00483_),
    .E(\u_uart_core.u_txfsm.fifo_rd ),
    .Q(\u_uart_core.u_txfifo.rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08968_ (
    .C(clkout),
    .D(_00484_),
    .E(\u_uart_core.u_txfsm.fifo_rd ),
    .Q(\u_uart_core.u_txfifo.rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08969_ (
    .C(clkout),
    .D(_00485_),
    .E(\u_uart_core.u_txfsm.fifo_rd ),
    .Q(\u_uart_core.u_txfifo.rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08970_ (
    .C(clkout),
    .D(_00486_),
    .E(\u_uart_core.u_txfsm.fifo_rd ),
    .Q(\u_uart_core.u_txfifo.rd_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08971_ (
    .C(clkout),
    .D(_04765_[1]),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.grey_rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08972_ (
    .C(clkout),
    .D(_00494_),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.grey_rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08973_ (
    .C(clkout),
    .D(_00495_),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.grey_rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08974_ (
    .C(clkout),
    .D(_00496_),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.grey_rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08975_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.rd_ptr_inc [0]),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08976_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_rd_ptr [0]),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08977_ (
    .C(clkout),
    .D(_00497_),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08978_ (
    .C(clkout),
    .D(_00498_),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08979_ (
    .C(clkout),
    .D(_00499_),
    .E(\u_uart_core.u_rxfifo.rd_en ),
    .Q(\u_uart_core.u_rxfifo.grey_rd_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08980_ (
    .C(clkout),
    .D(_00503_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08981_ (
    .C(clkout),
    .D(_00504_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08982_ (
    .C(clkout),
    .D(_00505_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08983_ (
    .C(clkout),
    .D(_00506_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08984_ (
    .C(clkout),
    .D(_00507_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08985_ (
    .C(clkout),
    .D(_00508_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08986_ (
    .C(clkout),
    .D(_00509_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08987_ (
    .C(clkout),
    .D(_00510_),
    .E(_00502_),
    .Q(\u_spi_core.u_spi_if.so_reg [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08988_ (
    .C(clkout),
    .D(spi_si),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08989_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [0]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08990_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [1]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08991_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [2]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08992_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [3]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08993_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [4]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08994_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [5]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08995_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.si_reg [6]),
    .E(_00521_),
    .Q(\u_spi_core.u_spi_if.si_reg [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08996_ (
    .C(clkout),
    .D(_00523_),
    .E(_00522_),
    .Q(\u_spi_core.u_spi_ctrl.spiif_cs [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08997_ (
    .C(clkout),
    .D(_00524_),
    .E(_00522_),
    .Q(\u_spi_core.u_spi_ctrl.spiif_cs [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08998_ (
    .C(clkout),
    .D(_00525_),
    .E(_00522_),
    .Q(\u_spi_core.u_spi_ctrl.spiif_cs [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _08999_ (
    .C(clkout),
    .D(_00530_),
    .E(\u_spi_core.u_spi_ctrl.sck_ne ),
    .Q(\u_spi_core.u_spi_ctrl.sck_cnt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09000_ (
    .C(clkout),
    .D(_00531_),
    .E(\u_spi_core.u_spi_ctrl.sck_ne ),
    .Q(\u_spi_core.u_spi_ctrl.sck_cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09001_ (
    .C(clkout),
    .D(_00532_),
    .E(\u_spi_core.u_spi_ctrl.sck_ne ),
    .Q(\u_spi_core.u_spi_ctrl.sck_cnt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09002_ (
    .C(clkout),
    .D(_00533_),
    .E(\u_spi_core.u_spi_ctrl.sck_ne ),
    .Q(\u_spi_core.u_spi_ctrl.sck_cnt [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09003_ (
    .C(clkout),
    .D(_00534_),
    .E(\u_spi_core.u_spi_ctrl.sck_ne ),
    .Q(\u_spi_core.u_spi_ctrl.sck_cnt [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09004_ (
    .C(clkout),
    .D(_00535_),
    .E(\u_spi_core.u_spi_ctrl.sck_ne ),
    .Q(\u_spi_core.u_spi_ctrl.sck_cnt [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09005_ (
    .C(clkout),
    .D(_00513_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09006_ (
    .C(clkout),
    .D(_00514_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09007_ (
    .C(clkout),
    .D(_00515_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09008_ (
    .C(clkout),
    .D(_00516_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09009_ (
    .C(clkout),
    .D(_00517_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09010_ (
    .C(clkout),
    .D(_00518_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09011_ (
    .C(clkout),
    .D(_00519_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09012_ (
    .C(clkout),
    .D(_00520_),
    .E(_00544_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09013_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09014_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09015_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09016_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09017_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09018_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09019_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09020_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09021_ (
    .C(clkout),
    .D(_00571_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09022_ (
    .C(clkout),
    .D(_00572_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09023_ (
    .C(clkout),
    .D(_00573_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09024_ (
    .C(clkout),
    .D(_00574_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[1] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09025_ (
    .C(clkout),
    .D(_00575_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[1] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09026_ (
    .C(clkout),
    .D(_00576_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[2] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09027_ (
    .C(clkout),
    .D(_00577_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[2] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09028_ (
    .C(clkout),
    .D(_00578_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[3] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09029_ (
    .C(clkout),
    .D(_00579_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[3] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09030_ (
    .C(clkout),
    .D(_00580_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[4] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09031_ (
    .C(clkout),
    .D(_00581_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_mx_id[4] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09032_ (
    .C(clkout),
    .D(_00582_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09033_ (
    .C(clkout),
    .D(_00583_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09034_ (
    .C(clkout),
    .D(_00584_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09035_ (
    .C(clkout),
    .D(_00585_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09036_ (
    .C(clkout),
    .D(_00586_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09037_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.wr_ptr_inc [0]),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.wr_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09038_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [0]),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.wr_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09039_ (
    .C(clkout),
    .D(_00587_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.wr_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09040_ (
    .C(clkout),
    .D(_00588_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.wr_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09041_ (
    .C(clkout),
    .D(_00589_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.wr_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09042_ (
    .C(clkout),
    .D(_00590_),
    .E(\u_wb_gmac_tx.mem_wr ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09043_ (
    .C(phy_rx_clk),
    .D(_00625_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09044_ (
    .C(phy_rx_clk),
    .D(_00626_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09045_ (
    .C(phy_rx_clk),
    .D(_00627_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09046_ (
    .C(phy_rx_clk),
    .D(_00628_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09047_ (
    .C(phy_rx_clk),
    .D(_00629_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09048_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.wr_ptr_inc [0]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.wr_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09049_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.wr_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09050_ (
    .C(phy_rx_clk),
    .D(_00630_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.wr_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09051_ (
    .C(phy_rx_clk),
    .D(_00631_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.wr_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09052_ (
    .C(phy_rx_clk),
    .D(_00632_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.wr_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09053_ (
    .C(phy_rx_clk),
    .D(_00633_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09054_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg ),
    .E(_00800_),
    .Q(\u_eth_dut.u_mac_core.rx_sts_frm_length_err_o ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09055_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg ),
    .E(_00800_),
    .Q(\u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09056_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg ),
    .E(_00800_),
    .Q(\u_eth_dut.u_mac_core.rx_sts_crc_err_o ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09057_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg ),
    .E(_00800_),
    .Q(\u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09058_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg ),
    .E(_00800_),
    .Q(\u_eth_dut.u_mac_core.rx_sts_large_pkt_o ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09059_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch ),
    .E(_00800_),
    .Q(\u_eth_dut.u_mac_core.rx_sts_len_mismatch_o ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09060_ (
    .C(phy_rx_clk),
    .D(_00645_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09061_ (
    .C(phy_rx_clk),
    .D(_00646_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09062_ (
    .C(phy_rx_clk),
    .D(_00647_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09063_ (
    .C(phy_rx_clk),
    .D(_00648_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09064_ (
    .C(phy_rx_clk),
    .D(_00649_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09065_ (
    .C(phy_rx_clk),
    .D(_00650_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09066_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop ),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09067_ (
    .C(phy_rx_clk),
    .D(_00651_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09068_ (
    .C(phy_rx_clk),
    .D(_00652_),
    .E(_00644_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09069_ (
    .C(phy_rx_clk),
    .D(_00660_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09070_ (
    .C(phy_rx_clk),
    .D(_00661_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09071_ (
    .C(phy_rx_clk),
    .D(_00654_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09072_ (
    .C(phy_rx_clk),
    .D(_00655_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09073_ (
    .C(phy_rx_clk),
    .D(_00656_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09074_ (
    .C(phy_rx_clk),
    .D(_00657_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09075_ (
    .C(phy_rx_clk),
    .D(_00658_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09076_ (
    .C(phy_rx_clk),
    .D(_00659_),
    .E(_00662_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09077_ (
    .C(phy_rx_clk),
    .D(_00666_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09078_ (
    .C(phy_rx_clk),
    .D(_00667_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09079_ (
    .C(phy_rx_clk),
    .D(_00668_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09080_ (
    .C(phy_rx_clk),
    .D(_00669_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09081_ (
    .C(phy_rx_clk),
    .D(_00670_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09082_ (
    .C(phy_rx_clk),
    .D(_00671_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09083_ (
    .C(phy_rx_clk),
    .D(_00672_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09084_ (
    .C(phy_rx_clk),
    .D(_00673_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09085_ (
    .C(phy_rx_clk),
    .D(_00674_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09086_ (
    .C(phy_rx_clk),
    .D(_00675_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09087_ (
    .C(phy_rx_clk),
    .D(_00676_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09088_ (
    .C(phy_rx_clk),
    .D(_00677_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09089_ (
    .C(phy_rx_clk),
    .D(_00678_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09090_ (
    .C(phy_rx_clk),
    .D(_00679_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09091_ (
    .C(phy_rx_clk),
    .D(_00680_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09092_ (
    .C(phy_rx_clk),
    .D(_00681_),
    .E(_00665_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09093_ (
    .C(phy_rx_clk),
    .D(_00688_),
    .E(_00687_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09094_ (
    .C(phy_rx_clk),
    .D(_00689_),
    .E(_00687_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09095_ (
    .C(phy_rx_clk),
    .D(_00690_),
    .E(_00687_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09096_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09097_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09098_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09099_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09100_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09101_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09102_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09103_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09104_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09105_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09106_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09107_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09108_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09109_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09110_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09111_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09112_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09113_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09114_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09115_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09116_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09117_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09118_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09119_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09120_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09121_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09122_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09123_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09124_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09125_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09126_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09127_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7]),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf ),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09128_ (
    .C(phy_rx_clk),
    .D(_00707_),
    .E(_00694_),
    .Q(_00696_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09129_ (
    .C(phy_rx_clk),
    .D(_00708_),
    .E(_00694_),
    .Q(_00695_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09130_ (
    .C(phy_rx_clk),
    .D(_00709_),
    .E(_00694_),
    .Q(_00755_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09131_ (
    .C(phy_rx_clk),
    .D(_00710_),
    .E(_00694_),
    .Q(_00756_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09132_ (
    .C(phy_rx_clk),
    .D(_00711_),
    .E(_00694_),
    .Q(_00757_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09133_ (
    .C(phy_rx_clk),
    .D(_00712_),
    .E(_00694_),
    .Q(_00758_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09134_ (
    .C(phy_rx_clk),
    .D(_00713_),
    .E(_00694_),
    .Q(_00698_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09135_ (
    .C(phy_rx_clk),
    .D(_00714_),
    .E(_00694_),
    .Q(_00697_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09136_ (
    .C(phy_rx_clk),
    .D(_00715_),
    .E(_00694_),
    .Q(_00759_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09137_ (
    .C(phy_rx_clk),
    .D(_00716_),
    .E(_00694_),
    .Q(_00760_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09138_ (
    .C(phy_rx_clk),
    .D(_00717_),
    .E(_00694_),
    .Q(_00761_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09139_ (
    .C(phy_rx_clk),
    .D(_00718_),
    .E(_00694_),
    .Q(_00762_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09140_ (
    .C(phy_rx_clk),
    .D(_00719_),
    .E(_00694_),
    .Q(_00763_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09141_ (
    .C(phy_rx_clk),
    .D(_00720_),
    .E(_00694_),
    .Q(_00764_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09142_ (
    .C(phy_rx_clk),
    .D(_00721_),
    .E(_00694_),
    .Q(_00765_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09143_ (
    .C(phy_rx_clk),
    .D(_00722_),
    .E(_00694_),
    .Q(_00766_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09144_ (
    .C(phy_rx_clk),
    .D(_00723_),
    .E(_00694_),
    .Q(_00704_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09145_ (
    .C(phy_rx_clk),
    .D(_00724_),
    .E(_00694_),
    .Q(_00703_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09146_ (
    .C(phy_rx_clk),
    .D(_00725_),
    .E(_00694_),
    .Q(_00767_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09147_ (
    .C(phy_rx_clk),
    .D(_00726_),
    .E(_00694_),
    .Q(_00768_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09148_ (
    .C(phy_rx_clk),
    .D(_00727_),
    .E(_00694_),
    .Q(_00705_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09149_ (
    .C(phy_rx_clk),
    .D(_00728_),
    .E(_00694_),
    .Q(_00706_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09150_ (
    .C(phy_rx_clk),
    .D(_00729_),
    .E(_00694_),
    .Q(_00769_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09151_ (
    .C(phy_rx_clk),
    .D(_00730_),
    .E(_00694_),
    .Q(_00770_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09152_ (
    .C(phy_rx_clk),
    .D(_00731_),
    .E(_00694_),
    .Q(_00771_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09153_ (
    .C(phy_rx_clk),
    .D(_00732_),
    .E(_00694_),
    .Q(_00772_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09154_ (
    .C(phy_rx_clk),
    .D(_00733_),
    .E(_00694_),
    .Q(_00700_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09155_ (
    .C(phy_rx_clk),
    .D(_00734_),
    .E(_00694_),
    .Q(_00699_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09156_ (
    .C(phy_rx_clk),
    .D(_00735_),
    .E(_00694_),
    .Q(_00773_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09157_ (
    .C(phy_rx_clk),
    .D(_00736_),
    .E(_00694_),
    .Q(_00774_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09158_ (
    .C(phy_rx_clk),
    .D(_00737_),
    .E(_00694_),
    .Q(_00702_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09159_ (
    .C(phy_rx_clk),
    .D(_00738_),
    .E(_00694_),
    .Q(_00701_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09160_ (
    .C(phy_rx_clk),
    .D(_00739_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09161_ (
    .C(phy_rx_clk),
    .D(_00740_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09162_ (
    .C(phy_rx_clk),
    .D(_00741_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09163_ (
    .C(phy_rx_clk),
    .D(_00742_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09164_ (
    .C(phy_rx_clk),
    .D(_00743_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09165_ (
    .C(phy_rx_clk),
    .D(_00744_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09166_ (
    .C(phy_rx_clk),
    .D(_00745_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09167_ (
    .C(phy_rx_clk),
    .D(_00746_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09168_ (
    .C(phy_rx_clk),
    .D(_00747_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09169_ (
    .C(phy_rx_clk),
    .D(_00748_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09170_ (
    .C(phy_rx_clk),
    .D(_00749_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09171_ (
    .C(phy_rx_clk),
    .D(_00750_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09172_ (
    .C(phy_rx_clk),
    .D(_00751_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09173_ (
    .C(phy_rx_clk),
    .D(_00752_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09174_ (
    .C(phy_rx_clk),
    .D(_00753_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09175_ (
    .C(phy_rx_clk),
    .D(_00754_),
    .E(_00694_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09176_ (
    .C(phy_tx_clk),
    .D(_00777_),
    .E(_00776_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09177_ (
    .C(phy_tx_clk),
    .D(_00778_),
    .E(_00776_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09178_ (
    .C(phy_tx_clk),
    .D(_00779_),
    .E(_00776_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09179_ (
    .C(phy_tx_clk),
    .D(_00780_),
    .E(_00776_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09180_ (
    .C(phy_tx_clk),
    .D(_00781_),
    .E(_00776_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09181_ (
    .C(phy_tx_clk),
    .D(_00783_),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09182_ (
    .C(phy_tx_clk),
    .D(_00784_),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09183_ (
    .C(phy_tx_clk),
    .D(_00785_),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09184_ (
    .C(phy_tx_clk),
    .D(_00786_),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09185_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09186_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09187_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09188_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09189_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09190_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09191_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09192_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09193_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09194_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09195_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09196_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09197_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09198_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09199_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.lb_tx_en ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09200_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09201_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09202_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09203_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09204_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09205_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09206_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09207_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09208_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09209_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09210_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09211_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09212_ (
    .C(phy_rx_clk),
    .D(_00792_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09213_ (
    .C(phy_rx_clk),
    .D(_00793_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_frame_err ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09214_ (
    .C(phy_rx_clk),
    .D(_00794_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09215_ (
    .C(phy_rx_clk),
    .D(_00795_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09216_ (
    .C(phy_rx_clk),
    .D(_00796_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09217_ (
    .C(phy_rx_clk),
    .D(_00797_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09218_ (
    .C(phy_rx_clk),
    .D(_00798_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09219_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rx_dv ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09220_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.rx_dv ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rx_dv_del ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09221_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09222_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09223_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09224_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09225_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09226_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09227_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09228_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.d_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09229_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.rxd [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd_del [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09230_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.rxd [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rxd_del [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09231_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09232_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09233_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09234_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09235_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09236_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09237_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09238_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09239_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09240_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [6]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09241_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [7]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09242_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09243_ (
    .C(phy_rx_clk),
    .D(_00799_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09244_ (
    .C(phy_rx_clk),
    .D(_00800_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld_delayed ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09245_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld_delayed ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09246_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09247_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09248_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09249_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09250_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09251_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09252_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09253_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09254_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09255_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09256_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09257_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0 [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09258_ (
    .C(clkout),
    .D(_00803_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09259_ (
    .C(clkout),
    .D(_00804_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09260_ (
    .C(clkout),
    .D(_00805_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09261_ (
    .C(clkout),
    .D(_00806_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09262_ (
    .C(clkout),
    .D(_00807_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09263_ (
    .C(clkout),
    .D(_00808_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09264_ (
    .C(clkout),
    .D(_00809_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09265_ (
    .C(clkout),
    .D(_00810_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09266_ (
    .C(clkout),
    .D(_00811_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09267_ (
    .C(clkout),
    .D(_00812_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09268_ (
    .C(clkout),
    .D(_00813_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09269_ (
    .C(clkout),
    .D(_00814_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09270_ (
    .C(clkout),
    .D(_00815_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09271_ (
    .C(clkout),
    .D(_00816_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09272_ (
    .C(clkout),
    .D(_00817_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09273_ (
    .C(clkout),
    .D(_00818_),
    .E(_00909_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09274_ (
    .C(clkout),
    .D(_00820_),
    .E(_00819_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09275_ (
    .C(clkout),
    .D(_00821_),
    .E(_00819_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09276_ (
    .C(clkout),
    .D(_00822_),
    .E(_00819_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09277_ (
    .C(clkout),
    .D(_00823_),
    .E(_00819_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09278_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09279_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09280_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09281_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09282_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09283_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09284_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09285_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09286_ (
    .C(clkout),
    .D(_00827_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09287_ (
    .C(clkout),
    .D(_00828_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09288_ (
    .C(clkout),
    .D(_00829_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09289_ (
    .C(clkout),
    .D(_00830_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09290_ (
    .C(clkout),
    .D(_00831_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09291_ (
    .C(clkout),
    .D(_00832_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09292_ (
    .C(clkout),
    .D(_00833_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09293_ (
    .C(clkout),
    .D(_00834_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09294_ (
    .C(clkout),
    .D(_00835_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09295_ (
    .C(clkout),
    .D(_00836_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09296_ (
    .C(clkout),
    .D(_00837_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09297_ (
    .C(clkout),
    .D(_00838_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09298_ (
    .C(clkout),
    .D(_00839_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09299_ (
    .C(clkout),
    .D(_00840_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09300_ (
    .C(clkout),
    .D(_00841_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09301_ (
    .C(clkout),
    .D(_00842_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09302_ (
    .C(clkout),
    .D(_00843_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09303_ (
    .C(clkout),
    .D(_00844_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09304_ (
    .C(clkout),
    .D(_00845_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09305_ (
    .C(clkout),
    .D(_00846_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09306_ (
    .C(clkout),
    .D(_00847_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09307_ (
    .C(clkout),
    .D(_00848_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09308_ (
    .C(clkout),
    .D(_00849_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09309_ (
    .C(clkout),
    .D(_00850_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09310_ (
    .C(clkout),
    .D(_00851_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [24]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09311_ (
    .C(clkout),
    .D(_00852_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [25]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09312_ (
    .C(clkout),
    .D(_00853_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [26]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09313_ (
    .C(clkout),
    .D(_00854_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [27]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09314_ (
    .C(clkout),
    .D(_00855_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [28]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09315_ (
    .C(clkout),
    .D(_00856_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [29]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09316_ (
    .C(clkout),
    .D(_00857_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [30]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09317_ (
    .C(clkout),
    .D(_00858_),
    .E(_00826_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [31]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09318_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09319_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09320_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09321_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09322_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09323_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09324_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09325_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09326_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09327_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09328_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09329_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09330_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09331_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09332_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09333_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09334_ (
    .C(phy_tx_clk),
    .D(_00859_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09335_ (
    .C(phy_tx_clk),
    .D(_00860_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09336_ (
    .C(phy_tx_clk),
    .D(_00861_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09337_ (
    .C(phy_tx_clk),
    .D(_00862_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09338_ (
    .C(phy_tx_clk),
    .D(_00863_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09339_ (
    .C(phy_tx_clk),
    .D(_00864_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09340_ (
    .C(phy_tx_clk),
    .D(_00865_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09341_ (
    .C(phy_tx_clk),
    .D(_00866_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09342_ (
    .C(phy_tx_clk),
    .D(_04764_[1]),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09343_ (
    .C(phy_tx_clk),
    .D(_00867_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09344_ (
    .C(phy_tx_clk),
    .D(_00868_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09345_ (
    .C(phy_tx_clk),
    .D(_00869_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09346_ (
    .C(phy_tx_clk),
    .D(_00870_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09347_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.rd_ptr_inc [0]),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09348_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [0]),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09349_ (
    .C(phy_tx_clk),
    .D(_00871_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09350_ (
    .C(phy_tx_clk),
    .D(_00872_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09351_ (
    .C(phy_tx_clk),
    .D(_00873_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.rd_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09352_ (
    .C(phy_tx_clk),
    .D(_00874_),
    .E(\u_eth_dut.tx_fifo_rd ),
    .Q(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09353_ (
    .C(phy_tx_clk),
    .D(_00875_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09354_ (
    .C(phy_tx_clk),
    .D(_00882_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09355_ (
    .C(phy_tx_clk),
    .D(_00883_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09356_ (
    .C(phy_tx_clk),
    .D(_00884_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09357_ (
    .C(phy_tx_clk),
    .D(_00885_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09358_ (
    .C(phy_tx_clk),
    .D(_00886_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09359_ (
    .C(phy_tx_clk),
    .D(_00887_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09360_ (
    .C(phy_tx_clk),
    .D(_00888_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09361_ (
    .C(phy_tx_clk),
    .D(_00889_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09362_ (
    .C(phy_tx_clk),
    .D(_00890_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09363_ (
    .C(phy_tx_clk),
    .D(_00876_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09364_ (
    .C(phy_tx_clk),
    .D(_00877_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09365_ (
    .C(phy_tx_clk),
    .D(_00878_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09366_ (
    .C(phy_tx_clk),
    .D(_00879_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09367_ (
    .C(phy_tx_clk),
    .D(_00880_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09368_ (
    .C(phy_tx_clk),
    .D(_00881_),
    .E(_00891_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09369_ (
    .C(phy_tx_clk),
    .D(_00893_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09370_ (
    .C(phy_tx_clk),
    .D(_00894_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09371_ (
    .C(phy_tx_clk),
    .D(_00451_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09372_ (
    .C(phy_tx_clk),
    .D(_00452_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09373_ (
    .C(phy_tx_clk),
    .D(_00453_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09374_ (
    .C(phy_tx_clk),
    .D(_00454_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09375_ (
    .C(phy_tx_clk),
    .D(_00455_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09376_ (
    .C(phy_tx_clk),
    .D(_00456_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09377_ (
    .C(phy_tx_clk),
    .D(_00457_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09378_ (
    .C(phy_tx_clk),
    .D(_00458_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09379_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09380_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09381_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09382_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s1_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s2_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09383_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s2_sync_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.d_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09384_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s1_sync_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09385_ (
    .C(phy_tx_clk),
    .D(_00895_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09386_ (
    .C(phy_tx_clk),
    .D(_00896_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.gen_tx_crc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09387_ (
    .C(phy_tx_clk),
    .D(_00897_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09388_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09389_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld ),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09390_ (
    .C(phy_tx_clk),
    .D(_00898_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.lb_tx_en ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09391_ (
    .C(phy_tx_clk),
    .D(_00899_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09392_ (
    .C(phy_tx_clk),
    .D(_00900_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09393_ (
    .C(phy_tx_clk),
    .D(_00901_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09394_ (
    .C(phy_tx_clk),
    .D(_00902_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09395_ (
    .C(phy_tx_clk),
    .D(_00903_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09396_ (
    .C(phy_tx_clk),
    .D(_00904_),
    .E(1'h1),
    .Q(phy_tx_en),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09397_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09398_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09399_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09400_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09401_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09402_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.grey_wr_ptr [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09403_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09404_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09405_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09406_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09407_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09408_ (
    .C(phy_tx_clk),
    .D(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_0 [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_wr_ptr_1 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09409_ (
    .C(clkout),
    .D(_00015_),
    .E(1'h1),
    .Q(\u_eth_dut.u_eth_parser.pkt_done ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09410_ (
    .C(clkout),
    .D(_00912_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09411_ (
    .C(clkout),
    .D(_00913_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_sts_sync.s1_out_req ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09412_ (
    .C(clkout),
    .D(_00914_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09413_ (
    .C(clkout),
    .D(_00915_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_tx_sts_sync.s1_out_req ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09414_ (
    .C(clkout),
    .D(_00916_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09415_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09416_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09417_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09418_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09419_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09420_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09421_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09422_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09423_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09424_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09425_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09426_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0 [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09427_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09428_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09429_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09430_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09431_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09432_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.grey_rd_ptr [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09433_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [0]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09434_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [1]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09435_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [2]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09436_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [3]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09437_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [4]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09438_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_0 [5]),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_txfifo.sync_rd_ptr_1 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09439_ (
    .C(clkout),
    .D(_00917_),
    .E(1'h1),
    .Q(\u_spi_core.u_cfg.reg_ack ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09440_ (
    .C(clkout),
    .D(_00918_),
    .E(1'h1),
    .Q(_01056_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09441_ (
    .C(clkout),
    .D(_00919_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.clk_cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09442_ (
    .C(clkout),
    .D(_00920_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.clk_cnt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09443_ (
    .C(clkout),
    .D(_00921_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.clk_cnt [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09444_ (
    .C(clkout),
    .D(_00922_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.clk_cnt [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09445_ (
    .C(clkout),
    .D(_00923_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.clk_cnt [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09446_ (
    .C(clkout),
    .D(_00924_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.sck_ne ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09447_ (
    .C(clkout),
    .D(_00925_),
    .E(1'h1),
    .Q(\u_spi_core.u_spi_ctrl.sck_pe ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09448_ (
    .C(clkout),
    .D(_00926_),
    .E(1'h1),
    .Q(\u_uart_core.u_cfg.reg_ack ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09449_ (
    .C(clkout),
    .D(_00490_),
    .E(1'h1),
    .Q(_00927_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09450_ (
    .C(clkout),
    .D(_00927_),
    .E(1'h1),
    .Q(_00928_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09451_ (
    .C(clkout),
    .D(_00928_),
    .E(1'h1),
    .Q(_01057_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09452_ (
    .C(clkout),
    .D(_00491_),
    .E(1'h1),
    .Q(_00929_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09453_ (
    .C(clkout),
    .D(_00929_),
    .E(1'h1),
    .Q(_00930_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09454_ (
    .C(clkout),
    .D(_00930_),
    .E(1'h1),
    .Q(_01058_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09455_ (
    .C(clkout),
    .D(_00931_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.rd_en ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09456_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_wr_ptr [0]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09457_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_wr_ptr [1]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09458_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_wr_ptr [2]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09459_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_wr_ptr [3]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09460_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_wr_ptr [4]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09461_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [0]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09462_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [1]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09463_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [2]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09464_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [3]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09465_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_wr_ptr_0 [4]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_wr_ptr_1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09466_ (
    .C(clkout),
    .D(_00932_),
    .E(1'h1),
    .Q(_00933_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09467_ (
    .C(clkout),
    .D(_00933_),
    .E(1'h1),
    .Q(_00934_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09468_ (
    .C(clkout),
    .D(_00934_),
    .E(1'h1),
    .Q(_01059_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09469_ (
    .C(clkout),
    .D(_00935_),
    .E(1'h1),
    .Q(\u_wb_crossbar.master_busy [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09470_ (
    .C(clkout),
    .D(_00936_),
    .E(1'h1),
    .Q(\u_wb_crossbar.master_busy [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09471_ (
    .C(clkout),
    .D(_00937_),
    .E(1'h1),
    .Q(\u_wb_crossbar.master_busy [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09472_ (
    .C(clkout),
    .D(_00938_),
    .E(1'h1),
    .Q(\u_wb_crossbar.master_busy [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09473_ (
    .C(clkout),
    .D(_00939_),
    .E(1'h1),
    .Q(\u_wb_crossbar.master_busy [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09474_ (
    .C(clkout),
    .D(_00940_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_busy [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09475_ (
    .C(clkout),
    .D(_00941_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_busy [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09476_ (
    .C(clkout),
    .D(_00942_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_busy [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09477_ (
    .C(clkout),
    .D(_00943_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_busy [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09478_ (
    .C(clkout),
    .D(_00944_),
    .E(1'h1),
    .Q(\u_wb_crossbar.slave_busy [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09479_ (
    .C(clkout),
    .D(_00945_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.desc_ack ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09480_ (
    .C(clkout),
    .D(_00946_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.desc_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09481_ (
    .C(clkout),
    .D(_00947_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.desc_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09482_ (
    .C(clkout),
    .D(_00948_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.desc_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09483_ (
    .C(clkout),
    .D(_00949_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.desc_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09484_ (
    .C(clkout),
    .D(_00950_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.mem_eop_l ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09485_ (
    .C(clkout),
    .D(_00951_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.mem_rd ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09486_ (
    .C(clkout),
    .D(_00952_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.state [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09487_ (
    .C(clkout),
    .D(_00953_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.state [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09488_ (
    .C(clkout),
    .D(_00954_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.state [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09489_ (
    .C(clkout),
    .D(_00955_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09490_ (
    .C(clkout),
    .D(_00956_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09491_ (
    .C(clkout),
    .D(_00957_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09492_ (
    .C(clkout),
    .D(_00958_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09493_ (
    .C(clkout),
    .D(_00959_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09494_ (
    .C(clkout),
    .D(_00960_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09495_ (
    .C(clkout),
    .D(_00961_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09496_ (
    .C(clkout),
    .D(_00962_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.tWrData [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09497_ (
    .C(clkout),
    .D(_00964_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09498_ (
    .C(clkout),
    .D(_00965_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09499_ (
    .C(clkout),
    .D(_00966_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09500_ (
    .C(clkout),
    .D(_00967_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09501_ (
    .C(clkout),
    .D(_00968_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09502_ (
    .C(clkout),
    .D(_00969_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09503_ (
    .C(clkout),
    .D(_00970_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09504_ (
    .C(clkout),
    .D(_00971_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09505_ (
    .C(clkout),
    .D(_00972_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09506_ (
    .C(clkout),
    .D(_00973_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09507_ (
    .C(clkout),
    .D(_00974_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09508_ (
    .C(clkout),
    .D(_00975_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_addr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09509_ (
    .C(clkout),
    .D(_00976_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_we ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09510_ (
    .C(clkout),
    .D(_00977_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_be [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09511_ (
    .C(clkout),
    .D(_00978_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_be [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09512_ (
    .C(clkout),
    .D(_00979_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_be [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09513_ (
    .C(clkout),
    .D(_00980_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_cyc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09514_ (
    .C(clkout),
    .D(_00981_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09515_ (
    .C(clkout),
    .D(_00982_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09516_ (
    .C(clkout),
    .D(_00983_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09517_ (
    .C(clkout),
    .D(_00984_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09518_ (
    .C(clkout),
    .D(_00985_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09519_ (
    .C(clkout),
    .D(_00986_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09520_ (
    .C(clkout),
    .D(_00987_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09521_ (
    .C(clkout),
    .D(_00988_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09522_ (
    .C(clkout),
    .D(_00989_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09523_ (
    .C(clkout),
    .D(_00990_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09524_ (
    .C(clkout),
    .D(_00991_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09525_ (
    .C(clkout),
    .D(_00992_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09526_ (
    .C(clkout),
    .D(_00993_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09527_ (
    .C(clkout),
    .D(_00994_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09528_ (
    .C(clkout),
    .D(_00995_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09529_ (
    .C(clkout),
    .D(_00996_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09530_ (
    .C(clkout),
    .D(_00997_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09531_ (
    .C(clkout),
    .D(_00998_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09532_ (
    .C(clkout),
    .D(_00999_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09533_ (
    .C(clkout),
    .D(_01000_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09534_ (
    .C(clkout),
    .D(_01001_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09535_ (
    .C(clkout),
    .D(_01002_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09536_ (
    .C(clkout),
    .D(_01003_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09537_ (
    .C(clkout),
    .D(_01004_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09538_ (
    .C(clkout),
    .D(_01005_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [24]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09539_ (
    .C(clkout),
    .D(_01006_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [25]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09540_ (
    .C(clkout),
    .D(_01007_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [26]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09541_ (
    .C(clkout),
    .D(_01008_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [27]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09542_ (
    .C(clkout),
    .D(_01009_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [28]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09543_ (
    .C(clkout),
    .D(_01010_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [29]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09544_ (
    .C(clkout),
    .D(_01011_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [30]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09545_ (
    .C(clkout),
    .D(_01012_),
    .E(1'h1),
    .Q(\u_wb_gmac_rx.wbo_din [31]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09546_ (
    .C(clkout),
    .D(_01013_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.desc_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09547_ (
    .C(clkout),
    .D(_01014_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.desc_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09548_ (
    .C(clkout),
    .D(_01015_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.desc_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09549_ (
    .C(clkout),
    .D(_01016_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.desc_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09550_ (
    .C(clkout),
    .D(_01017_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09551_ (
    .C(clkout),
    .D(_01018_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09552_ (
    .C(clkout),
    .D(_01019_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09553_ (
    .C(clkout),
    .D(_01020_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09554_ (
    .C(clkout),
    .D(_01021_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09555_ (
    .C(clkout),
    .D(_01022_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09556_ (
    .C(clkout),
    .D(_01023_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09557_ (
    .C(clkout),
    .D(_01024_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09558_ (
    .C(clkout),
    .D(_01025_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09559_ (
    .C(clkout),
    .D(_01026_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09560_ (
    .C(clkout),
    .D(_01027_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09561_ (
    .C(clkout),
    .D(_01028_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_addr [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09562_ (
    .C(clkout),
    .D(_01037_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.mem_wr ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09563_ (
    .C(clkout),
    .D(_01038_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.state [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09564_ (
    .C(clkout),
    .D(_01039_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.state [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09565_ (
    .C(clkout),
    .D(_01040_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.state [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09566_ (
    .C(clkout),
    .D(_01041_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09567_ (
    .C(clkout),
    .D(_01042_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09568_ (
    .C(clkout),
    .D(_01043_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09569_ (
    .C(clkout),
    .D(_01044_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09570_ (
    .C(clkout),
    .D(_01045_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09571_ (
    .C(clkout),
    .D(_01046_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09572_ (
    .C(clkout),
    .D(_01047_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09573_ (
    .C(clkout),
    .D(_01048_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09574_ (
    .C(clkout),
    .D(_01049_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09575_ (
    .C(clkout),
    .D(_01050_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09576_ (
    .C(clkout),
    .D(_01051_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09577_ (
    .C(clkout),
    .D(_01052_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09578_ (
    .C(clkout),
    .D(_01053_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_addr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09579_ (
    .C(clkout),
    .D(_01054_),
    .E(1'h1),
    .Q(wbgt_taddr),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09580_ (
    .C(clkout),
    .D(_01055_),
    .E(1'h1),
    .Q(\u_wb_gmac_tx.wbo_cyc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09581_ (
    .C(clkout),
    .D(_01094_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09582_ (
    .C(clkout),
    .D(_01095_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09583_ (
    .C(clkout),
    .D(_01096_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09584_ (
    .C(clkout),
    .D(_01097_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09585_ (
    .C(clkout),
    .D(_01098_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09586_ (
    .C(clkout),
    .D(_01099_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09587_ (
    .C(clkout),
    .D(_01100_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09588_ (
    .C(clkout),
    .D(_01101_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09589_ (
    .C(clkout),
    .D(_01102_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09590_ (
    .C(clkout),
    .D(_01103_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09591_ (
    .C(clkout),
    .D(_01104_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09592_ (
    .C(clkout),
    .D(_01105_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.bcnt [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09593_ (
    .C(clkout),
    .D(_01106_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.mac_da_mc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09594_ (
    .C(clkout),
    .D(_01107_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_eth_parser.mac_sa_mc ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09595_ (
    .C(clkout),
    .D(_04763_[1]),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09596_ (
    .C(clkout),
    .D(_01108_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09597_ (
    .C(clkout),
    .D(_01109_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09598_ (
    .C(clkout),
    .D(_01110_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09599_ (
    .C(clkout),
    .D(_01111_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09600_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.rd_ptr_inc [0]),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.rd_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09601_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0]),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.rd_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09602_ (
    .C(clkout),
    .D(_01112_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.rd_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09603_ (
    .C(clkout),
    .D(_01113_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.rd_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09604_ (
    .C(clkout),
    .D(_01114_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.rd_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09605_ (
    .C(clkout),
    .D(_01115_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09606_ (
    .C(clkout),
    .D(_01116_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09607_ (
    .C(clkout),
    .D(_01117_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09608_ (
    .C(clkout),
    .D(_01118_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09609_ (
    .C(clkout),
    .D(_01119_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09610_ (
    .C(clkout),
    .D(_01120_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09611_ (
    .C(clkout),
    .D(_01121_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09612_ (
    .C(clkout),
    .D(_01122_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09613_ (
    .C(clkout),
    .D(_01123_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09614_ (
    .C(clkout),
    .D(_01124_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09615_ (
    .C(clkout),
    .D(_01125_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09616_ (
    .C(clkout),
    .D(_01126_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09617_ (
    .C(clkout),
    .D(_01127_),
    .E(\u_wb_gmac_rx.mem_rd ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09618_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [0]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09619_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [1]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09620_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [2]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09621_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [3]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09622_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [4]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09623_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [5]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09624_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [6]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09625_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [7]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09626_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [8]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09627_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [9]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09628_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [10]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09629_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_len [11]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09630_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09631_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09632_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09633_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09634_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09635_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09636_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09637_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09638_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09639_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09640_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out ),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09641_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out ),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09642_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out ),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [24]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09643_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out ),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [25]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09644_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_status [0]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [26]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09645_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_status [1]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [27]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09646_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_status [2]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [28]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09647_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_status [3]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [29]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09648_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_status [4]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [30]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09649_ (
    .C(clkout),
    .D(\u_eth_dut.u_eth_parser.pkt_status [5]),
    .E(\u_eth_dut.u_eth_parser.pkt_done ),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [31]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09650_ (
    .C(xtal_clk),
    .D(_01129_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [0]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09651_ (
    .C(xtal_clk),
    .D(_01130_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [1]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09652_ (
    .C(xtal_clk),
    .D(_01131_),
    .E(_01128_),
    .Q(_01141_),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09653_ (
    .C(xtal_clk),
    .D(_01132_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [3]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09654_ (
    .C(xtal_clk),
    .D(_01133_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [4]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09655_ (
    .C(xtal_clk),
    .D(_01134_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [5]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09656_ (
    .C(xtal_clk),
    .D(_01135_),
    .E(_01128_),
    .Q(_01142_),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09657_ (
    .C(xtal_clk),
    .D(_01136_),
    .E(_01128_),
    .Q(_01143_),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09658_ (
    .C(xtal_clk),
    .D(_01137_),
    .E(_01128_),
    .Q(_01144_),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09659_ (
    .C(xtal_clk),
    .D(_01138_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [9]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09660_ (
    .C(xtal_clk),
    .D(_01139_),
    .E(_01128_),
    .Q(\u_clkgen.pll_count [10]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09661_ (
    .C(xtal_clk),
    .D(_01140_),
    .E(_01128_),
    .Q(_01145_),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09662_ (
    .C(clkout),
    .D(_01148_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09663_ (
    .C(clkout),
    .D(_00299_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09664_ (
    .C(clkout),
    .D(_00300_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09665_ (
    .C(clkout),
    .D(_00301_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09666_ (
    .C(clkout),
    .D(_00302_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09667_ (
    .C(clkout),
    .D(_00303_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09668_ (
    .C(clkout),
    .D(_00304_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09669_ (
    .C(clkout),
    .D(_00305_),
    .E(_01147_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09670_ (
    .C(clkout),
    .D(_00308_),
    .E(_01436_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09671_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_rd_ptr [0]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09672_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_rd_ptr [1]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09673_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_rd_ptr [2]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09674_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_rd_ptr [3]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09675_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_rd_ptr [4]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09676_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [0]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_1 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09677_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [1]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_1 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09678_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [2]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_1 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09679_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [3]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_1 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09680_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.sync_rd_ptr_0 [4]),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfifo.sync_rd_ptr_1 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09681_ (
    .C(clkout),
    .D(_01155_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.cnt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09682_ (
    .C(clkout),
    .D(_01156_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09683_ (
    .C(clkout),
    .D(_01157_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.cnt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09684_ (
    .C(clkout),
    .D(_01158_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.error_ind [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09685_ (
    .C(clkout),
    .D(_01159_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.error_ind [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09686_ (
    .C(clkout),
    .D(_01160_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.fifo_wr ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09687_ (
    .C(clkout),
    .D(_01161_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.offset [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09688_ (
    .C(clkout),
    .D(_01162_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.offset [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09689_ (
    .C(clkout),
    .D(_01163_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.offset [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09690_ (
    .C(clkout),
    .D(_01164_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.offset [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09691_ (
    .C(clkout),
    .D(_01165_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.rxstate [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09692_ (
    .C(clkout),
    .D(_01166_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.rxstate [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09693_ (
    .C(clkout),
    .D(_01167_),
    .E(1'h1),
    .Q(\u_uart_core.u_rxfsm.rxstate [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09694_ (
    .C(clkout),
    .D(_01168_),
    .E(1'h1),
    .Q(_03276_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09695_ (
    .C(clkout),
    .D(_03276_),
    .E(1'h1),
    .Q(_03277_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09696_ (
    .C(clkout),
    .D(_03277_),
    .E(1'h1),
    .Q(_03278_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09697_ (
    .C(clkout),
    .D(_01169_),
    .E(1'h1),
    .Q(\u_uart_core.u_txfsm.fifo_rd ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09698_ (
    .C(clkout),
    .D(_00489_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.grey_wr_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09699_ (
    .C(clkout),
    .D(_01193_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.grey_wr_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09700_ (
    .C(clkout),
    .D(_01194_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.grey_wr_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09701_ (
    .C(clkout),
    .D(_01195_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.grey_wr_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09702_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.wr_ptr_inc [0]),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.wr_ptr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09703_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo.grey_wr_ptr [0]),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.wr_ptr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09704_ (
    .C(clkout),
    .D(_01196_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.wr_ptr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09705_ (
    .C(clkout),
    .D(_01197_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.wr_ptr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09706_ (
    .C(clkout),
    .D(_01198_),
    .E(\u_uart_core.u_rxfsm.fifo_wr ),
    .Q(\u_uart_core.u_rxfifo.grey_wr_ptr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09707_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.u_intr_bit1.cpu_ack ),
    .E(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09708_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.u_intr_bit2.cpu_ack ),
    .E(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09709_ (
    .C(clkout),
    .D(_01199_),
    .E(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09710_ (
    .C(clkout),
    .D(_01200_),
    .E(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09711_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.u_intr_bit0.cpu_ack ),
    .E(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09712_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.reg_out [0]),
    .E(_00501_),
    .Q(\u_uart_core.u_cfg.reg_rdata [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09713_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.reg_out [1]),
    .E(_00501_),
    .Q(\u_uart_core.u_cfg.reg_rdata [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09714_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.reg_out [2]),
    .E(_00501_),
    .Q(\u_uart_core.u_cfg.reg_rdata [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09715_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.reg_out [3]),
    .E(_00501_),
    .Q(\u_uart_core.u_cfg.reg_rdata [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09716_ (
    .C(clkout),
    .D(\u_uart_core.u_cfg.reg_out [4]),
    .E(_00501_),
    .Q(\u_uart_core.u_cfg.reg_rdata [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09717_ (
    .C(clkout),
    .D(_00513_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09718_ (
    .C(clkout),
    .D(_00514_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09719_ (
    .C(clkout),
    .D(_00515_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09720_ (
    .C(clkout),
    .D(_00516_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09721_ (
    .C(clkout),
    .D(_00517_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09722_ (
    .C(clkout),
    .D(_00518_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09723_ (
    .C(clkout),
    .D(_00519_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09724_ (
    .C(clkout),
    .D(_00520_),
    .E(_00543_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09725_ (
    .C(clkout),
    .D(_01201_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09726_ (
    .C(clkout),
    .D(_01202_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09727_ (
    .C(clkout),
    .D(_01203_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09728_ (
    .C(clkout),
    .D(_01204_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09729_ (
    .C(clkout),
    .D(_01205_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09730_ (
    .C(clkout),
    .D(_01206_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09731_ (
    .C(clkout),
    .D(_01207_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09732_ (
    .C(clkout),
    .D(_01208_),
    .E(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09733_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [0]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09734_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [1]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09735_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [2]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09736_ (
    .C(clkout),
    .D(_01209_),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09737_ (
    .C(clkout),
    .D(_01210_),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09738_ (
    .C(clkout),
    .D(_01211_),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09739_ (
    .C(clkout),
    .D(_01212_),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09740_ (
    .C(clkout),
    .D(_01213_),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09741_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [8]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09742_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [9]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09743_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [10]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09744_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [11]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09745_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [12]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09746_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [13]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09747_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [14]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09748_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [15]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09749_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [16]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09750_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [17]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09751_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [18]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09752_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [19]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09753_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [20]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09754_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [21]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09755_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [22]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09756_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [23]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09757_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [24]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [24]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09758_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [25]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [25]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09759_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [26]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [26]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09760_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [27]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [27]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09761_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [28]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [28]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09762_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [29]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [29]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09763_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [30]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [30]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09764_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.reg_out [31]),
    .E(_00546_),
    .Q(\u_spi_core.u_cfg.reg_rdata [31]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09765_ (
    .C(phy_rx_clk),
    .D(_00660_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09766_ (
    .C(phy_rx_clk),
    .D(_00661_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09767_ (
    .C(phy_rx_clk),
    .D(_00654_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09768_ (
    .C(phy_rx_clk),
    .D(_00655_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09769_ (
    .C(phy_rx_clk),
    .D(_00656_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09770_ (
    .C(phy_rx_clk),
    .D(_00657_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09771_ (
    .C(phy_rx_clk),
    .D(_00658_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09772_ (
    .C(phy_rx_clk),
    .D(_00659_),
    .E(_00653_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09773_ (
    .C(phy_rx_clk),
    .D(_00660_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09774_ (
    .C(phy_rx_clk),
    .D(_00661_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09775_ (
    .C(phy_rx_clk),
    .D(_00654_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09776_ (
    .C(phy_rx_clk),
    .D(_00655_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09777_ (
    .C(phy_rx_clk),
    .D(_00656_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09778_ (
    .C(phy_rx_clk),
    .D(_00657_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09779_ (
    .C(phy_rx_clk),
    .D(_00658_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09780_ (
    .C(phy_rx_clk),
    .D(_00659_),
    .E(_00693_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09781_ (
    .C(clkout),
    .D(_01214_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09782_ (
    .C(clkout),
    .D(_01215_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09783_ (
    .C(clkout),
    .D(_01216_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09784_ (
    .C(clkout),
    .D(_01217_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09785_ (
    .C(clkout),
    .D(_01218_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09786_ (
    .C(clkout),
    .D(_01219_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09787_ (
    .C(clkout),
    .D(_01220_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09788_ (
    .C(clkout),
    .D(_01221_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09789_ (
    .C(clkout),
    .D(_01222_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09790_ (
    .C(clkout),
    .D(_01223_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09791_ (
    .C(clkout),
    .D(_01224_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09792_ (
    .C(clkout),
    .D(_01225_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09793_ (
    .C(clkout),
    .D(_01226_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09794_ (
    .C(clkout),
    .D(_01227_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09795_ (
    .C(clkout),
    .D(_01228_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _09796_ (
    .C(clkout),
    .D(_01229_),
    .E(_00802_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09797_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09798_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09799_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09800_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09801_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09802_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09803_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09804_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09805_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09806_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09807_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09808_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09809_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09810_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09811_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09812_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09813_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09814_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09815_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09816_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09817_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09818_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09819_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09820_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09821_ (
    .C(phy_tx_clk),
    .D(_01230_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09822_ (
    .C(phy_tx_clk),
    .D(_01231_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09823_ (
    .C(phy_tx_clk),
    .D(_01232_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09824_ (
    .C(phy_tx_clk),
    .D(_01233_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09825_ (
    .C(phy_tx_clk),
    .D(_01234_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09826_ (
    .C(phy_tx_clk),
    .D(_01235_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09827_ (
    .C(phy_tx_clk),
    .D(_01236_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09828_ (
    .C(phy_tx_clk),
    .D(_01237_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09829_ (
    .C(phy_tx_clk),
    .D(_01238_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09830_ (
    .C(phy_tx_clk),
    .D(_01239_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09831_ (
    .C(phy_tx_clk),
    .D(_01240_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09832_ (
    .C(phy_tx_clk),
    .D(_01241_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09833_ (
    .C(phy_tx_clk),
    .D(_01242_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09834_ (
    .C(phy_tx_clk),
    .D(_01243_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09835_ (
    .C(phy_tx_clk),
    .D(_01244_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09836_ (
    .C(phy_tx_clk),
    .D(_01245_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09837_ (
    .C(phy_tx_clk),
    .D(_01246_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09838_ (
    .C(phy_tx_clk),
    .D(_01247_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09839_ (
    .C(phy_tx_clk),
    .D(_01248_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09840_ (
    .C(phy_tx_clk),
    .D(_01249_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09841_ (
    .C(phy_tx_clk),
    .D(_01250_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09842_ (
    .C(phy_tx_clk),
    .D(_01251_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09843_ (
    .C(phy_tx_clk),
    .D(_01252_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09844_ (
    .C(phy_tx_clk),
    .D(_01253_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09845_ (
    .C(phy_tx_clk),
    .D(_01254_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09846_ (
    .C(phy_tx_clk),
    .D(_01255_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09847_ (
    .C(phy_tx_clk),
    .D(_01256_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09848_ (
    .C(phy_tx_clk),
    .D(_01257_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09849_ (
    .C(phy_tx_clk),
    .D(_01258_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09850_ (
    .C(phy_tx_clk),
    .D(_01259_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09851_ (
    .C(phy_tx_clk),
    .D(_01260_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09852_ (
    .C(phy_tx_clk),
    .D(_01261_),
    .E(_00892_),
    .Q(\u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [31]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09853_ (
    .C(clkout),
    .D(_04761_[0]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09854_ (
    .C(clkout),
    .D(_04762_[1]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09855_ (
    .C(clkout),
    .D(_04762_[2]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09856_ (
    .C(clkout),
    .D(_04762_[3]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09857_ (
    .C(clkout),
    .D(_04762_[4]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09858_ (
    .C(clkout),
    .D(_04762_[5]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09859_ (
    .C(clkout),
    .D(_04762_[6]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09860_ (
    .C(clkout),
    .D(_04762_[7]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09861_ (
    .C(clkout),
    .D(_04762_[8]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09862_ (
    .C(clkout),
    .D(_04762_[9]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09863_ (
    .C(clkout),
    .D(_04762_[10]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09864_ (
    .C(clkout),
    .D(_04762_[11]),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_len [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09865_ (
    .C(clkout),
    .D(_00026_),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_status [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09866_ (
    .C(clkout),
    .D(_00027_),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_status [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09867_ (
    .C(clkout),
    .D(_00021_),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_status [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09868_ (
    .C(clkout),
    .D(_00022_),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_status [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09869_ (
    .C(clkout),
    .D(_00017_),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_status [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09870_ (
    .C(clkout),
    .D(_00018_),
    .E(_00015_),
    .Q(\u_eth_dut.u_eth_parser.pkt_status [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09871_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09872_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09873_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09874_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09875_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09876_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09877_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09878_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09879_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09880_ (
    .C(clkout),
    .D(\u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11]),
    .E(_00034_),
    .Q(\u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09881_ (
    .C(clkout),
    .D(_01262_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09882_ (
    .C(clkout),
    .D(_00313_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09883_ (
    .C(clkout),
    .D(_00314_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09884_ (
    .C(clkout),
    .D(_00315_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09885_ (
    .C(clkout),
    .D(_00316_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09886_ (
    .C(clkout),
    .D(_00317_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09887_ (
    .C(clkout),
    .D(_00318_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09888_ (
    .C(clkout),
    .D(_00319_),
    .E(_01146_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09889_ (
    .C(clkout),
    .D(_01268_),
    .E(_01267_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09890_ (
    .C(clkout),
    .D(_01269_),
    .E(_01267_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09891_ (
    .C(clkout),
    .D(_01270_),
    .E(_01267_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09892_ (
    .C(clkout),
    .D(_01271_),
    .E(_01267_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09893_ (
    .C(clkout),
    .D(_01272_),
    .E(_01267_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09894_ (
    .C(clkout),
    .D(_01273_),
    .E(_01267_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09895_ (
    .C(clkout),
    .D(_00183_),
    .E(_00180_),
    .Q(\u_8051_core.intr ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09896_ (
    .C(clkout),
    .D(_01274_),
    .E(_00180_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09897_ (
    .C(clkout),
    .D(_01275_),
    .E(_00180_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09898_ (
    .C(clkout),
    .D(_01276_),
    .E(_00180_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09899_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [0]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09900_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [1]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09901_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [2]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09902_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [3]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09903_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [4]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09904_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [5]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09905_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [6]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09906_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.des2 [7]),
    .E(_01277_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09907_ (
    .C(clkout),
    .D(_00513_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [24]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09908_ (
    .C(clkout),
    .D(_00514_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [25]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09909_ (
    .C(clkout),
    .D(_00515_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [26]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09910_ (
    .C(clkout),
    .D(_00516_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [27]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09911_ (
    .C(clkout),
    .D(_00517_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [28]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09912_ (
    .C(clkout),
    .D(_00518_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [29]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09913_ (
    .C(clkout),
    .D(_00519_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [30]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09914_ (
    .C(clkout),
    .D(_00520_),
    .E(_00542_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [31]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09915_ (
    .C(clkout),
    .D(_01279_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09916_ (
    .C(clkout),
    .D(_01280_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09917_ (
    .C(clkout),
    .D(_01281_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09918_ (
    .C(clkout),
    .D(_01282_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09919_ (
    .C(clkout),
    .D(_01283_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09920_ (
    .C(clkout),
    .D(_01284_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09921_ (
    .C(clkout),
    .D(_01285_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09922_ (
    .C(clkout),
    .D(_01286_),
    .E(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09923_ (
    .C(clkout),
    .D(_01287_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09924_ (
    .C(clkout),
    .D(_01288_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09925_ (
    .C(clkout),
    .D(_01289_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09926_ (
    .C(clkout),
    .D(_01290_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09927_ (
    .C(clkout),
    .D(_01291_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09928_ (
    .C(clkout),
    .D(_01292_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09929_ (
    .C(clkout),
    .D(_01293_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09930_ (
    .C(clkout),
    .D(_01294_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09931_ (
    .C(clkout),
    .D(_01295_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09932_ (
    .C(clkout),
    .D(_01296_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09933_ (
    .C(clkout),
    .D(_01297_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09934_ (
    .C(clkout),
    .D(_01298_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09935_ (
    .C(clkout),
    .D(_01299_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09936_ (
    .C(clkout),
    .D(_01300_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09937_ (
    .C(clkout),
    .D(_01301_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09938_ (
    .C(clkout),
    .D(_01302_),
    .E(_00908_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09939_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09940_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09941_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09942_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09943_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09944_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09945_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09946_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09947_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09948_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09949_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09950_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09951_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09952_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09953_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09954_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09955_ (
    .C(xtal_clk),
    .D(_01303_),
    .E(1'h1),
    .Q(\u_clkgen.clkgen_ps [0]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09956_ (
    .C(xtal_clk),
    .D(_01304_),
    .E(1'h1),
    .Q(\u_clkgen.clkgen_ps [1]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09957_ (
    .C(xtal_clk),
    .D(_01305_),
    .E(1'h1),
    .Q(\u_clkgen.clkgen_ps [2]),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09958_ (
    .C(xtal_clk),
    .D(_01306_),
    .E(1'h1),
    .Q(reset_out_n),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  dffre _09959_ (
    .C(xtal_clk),
    .D(_01307_),
    .E(1'h1),
    .Q(_03797_),
    .R(reset_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09960_ (
    .C(clkout),
    .D(_01308_),
    .E(_01149_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09961_ (
    .C(clkout),
    .D(_01310_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09962_ (
    .C(clkout),
    .D(_01311_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09963_ (
    .C(clkout),
    .D(_01312_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09964_ (
    .C(clkout),
    .D(_01313_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09965_ (
    .C(clkout),
    .D(_01314_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09966_ (
    .C(clkout),
    .D(_01315_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09967_ (
    .C(clkout),
    .D(_01316_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09968_ (
    .C(clkout),
    .D(_01317_),
    .E(_01309_),
    .Q(\u_8051_core.oc8051_sfr1.dat0 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09969_ (
    .C(clkout),
    .D(_00335_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09970_ (
    .C(clkout),
    .D(_00342_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09971_ (
    .C(clkout),
    .D(_00343_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09972_ (
    .C(clkout),
    .D(_00344_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09973_ (
    .C(clkout),
    .D(_00345_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09974_ (
    .C(clkout),
    .D(_00346_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09975_ (
    .C(clkout),
    .D(_00347_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09976_ (
    .C(clkout),
    .D(_00348_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09977_ (
    .C(clkout),
    .D(_00349_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09978_ (
    .C(clkout),
    .D(_00350_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09979_ (
    .C(clkout),
    .D(_00336_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09980_ (
    .C(clkout),
    .D(_00337_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09981_ (
    .C(clkout),
    .D(_00338_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09982_ (
    .C(clkout),
    .D(_00339_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [13]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09983_ (
    .C(clkout),
    .D(_00340_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [14]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09984_ (
    .C(clkout),
    .D(_00341_),
    .E(_00331_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc [15]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09985_ (
    .C(clkout),
    .D(_00332_),
    .E(_01318_),
    .Q(\u_8051_core.oc8051_memory_interface1.op_pos [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09986_ (
    .C(clkout),
    .D(_00333_),
    .E(_01318_),
    .Q(\u_8051_core.oc8051_memory_interface1.op_pos [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09987_ (
    .C(clkout),
    .D(_00334_),
    .E(_01318_),
    .Q(\u_8051_core.oc8051_memory_interface1.op_pos [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09988_ (
    .C(clkout),
    .D(\u_8051_core.intr ),
    .E(\u_8051_core.intr ),
    .Q(\u_8051_core.oc8051_memory_interface1.int_vec_buff [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09989_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [3]),
    .E(\u_8051_core.intr ),
    .Q(\u_8051_core.oc8051_memory_interface1.int_vec_buff [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09990_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [4]),
    .E(\u_8051_core.intr ),
    .Q(\u_8051_core.oc8051_memory_interface1.int_vec_buff [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09991_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [5]),
    .E(\u_8051_core.intr ),
    .Q(\u_8051_core.oc8051_memory_interface1.int_vec_buff [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09992_ (
    .C(clkout),
    .D(_00222_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09993_ (
    .C(clkout),
    .D(_00223_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09994_ (
    .C(clkout),
    .D(_00224_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09995_ (
    .C(clkout),
    .D(_00225_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09996_ (
    .C(clkout),
    .D(_00226_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09997_ (
    .C(clkout),
    .D(_00227_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09998_ (
    .C(clkout),
    .D(_00228_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _09999_ (
    .C(clkout),
    .D(_00229_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10000_ (
    .C(clkout),
    .D(_01320_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10001_ (
    .C(clkout),
    .D(_01321_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10002_ (
    .C(clkout),
    .D(_01322_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10003_ (
    .C(clkout),
    .D(_01323_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10004_ (
    .C(clkout),
    .D(_01324_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10005_ (
    .C(clkout),
    .D(_01325_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [13]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10006_ (
    .C(clkout),
    .D(_01326_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [14]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10007_ (
    .C(clkout),
    .D(_01327_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [15]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10008_ (
    .C(clkout),
    .D(_01328_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [16]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10009_ (
    .C(clkout),
    .D(_01329_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [17]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10010_ (
    .C(clkout),
    .D(_01330_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [18]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10011_ (
    .C(clkout),
    .D(_01331_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [19]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10012_ (
    .C(clkout),
    .D(_01332_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [20]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10013_ (
    .C(clkout),
    .D(_01333_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [21]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10014_ (
    .C(clkout),
    .D(_01334_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [22]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10015_ (
    .C(clkout),
    .D(_01335_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [23]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10016_ (
    .C(clkout),
    .D(_01336_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [24]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10017_ (
    .C(clkout),
    .D(_01337_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [25]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10018_ (
    .C(clkout),
    .D(_01338_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [26]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10019_ (
    .C(clkout),
    .D(_01339_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [27]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10020_ (
    .C(clkout),
    .D(_01340_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [28]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10021_ (
    .C(clkout),
    .D(_01341_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [29]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10022_ (
    .C(clkout),
    .D(_01342_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [30]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10023_ (
    .C(clkout),
    .D(_01343_),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_cur [31]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10024_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [0]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10025_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [1]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10026_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [2]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10027_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [3]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10028_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [4]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10029_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [5]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10030_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [6]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10031_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [7]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10032_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [8]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10033_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [9]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10034_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [10]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10035_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [11]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10036_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [12]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10037_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [13]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [13]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10038_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [14]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [14]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10039_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [15]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [15]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10040_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [16]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [16]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10041_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [17]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [17]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10042_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [18]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [18]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10043_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [19]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [19]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10044_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [20]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [20]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10045_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [21]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [21]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10046_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [22]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [22]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10047_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [23]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [23]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10048_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [24]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [24]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10049_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [25]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [25]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10050_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [26]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [26]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10051_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [27]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [27]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10052_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [28]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [28]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10053_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [29]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [29]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10054_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [30]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [30]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10055_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_memory_interface1.idat_cur [31]),
    .E(_01319_),
    .Q(\u_8051_core.oc8051_memory_interface1.idat_old [31]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10056_ (
    .C(clkout),
    .D(_01344_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10057_ (
    .C(clkout),
    .D(_01345_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10058_ (
    .C(clkout),
    .D(_01346_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10059_ (
    .C(clkout),
    .D(_01347_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10060_ (
    .C(clkout),
    .D(_01348_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10061_ (
    .C(clkout),
    .D(_01349_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10062_ (
    .C(clkout),
    .D(_01350_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10063_ (
    .C(clkout),
    .D(_01351_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10064_ (
    .C(clkout),
    .D(_01352_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [8]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10065_ (
    .C(clkout),
    .D(_01353_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [9]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10066_ (
    .C(clkout),
    .D(_01354_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [10]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10067_ (
    .C(clkout),
    .D(_01355_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10068_ (
    .C(clkout),
    .D(_01356_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10069_ (
    .C(clkout),
    .D(_01357_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [13]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10070_ (
    .C(clkout),
    .D(_01358_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [14]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10071_ (
    .C(clkout),
    .D(_01359_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.dadr_ot [15]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10072_ (
    .C(clkout),
    .D(_00351_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10073_ (
    .C(clkout),
    .D(_00352_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10074_ (
    .C(clkout),
    .D(_00353_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10075_ (
    .C(clkout),
    .D(_00354_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10076_ (
    .C(clkout),
    .D(_00355_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10077_ (
    .C(clkout),
    .D(_00356_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10078_ (
    .C(clkout),
    .D(_00357_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre _10079_ (
    .C(clkout),
    .D(_00358_),
    .E(_00409_),
    .Q(\u_8051_core.oc8051_memory_interface1.ddat_o [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10080_ (
    .C(clkout),
    .D(_00231_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10081_ (
    .C(clkout),
    .D(_00232_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10082_ (
    .C(clkout),
    .D(_00233_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10083_ (
    .C(clkout),
    .D(_00234_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10084_ (
    .C(clkout),
    .D(_00235_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10085_ (
    .C(clkout),
    .D(_00236_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10086_ (
    .C(clkout),
    .D(_00237_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10087_ (
    .C(clkout),
    .D(_00238_),
    .E(_01360_),
    .Q(\u_8051_core.oc8051_indi_addr1.buff[4] [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10088_ (
    .C(clkout),
    .D(\u_8051_core.oc8051_alu1.desCy ),
    .E(_01278_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10089_ (
    .C(clkout),
    .D(_01361_),
    .E(_01154_),
    .Q(_03892_),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10090_ (
    .C(clkout),
    .D(_00488_),
    .E(_00487_),
    .Q(_03240_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10091_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_wr ),
    .E(_00500_),
    .Q(\u_uart_core.u_rxfifo.full_q ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10092_ (
    .C(clkout),
    .D(\u_uart_core.u_rxfifo_err.in_data_3s ),
    .E(_00905_),
    .Q(\u_uart_core.u_cfg.u_intr_bit2.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10093_ (
    .C(clkout),
    .D(\u_uart_core.u_par_err.in_data_3s ),
    .E(_00906_),
    .Q(\u_uart_core.u_cfg.u_intr_bit1.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10094_ (
    .C(clkout),
    .D(\u_uart_core.u_frm_err.in_data_3s ),
    .E(_00907_),
    .Q(\u_uart_core.u_cfg.u_intr_bit0.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10095_ (
    .C(clkout),
    .D(\u_spi_core.u_spi_if.so_reg [7]),
    .E(\u_spi_core.shift_out ),
    .Q(spi_so),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10096_ (
    .C(clkout),
    .D(_00512_),
    .E(_00526_),
    .Q(\u_spi_core.u_spi_ctrl.shift_in ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10097_ (
    .C(clkout),
    .D(_01362_),
    .E(_00527_),
    .Q(\u_spi_core.u_spi_ctrl.shift_enb ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10098_ (
    .C(clkout),
    .D(_01363_),
    .E(_00528_),
    .Q(\u_spi_core.u_spi_ctrl.sck_out_en ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10099_ (
    .C(clkout),
    .D(_01364_),
    .E(_00529_),
    .Q(spi_sck),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre _10100_ (
    .C(clkout),
    .D(_00511_),
    .E(_00537_),
    .Q(\u_spi_core.u_spi_ctrl.op_done ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10101_ (
    .C(clkout),
    .D(_00512_),
    .E(_00538_),
    .Q(\u_spi_core.u_spi_ctrl.load_byte ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10102_ (
    .C(clkout),
    .D(_01366_),
    .E(_00539_),
    .Q(_03320_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10103_ (
    .C(clkout),
    .D(_01367_),
    .E(_00540_),
    .Q(_03321_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10104_ (
    .C(clkout),
    .D(_00513_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10105_ (
    .C(clkout),
    .D(_00514_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10106_ (
    .C(clkout),
    .D(_00515_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10107_ (
    .C(clkout),
    .D(_00516_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10108_ (
    .C(clkout),
    .D(_00517_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10109_ (
    .C(clkout),
    .D(_00518_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10110_ (
    .C(clkout),
    .D(_00519_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10111_ (
    .C(clkout),
    .D(_00520_),
    .E(_00541_),
    .Q(\u_spi_core.u_spi_ctrl.cfg_dataout [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10112_ (
    .C(clkout),
    .D(_01368_),
    .E(_00545_),
    .Q(\u_spi_core.u_spi_ctrl.byte_cnt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10113_ (
    .C(clkout),
    .D(_01369_),
    .E(_00545_),
    .Q(\u_spi_core.u_spi_ctrl.byte_cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10114_ (
    .C(clkout),
    .D(_01370_),
    .E(_00545_),
    .Q(\u_spi_core.u_spi_ctrl.byte_cnt [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10115_ (
    .C(clkout),
    .D(_01371_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10116_ (
    .C(clkout),
    .D(_01372_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10117_ (
    .C(clkout),
    .D(_01373_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10118_ (
    .C(clkout),
    .D(_01374_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10119_ (
    .C(clkout),
    .D(_01375_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10120_ (
    .C(clkout),
    .D(_01376_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10121_ (
    .C(clkout),
    .D(_01377_),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10122_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req ),
    .E(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10123_ (
    .C(clkout),
    .D(_01365_),
    .E(_00536_),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_req.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10124_ (
    .C(clkout),
    .D(_01279_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10125_ (
    .C(clkout),
    .D(_01280_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10126_ (
    .C(clkout),
    .D(_01281_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10127_ (
    .C(clkout),
    .D(_01282_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10128_ (
    .C(clkout),
    .D(_01283_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10129_ (
    .C(clkout),
    .D(_01284_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10130_ (
    .C(clkout),
    .D(_01285_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10131_ (
    .C(clkout),
    .D(_01286_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10132_ (
    .C(clkout),
    .D(_01201_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10133_ (
    .C(clkout),
    .D(_01202_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10134_ (
    .C(clkout),
    .D(_01203_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10135_ (
    .C(clkout),
    .D(_01204_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10136_ (
    .C(clkout),
    .D(_01205_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10137_ (
    .C(clkout),
    .D(_01206_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10138_ (
    .C(clkout),
    .D(_01207_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10139_ (
    .C(clkout),
    .D(_01208_),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10140_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10141_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10142_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10143_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10144_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10145_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10146_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10147_ (
    .C(clkout),
    .D(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10148_ (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_wr ),
    .E(_00591_),
    .Q(\u_eth_dut.u_mac_txfifo.full_q ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10149_ (
    .C(phy_tx_clk),
    .D(_01378_),
    .E(_00592_),
    .Q(_03431_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10150_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt ),
    .E(_00634_),
    .Q(\u_eth_dut.u_mac_rxfifo.full_q ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10151_ (
    .C(clkout),
    .D(_00636_),
    .E(_00635_),
    .Q(_03433_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10152_ (
    .C(clkout),
    .D(_01379_),
    .E(\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req ),
    .Q(\u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10153_ (
    .C(phy_tx_clk),
    .D(_01380_),
    .E(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld ),
    .Q(\u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10154_ (
    .C(phy_rx_clk),
    .D(_01381_),
    .E(_00637_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10155_ (
    .C(phy_rx_clk),
    .D(_01382_),
    .E(_00637_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10156_ (
    .C(phy_rx_clk),
    .D(_01383_),
    .E(_00637_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10157_ (
    .C(phy_rx_clk),
    .D(_00643_),
    .E(_00642_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10158_ (
    .C(phy_rx_clk),
    .D(_00643_),
    .E(_00663_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10159_ (
    .C(phy_rx_clk),
    .D(_00643_),
    .E(_00664_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10160_ (
    .C(phy_rx_clk),
    .D(_00643_),
    .E(_00682_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10161_ (
    .C(phy_rx_clk),
    .D(_00643_),
    .E(_00683_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10162_ (
    .C(phy_rx_clk),
    .D(_01384_),
    .E(_00684_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10163_ (
    .C(phy_rx_clk),
    .D(_01385_),
    .E(_00685_),
    .Q(_03453_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10164_ (
    .C(phy_rx_clk),
    .D(_00643_),
    .E(_00686_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10165_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv ),
    .E(_00691_),
    .Q(_03455_),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10166_ (
    .C(phy_rx_clk),
    .D(_01386_),
    .E(_00692_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10167_ (
    .C(phy_rx_clk),
    .D(_01387_),
    .E(_00692_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10168_ (
    .C(phy_rx_clk),
    .D(_01388_),
    .E(_00692_),
    .Q(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10169_ (
    .C(clkout),
    .D(_01389_),
    .E(\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req ),
    .Q(\u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10170_ (
    .C(phy_rx_clk),
    .D(_01390_),
    .E(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld ),
    .Q(\u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10171_ (
    .C(phy_tx_clk),
    .D(_01391_),
    .E(_00775_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10172_ (
    .C(phy_tx_clk),
    .D(_01392_),
    .E(_00775_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10173_ (
    .C(phy_tx_clk),
    .D(_01393_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10174_ (
    .C(phy_tx_clk),
    .D(_01394_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10175_ (
    .C(phy_rx_clk),
    .D(_01395_),
    .E(_00782_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10176_ (
    .C(phy_rx_clk),
    .D(_01396_),
    .E(_00782_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10177_ (
    .C(phy_tx_clk),
    .D(_01397_),
    .E(_00787_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10178_ (
    .C(phy_tx_clk),
    .D(_01398_),
    .E(_00787_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10179_ (
    .C(phy_tx_clk),
    .D(_01399_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10180_ (
    .C(phy_tx_clk),
    .D(_01400_),
    .E(1'h1),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10181_ (
    .C(phy_rx_clk),
    .D(_01401_),
    .E(_00788_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10182_ (
    .C(phy_rx_clk),
    .D(_01402_),
    .E(_00788_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10183_ (
    .C(phy_rx_clk),
    .D(_01403_),
    .E(_00789_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10184_ (
    .C(phy_rx_clk),
    .D(_01404_),
    .E(_00789_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10185_ (
    .C(phy_rx_clk),
    .D(_01405_),
    .E(_00790_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10186_ (
    .C(phy_rx_clk),
    .D(_01406_),
    .E(_00790_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10187_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.rxd [0]),
    .E(_00791_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10188_ (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_mii_intf.rxd [1]),
    .E(_00791_),
    .Q(\u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10189_ (
    .C(clkout),
    .D(_01407_),
    .E(_00801_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10190_ (
    .C(clkout),
    .D(_01408_),
    .E(_00801_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10191_ (
    .C(clkout),
    .D(_01409_),
    .E(_00801_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10192_ (
    .C(clkout),
    .D(_01410_),
    .E(_00801_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10193_ (
    .C(clkout),
    .D(_00824_),
    .E(_00824_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10194_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10195_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10196_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10197_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10198_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10199_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10200_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10201_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10202_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10203_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10204_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10205_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10206_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10207_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10208_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10209_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10210_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10211_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10212_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10213_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10214_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10215_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10216_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10217_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10218_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10219_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10220_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10221_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10222_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10223_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10224_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10225_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10226_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10227_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10228_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10229_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10230_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10231_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10232_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10233_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in ),
    .E(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we ),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10234_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun ),
    .E(_00825_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10235_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.rx_sts_large_pkt_o ),
    .E(_00638_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre _10236_ (
    .C(clkout),
    .D(\u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o ),
    .E(_00639_),
    .Q(\u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out ),
    .R(reset_out_n)
  );
  \$mux  #(
    .WIDTH(32'h00000001)
  ) _10237_ (
    .A(_01430_),
    .B(_01153_),
    .S(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]),
    .Y(_01432_)
  );
  \$mux  #(
    .WIDTH(32'h00000001)
  ) _10238_ (
    .A(_04759_[4]),
    .B(_04760_[7]),
    .S(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0]),
    .Y(_04767_)
  );
  \$mux  #(
    .WIDTH(32'h00000001)
  ) _10239_ (
    .A(_01431_),
    .B(_01151_),
    .S(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]),
    .Y(_01433_)
  );
  \$mux  #(
    .WIDTH(32'h00000001)
  ) _10240_ (
    .A(_01429_),
    .B(_01152_),
    .S(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]),
    .Y(_01434_)
  );
  \$mux  #(
    .WIDTH(32'h00000001)
  ) _10241_ (
    .A(_04767_),
    .B(_00359_),
    .S(\u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]),
    .Y(_01435_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo1_106479  (
    .C(clkout),
    .D(_00078_),
    .E(_01421_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo2_106823  (
    .C(clkout),
    .D(_00079_),
    .E(_01421_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo3_106785  (
    .C(clkout),
    .D(_00080_),
    .E(_01421_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo4_106854  (
    .C(clkout),
    .D(_00081_),
    .E(_01421_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo5_106885  (
    .C(clkout),
    .D(_00082_),
    .E(_01422_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo6_106991  (
    .C(clkout),
    .D(_00083_),
    .E(_01422_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101196$lo7_107374  (
    .C(clkout),
    .D(_00084_),
    .E(_01422_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101350$lo0_106417  (
    .C(clkout),
    .D(_00087_),
    .E(_01418_),
    .Q(\u_8051_core.oc8051_alu1.srcAc ),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$101401$lo0_106434  (
    .C(clkout),
    .D(_00094_),
    .E(_01419_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_psw1.data [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$102110$lo0_106465  (
    .C(clkout),
    .D(_00208_),
    .E(_01420_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$102110$lo1_106451  (
    .C(clkout),
    .D(_00209_),
    .E(_01420_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo084_107423  (
    .C(clkout),
    .D(_00412_),
    .E(_01412_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo086_107285  (
    .C(clkout),
    .D(_00414_),
    .E(_01412_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo087_107074  (
    .C(clkout),
    .D(_00415_),
    .E(_01412_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo093_107050  (
    .C(clkout),
    .D(_00421_),
    .E(_01411_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [11]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo094_107037  (
    .C(clkout),
    .D(_00422_),
    .E(_01411_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [12]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo095_106978  (
    .C(clkout),
    .D(_00423_),
    .E(_01411_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [13]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo096_106965  (
    .C(clkout),
    .D(_00424_),
    .E(_01411_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [14]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$103370$lo097_106952  (
    .C(clkout),
    .D(_00425_),
    .E(_01411_),
    .Q(\u_8051_core.oc8051_memory_interface1.pc_buf [15]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo04_106241  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [0]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo05_106627  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [1]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo06_106695  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [2]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo07_106636  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [3]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo08_106553  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [4]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo09_106704  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [5]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo10_106931  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [6]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$70875$lo11_106940  (
    .C(clkout),
    .D(\u_uart_core.tx_fifo_rd_data [7]),
    .E(_01415_),
    .Q(\u_uart_core.u_txfsm.txdata [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo288_106345  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo289_106344  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo290_106343  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo291_106342  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo292_106341  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo293_106340  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo294_106339  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo295_106338  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03211_),
    .Q(\u_uart_core.u_txfifo.mem[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo296_106337  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo297_106336  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo298_106335  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo299_106334  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo300_106333  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo301_106332  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo302_106331  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo303_106330  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03210_),
    .Q(\u_uart_core.u_txfifo.mem[10] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo304_106329  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo305_106328  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo306_106327  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo307_106326  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo308_106325  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo309_106324  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo310_106323  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo311_106322  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03212_),
    .Q(\u_uart_core.u_txfifo.mem[11] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo312_106321  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo313_106320  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo314_106319  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo315_106318  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo316_106317  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo317_106316  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo318_106315  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo319_106314  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03209_),
    .Q(\u_uart_core.u_txfifo.mem[12] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo320_106313  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo321_106312  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo322_106311  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo323_106310  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo324_106309  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo325_106308  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo326_106307  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo327_106306  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03199_),
    .Q(\u_uart_core.u_txfifo.mem[13] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo328_106305  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo329_107276  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo330_107277  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo331_107278  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo332_107279  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo333_107280  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo334_107281  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo335_107282  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03208_),
    .Q(\u_uart_core.u_txfifo.mem[14] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo336_107283  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo337_107284  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo338_107267  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo339_107268  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo340_107269  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo341_107270  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo342_107271  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo343_107272  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03201_),
    .Q(\u_uart_core.u_txfifo.mem[15] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo344_107273  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo345_107274  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo346_107275  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo347_107258  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo348_107259  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo349_107260  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo350_107261  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo351_107262  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03204_),
    .Q(\u_uart_core.u_txfifo.mem[1] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo352_107263  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo353_107264  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo354_107265  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo355_107266  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo356_107249  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo357_107250  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo358_107251  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo359_107252  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03202_),
    .Q(\u_uart_core.u_txfifo.mem[2] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo360_107253  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo361_107254  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo362_107255  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo363_107256  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo364_107257  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo365_107240  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo366_107241  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo367_107242  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03205_),
    .Q(\u_uart_core.u_txfifo.mem[3] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo368_107243  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo369_107244  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo370_107245  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo371_107246  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo372_107247  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo373_107248  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo374_107231  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo375_107232  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03206_),
    .Q(\u_uart_core.u_txfifo.mem[4] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo376_107233  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo377_107234  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo378_107235  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo379_107236  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo380_107237  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo381_107238  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo382_107239  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo383_107222  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03203_),
    .Q(\u_uart_core.u_txfifo.mem[5] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo384_107223  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo385_107224  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo386_107225  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo387_107226  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo388_107227  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo389_107228  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo390_107229  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo391_107230  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03207_),
    .Q(\u_uart_core.u_txfifo.mem[6] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo392_107312  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo393_107313  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo394_107314  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo395_107315  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo396_107316  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo397_107317  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo398_107318  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo399_107319  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03200_),
    .Q(\u_uart_core.u_txfifo.mem[7] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo400_107320  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo401_107303  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo402_107304  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo403_107305  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo404_107306  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo405_107307  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo406_107308  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo407_107309  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03198_),
    .Q(\u_uart_core.u_txfifo.mem[8] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo408_107310  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [0]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo409_107311  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [1]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo410_107215  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [2]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo411_107216  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [3]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo412_107217  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [4]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo413_107218  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [5]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo414_107219  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [6]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  dffre \turbo8051:$abc$73427$lo415_107220  (
    .C(clkout),
    .D(\u_uart_core.app_rxfifo_rddata [7]),
    .E(_03197_),
    .Q(\u_uart_core.u_txfifo.mem[9] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$73427$lo418_107221  (
    .C(clkout),
    .D(ext_reg_tid[0]),
    .E(_00569_),
    .Q(\u_wb_crossbar.master_mx_id[0] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$73427$lo419_107298  (
    .C(clkout),
    .D(ext_reg_tid[1]),
    .E(_00569_),
    .Q(\u_wb_crossbar.master_mx_id[0] [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$73427$lo420_107299  (
    .C(clkout),
    .D(ext_reg_tid[2]),
    .E(_00569_),
    .Q(\u_wb_crossbar.master_mx_id[0] [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$73427$lo421_107300  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_taddr_master [12]),
    .E(_00570_),
    .Q(\u_wb_crossbar.master_mx_id[0] [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$73427$lo422_107301  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_taddr_master [13]),
    .E(_00570_),
    .Q(\u_wb_crossbar.master_mx_id[0] [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$73427$lo423_107302  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_taddr_master [14]),
    .E(_00570_),
    .Q(\u_wb_crossbar.master_mx_id[0] [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo000_106350  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo001_106349  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo002_106348  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo003_106347  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo004_106346  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo005_106304  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo006_106303  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo007_106302  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo008_106301  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00593_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[0] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo009_106300  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo010_106299  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo011_106581  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo012_106519  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo013_106521  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo014_106582  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo015_106533  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo016_106646  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo017_106648  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00594_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[10] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo018_106661  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo019_106663  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo020_106736  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo021_106583  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo022_106522  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo023_106531  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo024_106649  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo025_106659  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo026_106692  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00595_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[11] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo027_106584  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo028_106523  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo029_106532  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo030_106650  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo031_106658  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo032_106660  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo033_106662  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo034_106664  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo035_106686  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00596_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[12] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo036_106585  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo037_106520  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo038_106524  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo039_106529  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo040_106657  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo041_106737  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo042_106738  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo043_106515  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo044_106525  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00597_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[13] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo045_106647  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo046_106651  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo047_106656  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo048_106731  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo049_106734  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo050_107322  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo051_106728  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo052_107321  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo053_106732  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00598_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[14] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo054_106730  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo055_106729  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo056_106735  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo057_106691  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo058_107323  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo059_106690  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo060_106655  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo061_106689  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo062_106688  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00599_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[15] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo063_106687  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo064_106530  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo065_106784  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo066_106516  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo067_106726  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo068_106783  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo069_106565  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo070_106566  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo071_106518  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00600_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[16] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo072_106517  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo073_106511  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo074_106527  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo075_106564  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo076_106781  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo077_106782  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo078_106652  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo079_106645  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo080_106780  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00601_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[17] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo081_106512  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo082_106526  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo083_106727  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo084_106779  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo085_106562  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo086_106563  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo087_106514  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo088_106513  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo089_107362  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00602_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[18] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo090_107368  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo091_107361  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo092_107367  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo093_107366  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo094_107365  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo095_107364  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo096_107360  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo097_106760  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo098_107063  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00603_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[19] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo099_106762  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo100_106764  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo101_106766  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo102_106768  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo103_106770  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo104_106685  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo105_107363  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo106_106777  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo107_106818  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00604_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[1] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo108_106684  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo109_106769  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo110_106767  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo111_106765  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo112_106763  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo113_106761  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo114_106817  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo115_106759  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo116_106683  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00605_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[20] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo117_107357  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo118_107373  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo119_106819  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo120_106820  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo121_106821  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo122_107369  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo123_106822  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo124_107370  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo125_107371  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00606_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[21] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo126_107358  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo127_107359  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo128_106740  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo129_106739  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo130_106666  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo131_107372  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo132_106778  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo133_106589  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo134_107422  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00607_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[22] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo135_106587  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo136_107328  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo137_106665  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo138_106577  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo139_107354  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo140_106586  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo141_106588  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo142_107355  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo143_107353  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00608_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[23] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo144_107356  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo145_107325  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo146_107326  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo147_107327  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo148_107324  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo149_106713  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo150_106624  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo151_107329  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo152_106539  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00609_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[24] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo153_106552  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo154_106579  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo155_106590  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo156_106601  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo157_106612  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo158_106714  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo159_107330  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo160_106547  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo161_106572  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00610_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[25] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo162_106591  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo163_106602  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo164_106613  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo165_106715  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo166_106534  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo167_107331  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo168_106538  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo169_106551  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo170_106580  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00611_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[26] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo171_106592  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo172_106603  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo173_106614  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo174_106716  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo175_107332  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo176_106546  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo177_106573  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo178_106593  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo179_106604  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00612_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[27] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo180_106615  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo181_106717  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo182_106757  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo183_107333  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo184_106535  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo185_106550  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo186_106578  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo187_106594  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo188_106605  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00613_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[28] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo189_106616  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo190_106718  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo191_107334  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo192_106541  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo193_106548  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo194_106574  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo195_106595  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo196_106606  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo197_106617  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00614_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[29] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo198_106719  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo199_106756  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo200_107335  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo201_106542  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo202_106544  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo203_106570  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo204_106596  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo205_106607  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo206_106618  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00615_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[2] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo207_106622  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo208_106720  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo209_107336  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo210_106545  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo211_106575  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo212_106597  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo213_106608  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo214_106619  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo215_106721  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00616_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[30] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo216_106755  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo217_107337  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo218_106537  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo219_106549  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo220_106569  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo221_106571  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo222_106598  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo223_106609  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo224_106620  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00617_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[31] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo225_106667  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo226_106722  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo227_106776  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo228_106774  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo229_106772  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo230_107338  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo231_106540  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo232_106543  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo233_106576  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00618_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[3] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo234_106599  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo235_106610  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo236_106621  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo237_106623  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo238_106668  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo239_106723  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo240_106775  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo241_106771  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo242_107339  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00619_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[4] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo243_106536  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo244_106600  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo245_106611  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo246_106669  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo247_106670  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo248_106724  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo249_106773  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo250_106758  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo251_107340  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00620_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[5] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo252_106680  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo253_107071  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo254_107341  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo255_106679  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo256_107072  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo257_107342  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo258_106678  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo259_106752  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo260_107343  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00621_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[6] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo261_106677  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo262_107073  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo263_107344  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo264_106676  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo265_107066  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo266_107345  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo267_106675  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo268_107068  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo269_107346  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00622_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[7] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo270_106674  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo271_107069  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo272_107347  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo273_106673  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo274_106753  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo275_107348  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo276_106672  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo277_107421  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo278_107349  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00623_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[8] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo279_106671  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo280_106754  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo281_107350  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo282_106682  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo283_107065  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo284_107351  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo285_106681  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo286_107064  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:$abc$75794$lo287_107352  (
    .C(phy_rx_clk),
    .D(\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8]),
    .E(_00624_),
    .Q(\u_eth_dut.u_mac_rxfifo.mem[9] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo088_106816  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [0]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo089_106949  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [1]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo090_106951  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [2]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo091_106950  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [3]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo092_107067  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [4]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo093_106746  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [5]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo094_106745  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [6]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo095_106748  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [7]),
    .E(_03194_),
    .Q(\u_wb_gmac_rx.tWrData [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo096_106751  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [0]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo097_106750  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [1]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo098_106747  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [2]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo099_106742  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [3]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo100_106741  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [4]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo101_106744  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [5]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo102_106743  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [6]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo103_106749  (
    .C(clkout),
    .D(\u_eth_dut.app_rxfifo_rdata_o [7]),
    .E(_03195_),
    .Q(\u_wb_gmac_rx.tWrData [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo104_107087  (
    .C(clkout),
    .D(_00963_),
    .E(_01423_),
    .Q(\u_wb_gmac_rx.wbo_addr [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo166_107113  (
    .C(clkout),
    .D(_01092_),
    .E(_01437_),
    .Q(\u_wb_gmac_tx.mem_addr [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo171_107114  (
    .C(clkout),
    .D(_01029_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo172_107124  (
    .C(clkout),
    .D(_01030_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo173_107134  (
    .C(clkout),
    .D(_01031_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo174_107144  (
    .C(clkout),
    .D(_01032_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo175_107154  (
    .C(clkout),
    .D(_01033_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo176_107164  (
    .C(clkout),
    .D(_01034_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo177_107174  (
    .C(clkout),
    .D(_01035_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$82150$lo178_107184  (
    .C(clkout),
    .D(_01036_),
    .E(_01413_),
    .Q(\u_wb_gmac_tx.mem_din [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo179_107194  (
    .C(clkout),
    .D(_01093_),
    .E(_03193_),
    .Q(\u_wb_gmac_tx.mem_din [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo184_107195  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_dout_master [40]),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo185_107196  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_dout_master [41]),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo186_107197  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_dout_master [42]),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo187_107198  (
    .C(clkout),
    .D(\u_wb_crossbar.wbd_dout_master [43]),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo188_107199  (
    .C(clkout),
    .D(_00547_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo189_107200  (
    .C(clkout),
    .D(_00548_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo190_107201  (
    .C(clkout),
    .D(_00549_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo191_107202  (
    .C(clkout),
    .D(_00550_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo192_107203  (
    .C(clkout),
    .D(_00551_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [8]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo193_107204  (
    .C(clkout),
    .D(_00552_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [9]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo194_107205  (
    .C(clkout),
    .D(_00553_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [10]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo195_107206  (
    .C(clkout),
    .D(_00554_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [11]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo196_106693  (
    .C(clkout),
    .D(_00555_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [12]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo197_106510  (
    .C(clkout),
    .D(_00556_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [13]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo198_106528  (
    .C(clkout),
    .D(_00557_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [14]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo199_106733  (
    .C(clkout),
    .D(_00558_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [15]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo200_107207  (
    .C(clkout),
    .D(_00559_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [16]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo201_107208  (
    .C(clkout),
    .D(_00560_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [17]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo202_107209  (
    .C(clkout),
    .D(_00561_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [18]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo203_107210  (
    .C(clkout),
    .D(_00562_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [19]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo204_107211  (
    .C(clkout),
    .D(_00563_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [20]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo205_107212  (
    .C(clkout),
    .D(_00564_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [21]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo206_107213  (
    .C(clkout),
    .D(_00565_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [22]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$82150$lo207_107214  (
    .C(clkout),
    .D(_00566_),
    .E(_03196_),
    .Q(\u_wb_gmac_tx.tWrData [23]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$86734$lo0_106351  (
    .C(clkout),
    .D(_01150_),
    .E(_01417_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo15_106266  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01186_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo16_106567  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01187_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo17_106568  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01188_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo18_106625  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01189_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo19_106654  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01190_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [4]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo20_106694  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01191_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [5]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo21_107420  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01192_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [6]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$87316$lo22_106240  (
    .C(clkout),
    .D(\u_uart_core.u_si_sync.in_data_3s ),
    .E(_01160_),
    .Q(\u_uart_core.u_rxfsm.fifo_data [7]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$87316$lo28_106626  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.offset [0]),
    .E(_03226_),
    .Q(\u_uart_core.u_rxfsm.rxpos [0]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$87316$lo29_106653  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.offset [1]),
    .E(_03226_),
    .Q(\u_uart_core.u_rxfsm.rxpos [1]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$87316$lo30_106725  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.offset [2]),
    .E(_03226_),
    .Q(\u_uart_core.u_rxfsm.rxpos [2]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  dffre \turbo8051:$abc$87316$lo31_107070  (
    .C(clkout),
    .D(_01171_),
    .E(_03226_),
    .Q(\u_uart_core.u_rxfsm.rxpos [3]),
    .R(reset_out_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$91931$lo0_106401  (
    .C(clkout),
    .D(_01263_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$91931$lo2_106283  (
    .C(clkout),
    .D(_01264_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$91931$lo6_106267  (
    .C(clkout),
    .D(_01265_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:$abc$91931$lo7_106250  (
    .C(clkout),
    .D(_01266_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1]_107906  (
    .C(clkout),
    .D(_00306_),
    .E(_01426_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2]_107887  (
    .C(clkout),
    .D(_00307_),
    .E(_01426_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4]_107868  (
    .C(clkout),
    .D(_00309_),
    .E(_01426_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th0[5]_107849  (
    .C(clkout),
    .D(_00310_),
    .E(_01426_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th0[6]_107830  (
    .C(clkout),
    .D(_00311_),
    .E(_01426_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7]_107811  (
    .C(clkout),
    .D(_00312_),
    .E(_01426_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1]_107795  (
    .C(clkout),
    .D(_00320_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3]_107779  (
    .C(clkout),
    .D(_00321_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th1[4]_107763  (
    .C(clkout),
    .D(_00322_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5]_107747  (
    .C(clkout),
    .D(_00323_),
    .E(_01416_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1]_107733  (
    .C(clkout),
    .D(_00324_),
    .E(_01425_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2]_107719  (
    .C(clkout),
    .D(_00325_),
    .E(_01425_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[3]_107705  (
    .C(clkout),
    .D(_00326_),
    .E(_01425_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[4]_107691  (
    .C(clkout),
    .D(_00327_),
    .E(_01425_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5]_107645  (
    .C(clkout),
    .D(_00328_),
    .E(_01424_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6]_107599  (
    .C(clkout),
    .D(_00329_),
    .E(_01424_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  dffre \turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7]_107553  (
    .C(clkout),
    .D(_00330_),
    .E(_01424_),
    .Q(\u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7]),
    .R(_03797_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][0]_108214  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][1]_108213  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][2]_108212  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][3]_108211  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][4]_108210  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][5]_108209  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][6]_108208  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][7]_108207  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[0][8]_108206  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01063_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[0] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][0]_108205  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][1]_108204  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][2]_108203  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][3]_108202  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][4]_108201  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][5]_108200  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][6]_108199  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][7]_108198  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[10][8]_108197  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01073_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[10] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][0]_108196  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][1]_108195  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][2]_108194  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][3]_108193  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][4]_108192  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][5]_108191  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][6]_108190  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][7]_108189  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[11][8]_108188  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01074_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[11] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][0]_108187  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][1]_108186  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][2]_108185  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][3]_108184  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][4]_108183  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][5]_108182  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][6]_108181  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][7]_108180  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[12][8]_108179  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01075_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[12] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][0]_108178  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][1]_108177  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][2]_108176  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][3]_108175  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][4]_108174  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][5]_108173  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][6]_108172  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][7]_108171  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[13][8]_108170  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01076_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[13] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][0]_108169  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][1]_108168  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][2]_108167  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][3]_108166  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][4]_108165  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][5]_108164  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][6]_108163  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][7]_108162  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[14][8]_108161  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01077_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[14] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][0]_108160  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][1]_108159  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][2]_108158  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][3]_108157  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][4]_108156  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][5]_108155  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][6]_108154  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][7]_108153  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[15][8]_108152  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01078_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[15] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][0]_108151  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][1]_108150  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][2]_108149  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][3]_108148  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][4]_108147  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][5]_108146  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][6]_108145  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][7]_108144  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[16][8]_108143  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01079_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[16] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][0]_108142  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][1]_108141  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][2]_108140  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][3]_108139  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][4]_108138  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][5]_108137  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][6]_108136  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][7]_108135  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[17][8]_108134  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01080_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[17] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][0]_108133  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][1]_108132  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][2]_108131  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][3]_108130  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][4]_108129  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][5]_108128  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][6]_108127  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][7]_108126  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[18][8]_108125  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01081_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[18] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][0]_108124  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][1]_108123  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][2]_108122  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][3]_108121  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][4]_108120  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][5]_108119  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][6]_108118  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][7]_108117  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[19][8]_108116  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01082_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[19] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][0]_108115  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][1]_108114  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][2]_108113  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][3]_108112  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][4]_108111  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][5]_108110  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][6]_108109  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][7]_108108  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[1][8]_108107  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01064_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[1] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][0]_108106  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][1]_108105  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][2]_108104  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][3]_108103  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][4]_108102  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][5]_108101  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][6]_108100  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][7]_108099  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[20][8]_108098  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01083_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[20] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][0]_108097  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][1]_108096  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][2]_108095  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][3]_108094  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][4]_108093  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][5]_108092  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][6]_108091  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][7]_108090  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[21][8]_108089  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01084_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[21] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][0]_108088  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][1]_108087  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][2]_108086  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][3]_108085  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][4]_108084  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][5]_108083  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][6]_108082  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][7]_108081  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[22][8]_108080  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01085_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[22] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][0]_108079  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][1]_108078  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][2]_108077  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][3]_108076  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][4]_108075  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][5]_108074  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][6]_108073  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][7]_108072  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[23][8]_108071  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01086_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[23] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][0]_108070  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][1]_108069  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][2]_108068  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][3]_108067  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][4]_108066  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][5]_108065  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][6]_108064  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][7]_108063  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[24][8]_108062  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01087_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[24] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][0]_108061  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][1]_108060  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][2]_108059  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][3]_108058  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][4]_108057  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][5]_108056  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][6]_108055  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][7]_108054  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[25][8]_108053  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01088_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[25] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][0]_108052  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][1]_108051  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][2]_108050  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][3]_108049  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][4]_108048  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][5]_108047  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][6]_108046  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][7]_108045  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[26][8]_108044  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01089_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[26] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][0]_108043  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][1]_108042  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][2]_108041  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][3]_108040  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][4]_108039  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][5]_108038  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][6]_108037  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][7]_108036  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[27][8]_108035  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01090_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[27] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][0]_108034  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][1]_108033  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][2]_108032  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][3]_108031  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][4]_108030  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][5]_108029  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][6]_108028  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][7]_108027  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[28][8]_108026  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01091_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[28] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][0]_108025  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][1]_108024  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][2]_108023  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][3]_108022  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][4]_108021  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][5]_108020  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][6]_108019  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][7]_108018  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[29][8]_108017  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01060_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[29] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][0]_108016  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][1]_108015  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][2]_108014  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][3]_108013  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][4]_108012  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][5]_108011  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][6]_108010  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][7]_108009  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[2][8]_108008  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01065_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[2] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][0]_108007  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][1]_108006  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][2]_108005  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][3]_108004  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][4]_108003  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][5]_108002  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][6]_108001  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][7]_108000  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[30][8]_107999  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01061_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[30] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][0]_107998  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][1]_107997  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][2]_107996  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][3]_107995  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][4]_107994  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][5]_107993  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][6]_107992  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][7]_107991  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[31][8]_107990  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01062_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[31] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][0]_107989  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][1]_107988  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][2]_107987  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][3]_107986  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][4]_107985  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][5]_107984  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][6]_107983  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][7]_107982  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[3][8]_107981  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01066_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[3] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][0]_107980  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][1]_107979  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][2]_107978  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][3]_107977  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][4]_107976  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][5]_107975  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][6]_107974  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][7]_107973  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[4][8]_107972  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01067_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[4] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][0]_107971  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][1]_107970  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][2]_107969  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][3]_107968  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][4]_107967  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][5]_107966  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][6]_107965  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][7]_107964  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[5][8]_107963  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01068_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[5] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][0]_107962  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][1]_107961  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][2]_107960  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][3]_107959  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][4]_107958  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][5]_107957  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][6]_107956  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][7]_107955  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[6][8]_107954  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01069_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[6] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][0]_107953  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][1]_107952  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][2]_107951  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][3]_107950  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][4]_107949  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][5]_107948  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][6]_107947  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][7]_107946  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[7][8]_107945  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01070_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[7] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][0]_107944  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][1]_107943  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][2]_107942  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][3]_107941  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][4]_107940  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][5]_107939  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][6]_107938  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][7]_107937  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[8][8]_107936  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01071_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[8] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][0]_107935  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [0]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][1]_107934  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [1]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][2]_107933  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [2]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][3]_107932  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [3]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][4]_107931  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [4]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][5]_107930  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [5]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][6]_107929  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [6]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][7]_107928  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [7]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_eth_dut.u_mac_txfifo.mem[9][8]_107927  (
    .C(clkout),
    .D(\u_wb_gmac_tx.mem_din [8]),
    .E(_01072_),
    .Q(\u_eth_dut.u_mac_txfifo.mem[9] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][0]_108342  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][1]_108341  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][2]_108340  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][3]_108339  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][4]_108338  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][5]_108337  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][6]_108336  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[0][7]_108335  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_00493_),
    .Q(\u_uart_core.u_rxfifo.mem[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][0]_108334  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][1]_108333  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][2]_108332  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][3]_108331  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][4]_108330  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][5]_108329  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][6]_108328  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[10][7]_108327  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_00492_),
    .Q(\u_uart_core.u_rxfifo.mem[10] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][0]_108326  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][1]_108325  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][2]_108324  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][3]_108323  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][4]_108322  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][5]_108321  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][6]_108320  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[11][7]_108319  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01181_),
    .Q(\u_uart_core.u_rxfifo.mem[11] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][0]_108318  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][1]_108317  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][2]_108316  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][3]_108315  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][4]_108314  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][5]_108313  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][6]_108312  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[12][7]_108311  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01180_),
    .Q(\u_uart_core.u_rxfifo.mem[12] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][0]_108310  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][1]_108309  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][2]_108308  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][3]_108307  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][4]_108306  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][5]_108305  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][6]_108304  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[13][7]_108303  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01179_),
    .Q(\u_uart_core.u_rxfifo.mem[13] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][0]_108302  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][1]_108301  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][2]_108300  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][3]_108299  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][4]_108298  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][5]_108297  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][6]_108296  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[14][7]_108295  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01178_),
    .Q(\u_uart_core.u_rxfifo.mem[14] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][0]_108294  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][1]_108293  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][2]_108292  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][3]_108291  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][4]_108290  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][5]_108289  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][6]_108288  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[15][7]_108287  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01177_),
    .Q(\u_uart_core.u_rxfifo.mem[15] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][0]_108286  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][1]_108285  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][2]_108284  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][3]_108283  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][4]_108282  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][5]_108281  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][6]_108280  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[1][7]_108279  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01176_),
    .Q(\u_uart_core.u_rxfifo.mem[1] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][0]_108278  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][1]_108277  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][2]_108276  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][3]_108275  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][4]_108274  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][5]_108273  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][6]_108272  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[2][7]_108271  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01175_),
    .Q(\u_uart_core.u_rxfifo.mem[2] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][0]_108270  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][1]_108269  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][2]_108268  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][3]_108267  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][4]_108266  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][5]_108265  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][6]_108264  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[3][7]_108263  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01174_),
    .Q(\u_uart_core.u_rxfifo.mem[3] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][0]_108262  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][1]_108261  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][2]_108260  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][3]_108259  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][4]_108258  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][5]_108257  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][6]_108256  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[4][7]_108255  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01173_),
    .Q(\u_uart_core.u_rxfifo.mem[4] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][0]_108254  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][1]_108253  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][2]_108252  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][3]_108251  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][4]_108250  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][5]_108249  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][6]_108248  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[5][7]_108247  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01172_),
    .Q(\u_uart_core.u_rxfifo.mem[5] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][0]_108246  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][1]_108245  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][2]_108244  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][3]_108243  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][4]_108242  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][5]_108241  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][6]_108240  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[6][7]_108239  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01185_),
    .Q(\u_uart_core.u_rxfifo.mem[6] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][0]_108238  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][1]_108237  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][2]_108236  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][3]_108235  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][4]_108234  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][5]_108233  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][6]_108232  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[7][7]_108231  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01184_),
    .Q(\u_uart_core.u_rxfifo.mem[7] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][0]_108230  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][1]_108229  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][2]_108228  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][3]_108227  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][4]_108226  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][5]_108225  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][6]_108224  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[8][7]_108223  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01183_),
    .Q(\u_uart_core.u_rxfifo.mem[8] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][0]_108222  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [0]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][1]_108221  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [1]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][2]_108220  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [2]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][3]_108219  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [3]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][4]_108218  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [4]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][5]_108217  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [5]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][6]_108216  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [6]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_uart_core.u_rxfifo.mem[9][7]_108215  (
    .C(clkout),
    .D(\u_uart_core.u_rxfsm.fifo_data [7]),
    .E(_01182_),
    .Q(\u_uart_core.u_rxfifo.mem[9] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_crossbar.master_mx_id[0][0]_107926  (
    .C(clkout),
    .D(\u_wb_gmac_rx.wbo_we ),
    .E(_00567_),
    .Q(\u_wb_crossbar.master_mx_id[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_crossbar.master_mx_id[0][4]_107925  (
    .C(clkout),
    .D(wbgt_taddr),
    .E(_00568_),
    .Q(\u_wb_crossbar.master_mx_id[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[0]_108763  (
    .C(clkout),
    .D(_00459_),
    .E(_01428_),
    .Q(\u_wb_gmac_tx.cnt [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[10]_108483  (
    .C(clkout),
    .D(_00460_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[11]_108455  (
    .C(clkout),
    .D(_00461_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[12]_108427  (
    .C(clkout),
    .D(_00462_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[13]_108399  (
    .C(clkout),
    .D(_00463_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[14]_108371  (
    .C(clkout),
    .D(_00464_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[15]_108343  (
    .C(clkout),
    .D(_00465_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[1]_108735  (
    .C(clkout),
    .D(_00466_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[2]_108707  (
    .C(clkout),
    .D(_00467_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[3]_108679  (
    .C(clkout),
    .D(_00468_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[4]_108651  (
    .C(clkout),
    .D(_00469_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[5]_108623  (
    .C(clkout),
    .D(_00470_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[6]_108595  (
    .C(clkout),
    .D(_00471_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[7]_108567  (
    .C(clkout),
    .D(_00472_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[8]_108539  (
    .C(clkout),
    .D(_00473_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre \turbo8051:u_wb_gmac_tx.cnt[9]_108511  (
    .C(clkout),
    .D(_00474_),
    .E(_01427_),
    .Q(\u_wb_gmac_tx.cnt [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:305.4-316.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6501.3-6536.3" *)
  RS_TDP36K #(
    .INIT_i(36864'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .MODE_BITS(81'h092405005005b68280501)
  ) \u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0  (
    .ADDR_A1({ 4'h0, \u_8051_core.oc8051_memory_interface1.rd_addr [7], \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [6:0], 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 4'h0, \u_8051_core.oc8051_indi_addr1.wr_addr [7], \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [6:0], 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \u_8051_core.oc8051_ram_top1.oc8051_idata.wr  }),
    .BE_B2(2'hx),
    .CLK_A1(clkout),
    .CLK_A2(1'hx),
    .CLK_B1(clkout),
    .CLK_B2(1'hx),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ _04769_[17], _04766_[8], _04769_[15:8], emulate_reset_emu_arst_new_data_20655 }),
    .RDATA_A2({ _04770_[17:1], _04768_ }),
    .RDATA_B1(_04771_),
    .RDATA_B2(_04772_),
    .REN_A1(\u_8051_core.oc8051_ram_top1.oc8051_idata.rd_en ),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .WDATA_A1(18'h00000),
    .WDATA_A2(18'h3ffff),
    .WDATA_B1({ 10'hxxx, \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data  }),
    .WDATA_B2(18'hxxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\u_8051_core.oc8051_ram_top1.oc8051_idata.wr ),
    .WEN_B2(1'hx)
  );
  assign _03241_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [0];
  assign _03242_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [1];
  assign _03243_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [2];
  assign _03244_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [3];
  assign _03245_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [4];
  assign _03246_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [0];
  assign _03247_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [1];
  assign _03248_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2];
  assign _03249_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3];
  assign _03250_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4];
  assign _03251_ = \u_uart_core.u_rxfsm.cnt [0];
  assign _03252_ = \u_uart_core.u_rxfsm.cnt [1];
  assign _03253_ = \u_uart_core.u_rxfsm.cnt [2];
  assign _03254_ = \u_uart_core.u_rxfsm.error_ind [0];
  assign _03255_ = \u_uart_core.u_rxfsm.error_ind [1];
  assign _03256_ = \u_uart_core.u_rxfsm.fifo_data [0];
  assign _03257_ = \u_uart_core.u_rxfsm.fifo_data [1];
  assign _03258_ = \u_uart_core.u_rxfsm.fifo_data [2];
  assign _03259_ = \u_uart_core.u_rxfsm.fifo_data [3];
  assign _03260_ = \u_uart_core.u_rxfsm.fifo_data [4];
  assign _03261_ = \u_uart_core.u_rxfsm.fifo_data [5];
  assign _03262_ = \u_uart_core.u_rxfsm.fifo_data [6];
  assign _03263_ = \u_uart_core.u_rxfsm.fifo_data [7];
  assign _03264_ = \u_uart_core.u_rxfsm.fifo_wr ;
  assign _03265_ = \u_uart_core.u_rxfsm.offset [0];
  assign _03266_ = \u_uart_core.u_rxfsm.offset [1];
  assign _03267_ = \u_uart_core.u_rxfsm.offset [2];
  assign _03268_ = \u_uart_core.u_rxfsm.offset [3];
  assign _03269_ = \u_uart_core.u_rxfsm.rxpos [0];
  assign _03270_ = \u_uart_core.u_rxfsm.rxpos [1];
  assign _03271_ = \u_uart_core.u_rxfsm.rxpos [2];
  assign _03272_ = \u_uart_core.u_rxfsm.rxpos [3];
  assign _03273_ = \u_uart_core.u_rxfsm.rxstate [0];
  assign _03274_ = \u_uart_core.u_rxfsm.rxstate [1];
  assign _03275_ = \u_uart_core.u_rxfsm.rxstate [2];
  assign _03279_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [0];
  assign _03280_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [1];
  assign _03281_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [2];
  assign _03282_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [3];
  assign _03283_ = \u_uart_core.u_rxfifo.sync_rd_ptr_0 [4];
  assign _03284_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [0];
  assign _03285_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [1];
  assign _03286_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [2];
  assign _03287_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [3];
  assign _03288_ = \u_uart_core.u_rxfifo.sync_rd_ptr_1 [4];
  assign _03289_ = \u_uart_core.u_txfsm.fifo_rd ;
  assign _03290_ = \u_uart_core.u_rxfifo.grey_wr_ptr [0];
  assign _03291_ = \u_uart_core.u_rxfifo.grey_wr_ptr [1];
  assign _03292_ = \u_uart_core.u_rxfifo.grey_wr_ptr [2];
  assign _03293_ = \u_uart_core.u_rxfifo.grey_wr_ptr [3];
  assign _03294_ = \u_uart_core.u_rxfifo.wr_ptr [0];
  assign _03295_ = \u_uart_core.u_rxfifo.wr_ptr [1];
  assign _03296_ = \u_uart_core.u_rxfifo.wr_ptr [2];
  assign _03297_ = \u_uart_core.u_rxfifo.wr_ptr [3];
  assign _03298_ = \u_uart_core.u_rxfifo.grey_wr_ptr [4];
  assign _03299_ = \u_uart_core.u_rxfifo.full_q ;
  assign _03300_ = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03301_ = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03302_ = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03303_ = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03304_ = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03305_ = \u_uart_core.u_cfg.u_intr_bit2.data_out ;
  assign _03306_ = \u_uart_core.u_cfg.u_intr_bit1.data_out ;
  assign _03307_ = \u_uart_core.u_cfg.u_intr_bit0.data_out ;
  assign _03308_ = \u_uart_core.u_cfg.reg_rdata [0];
  assign _03309_ = \u_uart_core.u_cfg.reg_rdata [1];
  assign _03310_ = \u_uart_core.u_cfg.reg_rdata [2];
  assign _03311_ = \u_uart_core.u_cfg.reg_rdata [3];
  assign _03312_ = \u_uart_core.u_cfg.reg_rdata [4];
  assign _03313_ = spi_so;
  assign _03314_ = \u_spi_core.u_spi_ctrl.shift_in ;
  assign _03315_ = \u_spi_core.u_spi_ctrl.shift_enb ;
  assign _03316_ = \u_spi_core.u_spi_ctrl.sck_out_en ;
  assign _03317_ = spi_sck;
  assign _03318_ = \u_spi_core.u_spi_ctrl.op_done ;
  assign _03319_ = \u_spi_core.u_spi_ctrl.load_byte ;
  assign _03322_ = \u_spi_core.u_spi_ctrl.cfg_dataout [8];
  assign _03323_ = \u_spi_core.u_spi_ctrl.cfg_dataout [9];
  assign _03324_ = \u_spi_core.u_spi_ctrl.cfg_dataout [10];
  assign _03325_ = \u_spi_core.u_spi_ctrl.cfg_dataout [11];
  assign _03326_ = \u_spi_core.u_spi_ctrl.cfg_dataout [12];
  assign _03327_ = \u_spi_core.u_spi_ctrl.cfg_dataout [13];
  assign _03328_ = \u_spi_core.u_spi_ctrl.cfg_dataout [14];
  assign _03329_ = \u_spi_core.u_spi_ctrl.cfg_dataout [15];
  assign _03330_ = \u_spi_core.u_spi_ctrl.cfg_dataout [24];
  assign _03331_ = \u_spi_core.u_spi_ctrl.cfg_dataout [25];
  assign _03332_ = \u_spi_core.u_spi_ctrl.cfg_dataout [26];
  assign _03333_ = \u_spi_core.u_spi_ctrl.cfg_dataout [27];
  assign _03334_ = \u_spi_core.u_spi_ctrl.cfg_dataout [28];
  assign _03335_ = \u_spi_core.u_spi_ctrl.cfg_dataout [29];
  assign _03336_ = \u_spi_core.u_spi_ctrl.cfg_dataout [30];
  assign _03337_ = \u_spi_core.u_spi_ctrl.cfg_dataout [31];
  assign _03338_ = \u_spi_core.u_spi_ctrl.cfg_dataout [16];
  assign _03339_ = \u_spi_core.u_spi_ctrl.cfg_dataout [17];
  assign _03340_ = \u_spi_core.u_spi_ctrl.cfg_dataout [18];
  assign _03341_ = \u_spi_core.u_spi_ctrl.cfg_dataout [19];
  assign _03342_ = \u_spi_core.u_spi_ctrl.cfg_dataout [20];
  assign _03343_ = \u_spi_core.u_spi_ctrl.cfg_dataout [21];
  assign _03344_ = \u_spi_core.u_spi_ctrl.cfg_dataout [22];
  assign _03345_ = \u_spi_core.u_spi_ctrl.cfg_dataout [23];
  assign _03346_ = \u_spi_core.u_spi_ctrl.byte_cnt [0];
  assign _03347_ = \u_spi_core.u_spi_ctrl.byte_cnt [1];
  assign _03348_ = \u_spi_core.u_spi_ctrl.byte_cnt [2];
  assign _03349_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03350_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03351_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03352_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03353_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03354_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03355_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03356_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03357_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03358_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03359_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03360_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03361_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03362_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03363_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03364_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03365_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03366_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03367_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03368_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03369_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03370_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03371_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03372_ = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03373_ = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out ;
  assign _03374_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03375_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03376_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03377_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03378_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03379_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03380_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03381_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03382_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03383_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03384_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03385_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03386_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03387_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03388_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03389_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03390_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03391_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03392_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03393_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03394_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03395_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03396_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03397_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03398_ = \u_spi_core.u_cfg.reg_rdata [0];
  assign _03399_ = \u_spi_core.u_cfg.reg_rdata [1];
  assign _03400_ = \u_spi_core.u_cfg.reg_rdata [2];
  assign _03401_ = \u_spi_core.u_cfg.reg_rdata [3];
  assign _03402_ = \u_spi_core.u_cfg.reg_rdata [4];
  assign _03403_ = \u_spi_core.u_cfg.reg_rdata [5];
  assign _03404_ = \u_spi_core.u_cfg.reg_rdata [6];
  assign _03405_ = \u_spi_core.u_cfg.reg_rdata [7];
  assign _03406_ = \u_spi_core.u_cfg.reg_rdata [8];
  assign _03407_ = \u_spi_core.u_cfg.reg_rdata [9];
  assign _03408_ = \u_spi_core.u_cfg.reg_rdata [10];
  assign _03409_ = \u_spi_core.u_cfg.reg_rdata [11];
  assign _03410_ = \u_spi_core.u_cfg.reg_rdata [12];
  assign _03411_ = \u_spi_core.u_cfg.reg_rdata [13];
  assign _03412_ = \u_spi_core.u_cfg.reg_rdata [14];
  assign _03413_ = \u_spi_core.u_cfg.reg_rdata [15];
  assign _03414_ = \u_spi_core.u_cfg.reg_rdata [16];
  assign _03415_ = \u_spi_core.u_cfg.reg_rdata [17];
  assign _03416_ = \u_spi_core.u_cfg.reg_rdata [18];
  assign _03417_ = \u_spi_core.u_cfg.reg_rdata [19];
  assign _03418_ = \u_spi_core.u_cfg.reg_rdata [20];
  assign _03419_ = \u_spi_core.u_cfg.reg_rdata [21];
  assign _03420_ = \u_spi_core.u_cfg.reg_rdata [22];
  assign _03421_ = \u_spi_core.u_cfg.reg_rdata [23];
  assign _03422_ = \u_spi_core.u_cfg.reg_rdata [24];
  assign _03423_ = \u_spi_core.u_cfg.reg_rdata [25];
  assign _03424_ = \u_spi_core.u_cfg.reg_rdata [26];
  assign _03425_ = \u_spi_core.u_cfg.reg_rdata [27];
  assign _03426_ = \u_spi_core.u_cfg.reg_rdata [28];
  assign _03427_ = \u_spi_core.u_cfg.reg_rdata [29];
  assign _03428_ = \u_spi_core.u_cfg.reg_rdata [30];
  assign _03429_ = \u_spi_core.u_cfg.reg_rdata [31];
  assign _03430_ = \u_eth_dut.u_mac_txfifo.full_q ;
  assign _03432_ = \u_eth_dut.u_mac_rxfifo.full_q ;
  assign _03434_ = \u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag ;
  assign _03435_ = \u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag ;
  assign _03436_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0];
  assign _03437_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1];
  assign _03438_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2];
  assign _03439_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg ;
  assign _03440_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [8];
  assign _03441_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [9];
  assign _03442_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [10];
  assign _03443_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [11];
  assign _03444_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [12];
  assign _03445_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [13];
  assign _03446_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [14];
  assign _03447_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [15];
  assign _03448_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg ;
  assign _03449_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch ;
  assign _03450_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg ;
  assign _03451_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg ;
  assign _03452_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel ;
  assign _03454_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg ;
  assign _03456_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0];
  assign _03457_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1];
  assign _03458_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2];
  assign _03459_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0];
  assign _03460_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1];
  assign _03461_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2];
  assign _03462_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3];
  assign _03463_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4];
  assign _03464_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5];
  assign _03465_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6];
  assign _03466_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7];
  assign _03467_ = \u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag ;
  assign _03468_ = \u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag ;
  assign _03469_ = \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx ;
  assign _03470_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1];
  assign _03471_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [0];
  assign _03472_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [1];
  assign _03473_ = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0];
  assign _03474_ = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1];
  assign _03475_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse ;
  assign _03476_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse ;
  assign _03477_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse ;
  assign _03478_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse ;
  assign _03479_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6];
  assign _03480_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7];
  assign _03481_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4];
  assign _03482_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5];
  assign _03483_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2];
  assign _03484_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3];
  assign _03485_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0];
  assign _03486_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1];
  assign _03487_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0];
  assign _03488_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1];
  assign _03489_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2];
  assign _03490_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3];
  assign _03491_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0];
  assign _03492_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1];
  assign _03493_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2];
  assign _03494_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3];
  assign _03495_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4];
  assign _03496_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5];
  assign _03497_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6];
  assign _03498_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7];
  assign _03499_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8];
  assign _03500_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9];
  assign _03501_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10];
  assign _03502_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11];
  assign _03503_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12];
  assign _03504_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13];
  assign _03505_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14];
  assign _03506_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [15];
  assign _03507_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0];
  assign _03508_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1];
  assign _03509_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2];
  assign _03510_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3];
  assign _03511_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4];
  assign _03512_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5];
  assign _03513_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6];
  assign _03514_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7];
  assign _03515_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8];
  assign _03516_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9];
  assign _03517_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10];
  assign _03518_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11];
  assign _03519_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12];
  assign _03520_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13];
  assign _03521_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14];
  assign _03522_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15];
  assign _03523_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out ;
  assign _03524_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03525_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03526_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03527_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03528_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03529_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03530_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03531_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03532_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03533_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03534_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03535_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03536_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03537_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03538_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03539_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03540_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03541_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03542_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03543_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03544_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03545_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03546_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03547_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03548_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03549_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03550_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03551_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03552_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03553_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03554_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03555_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03556_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03557_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03558_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03559_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03560_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03561_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03562_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03563_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03564_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03565_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03566_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03567_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03568_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03569_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03570_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03571_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03572_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03573_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03574_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03575_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03576_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03577_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03578_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03579_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03580_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out ;
  assign _03581_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03582_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03583_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03584_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03585_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03586_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03587_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03588_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03589_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03590_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03591_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03592_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03593_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03594_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03595_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03596_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03597_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03598_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03599_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03600_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03601_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03602_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03603_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03604_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03605_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03606_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03607_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03608_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03609_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03610_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03611_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03612_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03613_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03614_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03615_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03616_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03617_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03618_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03619_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03620_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03621_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03622_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03623_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03624_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03625_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03626_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03627_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03628_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03629_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03630_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03631_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03632_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03633_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03634_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03635_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03636_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03637_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03638_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03639_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03640_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03641_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03642_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03643_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03644_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03645_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03646_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03647_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03648_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03649_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03650_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03651_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03652_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03653_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03654_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03655_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03656_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03657_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03658_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03659_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03660_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03661_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03662_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03663_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03664_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03665_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03666_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03667_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03668_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03669_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03670_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03671_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03672_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03673_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03674_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03675_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03676_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03677_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03678_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03679_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03680_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03681_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03682_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03683_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03684_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03685_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03686_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03687_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03688_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03689_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03690_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03691_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03692_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03693_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03694_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03695_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03696_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03697_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03698_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03699_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03700_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03701_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03702_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03703_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03704_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03705_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03706_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03707_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03708_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03709_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03710_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun ;
  assign _03711_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg ;
  assign _03712_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs ;
  assign _03713_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn ;
  assign _03714_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0];
  assign _03715_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1];
  assign _03716_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2];
  assign _03717_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0];
  assign _03718_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1];
  assign _03719_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2];
  assign _03720_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [0];
  assign _03721_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [1];
  assign _03722_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [2];
  assign _03723_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [3];
  assign _03724_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [4];
  assign _03725_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [5];
  assign _03726_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [6];
  assign _03727_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [7];
  assign _03728_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [8];
  assign _03729_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [9];
  assign _03730_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [10];
  assign _03731_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [11];
  assign _03732_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [12];
  assign _03733_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [13];
  assign _03734_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [14];
  assign _03735_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [15];
  assign _03736_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [16];
  assign _03737_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [17];
  assign _03738_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [18];
  assign _03739_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [19];
  assign _03740_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [20];
  assign _03741_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [21];
  assign _03742_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [22];
  assign _03743_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [23];
  assign _03744_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24];
  assign _03745_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25];
  assign _03746_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26];
  assign _03747_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27];
  assign _03748_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28];
  assign _03749_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29];
  assign _03750_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30];
  assign _03751_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [31];
  assign _03752_ = \u_eth_dut.u_eth_parser.tcpf ;
  assign _03753_ = \u_eth_dut.u_eth_parser.udpf ;
  assign _03754_ = \u_eth_dut.u_eth_parser.pkt_len [0];
  assign _03755_ = \u_eth_dut.u_eth_parser.pkt_len [1];
  assign _03756_ = \u_eth_dut.u_eth_parser.pkt_len [2];
  assign _03757_ = \u_eth_dut.u_eth_parser.pkt_len [3];
  assign _03758_ = \u_eth_dut.u_eth_parser.pkt_len [4];
  assign _03759_ = \u_eth_dut.u_eth_parser.pkt_len [5];
  assign _03760_ = \u_eth_dut.u_eth_parser.pkt_len [6];
  assign _03761_ = \u_eth_dut.u_eth_parser.pkt_len [7];
  assign _03762_ = \u_eth_dut.u_eth_parser.pkt_len [8];
  assign _03763_ = \u_eth_dut.u_eth_parser.pkt_len [9];
  assign _03764_ = \u_eth_dut.u_eth_parser.pkt_len [10];
  assign _03765_ = \u_eth_dut.u_eth_parser.pkt_len [11];
  assign _03766_ = \u_eth_dut.u_eth_parser.pkt_status [0];
  assign _03767_ = \u_eth_dut.u_eth_parser.pkt_status [1];
  assign _03768_ = \u_eth_dut.u_eth_parser.pkt_status [2];
  assign _03769_ = \u_eth_dut.u_eth_parser.pkt_status [3];
  assign _03770_ = \u_eth_dut.u_eth_parser.pkt_status [4];
  assign _03771_ = \u_eth_dut.u_eth_parser.pkt_status [5];
  assign _03772_ = \u_eth_dut.u_eth_parser.mac_sa_bc ;
  assign _03773_ = \u_eth_dut.u_eth_parser.mac_sa_match ;
  assign _03774_ = \u_eth_dut.u_eth_parser.mac_da_bc ;
  assign _03775_ = \u_eth_dut.u_eth_parser.mac_da_match ;
  assign _03776_ = \u_eth_dut.u_eth_parser.arpf ;
  assign _03777_ = \u_eth_dut.u_eth_parser.ipv4f ;
  assign _03778_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2];
  assign _03779_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3];
  assign _03780_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4];
  assign _03781_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5];
  assign _03782_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6];
  assign _03783_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7];
  assign _03784_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8];
  assign _03785_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9];
  assign _03786_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10];
  assign _03787_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11];
  assign _03788_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req ;
  assign _03789_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd ;
  assign _03791_ = clkout;
  assign _03792_ = \u_clkgen.pll_done ;
  assign _03793_ = \u_clkgen.clkgen_ps [0];
  assign _03794_ = \u_clkgen.clkgen_ps [1];
  assign _03795_ = \u_clkgen.clkgen_ps [2];
  assign _03796_ = reset_out_n;
  assign _03798_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0];
  assign _03799_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1];
  assign _03800_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2];
  assign _03801_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3];
  assign _03802_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4];
  assign _03803_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5];
  assign _03804_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6];
  assign _03805_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7];
  assign _03806_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set ;
  assign _03807_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 ;
  assign _03808_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 ;
  assign _03809_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk ;
  assign _03810_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk ;
  assign _03811_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 ;
  assign _03812_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 ;
  assign _03813_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 ;
  assign _03814_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 ;
  assign _03815_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0];
  assign _03816_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1];
  assign _03817_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2];
  assign _03818_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3];
  assign _03819_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4];
  assign _03820_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5];
  assign _03821_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6];
  assign _03822_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7];
  assign _03823_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0];
  assign _03824_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1];
  assign _03825_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2];
  assign _03826_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3];
  assign _03827_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4];
  assign _03828_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5];
  assign _03829_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6];
  assign _03830_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7];
  assign _03831_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0];
  assign _03832_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1];
  assign _03833_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2];
  assign _03834_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3];
  assign _03835_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4];
  assign _03836_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5];
  assign _03837_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6];
  assign _03838_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7];
  assign _03839_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0];
  assign _03840_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1];
  assign _03841_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2];
  assign _03842_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3];
  assign _03843_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4];
  assign _03844_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5];
  assign _03845_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6];
  assign _03846_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7];
  assign _03847_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0];
  assign _03848_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1];
  assign _03849_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2];
  assign _03850_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3];
  assign _03851_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4];
  assign _03852_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5];
  assign _03853_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6];
  assign _03854_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7];
  assign _03855_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0];
  assign _03856_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1];
  assign _03857_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2];
  assign _03858_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [3];
  assign _03859_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4];
  assign _03860_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [5];
  assign _03861_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6];
  assign _03862_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7];
  assign _03863_ = \u_8051_core.cy ;
  assign _03864_ = \u_8051_core.oc8051_alu1.srcAc ;
  assign _03865_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [5];
  assign _03866_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4];
  assign _03867_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3];
  assign _03868_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [2];
  assign _03869_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1];
  assign _03874_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [3];
  assign _03875_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [2];
  assign _03876_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [1];
  assign _03891_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [2];
  assign _03893_ = _03240_;
  assign _03894_ = \u_uart_core.u_rxfifo.full_q ;
  assign _03895_ = \u_uart_core.u_cfg.u_intr_bit2.data_out ;
  assign _03896_ = \u_uart_core.u_cfg.u_intr_bit1.data_out ;
  assign _03897_ = \u_uart_core.u_cfg.u_intr_bit0.data_out ;
  assign _03898_ = spi_so;
  assign _03899_ = \u_spi_core.u_spi_ctrl.shift_in ;
  assign _03900_ = \u_spi_core.u_spi_ctrl.shift_enb ;
  assign _03901_ = \u_spi_core.u_spi_ctrl.sck_out_en ;
  assign _03902_ = spi_sck;
  assign _03903_ = \u_spi_core.u_spi_ctrl.op_done ;
  assign _03904_ = \u_spi_core.u_spi_ctrl.load_byte ;
  assign _03905_ = _03320_;
  assign _03906_ = _03321_;
  assign _03907_ = \u_spi_core.u_spi_ctrl.cfg_dataout [8];
  assign _03908_ = \u_spi_core.u_spi_ctrl.cfg_dataout [9];
  assign _03909_ = \u_spi_core.u_spi_ctrl.cfg_dataout [10];
  assign _03910_ = \u_spi_core.u_spi_ctrl.cfg_dataout [11];
  assign _03911_ = \u_spi_core.u_spi_ctrl.cfg_dataout [12];
  assign _03912_ = \u_spi_core.u_spi_ctrl.cfg_dataout [13];
  assign _03913_ = \u_spi_core.u_spi_ctrl.cfg_dataout [14];
  assign _03914_ = \u_spi_core.u_spi_ctrl.cfg_dataout [15];
  assign _03915_ = \u_spi_core.u_spi_ctrl.cfg_dataout [24];
  assign _03916_ = \u_spi_core.u_spi_ctrl.cfg_dataout [25];
  assign _03917_ = \u_spi_core.u_spi_ctrl.cfg_dataout [26];
  assign _03918_ = \u_spi_core.u_spi_ctrl.cfg_dataout [27];
  assign _03919_ = \u_spi_core.u_spi_ctrl.cfg_dataout [28];
  assign _03920_ = \u_spi_core.u_spi_ctrl.cfg_dataout [29];
  assign _03921_ = \u_spi_core.u_spi_ctrl.cfg_dataout [30];
  assign _03922_ = \u_spi_core.u_spi_ctrl.cfg_dataout [31];
  assign _03923_ = \u_spi_core.u_spi_ctrl.byte_cnt [0];
  assign _03924_ = \u_spi_core.u_spi_ctrl.byte_cnt [1];
  assign _03925_ = \u_spi_core.u_spi_ctrl.byte_cnt [2];
  assign _03926_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03927_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03928_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03929_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03930_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03931_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03932_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03933_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03934_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03935_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03936_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03937_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03938_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03939_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03940_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03941_ = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03942_ = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out ;
  assign _03943_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03944_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03945_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03946_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03947_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03948_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03949_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03950_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03951_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03952_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03953_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03954_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03955_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03956_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03957_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03958_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03959_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _03960_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _03961_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _03962_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _03963_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _03964_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _03965_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _03966_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _03967_ = \u_eth_dut.u_mac_txfifo.full_q ;
  assign _03968_ = _03431_;
  assign _03969_ = \u_eth_dut.u_mac_rxfifo.full_q ;
  assign _03970_ = _03433_;
  assign _03971_ = \u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag ;
  assign _03972_ = \u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag ;
  assign _03973_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0];
  assign _03974_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1];
  assign _03975_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2];
  assign _03976_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg ;
  assign _03977_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg ;
  assign _03978_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch ;
  assign _03979_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg ;
  assign _03980_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg ;
  assign _03981_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel ;
  assign _03982_ = _03453_;
  assign _03983_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg ;
  assign _03984_ = _03455_;
  assign _03985_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0];
  assign _03986_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1];
  assign _03987_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2];
  assign _03988_ = \u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag ;
  assign _03989_ = \u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag ;
  assign _03990_ = \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx ;
  assign _03991_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1];
  assign _03992_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [0];
  assign _03993_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [1];
  assign _03994_ = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0];
  assign _03995_ = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1];
  assign _03996_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse ;
  assign _03997_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse ;
  assign _03998_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse ;
  assign _03999_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse ;
  assign _04000_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6];
  assign _04001_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7];
  assign _04002_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4];
  assign _04003_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5];
  assign _04004_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2];
  assign _04005_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3];
  assign _04006_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0];
  assign _04007_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1];
  assign _04008_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0];
  assign _04009_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1];
  assign _04010_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2];
  assign _04011_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3];
  assign _04012_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0];
  assign _04013_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1];
  assign _04014_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2];
  assign _04015_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3];
  assign _04016_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4];
  assign _04017_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5];
  assign _04018_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6];
  assign _04019_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7];
  assign _04020_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8];
  assign _04021_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9];
  assign _04022_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10];
  assign _04023_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11];
  assign _04024_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12];
  assign _04025_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13];
  assign _04026_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14];
  assign _04027_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [15];
  assign _04028_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out ;
  assign _04029_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04030_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04031_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04032_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04033_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04034_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04035_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04036_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04037_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04038_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04039_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04040_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04041_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04042_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04043_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04044_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04045_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04046_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04047_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04048_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04049_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04050_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04051_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04052_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04053_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04054_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04055_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04056_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04057_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04058_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04059_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04060_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04061_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04062_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04063_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04064_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04065_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04066_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04067_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04068_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04069_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04070_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04071_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04072_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04073_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04074_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04075_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04076_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04077_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out ;
  assign _04078_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04079_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04080_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04081_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04082_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04083_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04084_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04085_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04086_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04087_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04088_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04089_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04090_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04091_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04092_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04093_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04094_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04095_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04096_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04097_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04098_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04099_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04100_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04101_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04102_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04103_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04104_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04105_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04106_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04107_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04108_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04109_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04110_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04111_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04112_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04113_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04114_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04115_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04116_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04117_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04118_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04119_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04120_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04121_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04122_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04123_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04124_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04125_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04126_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04127_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04128_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04129_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04130_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04131_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04132_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04133_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04134_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04135_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04136_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04137_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04138_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04139_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04140_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04141_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04142_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04143_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04144_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04145_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04146_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04147_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04148_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04149_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04150_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04151_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04152_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04153_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04154_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04155_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04156_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04157_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04158_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04159_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04160_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04161_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04162_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04163_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04164_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04165_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04166_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04167_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04168_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04169_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04170_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04171_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04172_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04173_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04174_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04175_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04176_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04177_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04178_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04179_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04180_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04181_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04182_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04183_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun ;
  assign _04184_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg ;
  assign _04185_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs ;
  assign _04186_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn ;
  assign _04187_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0];
  assign _04188_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1];
  assign _04189_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2];
  assign _04190_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0];
  assign _04191_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1];
  assign _04192_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2];
  assign _04193_ = \u_eth_dut.u_eth_parser.tcpf ;
  assign _04194_ = \u_eth_dut.u_eth_parser.udpf ;
  assign _04195_ = \u_eth_dut.u_eth_parser.mac_sa_bc ;
  assign _04196_ = \u_eth_dut.u_eth_parser.mac_sa_match ;
  assign _04197_ = \u_eth_dut.u_eth_parser.mac_da_bc ;
  assign _04198_ = \u_eth_dut.u_eth_parser.mac_da_match ;
  assign _04199_ = \u_eth_dut.u_eth_parser.arpf ;
  assign _04200_ = \u_eth_dut.u_eth_parser.ipv4f ;
  assign _04201_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req ;
  assign _04202_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd ;
  assign _04203_ = _03790_;
  assign _04204_ = clkout;
  assign _04205_ = \u_clkgen.pll_done ;
  assign _04206_ = \u_clkgen.clkgen_ps [0];
  assign _04207_ = \u_clkgen.clkgen_ps [1];
  assign _04208_ = \u_clkgen.clkgen_ps [2];
  assign _04209_ = reset_out_n;
  assign _04210_ = _03797_;
  assign _04211_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set ;
  assign _04212_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 ;
  assign _04213_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 ;
  assign _04214_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk ;
  assign _04215_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk ;
  assign _04216_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 ;
  assign _04217_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 ;
  assign _04218_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 ;
  assign _04219_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 ;
  assign _04220_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0];
  assign _04221_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1];
  assign _04222_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2];
  assign _04223_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3];
  assign _04224_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4];
  assign _04225_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5];
  assign _04226_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6];
  assign _04227_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7];
  assign _04228_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0];
  assign _04229_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1];
  assign _04230_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2];
  assign _04231_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3];
  assign _04232_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4];
  assign _04233_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5];
  assign _04234_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6];
  assign _04235_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7];
  assign _04236_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0];
  assign _04237_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1];
  assign _04238_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2];
  assign _04239_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3];
  assign _04240_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4];
  assign _04241_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5];
  assign _04242_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6];
  assign _04243_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7];
  assign _04244_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0];
  assign _04245_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1];
  assign _04246_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2];
  assign _04247_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3];
  assign _04248_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4];
  assign _04249_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5];
  assign _04250_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6];
  assign _04251_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7];
  assign _04252_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0];
  assign _04253_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1];
  assign _04254_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2];
  assign _04255_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3];
  assign _04256_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4];
  assign _04257_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5];
  assign _04258_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6];
  assign _04259_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7];
  assign _04260_ = \u_8051_core.cy ;
  assign _04261_ = \u_8051_core.oc8051_alu1.srcAc ;
  assign _04262_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [5];
  assign _04263_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4];
  assign _04264_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3];
  assign _04265_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [2];
  assign _04266_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1];
  assign _04267_ = _03870_;
  assign _04268_ = _03871_;
  assign _04269_ = _03872_;
  assign _04270_ = _03873_;
  assign _04271_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [3];
  assign _04272_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [2];
  assign _04273_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [1];
  assign _04274_ = _03877_;
  assign _04275_ = _03878_;
  assign _04276_ = _03879_;
  assign _04277_ = _03880_;
  assign _04278_ = _03881_;
  assign _04279_ = _03882_;
  assign _04280_ = _03883_;
  assign _04281_ = _03884_;
  assign _04282_ = _03885_;
  assign _04283_ = _03886_;
  assign _04284_ = _03887_;
  assign _04285_ = _03888_;
  assign _04286_ = _03889_;
  assign _04287_ = _03890_;
  assign _04288_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [2];
  assign _04289_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [0];
  assign _04290_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [7];
  assign _04291_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [6];
  assign _04292_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [5];
  assign _04293_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [4];
  assign _04294_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [3];
  assign _04295_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [2];
  assign _04296_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [1];
  assign _04297_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [0];
  assign _04298_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  assign _04299_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  assign _04300_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tr1 ;
  assign _04301_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tr0 ;
  assign _04302_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1];
  assign _04303_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0];
  assign _04304_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  assign _04305_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  assign _04306_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [7];
  assign _04307_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [6];
  assign _04308_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [5];
  assign _04309_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [4];
  assign _04310_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3];
  assign _04311_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2];
  assign _04312_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1];
  assign _04313_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0];
  assign _04314_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc ;
  assign _04315_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [0];
  assign _04316_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [0];
  assign _04317_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0];
  assign _04318_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [1];
  assign _04319_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7];
  assign _04320_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [6];
  assign _04321_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [5];
  assign _04322_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [4];
  assign _04323_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3];
  assign _04324_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2];
  assign _04325_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1];
  assign _04326_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0];
  assign _04327_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [7];
  assign _04328_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [6];
  assign _04329_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [5];
  assign _04330_ = _03892_;
  assign _04331_ = _03240_;
  assign _04332_ = \u_uart_core.u_rxfifo.full_q ;
  assign _04333_ = \u_uart_core.u_cfg.u_intr_bit2.data_out ;
  assign _04334_ = \u_uart_core.u_cfg.u_intr_bit1.data_out ;
  assign _04335_ = \u_uart_core.u_cfg.u_intr_bit0.data_out ;
  assign _04336_ = spi_so;
  assign _04337_ = \u_spi_core.u_spi_ctrl.shift_in ;
  assign _04338_ = \u_spi_core.u_spi_ctrl.shift_enb ;
  assign _04339_ = \u_spi_core.u_spi_ctrl.sck_out_en ;
  assign _04340_ = spi_sck;
  assign _04341_ = \u_spi_core.u_spi_ctrl.op_done ;
  assign _04342_ = \u_spi_core.u_spi_ctrl.load_byte ;
  assign _04343_ = _03320_;
  assign _04344_ = _03321_;
  assign _04345_ = \u_spi_core.u_spi_ctrl.cfg_dataout [8];
  assign _04346_ = \u_spi_core.u_spi_ctrl.cfg_dataout [9];
  assign _04347_ = \u_spi_core.u_spi_ctrl.cfg_dataout [10];
  assign _04348_ = \u_spi_core.u_spi_ctrl.cfg_dataout [11];
  assign _04349_ = \u_spi_core.u_spi_ctrl.cfg_dataout [12];
  assign _04350_ = \u_spi_core.u_spi_ctrl.cfg_dataout [13];
  assign _04351_ = \u_spi_core.u_spi_ctrl.cfg_dataout [14];
  assign _04352_ = \u_spi_core.u_spi_ctrl.cfg_dataout [15];
  assign _04353_ = \u_spi_core.u_spi_ctrl.byte_cnt [0];
  assign _04354_ = \u_spi_core.u_spi_ctrl.byte_cnt [1];
  assign _04355_ = \u_spi_core.u_spi_ctrl.byte_cnt [2];
  assign _04356_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04357_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04358_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04359_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04360_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04361_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04362_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04363_ = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04364_ = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out ;
  assign _04365_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04366_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04367_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04368_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04369_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04370_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04371_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04372_ = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04373_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04374_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04375_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04376_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04377_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04378_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04379_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04380_ = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04381_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04382_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04383_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04384_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04385_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04386_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04387_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04388_ = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04389_ = \u_eth_dut.u_mac_txfifo.full_q ;
  assign _04390_ = _03431_;
  assign _04391_ = \u_eth_dut.u_mac_rxfifo.full_q ;
  assign _04392_ = _03433_;
  assign _04393_ = \u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag ;
  assign _04394_ = \u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag ;
  assign _04395_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0];
  assign _04396_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1];
  assign _04397_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2];
  assign _04398_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg ;
  assign _04399_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg ;
  assign _04400_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch ;
  assign _04401_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg ;
  assign _04402_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg ;
  assign _04403_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel ;
  assign _04404_ = _03453_;
  assign _04405_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg ;
  assign _04406_ = _03455_;
  assign _04407_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0];
  assign _04408_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1];
  assign _04409_ = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2];
  assign _04410_ = \u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag ;
  assign _04411_ = \u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag ;
  assign _04412_ = \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx ;
  assign _04413_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1];
  assign _04414_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [0];
  assign _04415_ = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in [1];
  assign _04416_ = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0];
  assign _04417_ = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1];
  assign _04418_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse ;
  assign _04419_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse ;
  assign _04420_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse ;
  assign _04421_ = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse ;
  assign _04422_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6];
  assign _04423_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7];
  assign _04424_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4];
  assign _04425_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5];
  assign _04426_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2];
  assign _04427_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3];
  assign _04428_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0];
  assign _04429_ = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1];
  assign _04430_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0];
  assign _04431_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1];
  assign _04432_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2];
  assign _04433_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3];
  assign _04434_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out ;
  assign _04435_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04436_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04437_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04438_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04439_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04440_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04441_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04442_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04443_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04444_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04445_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04446_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04447_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04448_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04449_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04450_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04451_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04452_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04453_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04454_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04455_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04456_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04457_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04458_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04459_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04460_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04461_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04462_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04463_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04464_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04465_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04466_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04467_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04468_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04469_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04470_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04471_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04472_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04473_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04474_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04475_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out ;
  assign _04476_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04477_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04478_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04479_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04480_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04481_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04482_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04483_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04484_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04485_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04486_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04487_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04488_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04489_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04490_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04491_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04492_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04493_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04494_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04495_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04496_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04497_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04498_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04499_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04500_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04501_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04502_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04503_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04504_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04505_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04506_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04507_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04508_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04509_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04510_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04511_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04512_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04513_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04514_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04515_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04516_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04517_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04518_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04519_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04520_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04521_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04522_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04523_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04524_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04525_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04526_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04527_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04528_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04529_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04530_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04531_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04532_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04533_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04534_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04535_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04536_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04537_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04538_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04539_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04540_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04541_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04542_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04543_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04544_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04545_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04546_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04547_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04548_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04549_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04550_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04551_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04552_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04553_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04554_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04555_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04556_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04557_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04558_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04559_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04560_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04561_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04562_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04563_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out ;
  assign _04564_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out ;
  assign _04565_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out ;
  assign _04566_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out ;
  assign _04567_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out ;
  assign _04568_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out ;
  assign _04569_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04570_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04571_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out ;
  assign _04572_ = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out ;
  assign _04573_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun ;
  assign _04574_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg ;
  assign _04575_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs ;
  assign _04576_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn ;
  assign _04577_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0];
  assign _04578_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1];
  assign _04579_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2];
  assign _04580_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [0];
  assign _04581_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [1];
  assign _04582_ = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [2];
  assign _04583_ = \u_eth_dut.u_eth_parser.tcpf ;
  assign _04584_ = \u_eth_dut.u_eth_parser.udpf ;
  assign _04585_ = \u_eth_dut.u_eth_parser.mac_sa_bc ;
  assign _04586_ = \u_eth_dut.u_eth_parser.mac_sa_match ;
  assign _04587_ = \u_eth_dut.u_eth_parser.mac_da_bc ;
  assign _04588_ = \u_eth_dut.u_eth_parser.mac_da_match ;
  assign _04589_ = \u_eth_dut.u_eth_parser.arpf ;
  assign _04590_ = \u_eth_dut.u_eth_parser.ipv4f ;
  assign _04591_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req ;
  assign _04592_ = \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd ;
  assign _04593_ = _03790_;
  assign _04594_ = clkout;
  assign _04595_ = \u_clkgen.pll_done ;
  assign _04596_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set ;
  assign _04597_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 ;
  assign _04598_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 ;
  assign _04599_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk ;
  assign _04600_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk ;
  assign _04601_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 ;
  assign _04602_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 ;
  assign _04603_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 ;
  assign _04604_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 ;
  assign _04605_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0];
  assign _04606_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1];
  assign _04607_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2];
  assign _04608_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3];
  assign _04609_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4];
  assign _04610_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5];
  assign _04611_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6];
  assign _04612_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7];
  assign _04613_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0];
  assign _04614_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1];
  assign _04615_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2];
  assign _04616_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3];
  assign _04617_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4];
  assign _04618_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5];
  assign _04619_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6];
  assign _04620_ = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7];
  assign _04621_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0];
  assign _04622_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1];
  assign _04623_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2];
  assign _04624_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3];
  assign _04625_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4];
  assign _04626_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5];
  assign _04627_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6];
  assign _04628_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7];
  assign _04629_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0];
  assign _04630_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1];
  assign _04631_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2];
  assign _04632_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3];
  assign _04633_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4];
  assign _04634_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5];
  assign _04635_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6];
  assign _04636_ = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7];
  assign _04637_ = \u_8051_core.cy ;
  assign _04638_ = \u_8051_core.oc8051_alu1.srcAc ;
  assign _04639_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [5];
  assign _04640_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4];
  assign _04641_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3];
  assign _04642_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [2];
  assign _04643_ = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1];
  assign _04644_ = _03870_;
  assign _04645_ = _03871_;
  assign _04646_ = _03872_;
  assign _04647_ = _03873_;
  assign _04648_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [3];
  assign _04649_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [2];
  assign _04650_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out [1];
  assign _04651_ = _03877_;
  assign _04652_ = _03878_;
  assign _04653_ = _03879_;
  assign _04654_ = _03880_;
  assign _04655_ = _03881_;
  assign _04656_ = _03882_;
  assign _04657_ = _03883_;
  assign _04658_ = _03884_;
  assign _04659_ = _03885_;
  assign _04660_ = _03886_;
  assign _04661_ = _03887_;
  assign _04662_ = _03888_;
  assign _04663_ = _03889_;
  assign _04664_ = _03890_;
  assign _04665_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [2];
  assign _04666_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out [0];
  assign _04667_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [7];
  assign _04668_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [6];
  assign _04669_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [5];
  assign _04670_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [4];
  assign _04671_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [3];
  assign _04672_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [2];
  assign _04673_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [1];
  assign _04674_ = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out [0];
  assign _04675_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  assign _04676_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  assign _04677_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tr1 ;
  assign _04678_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tr0 ;
  assign _04679_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1];
  assign _04680_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0];
  assign _04681_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  assign _04682_ = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  assign _04683_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [7];
  assign _04684_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [6];
  assign _04685_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [5];
  assign _04686_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [4];
  assign _04687_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3];
  assign _04688_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2];
  assign _04689_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1];
  assign _04690_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0];
  assign _04691_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc ;
  assign _04692_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [0];
  assign _04693_ = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [0];
  assign _04694_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7];
  assign _04695_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [6];
  assign _04696_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [5];
  assign _04697_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [4];
  assign _04698_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3];
  assign _04699_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2];
  assign _04700_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1];
  assign _04701_ = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0];
  assign _04702_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [7];
  assign _04703_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [6];
  assign _04704_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [4];
  assign _04705_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [3];
  assign _04706_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [2];
  assign _04707_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [1];
  assign _04708_ = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [0];
  assign _04709_ = \u_8051_core.oc8051_memory_interface1.pc_buf [0];
  assign _04710_ = \u_8051_core.oc8051_memory_interface1.pc_buf [1];
  assign _04711_ = \u_8051_core.oc8051_memory_interface1.istb_t ;
  assign _04712_ = \u_8051_core.oc8051_memory_interface1.int_ack_t ;
  assign _04713_ = \u_8051_core.oc8051_memory_interface1.imem_wait ;
  assign _04714_ = \u_8051_core.oc8051_memory_interface1.iadr_t [8];
  assign _04715_ = \u_8051_core.oc8051_memory_interface1.iadr_t [9];
  assign _04716_ = \u_8051_core.oc8051_memory_interface1.iadr_t [10];
  assign _04717_ = \u_8051_core.oc8051_memory_interface1.iadr_t [11];
  assign _04718_ = \u_8051_core.oc8051_memory_interface1.iadr_t [12];
  assign _04719_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [0];
  assign _04720_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [1];
  assign _04721_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [2];
  assign _04722_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [3];
  assign _04723_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [4];
  assign _04724_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [5];
  assign _04725_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [6];
  assign _04726_ = \u_8051_core.oc8051_memory_interface1.ddat_ir [7];
  assign _04727_ = \u_8051_core.oc8051_memory_interface1.cdata [0];
  assign _04728_ = \u_8051_core.oc8051_memory_interface1.cdata [1];
  assign _04729_ = \u_8051_core.oc8051_memory_interface1.cdata [2];
  assign _04730_ = \u_8051_core.oc8051_memory_interface1.cdata [3];
  assign _04731_ = \u_8051_core.oc8051_memory_interface1.cdata [4];
  assign _04732_ = \u_8051_core.oc8051_memory_interface1.cdata [5];
  assign _04733_ = \u_8051_core.oc8051_memory_interface1.cdata [6];
  assign _04734_ = \u_8051_core.oc8051_memory_interface1.cdata [7];
  assign _04735_ = \u_8051_core.oc8051_indi_addr1.buff[7] [0];
  assign _04736_ = \u_8051_core.oc8051_indi_addr1.buff[7] [1];
  assign _04737_ = \u_8051_core.oc8051_indi_addr1.buff[7] [2];
  assign _04738_ = \u_8051_core.oc8051_indi_addr1.buff[7] [3];
  assign _04739_ = \u_8051_core.oc8051_indi_addr1.buff[7] [4];
  assign _04740_ = \u_8051_core.oc8051_indi_addr1.buff[7] [5];
  assign _04741_ = \u_8051_core.oc8051_indi_addr1.buff[7] [6];
  assign _04742_ = \u_8051_core.oc8051_indi_addr1.buff[7] [7];
  assign _04743_ = \u_8051_core.oc8051_indi_addr1.buff[6] [0];
  assign _04744_ = \u_8051_core.oc8051_indi_addr1.buff[6] [1];
  assign _04745_ = \u_8051_core.oc8051_indi_addr1.buff[6] [2];
  assign _04746_ = \u_8051_core.oc8051_indi_addr1.buff[6] [3];
  assign _04747_ = \u_8051_core.oc8051_indi_addr1.buff[6] [4];
  assign _04748_ = \u_8051_core.oc8051_indi_addr1.buff[6] [5];
  assign _04749_ = \u_8051_core.oc8051_indi_addr1.buff[6] [6];
  assign _04750_ = \u_8051_core.oc8051_indi_addr1.buff[6] [7];
  assign _04751_ = \u_8051_core.oc8051_indi_addr1.buff[5] [0];
  assign _04752_ = \u_8051_core.oc8051_indi_addr1.buff[5] [1];
  assign _04753_ = \u_8051_core.oc8051_indi_addr1.buff[5] [2];
  assign _04754_ = \u_8051_core.oc8051_indi_addr1.buff[5] [3];
  assign _04755_ = \u_8051_core.oc8051_indi_addr1.buff[5] [4];
  assign _04756_ = \u_8051_core.oc8051_indi_addr1.buff[5] [5];
  assign _04757_ = \u_8051_core.oc8051_indi_addr1.buff[5] [6];
  assign _04758_ = \u_8051_core.oc8051_indi_addr1.buff[5] [7];
  assign { _04759_[13], _04759_[0] } = { 1'h0, \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0] };
  assign { _04760_[16], _04760_[4:0] } = { 1'h0, _04759_[4:1], \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0] };
  assign _04761_[11:1] = \u_eth_dut.u_eth_parser.bcnt [11:1];
  assign _04762_[0] = _04761_[0];
  assign _04763_[0] = \u_eth_dut.u_mac_rxfifo.rd_ptr_inc [0];
  assign _04764_[0] = \u_eth_dut.u_mac_txfifo.rd_ptr_inc [0];
  assign _04765_[0] = \u_uart_core.u_rxfifo.rd_ptr_inc [0];
  assign _04766_[7:0] = emulate_reset_emu_arst_new_data_20655;
  assign { _04769_[16], _04769_[7:0] } = { _04766_[8], emulate_reset_emu_arst_new_data_20655 };
  assign _04770_[0] = _04768_;
  assign MDC = 1'hx;
  assign MDIO = 1'h0;
  assign phy_rx_dv = 1'hx;
  assign phy_rxd = 8'hxx;
  assign phy_txd = { \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse  };
  assign spi_cs_n[3:2] = 2'h3;
  assign \u_8051_core.oc8051_alu1.clk  = clkout;
  assign \u_8051_core.oc8051_alu1.oc8051_div1.clk  = clkout;
  assign \u_8051_core.oc8051_alu1.oc8051_mul1.clk  = clkout;
  assign \u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul [15:14] = 2'hx;
  assign \u_8051_core.oc8051_alu_src_sel1.clk  = clkout;
  assign \u_8051_core.oc8051_decoder1.clk  = clkout;
  assign \u_8051_core.oc8051_decoder1.op1_c [0] = \u_8051_core.oc8051_indi_addr1.sel ;
  assign \u_8051_core.oc8051_indi_addr1.clk  = clkout;
  assign \u_8051_core.oc8051_memory_interface1.clk  = clkout;
  assign { \u_8051_core.oc8051_memory_interface1.iadr_t [15:13], \u_8051_core.oc8051_memory_interface1.iadr_t [7:0] } = 11'hx00;
  assign { \u_8051_core.oc8051_memory_interface1.int_vec_buff [7:6], \u_8051_core.oc8051_memory_interface1.int_vec_buff [2], \u_8051_core.oc8051_memory_interface1.int_vec_buff [0] } = { 3'h0, \u_8051_core.oc8051_memory_interface1.int_vec_buff [1] };
  assign \u_8051_core.oc8051_ram_top1.clk  = clkout;
  assign \u_8051_core.oc8051_ram_top1.oc8051_idata.clk  = clkout;
  assign \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr [7] = \u_8051_core.oc8051_memory_interface1.rd_addr [7];
  assign \u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr [7] = \u_8051_core.oc8051_indi_addr1.wr_addr [7];
  assign \u_8051_core.oc8051_sfr1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_acc1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_b_register.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_dptr1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_int1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [1] = 1'h0;
  assign \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [1] = 1'h0;
  assign { \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [7:6], \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [2:0] } = { 3'h0, \u_8051_core.intr , \u_8051_core.intr  };
  assign \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [3:2] = { \u_8051_core.oc8051_sfr1.oc8051_int1.tr1 , \u_8051_core.oc8051_sfr1.oc8051_int1.tr0  };
  assign \u_8051_core.oc8051_sfr1.oc8051_ports1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_psw1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_psw1.data [7:6] = { \u_8051_core.cy , \u_8051_core.oc8051_alu1.srcAc  };
  assign \u_8051_core.oc8051_sfr1.oc8051_sp1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_tc1.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_tc21.clk  = clkout;
  assign \u_8051_core.oc8051_sfr1.oc8051_tc21.t2con  = { \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk , \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 , \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2  };
  assign \u_clkgen.gen_resetn  = reset_out_n;
  assign \u_clkgen.u_appclk.low_count  = clkout;
  assign \u_clkgen.u_appclk.mclk_div  = clkout;
  assign \u_clkgen.u_uart_clk.low_count  = { 1'h0, clkout };
  assign \u_clkgen.u_uart_clk.mclk_div  = clkout;
  assign \u_eth_dut.m_g_dpath_ctrl.clk  = clkout;
  assign \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [1:0] = 2'hx;
  assign \u_eth_dut.u_eth_parser.pkt_status [15:6] = 10'b000000000x;
  assign \u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st [3:0] = 4'h0;
  assign \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st [11:3] = 9'h000;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.clk  = clkout;
  assign \u_eth_dut.u_mac_core.u_mii_intf.phy_tx_en  = phy_tx_en;
  assign \u_eth_dut.u_mac_core.u_mii_intf.phy_txd  = { \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse , \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse  };
  assign \u_eth_dut.u_mac_core.u_mii_intf.rx_dfl_dn_reg  = 1'h0;
  assign \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [0] = \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx ;
  assign { \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [18:12], \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st [10:8] } = 10'h000;
  assign \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts  = { 19'bxxxxxxxxxxxxxxxx000, \u_eth_dut.u_mac_core.rx_sts_len_mismatch_o , 1'h0, \u_eth_dut.u_mac_core.rx_sts_large_pkt_o , 2'hx, \u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o , \u_eth_dut.u_mac_core.rx_sts_crc_err_o , \u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o , 2'b0x, \u_eth_dut.u_mac_core.rx_sts_frm_length_err_o , 2'h0 };
  assign \u_eth_dut.u_mac_rxfifo.rd_ptr [5] = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5];
  assign \u_eth_dut.u_mac_rxfifo.wr_ptr [5] = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5];
  assign \u_eth_dut.u_mac_txfifo.rd_ptr [5] = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5];
  assign \u_eth_dut.u_mac_txfifo.wr_ptr [5] = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [5];
  assign \u_spi_core.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_ctrl_req.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.clk  = clkout;
  assign \u_spi_core.u_spi_ctrl.clk  = clkout;
  assign \u_spi_core.u_spi_ctrl.sck_int  = spi_sck;
  assign \u_spi_core.u_spi_ctrl.spiif_cs [3] = 1'h0;
  assign \u_spi_core.u_spi_if.clk  = clkout;
  assign \u_spi_core.u_spi_if.so  = spi_so;
  assign \u_uart_core.u_cfg.reg_out [31:5] = 27'h0000000;
  assign \u_uart_core.u_cfg.reg_rdata [31:5] = 27'h0000000;
  assign \u_uart_core.u_cfg.u_intr_bit0.clk  = clkout;
  assign \u_uart_core.u_cfg.u_intr_bit1.clk  = clkout;
  assign \u_uart_core.u_cfg.u_intr_bit2.clk  = clkout;
  assign \u_uart_core.u_cfg.u_uart_ctrl_be0.clk  = clkout;
  assign \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.clk  = clkout;
  assign \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.clk  = clkout;
  assign \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.clk  = clkout;
  assign \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.clk  = clkout;
  assign \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.clk  = clkout;
  assign \u_uart_core.u_rxfifo.rd_ptr [4] = \u_uart_core.u_rxfifo.grey_rd_ptr [4];
  assign \u_uart_core.u_rxfifo.wr_ptr [4] = \u_uart_core.u_rxfifo.grey_wr_ptr [4];
  assign \u_uart_core.u_txfifo.grey_wr_ptr  = \u_uart_core.u_rxfifo.grey_rd_ptr ;
  assign \u_uart_core.u_txfifo.sync_wr_ptr_0  = \u_uart_core.u_rxfifo.sync_rd_ptr_0 ;
  assign \u_uart_core.u_txfifo.sync_wr_ptr_1  = \u_uart_core.u_rxfifo.sync_rd_ptr_1 ;
  assign \u_uart_core.u_txfifo.wr_ptr  = { \u_uart_core.u_rxfifo.grey_rd_ptr [4], \u_uart_core.u_rxfifo.rd_ptr [3:0] };
  assign \u_uart_core.u_txfsm.divcnt  = \u_uart_core.u_rxfsm.offset ;
  assign \u_uart_core.u_txfsm.so  = so;
  assign \u_wb_crossbar.clk  = clkout;
  assign { \u_wb_crossbar.master_mx_id[0] [31:20], \u_wb_crossbar.master_mx_id[0] [18:16], \u_wb_crossbar.master_mx_id[0] [6:5], \u_wb_crossbar.master_mx_id[0] [2:1] } = 19'bxxxxxxxxxxxx0000000;
  assign \u_wb_crossbar.slave_mx_id[1] [2] = 1'h0;
  assign \u_wb_crossbar.slave_mx_id[2] [2] = 1'h0;
  assign \u_wb_crossbar.slave_mx_id[3] [2] = 1'h0;
  assign \u_wb_crossbar.slave_mx_id[4] [2] = 1'h0;
  assign { \u_wb_crossbar.wbd_dout_master [95:64], \u_wb_crossbar.wbd_dout_master [31:0] } = { ext_reg_rdata, 32'hxxxxxxxx };
  assign { \u_wb_crossbar.wbd_taddr_master [19:15], \u_wb_crossbar.wbd_taddr_master [11:0] } = { 5'h00, ext_reg_tid, 3'h0, wbgt_taddr, 3'h0, \u_wb_gmac_rx.wbo_we  };
  assign \u_wb_gmac_rx.clk  = clkout;
  assign \u_wb_gmac_rx.wbo_be [0] = \u_wb_gmac_rx.wbo_we ;
  assign \u_wb_gmac_rx.wbo_stb  = \u_wb_gmac_rx.wbo_cyc ;
  assign \u_wb_gmac_rx.wbo_taddr  = { 3'h0, \u_wb_gmac_rx.wbo_we  };
  assign \u_wb_gmac_tx.clk  = clkout;
  assign { \u_wb_gmac_tx.mem_addr [15], \u_wb_gmac_tx.mem_addr [1:0] } = 3'bx00;
  assign \u_wb_gmac_tx.wbo_be  = { wbgt_taddr, wbgt_taddr, wbgt_taddr, wbgt_taddr };
  assign \u_wb_gmac_tx.wbo_stb  = \u_wb_gmac_tx.wbo_cyc ;
  assign \u_wb_gmac_tx.wbo_taddr  = { 3'h0, wbgt_taddr };
  assign { wb_xram_adr[15], wb_xram_adr[1:0] } = 3'h0;
  assign wb_xram_cyc = 1'hx;
  assign wb_xram_err = 1'hx;
  assign wb_xrom_adr[15:13] = 3'h0;
  assign wb_xrom_cyc = 1'hx;
  assign wb_xrom_err = 1'hx;
endmodule
