
<html><head><title>Virtuoso Power Manager</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-09-08" />
<meta name="CreateTime" content="1694169243" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that specifies the power intent information of the designs" />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Virtuoso Power Manager" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-08" />
<meta name="ModifiedTime" content="1694169243" />
<meta name="NextFile" content="Getting_Started_re_vpm_license_req.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="vpmTOC.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Virtuoso Power Manager" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Power Manager" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vpmIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="vpmTOC.html" title="Contents">Contents</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Getting_Started_re_vpm_license_req.html" title="Licensing Requirements of Virtuoso Power Manager">Licensing Requirements of Virt ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="74586"></a>Virtuoso Power Manager<hr />
</h1>
<p>
<a id="pgfId-929934"></a>Virtuoso Power Manager provides an interface to specify, import, and export low power intent for designs. It provides the capability to perform static low power verification on designs by using Conformal Low Power (CLP) integration with Virtuoso and supports analog, digital, and mixed-signal implementations. </p>
<p>
<a id="pgfId-929936"></a>Power Manager, by using the import flow, can annotate and stitch the top-down power connectivity for a hierarchical design by using the connectivity model for inherited connections. Using the export flow, you can extract the power intent of a fully connected design schematic. You can also generate a Liberty-based macro cell for custom blocks using Power Manager for full-chip power intent verification.</p>
<p>
<a id="pgfId-933223"></a>When using special power-saving techniques for efficient power consumption, you often implement stringent power schemes throughout the design that add to the overall complexity while verifying the design. In addition, there are design scenarios that should be verified for the correct functioning of a circuit, for example, the correct biasing of MOS devices. To reduce the complexity, you should be able to perform a few basic-to advanced-level circuit design checks on schematic designs. The In-Design Checks feature in Power Manager provides such static checks that do not require circuit simulation. </p>

<p>
<a id="pgfId-927576"></a>An important consideration in IC design is to conserve power. Designers use special power saving techniques to achieve this objective. Some examples of these techniques include:</p>
<ul><li>
<a id="pgfId-927579"></a>Supplying different voltages for different groups of cells, therefore, creating multiple power domains.</li><li>
<a id="pgfId-927580"></a>Using low power special cells to switch between the power-supply levels or to shut off groups of cells during specific periods of circuit activity, in turn, creating different power modes.</li></ul>

<p>
<a id="pgfId-927582"></a>The definitions of the power domains, power modes, and low power special cells specify the power intent for a design. When you create a design that has some low power design techniques applied, you should be able to:</p>
<ul><li>
<a id="pgfId-927584"></a>Package and export the power intent along with the design by extracting the same from a hierarchical schematic.</li><li>
<a id="pgfId-927585"></a>Verify the power intent of the design along with the functionality before it is further instantiated in other designs.</li><li>
<a id="pgfId-927586"></a>Import an existing power intent and annotate it on the hierarchical schematic in terms of a completely resolved top-down power connectivity.</li></ul>


<p>
<a id="pgfId-924057"></a>Power Manager addresses the need for the creation and verification of power-aware designs, including validating power intent changes during IP authoring. It provides the capability to annotate the design&#39;s power intent-related issues on the schematic. Therefore, it helps in the timely correction of power-related violations in the design.</p>
<p>
<a id="pgfId-925189"></a>Use Power Manager to specify, import, extract, and export the low power intent for designs. You can capture the power intent for the design (including its submodules) and map the power domains of an IP block with the domains of the designs. This helps in integrating an IP in the design.</p>

<p>
<a id="pgfId-925210"></a></p>
<div class="webflare-div-image">
<img width="668" height="423" src="images/Getting_Started-2.gif" /></div>

<p>
<a id="pgfId-924052"></a>Power intent definition at the design level is needed to connect IP blocks, which could be empty, partially complete, or non-structural, to top-level power ground (PG) pins. This definition, along with incremental change in power intent resulting from design edits, can be exported. </p>
<p>
<a id="pgfId-933288"></a>Low power verification is required to ensure structural and electrical accuracy for mixed-signal designs. Native low power checks within the Virtuoso Power Manager environment help in detecting low power violations during the IP authoring stage. The early feedback saves iterations later in the cycle. In-design checks work at the device level and enable the structural verification of custom AMS blocks. These are static circuit checks, which can be performed to fix design issues before proceeding to the dynamic verification (simulation) stage. The checks are performed after voltage propagation is done on the topology of a circuit. The voltage propagation does not require a transient simulation; therefore, a static check is faster than a dynamic check. </p>

<p>
<a id="pgfId-933312"></a>In-design checks are targeted to provide hints to designers about various low power and structural discrepancies in the design and help in improving the efficiency of the design development cycle by reporting design issues that can be fixed while the schematic design is still under development. </p>

<p>
<a id="pgfId-933307"></a>Verification can happen early in the design cycle and natively within the Virtuoso environment without invoking other tools; therefore, no data sharing or data translation occurs between tools. All formats are supported for checks, such as 1801, Liberty, or dotlib. Inherited and global power supply connections are also supported. In-Design Checks are applicable to discrete devices. The checks also work on hierarchical and read-only designs.</p>
<p>
<a id="pgfId-928036"></a>You can start Virtuoso Power Manager by clicking <em>Power Manager</em> from the <em>Launch</em> menu.</p>

<p>
<a id="pgfId-928144"></a></p>
<div class="webflare-div-image">
<img width="668" height="228" src="images/Getting_Started-3.gif" /></div>

<p>
<a id="pgfId-928126"></a>The Power Manager workspace window is opened.</p>

<p>
<a id="pgfId-934747"></a></p>
<div class="webflare-div-image">
<img width="668" height="144" src="images/Getting_Started-4.gif" /></div>
<h4><em>
<a id="pgfId-934751"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934835"></a><a href="Getting_Started_re_vpm_license_req.html#18453">Licensing Requirements of Virtuoso Power Manager</a></p>
<p>
<a id="pgfId-934576"></a><a href="Getting_Started_re_power_mgr_toolbar.html#85453">Power Manager Toolbar</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="vpmTOC.html" id="prev" title="Contents">Contents</a></em></b><b><em><a href="Getting_Started_re_vpm_license_req.html" id="nex" title="Licensing Requirements of Virtuoso Power Manager">Licensing Requirements of Virt ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>