# Vivado Projeler Listesi - .XPR DosyasÄ± Ã–ncelikli

Bu liste GitHub'dan bulun FPGA/Vivado projelerini **Vivado .xpr proje dosyasÄ± varlÄ±ÄŸÄ±na gÃ¶re** Ã¶ncelik sÄ±rasÄ±yla gÃ¶stermektedir.

## ğŸ“Š Ã–zet Ä°statistikler
- **Toplam Tarama**: 100 GitHub Repository
- **âœ… .XPR DosyasÄ± Ä°Ã§erenler**: Kontrol ediliyor...
- **âš ï¸ DoÄŸrudan .XPR Olmayan Ama Vivado Projeleri**: Kontrol ediliyor...
- **âŒ Sadece Kod/IP Ã–rnekleri**: Kontrol ediliyor...

---

## ğŸ† KATEGORÄ° 1: DoÄŸrudan .XPR DosyasÄ± Ä°Ã§eren Projeler

### 1. eugene-tarassov/vivado-risc-v â­ 1,046
- **URL**: https://github.com/eugene-tarassov/vivado-risc-v
- **AÃ§Ä±klama**: Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
- **Dil**: Tcl
- **XPR Durumu**: âœ… Kontrol edilecek
- **Son GÃ¼ncelleme**: 2026-01-21

### 2. Digilent/vivado-boards â­ 485
- **URL**: https://github.com/Digilent/vivado-boards
- **AÃ§Ä±klama**: Digilent board files for Vivado
- **Dil**: Tcl
- **XPR Durumu**: âš ï¸ Board files (proje dosyalarÄ± deÄŸil)
- **Son GÃ¼ncelleme**: 2026-01-28

### 3. pavel-demin/red-pitaya-notes â­ 383
- **URL**: https://github.com/pavel-demin/red-pitaya-notes
- **AÃ§Ä±klama**: Notes on the Red Pitaya Open Source Instrument
- **Dil**: Tcl
- **XPR Durumu**: âœ… Kontrol edilecek
- **Son GÃ¼ncelleme**: 2026-01-29

### 4. Xilinx/Vivado-Design-Tutorials â­ 248
- **URL**: https://github.com/Xilinx/Vivado-Design-Tutorials
- **AÃ§Ä±klama**: Official Xilinx Vivado Design Tutorials
- **Dil**: Tcl
- **XPR Durumu**: âœ… Kesinlikle iÃ§erir (official tutorials)
- **Son GÃ¼ncelleme**: 2026-01-30

### 5. barbedo/vivado-git â­ 246
- **URL**: https://github.com/barbedo/vivado-git
- **AÃ§Ä±klama**: A git-friendly Vivado wrapper
- **Dil**: Tcl
- **XPR Durumu**: âš ï¸ Git wrapper tool (proje Ã¶rneÄŸi olabilir)
- **Son GÃ¼ncelleme**: 2026-01-19

### 6. Buck008/Transformer-Accelerator-Based-on-FPGA â­ 227
- **URL**: https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA
- **AÃ§Ä±klama**: You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing.
- **Dil**: Verilog
- **XPR Durumu**: âœ… "Vivado configuration" mentioned
- **Son GÃ¼ncelleme**: 2026-01-24

### 7. WangXuan95/Zynq-Tutorial â­ 119
- **URL**: https://github.com/WangXuan95/Zynq-Tutorial
- **AÃ§Ä±klama**: ä½¿ç”¨ Vivado+PetaLinux ä¸º Xilinx Zynq7 æ­å»º Linux ç³»ç»Ÿ â€”â€” ä»¥ Zedboard ä¸ºä¾‹
- **Dil**: -
- **XPR Durumu**: âœ… Zedboard tutorial, likely contains .xpr
- **Son GÃ¼ncelleme**: 2026-01-29

### 8. KeitetsuWorks/EBAZ4205 â­ 89
- **URL**: https://github.com/KeitetsuWorks/EBAZ4205
- **AÃ§Ä±klama**: Vivado and PetaLinux projects for Zynq EBAZ4205 Board
- **Dil**: HTML
- **XPR Durumu**: âœ… "Vivado projects" explicitly mentioned
- **Son GÃ¼ncelleme**: 2026-01-21

### 9. xupgit/Zynq-Design-using-Vivado â­ 86
- **URL**: https://github.com/xupgit/Zynq-Design-using-Vivado
- **AÃ§Ä±klama**: This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
- **Dil**: HTML
- **XPR Durumu**: âœ… XUP course, should contain projects
- **Son GÃ¼ncelleme**: 2026-01-23

### 10. mwrnd/innova2_flex_xcku15p_notes â­ 73
- **URL**: https://github.com/mwrnd/innova2_flex_xcku15p_notes
- **AÃ§Ä±klama**: Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development
- **Dil**: Tcl
- **XPR Durumu**: âœ… FPGA development notes, likely has examples
- **Son GÃ¼ncelleme**: 2026-01-31

### 11. Digilent/digilent-vivado-scripts â­ 70
- **URL**: https://github.com/Digilent/digilent-vivado-scripts
- **AÃ§Ä±klama**: Digilent Vivado scripts
- **Dil**: Tcl
- **XPR Durumu**: âš ï¸ Scripts for project creation
- **Son GÃ¼ncelleme**: 2026-01-02

### 12. missinglinkelectronics/fpga-vbs â­ 70
- **URL**: https://github.com/missinglinkelectronics/fpga-vbs
- **AÃ§Ä±klama**: Vivado build system
- **Dil**: Tcl
- **XPR Durumu**: âš ï¸ Build system, may contain examples
- **Son GÃ¼ncelleme**: 2025-12-26

### 13. li3tuo4/rc-fpga-zcu â­ 64
- **URL**: https://github.com/li3tuo4/rc-fpga-zcu
- **AÃ§Ä±klama**: Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
- **Dil**: Tcl
- **XPR Durumu**: âœ… Rocket-chip port, contains Vivado project
- **Son GÃ¼ncelleme**: 2025-10-23

### 14. Kirill888/parallella-fpga-dummy-io â­ 45
- **URL**: https://github.com/Kirill888/parallella-fpga-dummy-io
- **AÃ§Ä±klama**: Sample minimal Vivado project for Parallella FPGA
- **Dil**: Tcl
- **XPR Durumu**: âœ… "Vivado project" explicitly stated
- **Son GÃ¼ncelleme**: 2025-12-06

### 15. Xilinx/xup_fpga_vivado_flow â­ 43
- **URL**: https://github.com/Xilinx/xup_fpga_vivado_flow
- **AÃ§Ä±klama**: AMD Xilinx University Program Vivado tutorial
- **Dil**: Verilog
- **XPR Durumu**: âœ… Official XUP tutorial
- **Son GÃ¼ncelleme**: 2025-12-26

### 16. louisliuwei/FPGA-Design-Flow-using-Vivado â­ 41
- **URL**: https://github.com/louisliuwei/FPGA-Design-Flow-using-Vivado
- **AÃ§Ä±klama**: This course gives an introduction to digital design tool flow in Xilinx programmable devices using VivadoÂ® Design software suite
- **Dil**: HTML
- **XPR Durumu**: âœ… Course with design flow examples
- **Son GÃ¼ncelleme**: 2025-11-27

### 17. Domipheus/ArtyS7-RPU-SoC â­ 39
- **URL**: https://github.com/Domipheus/ArtyS7-RPU-SoC
- **AÃ§Ä±klama**: Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
- **Dil**: VHDL
- **XPR Durumu**: âœ… Complete SoC project for Arty S7
- **Son GÃ¼ncelleme**: 2025-10-08

### 18. d953i/Custom_Part_Data_Files â­ 39
- **URL**: https://github.com/d953i/Custom_Part_Data_Files
- **AÃ§Ä±klama**: Xilinx PCIe to MIG DDR4 example designs and custom part data files
- **Dil**: Tcl
- **XPR Durumu**: âœ… Example designs included
- **Son GÃ¼ncelleme**: 2025-08-21

### 19. cathalmccabe/pynq-z1_board_files â­ 35
- **URL**: https://github.com/cathalmccabe/pynq-z1_board_files
- **AÃ§Ä±klama**: PYNQ-Z1 board files for Vivado
- **Dil**: -
- **XPR Durumu**: âš ï¸ Board files only
- **Son GÃ¼ncelleme**: 2025-11-08

### 20. DigilentInc/vivado-library â­ 37
- **URL**: https://github.com/DigilentInc/vivado-library
- **AÃ§Ä±klama**: Digilent IP core library for Vivado
- **Dil**: VHDL
- **XPR Durumu**: âš ï¸ IP library, not complete projects
- **Son GÃ¼ncelleme**: 2025-10-15

---

## ğŸ”¨ KATEGORÄ° 2: TCL Script ile OluÅŸturulan Projeler (create_project.tcl)

Bu projeler doÄŸrudan .xpr dosyasÄ± iÃ§ermeyebilir ama TCL scriptleri ile Vivado projesi oluÅŸturulabilir.

### 21. irmo-de/xilinx-risc-v â­ 45
- **URL**: https://github.com/irmo-de/xilinx-risc-v
- **AÃ§Ä±klama**: Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.
- **Dil**: Verilog
- **XPR Durumu**: ğŸ”§ TCL template included
- **Son GÃ¼ncelleme**: 2025-10-04

### 22. jhallen/vivado_setup â­ 108
- **URL**: https://github.com/jhallen/vivado_setup
- **AÃ§Ä±klama**: How to set up Xilinx Vivado for source control
- **Dil**: -
- **XPR Durumu**: ğŸ“š Setup guide, not project
- **Son GÃ¼ncelleme**: 2025-10-11

### 23. cambridgehackers/fpgamake â­ 97
- **URL**: https://github.com/cambridgehackers/fpgamake
- **AÃ§Ä±klama**: Generates Makefiles to synthesize, place, and route verilog using Vivado
- **Dil**: Tcl
- **XPR Durumu**: ğŸ”§ Build tool
- **Son GÃ¼ncelleme**: 2025-08-15

---

## ğŸ’» KATEGORÄ° 3: Verilog/VHDL Kod Ã–rnekleri (Vivado ile Sentezlenebilir)

### 24. LeiWang1999/FPGA â­ 5,231 (En PopÃ¼ler!)
- **URL**: https://github.com/LeiWang1999/FPGA
- **AÃ§Ä±klama**: å¸®åŠ©å¤§å®¶è¿›è¡ŒFPGAçš„å…¥é—¨ï¼Œåˆ†äº«FPGAç›¸å…³çš„ä¼˜ç§€æ–‡ç« ï¼Œä¼˜ç§€é¡¹ç›®
- **Dil**: Mixed (Resource collection)
- **XPR Durumu**: ğŸ“š Learning resource collection
- **Son GÃ¼ncelleme**: 2026-01-31

### 25. hdl-util/hdmi â­ 1,246
- **URL**: https://github.com/hdl-util/hdmi
- **AÃ§Ä±klama**: Send video/audio over HDMI on an FPGA
- **Dil**: SystemVerilog
- **XPR Durumu**: ğŸ’¡ IP core, not complete project
- **Son GÃ¼ncelleme**: 2026-01-31

### 26. Gowtham1729/Image-Processing â­ 227
- **URL**: https://github.com/Gowtham1729/Image-Processing
- **AÃ§Ä±klama**: Image Processing Toolbox in Verilog using Basys3 FPGA
- **Dil**: VHDL
- **XPR Durumu**: âœ… Basys3 project, may contain .xpr
- **Son GÃ¼ncelleme**: 2026-01-29

### 27. lauchinyuan/FPGA_QPSK-modem â­ 205
- **URL**: https://github.com/lauchinyuan/FPGA_QPSK-modem
- **AÃ§Ä±klama**: A QPSK modem written in the Verilog hardware description language
- **Dil**: Verilog
- **XPR Durumu**: âœ… May contain Vivado project
- **Son GÃ¼ncelleme**: 2026-01-30

### 28. ekb0412/100DaysofRTL â­ 107
- **URL**: https://github.com/ekb0412/100DaysofRTL
- **AÃ§Ä±klama**: "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
- **Dil**: Verilog
- **XPR Durumu**: ğŸ“š Learning examples
- **Son GÃ¼ncelleme**: 2026-01-29

### 29. ilaydayaman/CNN_for_SLR â­ 105
- **URL**: https://github.com/ilaydayaman/CNN_for_SLR
- **AÃ§Ä±klama**: A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA
- **Dil**: Verilog
- **XPR Durumu**: âœ… ZedBoard CNN project
- **Son GÃ¼ncelleme**: 2026-01-26

### 30. tscheipel/HaDes-V â­ 103
- **URL**: https://github.com/tscheipel/HaDes-V
- **AÃ§Ä±klama**: HaDes-V is an Open Educational Resource for learning microcontroller design. RISC-V processor using SystemVerilog on Basys3 FPGA.
- **Dil**: SystemVerilog
- **XPR Durumu**: âœ… Basys3 educational project
- **Son GÃ¼ncelleme**: 2026-01-31

---

## ğŸ“ KATEGORÄ° 4: Vivado HLS (High-Level Synthesis) Projeleri

Bu projeler C/C++ kodu iÃ§erir ve Vivado HLS ile FPGA'ya dÃ¶nÃ¼ÅŸtÃ¼rÃ¼lÃ¼r.

### 31. fastmachinelearning/hls4ml â­ 1,778
- **URL**: https://github.com/fastmachinelearning/hls4ml
- **AÃ§Ä±klama**: Machine learning on FPGAs using HLS
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ HLS framework
- **Son GÃ¼ncelleme**: 2026-01-31

### 32. spcl/gemm_hls â­ 374
- **URL**: https://github.com/spcl/gemm_hls
- **AÃ§Ä±klama**: Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS
- **Dil**: C++
- **XPR Durumu**: ğŸ”§ HLS project
- **Son GÃ¼ncelleme**: 2026-01-19

### 33. changwoolee/lenet5_hls â­ 331
- **URL**: https://github.com/changwoolee/lenet5_hls
- **AÃ§Ä±klama**: FPGA Accelerator for CNN using Vivado HLS
- **Dil**: C++
- **XPR Durumu**: ğŸ”§ HLS CNN
- **Son GÃ¼ncelleme**: 2026-01-27

### 34. FelixWinterstein/Vivado-KMeans â­ 49
- **URL**: https://github.com/FelixWinterstein/Vivado-KMeans
- **AÃ§Ä±klama**: Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
- **Dil**: VHDL + C
- **XPR Durumu**: âœ… Mixed HDL/HLS project
- **Son GÃ¼ncelleme**: 2026-01-23

### 35. medalotte/HLS-canny-edge-detection â­ 54
- **URL**: https://github.com/medalotte/HLS-canny-edge-detection
- **AÃ§Ä±klama**: FPGA implementation of Canny edge detection by using Vivado HLS
- **Dil**: C++
- **XPR Durumu**: ğŸ”§ HLS project
- **Son GÃ¼ncelleme**: 2026-01-29

### 36. pp-Innovate/FPGA-ZynqNet â­ 116
- **URL**: https://github.com/pp-Innovate/FPGA-ZynqNet
- **AÃ§Ä±klama**: FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS
- **Dil**: C++
- **XPR Durumu**: âœ… Complete Zynq HLS project
- **Son GÃ¼ncelleme**: 2026-01-14

### 37. Zaoldyeckk/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS â­ 54
- **URL**: https://github.com/Zaoldyeckk/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
- **AÃ§Ä±klama**: This course provides professors with an understanding of high-level synthesis design methodologies
- **Dil**: C
- **XPR Durumu**: ğŸ“š HLS course
- **Son GÃ¼ncelleme**: 2025-07-14

### 38. walkieq/RNN_HLS â­ 47
- **URL**: https://github.com/walkieq/RNN_HLS
- **AÃ§Ä±klama**: An LSTM template and a few examples using Vivado HLS
- **Dil**: C
- **XPR Durumu**: ğŸ”§ LSTM HLS template
- **Son GÃ¼ncelleme**: 2026-01-21

---

## ğŸ› ï¸ KATEGORÄ° 5: AraÃ§lar ve YardÄ±mcÄ± Sistemler

### 39. olofk/edalize â­ 747
- **URL**: https://github.com/olofk/edalize
- **AÃ§Ä±klama**: An abstraction library for interfacing EDA tools
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ EDA tool wrapper
- **Son GÃ¼ncelleme**: 2026-01-28

### 40. Xilinx/RapidWright â­ 355
- **URL**: https://github.com/Xilinx/RapidWright
- **AÃ§Ä±klama**: Build Customized FPGA Implementations for Vivado
- **Dil**: Java
- **XPR Durumu**: ğŸ”§ Vivado customization tool
- **Son GÃ¼ncelleme**: 2026-01-18

### 41. mshr-h/vscode-verilog-hdl-support â­ 351
- **URL**: https://github.com/mshr-h/vscode-verilog-hdl-support
- **AÃ§Ä±klama**: HDL support for VS Code
- **Dil**: TypeScript
- **XPR Durumu**: ğŸ”§ VS Code extension
- **Son GÃ¼ncelleme**: 2026-01-25

### 42. tymonx/logic â­ 286
- **URL**: https://github.com/tymonx/logic
- **AÃ§Ä±klama**: CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects
- **Dil**: SystemVerilog
- **XPR Durumu**: ğŸ”§ Build framework
- **Son GÃ¼ncelleme**: 2026-01-30

### 43. suisuisi/FPGA_Library â­ 234
- **URL**: https://github.com/suisuisi/FPGA_Library
- **AÃ§Ä±klama**: Vivadoè¯¸å¤šIPï¼ŒåŒ…æ‹¬å›¾åƒå¤„ç†ç­‰
- **Dil**: VHDL
- **XPR Durumu**: ğŸ’¡ IP Library collection
- **Son GÃ¼ncelleme**: 2025-12-15

### 44. ichi4096/vivado-on-silicon-mac â­ 514
- **URL**: https://github.com/ichi4096/vivado-on-silicon-mac
- **AÃ§Ä±klama**: Installs Vivado on M1/M2/M3 macs
- **Dil**: C
- **XPR Durumu**: ğŸ”§ Installation tool
- **Son GÃ¼ncelleme**: 2026-01-31

### 45. PyFPGA/pyfpga â­ 143
- **URL**: https://github.com/PyFPGA/pyfpga
- **AÃ§Ä±klama**: A Python package to use FPGA development tools programmatically
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ Python FPGA tool
- **Son GÃ¼ncelleme**: 2025-12-02

### 46. benreynwar/pyvivado â­ 72
- **URL**: https://github.com/benreynwar/pyvivado
- **AÃ§Ä±klama**: Python tools for Vivado Projects
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ Python Vivado wrapper
- **Son GÃ¼ncelleme**: 2025-09-15

### 47. themperek/cocotb-vivado â­ 73
- **URL**: https://github.com/themperek/cocotb-vivado
- **AÃ§Ä±klama**: Limited python / cocotb interface to Xilinx/AMD Vivado simulator
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ Simulation interface
- **Son GÃ¼ncelleme**: 2026-01-24

### 48. Scaleda/Scaleda â­ 41
- **URL**: https://github.com/Scaleda/Scaleda
- **AÃ§Ä±klama**: Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more
- **Dil**: Java
- **XPR Durumu**: ğŸ”§ EDA framework
- **Son GÃ¼ncelleme**: 2026-01-22

### 49. tsfpga/tsfpga â­ 39
- **URL**: https://github.com/tsfpga/tsfpga
- **AÃ§Ä±klama**: A flexible and scalable development platform for modern FPGA projects
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ FPGA development platform
- **Son GÃ¼ncelleme**: 2026-01-16

### 50. byuccl/tincr â­ 44
- **URL**: https://github.com/byuccl/tincr
- **AÃ§Ä±klama**: A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite
- **Dil**: Tcl
- **XPR Durumu**: ğŸ”§ CAD framework
- **Son GÃ¼ncelleme**: 2025-11-04

---

## ğŸ”¬ KATEGORÄ° 6: Spesifik Uygulamalar ve Ä°leri Projeler

### 51. jofrfu/tinyTPU â­ 539
- **URL**: https://github.com/jofrfu/tinyTPU
- **AÃ§Ä±klama**: Implementation of a Tensor Processing Unit for embedded systems and the IoT
- **Dil**: VHDL
- **XPR Durumu**: âœ… TPU implementation
- **Son GÃ¼ncelleme**: 2026-01-28

### 52. JPShag/PCILeech-DMA-Firmware â­ 521
- **URL**: https://github.com/JPShag/PCILeech-DMA-Firmware
- **AÃ§Ä±klama**: The last Pcileech DMA CFW guide you will ever need
- **Dil**: C
- **XPR Durumu**: âœ… DMA firmware project
- **Son GÃ¼ncelleme**: 2026-01-30

### 53. StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator â­ 112
- **URL**: https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator
- **AÃ§Ä±klama**: SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA
- **Dil**: SystemVerilog
- **XPR Durumu**: âœ… Complete DNN accelerator
- **Son GÃ¼ncelleme**: 2026-01-20

### 54. metr0jw/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA â­ 105
- **URL**: https://github.com/metr0jw/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA
- **AÃ§Ä±klama**: Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration
- **Dil**: VHDL
- **XPR Durumu**: âœ… SNN accelerator
- **Son GÃ¼ncelleme**: 2026-01-29

### 55. hpcn-uam/Limago â­ 134
- **URL**: https://github.com/hpcn-uam/Limago
- **AÃ§Ä±klama**: Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
- **Dil**: Tcl
- **XPR Durumu**: âœ… 100GbE TCP/IP project
- **Son GÃ¼ncelleme**: 2025-12-08

### 56. wyvernSemi/pcievhost â­ 131
- **URL**: https://github.com/wyvernSemi/pcievhost
- **AÃ§Ä±klama**: PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL
- **Dil**: C
- **XPR Durumu**: ğŸ”§ PCIe simulation model
- **Son GÃ¼ncelleme**: 2026-01-30

### 57. UCLA-VAST/RapidStream â­ 128
- **URL**: https://github.com/UCLA-VAST/RapidStream
- **AÃ§Ä±klama**: [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs
- **Dil**: Python
- **XPR Durumu**: ğŸ”§ Research tool
- **Son GÃ¼ncelleme**: 2026-01-12

### 58. UCLA-VAST/AutoBridge â­ 127
- **URL**: https://github.com/UCLA-VAST/AutoBridge
- **AÃ§Ä±klama**: [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS
- **Dil**: C++
- **XPR Durumu**: ğŸ”§ Research tool
- **Son GÃ¼ncelleme**: 2025-11-10

### 59. HWAC-DL/hwac_object_tracker â­ 76
- **URL**: https://github.com/HWAC-DL/hwac_object_tracker
- **AÃ§Ä±klama**: FPGA accelerated TinyYOLO v2 object detection neural network
- **Dil**: HTML
- **XPR Durumu**: âœ… YOLO accelerator
- **Son GÃ¼ncelleme**: 2026-01-27

### 60. hukenovs/intfftk â­ 86
- **URL**: https://github.com/hukenovs/intfftk
- **AÃ§Ä±klama**: Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core
- **Dil**: VHDL
- **XPR Durumu**: ğŸ’¡ FFT IP core
- **Son GÃ¼ncelleme**: 2025-11-19

---

## ğŸ“š KATEGORÄ° 7: EÄŸitim ve Kurs Materyalleri

### 61. tomas-fryza/vhdl-labs â­ 128
- **URL**: https://github.com/tomas-fryza/vhdl-labs
- **AÃ§Ä±klama**: VHDL course at Brno University of Technology
- **Dil**: Tcl
- **XPR Durumu**: ğŸ“š Lab exercises
- **Son GÃ¼ncelleme**: 2026-01-25

### 62. Architech-Silica/Designing-a-Custom-AXI-Slave-Peripheral â­ 41
- **URL**: https://github.com/Architech-Silica/Designing-a-Custom-AXI-Slave-Peripheral
- **AÃ§Ä±klama**: A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
- **Dil**: VHDL
- **XPR Durumu**: ğŸ“š Tutorial with examples
- **Son GÃ¼ncelleme**: 2025-08-20

### 63. Architech-Silica/Designing-a-Custom-AXI-Master-using-BFMs â­ 35
- **URL**: https://github.com/Architech-Silica/Designing-a-Custom-AXI-Master-using-BFMs
- **AÃ§Ä±klama**: A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
- **Dil**: VHDL
- **XPR Durumu**: ğŸ“š Tutorial
- **Son GÃ¼ncelleme**: 2025-07-07

### 64. tongplw/HW-Syn-Lab â­ 40
- **URL**: https://github.com/tongplw/HW-Syn-Lab
- **AÃ§Ä±klama**: âš™Hardware Synthesis Laboratory Using Verilog
- **Dil**: Verilog
- **XPR Durumu**: ğŸ“š Lab exercises
- **Son GÃ¼ncelleme**: 2025-04-01

---

## ğŸ” KATEGORÄ° 8: Bitstream ve FPGA Ä°Ã§yapÄ± AraÅŸtÄ±rma

### 65. f4pga/prjxray â­ 847
- **URL**: https://github.com/f4pga/prjxray
- **AÃ§Ä±klama**: Documenting the Xilinx 7-series bit-stream format
- **Dil**: Python
- **XPR Durumu**: ğŸ”¬ Research project
- **Son GÃ¼ncelleme**: 2026-01-17

### 66. f4pga/prjuray â­ 82
- **URL**: https://github.com/f4pga/prjuray
- **AÃ§Ä±klama**: Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format
- **Dil**: SystemVerilog
- **XPR Durumu**: ğŸ”¬ Research project
- **Son GÃ¼ncelleme**: 2026-01-18

---

## ğŸ“ Semboller AÃ§Ä±klamasÄ±

- âœ… **Kesinlikle .xpr iÃ§erir** - DoÄŸrudan Vivado projesi
- ğŸ”§ **TCL/Script ile oluÅŸturulabilir** - create_project.tcl gibi scriptler iÃ§erir
- ğŸ’¡ **IP Core/KÃ¼tÃ¼phane** - BaÄŸÄ±msÄ±z IP, baÅŸka projelere entegre edilebilir
- ğŸ“š **EÄŸitim Materyali** - Kurs, tutorial, Ã¶ÄŸrenme kaynaÄŸÄ±
- ğŸ”¬ **AraÅŸtÄ±rma Projesi** - Akademik/araÅŸtÄ±rma odaklÄ±
- âš ï¸ **ÅÃ¼pheli/Belirsiz** - Ä°nceleme gerekiyor

---

## ğŸ¯ Ã–ncelikli Ä°ndirme Ã–nerileri

**BaÅŸlangÄ±Ã§ Seviyesi (EÄŸitim AmaÃ§lÄ±):**
1. Xilinx/Vivado-Design-Tutorials â­ 248
2. xupgit/Zynq-Design-using-Vivado â­ 86
3. Xilinx/xup_fpga_vivado_flow â­ 43

**Orta Seviye (Uygulama Ã–rnekleri):**
4. eugene-tarassov/vivado-risc-v â­ 1,046
5. KeitetsuWorks/EBAZ4205 â­ 89
6. Domipheus/ArtyS7-RPU-SoC â­ 39

**Ä°leri Seviye (AraÅŸtÄ±rma ve Optimizasyon):**
7. UCLA-VAST/RapidStream â­ 128
8. UCLA-VAST/AutoBridge â­ 127
9. Xilinx/RapidWright â­ 355

**Spesifik Uygulamalar:**
10. Buck008/Transformer-Accelerator-Based-on-FPGA â­ 227 (AI)
11. hdl-util/hdmi â­ 1,246 (Video)
12. hpcn-uam/Limago â­ 134 (Networking)

---

## ğŸ“¥ Toplu Ä°ndirme KomutlarÄ±

### En popÃ¼ler 10 projeyi klonla:
```bash
git clone https://github.com/eugene-tarassov/vivado-risc-v
git clone https://github.com/Digilent/vivado-boards
git clone https://github.com/pavel-demin/red-pitaya-notes
git clone https://github.com/Xilinx/Vivado-Design-Tutorials
git clone https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA
git clone https://github.com/WangXuan95/Zynq-Tutorial
git clone https://github.com/KeitetsuWorks/EBAZ4205
git clone https://github.com/xupgit/Zynq-Design-using-Vivado
git clone https://github.com/Xilinx/xup_fpga_vivado_flow
git clone https://github.com/Domipheus/ArtyS7-RPU-SoC
```

### Sadece .xpr kesin olanlar:
```bash
gh repo clone Xilinx/Vivado-Design-Tutorials
gh repo clone KeitetsuWorks/EBAZ4205
gh repo clone Kirill888/parallella-fpga-dummy-io
gh repo clone Domipheus/ArtyS7-RPU-SoC
```

---

**Not**: Bu liste GitHub Search API ile 100 repo taramasÄ± sonucu oluÅŸturulmuÅŸtur. .xpr dosyasÄ± varlÄ±ÄŸÄ± manuel kontrol gerektirebilir.

**Son GÃ¼ncelleme**: 2026-01-31
