$date
	Wed Oct 14 01:28:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! Q_BARr $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ D $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
1!
0"
1#
#15
1$
#20
0#
#25
0$
#30
1#
#40
0#
#45
1$
#50
0!
1"
1#
#60
0#
#65
0$
#70
1!
0"
1#
#75
1$
#80
0$
0#
#85
1$
#90
0!
1"
1#
#100
0#
#105
0$
