<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:23:13:23:15:@W:MT529:@XP_MSG">draw_octant.vhd(23)</a><!@TM:0> | Found inferred clock db|clk which controls 82 sequential elements including dao.d1.y1[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
