-- main
library ieee;
use ieee.std_logic_1164.all;

entity vend is
    port(
        a, b : in bit_vector (3 downto 0);
        d : out bit_vector (3 downto 0)
        out_eq, out_gt : out bit
    );
end vend;

architecture behav of vend is
    component subtractor is
        port(
            x, y : in bit_vector (3 downto 0);
            d, bout : out bit_vector (3 downto 0)
        )
    end component;

    component comparator is
        port(
            a, b : in bit_vector (3 downto 0);
            in_eq, in_gt : in bit;
            out_eq, out_gt : out bit
        )
    end component;
begin 
    u0: subtractor port map(x => a, y => b, d => d);
    u1: comparator port map(a => a, b => b, out_gt => out_gt, out_eq => out_eq);
end behav;