Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 16:22:30 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0163   0.1224   1.0000   0.0116   0.0122 &   0.2584 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1117   1.0000            0.1689 &   0.4273 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000 &   0.4274 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0963   1.0000            0.1269 &   0.5543 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0963   1.0000   0.0000   0.0006 &   0.5549 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2568 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9226 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9228 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0554 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614456796/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0584 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614456796/Y (NBUFFX8_LVT)
                                                     0.1055   1.0000            0.1429 &   1.2013 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf132 (net)
                              32  35.4191 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_RVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0008 &   1.2021 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_RVT)
                                                     0.1278   1.0000            0.6411 &   1.8432 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   2.7182 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X2_LVT)
                                            0.0143   0.1278   1.0000   0.0098   0.0098 &   1.8529 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1384   1.0000            0.2033 &   2.0562 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  13.1996 
  sd_DQ_out[30] (out)                       0.0081   0.1384   1.0000   0.0056   0.0060 &   2.0622 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        2.0622

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0459   0.9500   0.0000   0.0002 &   2.0619 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3292 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0107   0.0914   0.9500  -0.0061  -0.0058 &   2.3234 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4971 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                               0.0000   0.0582   0.9500   0.0000   0.0024 &   2.6949 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1826

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0340 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0340 

  slack (with derating applied) (VIOLATED)                                     -0.1826 
  clock reconvergence pessimism (due to derating)                              -0.0236 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1721 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0163   0.1224   1.0000   0.0116   0.0122 &   0.2584 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1117   1.0000            0.1689 &   0.4273 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000 &   0.4274 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0963   1.0000            0.1269 &   0.5543 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0963   1.0000   0.0000   0.0006 &   0.5549 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2568 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9226 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9228 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0554 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0584 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/Y (NBUFFX8_LVT)
                                                     0.1145   1.0000            0.1481 &   1.2066 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf127 (net)
                              36  39.6478 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0012 &   1.2077 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_RVT)
                                                     0.1319   1.0000            0.6498 &   1.8575 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.9107 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X2_LVT)
                                            0.0000   0.1319   1.0000   0.0000   0.0000 &   1.8576 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1310   1.0000            0.2004 &   2.0580 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  12.3063 
  sd_DQ_out[3] (out)                        0.0000   0.1310   1.0000   0.0000   0.0003 &   2.0583 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                        2.0583

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0459   0.9500   0.0000   0.0002 &   2.0619 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3292 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0107   0.0914   0.9500  -0.0061  -0.0058 &   2.3234 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4971 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                               0.0000   0.0582   0.9500   0.0000   0.0024 &   2.6949 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1787

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0340 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0340 

  slack (with derating applied) (VIOLATED)                                     -0.1787 
  clock reconvergence pessimism (due to derating)                              -0.0236 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1683 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0163   0.1224   1.0000   0.0116   0.0122 &   0.2584 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1117   1.0000            0.1689 &   0.4273 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000 &   0.4274 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0963   1.0000            0.1269 &   0.5543 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0963   1.0000   0.0000   0.0006 &   0.5549 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2568 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9226 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9228 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0554 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0584 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/Y (NBUFFX8_LVT)
                                                     0.1145   1.0000            0.1481 &   1.2066 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf127 (net)
                              36  39.6478 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0012 &   1.2077 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_RVT)
                                                     0.1162   1.0000            0.6386 &   1.8463 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1751 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X2_LVT)
                                            0.0000   0.1162   1.0000   0.0000   0.0000 &   1.8463 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1318   1.0000            0.1955 &   2.0419 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  12.4485 
  sd_DQ_out[19] (out)                       0.0063   0.1318   1.0000   0.0044   0.0047 &   2.0466 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                        2.0466

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0459   0.9500   0.0000   0.0002 &   2.0619 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3292 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0107   0.0914   0.9500  -0.0061  -0.0058 &   2.3234 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4971 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                               0.0000   0.0582   0.9500   0.0000   0.0024 &   2.6949 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0466
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1670

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0340 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0340 

  slack (with derating applied) (VIOLATED)                                     -0.1670 
  clock reconvergence pessimism (due to derating)                              -0.0236 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1566 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0163   0.1224   1.0000   0.0116   0.0122 &   0.2584 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1117   1.0000            0.1689 &   0.4273 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000 &   0.4274 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0963   1.0000            0.1269 &   0.5543 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0963   1.0000   0.0000   0.0006 &   0.5549 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2568 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8118 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9226 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9228 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0554 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0584 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/Y (NBUFFX8_LVT)
                                                     0.1145   1.0000            0.1481 &   1.2066 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf127 (net)
                              36  39.6478 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0012 &   1.2077 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_RVT)
                                                     0.1052   1.0000            0.6299 &   1.8376 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.6594 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X2_LVT)
                                            0.0000   0.1052   1.0000   0.0000   0.0000 &   1.8376 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1317   1.0000            0.1906 &   2.0283 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  12.2832 
  sd_DQ_out[23] (out)                       0.0000   0.1317   1.0000   0.0000   0.0004 &   2.0286 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        2.0286

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0459   0.9500   0.0000   0.0002 &   2.0619 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3292 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0107   0.0914   0.9500  -0.0061  -0.0058 &   2.3234 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4971 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5909 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                               0.0000   0.0582   0.9500   0.0000   0.0024 &   2.6949 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0286
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1490

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0340 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0340 

  slack (with derating applied) (VIOLATED)                                     -0.1490 
  clock reconvergence pessimism (due to derating)                              -0.0236 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1386 



1
