// Generated by CIRCT unknown git version
module bsg_scan_7_1_1(	// file.cleaned.mlir:2:3
  input  [6:0] i,	// file.cleaned.mlir:2:32
  output [6:0] o	// file.cleaned.mlir:2:45
);

  wire _GEN;	// file.cleaned.mlir:47:11
  wire _GEN_0;	// file.cleaned.mlir:46:11
  wire _GEN_1;	// file.cleaned.mlir:45:11
  wire t_2__3_;	// file.cleaned.mlir:44:11
  wire t_2__4_;	// file.cleaned.mlir:43:11
  wire t_1__5_;	// file.cleaned.mlir:34:11
  wire _i_0;	// file.cleaned.mlir:32:11
  assign _i_0 = i[0];	// file.cleaned.mlir:32:11
  assign t_1__5_ = i[1] | _i_0;	// file.cleaned.mlir:32:11, :33:11, :34:11
  wire t_1__4_ = i[2] | i[1];	// file.cleaned.mlir:33:11, :35:11, :36:11
  wire t_1__3_ = i[3] | i[2];	// file.cleaned.mlir:35:11, :37:11, :38:11
  wire t_1__2_ = i[4] | i[3];	// file.cleaned.mlir:37:11, :39:11, :40:11
  assign t_2__4_ = t_1__4_ | _i_0;	// file.cleaned.mlir:32:11, :36:11, :43:11
  assign t_2__3_ = t_1__3_ | t_1__5_;	// file.cleaned.mlir:34:11, :38:11, :44:11
  assign _GEN_1 = t_1__2_ | t_1__4_ | _i_0;	// file.cleaned.mlir:32:11, :36:11, :40:11, :45:11
  assign _GEN_0 = i[5] | i[4] | t_1__3_ | t_1__5_;	// file.cleaned.mlir:34:11, :38:11, :39:11, :41:11, :46:11
  assign _GEN = i[6] | i[5] | t_1__2_ | t_2__4_;	// file.cleaned.mlir:40:11, :41:11, :42:11, :43:11, :47:11
  assign o =
    {_GEN, 6'h0}
    | ({1'h0, _GEN_0, 5'h0}
       | ({2'h0, _GEN_1, 4'h0}
          | ({3'h0, t_2__3_, 3'h0}
             | ({4'h0, t_2__4_, 2'h0} | ({5'h0, t_1__5_, 1'h0} | {6'h0, _i_0}) & 7'h7B)
             & 7'h77) & 7'h6F) & 7'h5F) & 7'h3F;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :8:15, :9:16, :10:16, :11:15, :12:15, :13:14, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :34:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:5
endmodule

