{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701339112103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701339112103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:11:51 2023 " "Processing started: Thu Nov 30 18:11:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701339112103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701339112103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_sum -c FIFO_sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701339112103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701339112439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo2/fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo2/fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "IP_core/fifo2/FIFO2.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo2/FIFO2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../RTL/UART_TX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../RTL/UART_RX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/fifo_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/fifo_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_sum " "Found entity 1: FIFO_sum" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ctrl " "Found entity 1: FIFO_ctrl" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo1/fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo1/fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_sum " "Elaborating entity \"FIFO_sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701339112545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../RTL/FIFO_sum.v" "UART_TX_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../RTL/FIFO_sum.v" "UART_RX_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ctrl FIFO_ctrl:FIFO_ctrl_inst " "Elaborating entity \"FIFO_ctrl\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\"" {  } { { "../RTL/FIFO_sum.v" "FIFO_ctrl_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO1 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst " "Elaborating entity \"FIFO1\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\"" {  } { { "../RTL/FIFO_ctrl.v" "FIFO1_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\"" {  } { { "IP_core/fifo1/FIFO1.v" "scfifo_component" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\"" {  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701339112623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112624 ""}  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701339112624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3321 " "Found entity 1: scfifo_3321" {  } { { "db/scfifo_3321.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/scfifo_3321.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3321 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated " "Elaborating entity \"scfifo_3321\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/quartus ii 13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a921.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a921.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a921 " "Found entity 1: a_dpfifo_a921" {  } { { "db/a_dpfifo_a921.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a921 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo " "Elaborating entity \"a_dpfifo_a921\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\"" {  } { { "db/scfifo_3321.tdf" "dpfifo" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/scfifo_3321.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_fefifo_18e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_a921.tdf" "fifo_state" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_fefifo_18e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4711 " "Found entity 1: dpram_4711" {  } { { "db/dpram_4711.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/dpram_4711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4711 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram " "Elaborating entity \"dpram_4711\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram\"" {  } { { "db/a_dpfifo_a921.tdf" "FIFOram" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0k1 " "Found entity 1: altsyncram_q0k1" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/altsyncram_q0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0k1 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1 " "Elaborating entity \"altsyncram_q0k1\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\"" {  } { { "db/dpram_4711.tdf" "altsyncram1" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/dpram_4711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701339112967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701339112967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_a921.tdf" "rd_ptr_count" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FIFO_ctrl:FIFO_ctrl_inst\|FIFO2:FIFO2_inst " "Elaborating entity \"FIFO2\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO2:FIFO2_inst\"" {  } { { "../RTL/FIFO_ctrl.v" "FIFO2_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701339112972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/UART_TX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_TX.v" 9 -1 0 } } { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701339113443 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701339113443 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701339113444 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1701339113444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701339113583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701339113895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701339113895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701339113947 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701339113947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701339113947 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1701339113947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701339113947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701339113979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:11:53 2023 " "Processing ended: Thu Nov 30 18:11:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701339113979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701339113979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701339113979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701339113979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701339115545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701339115546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:11:55 2023 " "Processing started: Thu Nov 30 18:11:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701339115546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701339115546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIFO_sum -c FIFO_sum " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701339115547 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701339115650 ""}
{ "Info" "0" "" "Project  = FIFO_sum" {  } {  } 0 0 "Project  = FIFO_sum" 0 0 "Fitter" 0 0 1701339115651 ""}
{ "Info" "0" "" "Revision = FIFO_sum" {  } {  } 0 0 "Revision = FIFO_sum" 0 0 "Fitter" 0 0 1701339115651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1701339115707 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO_sum EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FIFO_sum\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701339115725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701339115761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701339115762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701339115762 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701339115824 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701339115970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701339115970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701339115970 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701339115970 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 957 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701339115972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701339115972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 961 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701339115972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 963 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701339115972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 965 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701339115972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701339115972 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701339115973 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701339115974 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy_flag " "Pin busy_flag not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { busy_flag } } } { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 6 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busy_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701339116307 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Pin tx not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { tx } } } { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 8 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701339116307 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701339116307 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 4 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701339116307 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701339116307 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1701339116307 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1701339116463 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO_sum.sdc " "Synopsys Design Constraints File file not found: 'FIFO_sum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701339116464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701339116465 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701339116469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701339116469 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701339116470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""}  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 950 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701339116492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~2 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~2" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 407 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]~0 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]~0" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 410 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~6 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~6" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]~2 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]~2" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~10 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~10" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]~4 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]~4" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~14 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~14" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]~6 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]~6" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~18 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~18" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]~8 " "Destination node FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]~8" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701339116492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1701339116492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701339116492 ""}  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 4 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 0 { 0 ""} 0 951 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701339116492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701339116712 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701339116713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701339116713 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701339116714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701339116715 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701339116716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701339116716 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701339116716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701339116928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1701339116929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701339116929 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1701339116931 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1701339116931 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701339116931 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701339116932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1701339116932 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701339116932 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701339116952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701339117353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701339117435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701339117442 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701339118011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701339118011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701339118236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1701339118637 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701339118637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701339118971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1701339118971 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701339118971 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1701339118982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701339119028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701339119147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701339119187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701339119311 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701339119592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/output_files/FIFO_sum.fit.smsg " "Generated suppressed messages file U:/Projects/FPGA/Examples/18.FIFO_sum/Project/output_files/FIFO_sum.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701339119978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5382 " "Peak virtual memory: 5382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701339120263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:12:00 2023 " "Processing ended: Thu Nov 30 18:12:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701339120263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701339120263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701339120263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701339120263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701339121618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701339121618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:12:01 2023 " "Processing started: Thu Nov 30 18:12:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701339121618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701339121618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIFO_sum -c FIFO_sum " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701339121618 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701339122192 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701339122206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701339122414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:12:02 2023 " "Processing ended: Thu Nov 30 18:12:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701339122414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701339122414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701339122414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701339122414 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701339122975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701339124010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:12:03 2023 " "Processing started: Thu Nov 30 18:12:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701339124011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701339124011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIFO_sum -c FIFO_sum " "Command: quartus_sta FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701339124011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1701339124124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701339124229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1701339124229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1701339124268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1701339124268 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1701339124390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO_sum.sdc " "Synopsys Design Constraints File file not found: 'FIFO_sum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1701339124439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1701339124440 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_n rst_n " "create_clock -period 1.000 -name rst_n rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124441 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1701339124514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124515 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1701339124516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1701339124522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701339124541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701339124541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.134 " "Worst-case setup slack is -4.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134            -390.667 sys_clk  " "   -4.134            -390.667 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -7.423 rst_n  " "   -0.949              -7.423 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 sys_clk  " "    0.035               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 rst_n  " "    0.443               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.141 " "Worst-case recovery slack is -0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -2.256 sys_clk  " "   -0.141              -2.256 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.091 " "Worst-case removal slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -10.564 sys_clk  " "   -0.091             -10.564 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -331.127 sys_clk  " "   -3.201            -331.127 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124551 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701339124601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1701339124619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1701339124811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701339124870 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701339124870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.691 " "Worst-case setup slack is -3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691            -349.894 sys_clk  " "   -3.691            -349.894 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770              -5.988 rst_n  " "   -0.770              -5.988 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.051 " "Worst-case hold slack is 0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 sys_clk  " "    0.051               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 rst_n  " "    0.396               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.072 " "Worst-case recovery slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -1.144 sys_clk  " "   -0.072              -1.144 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.090 " "Worst-case removal slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -10.407 sys_clk  " "   -0.090             -10.407 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -331.127 sys_clk  " "   -3.201            -331.127 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339124886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339124886 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701339124948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701339125088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701339125088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.257 " "Worst-case setup slack is -1.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257             -67.293 sys_clk  " "   -1.257             -67.293 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 rst_n  " "    0.128               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339125091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.001 " "Worst-case hold slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 sys_clk  " "   -0.001              -0.001 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 rst_n  " "    0.165               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339125096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.164 " "Worst-case recovery slack is -0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164             -15.121 sys_clk  " "   -0.164             -15.121 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339125100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.056 " "Worst-case removal slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -6.843 sys_clk  " "   -0.056              -6.843 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339125103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -210.492 sys_clk  " "   -3.000            -210.492 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701339125107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701339125107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701339125417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701339125417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701339125488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:12:05 2023 " "Processing ended: Thu Nov 30 18:12:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701339125488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701339125488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701339125488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701339125488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701339126875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701339126875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:12:06 2023 " "Processing started: Thu Nov 30 18:12:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701339126875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701339126875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIFO_sum -c FIFO_sum " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701339126875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_8_1200mv_85c_slow.vo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_8_1200mv_85c_slow.vo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_8_1200mv_0c_slow.vo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_8_1200mv_0c_slow.vo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_min_1200mv_0c_fast.vo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_min_1200mv_0c_fast.vo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum.vo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum.vo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_8_1200mv_85c_v_slow.sdo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_8_1200mv_85c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_8_1200mv_0c_v_slow.sdo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_8_1200mv_0c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_min_1200mv_0c_v_fast.sdo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_min_1200mv_0c_v_fast.sdo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127455 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_sum_v.sdo U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/ simulation " "Generated file FIFO_sum_v.sdo in folder \"U:/Projects/FPGA/Examples/18.FIFO_sum/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701339127494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701339127538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:12:07 2023 " "Processing ended: Thu Nov 30 18:12:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701339127538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701339127538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701339127538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701339127538 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701339128124 ""}
