{"Source Block": ["oh/elink/dv/elink_e16_model.v@5003:5021@HdlStmAssign", "   //#############################\n   //# mesh transaction 7:1 mux\n   //#############################\n\n   //# We are launching in the following order (MSBs first):\n   assign mesh_tran_in[14*LW-1:0]={\n                                srcaddr_reg[7:0],{(LW){1'b0}},\n\t\t\t\t   srcaddr_reg[23:8],\n\t\t\t    data_reg[7:0],srcaddr_reg[31:24],\n\t\t\t\t   data_reg[23:8],\n\t dstaddr_reg[3:0],datamode_reg[1:0],write_reg,access_reg,data_reg[31:24],\n\t\t\t\t   dstaddr_reg[19:4],\n\t\t\t  ctrlmode_reg[3:0],dstaddr_reg[31:20]\n                                   };\n\n   e16_mux7 #(2*LW) e16_mux7(// Outputs\n\t\t     .out (mesh_tran[2*LW-1:0]),\n\t\t     // Inputs\n\t\t     .in0 (mesh_tran_in[2*LW-1:0]),      .sel0 (launcher_sel[0]),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[5008, "   assign mesh_tran_in[14*LW-1:0]={\n"], [5009, "                                srcaddr_reg[7:0],{(LW){1'b0}},\n"], [5010, "\t\t\t\t   srcaddr_reg[23:8],\n"], [5011, "\t\t\t    data_reg[7:0],srcaddr_reg[31:24],\n"], [5012, "\t\t\t\t   data_reg[23:8],\n"], [5013, "\t dstaddr_reg[3:0],datamode_reg[1:0],write_reg,access_reg,data_reg[31:24],\n"], [5014, "\t\t\t\t   dstaddr_reg[19:4],\n"], [5015, "\t\t\t  ctrlmode_reg[3:0],dstaddr_reg[31:20]\n"], [5016, "                                   };\n"]], "Add": [[5016, "   always @ (posedge txo_lclk)\n"], [5016, "     begin\n"], [5016, "\tbyte_odd_del[LW-1:0]   <= byte_odd[LW-1:0];\n"], [5016, "\ttran_byte_odd[LW-1:0]  <= byte_odd_del[LW-1:0];\n"], [5016, "\ttran_byte_even[LW-1:0] <= byte_even[LW-1:0];\n"], [5016, "     end\n"]]}}