S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
F branch_op[2:0]==xxx
S carry==x
S clk==0
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
S cy_we_rf==0
S cyforw==0
S dc_en==x
S dc_no_writethrough==0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
F dcpu_tag_i[3:0]==xxxx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==xxxx
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xxxx
F du_except_trig[11:8]==xxxx
F du_except_trig[13:12]==xx
S du_hwbkpt==0
S du_hwbkpt_ls_r==0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==x
S except_dtlbmiss==x
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==xxxx
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xxxx
F except_trig[11:8]==xxxx
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
S flagforw_fpu==x
S force_dslot_fetch==0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==x
S ic_en==x
S icpu_ack_i==x
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
S mtspr_done==1
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
S ov_we_mult_mac==0
S ovforw==0
S ovforw_mult_mac==0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==x
S saving_if_insn==x
S sb_en==0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==x
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==dcpu_tag_i
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==dcpu_tag_i
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T dcpu_tag_i==except_type
T dcpu_tag_i==icpu_tag_i
T dcpu_tag_i==id_lsu_op
T dcpu_tag_i==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_dsr==du_except_stop
T du_dsr==du_except_trig
T du_dsr==except_stop
T du_dsr==except_trig
T du_except_stop==du_except_trig
T du_except_stop==except_stop
T du_except_stop==except_trig
T du_except_trig==except_stop
T du_except_trig==except_trig
T except_stop==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==1
L clk~~1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
S except_dtlbmiss==0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
S ic_en==x
S icpu_ack_i==0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==0
L clk~~-1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==1
L clk~~1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==0
L clk~~-1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==1
L clk~~1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==0
L clk~~-1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==1
L clk~~1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==0
L clk~~-1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==1
L clk~~1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
..
S abort_ex==x
S abort_mvspr==x
F alu_dataout[3:0]==xxxx
F alu_dataout[7:4]==xxxx
F alu_dataout[11:8]==xxxx
F alu_dataout[15:12]==xxxx
F alu_dataout[19:16]==xxxx
F alu_dataout[23:20]==xxxx
F alu_dataout[27:24]==xxxx
F alu_dataout[31:28]==xxxx
F alu_op[3:0]==xxxx
F alu_op[4:4]==x
F alu_op2[3:0]==xxxx
S boot_adr_sel_i==0
L boot_adr_sel_i~~0
F branch_op[2:0]==xxx
S carry==x
S clk==0
L clk~~-1
F comp_op[3:0]==xxxx
F cust5_limm[3:0]==xxxx
F cust5_limm[5:4]==xx
F cust5_op[3:0]==xxxx
F cust5_op[4:4]==x
S cy_we_alu==0
L cy_we_alu~~0
S cy_we_rf==0
L cy_we_rf~~0
S cyforw==0
L cyforw~~0
S dc_en==x
S dc_no_writethrough==0
L dc_no_writethrough~~0
S dcpu_ack_i==x
F dcpu_adr_o[3:0]==xxxx
F dcpu_adr_o[7:4]==xxxx
F dcpu_adr_o[11:8]==xxxx
F dcpu_adr_o[15:12]==xxxx
F dcpu_adr_o[19:16]==xxxx
F dcpu_adr_o[23:20]==xxxx
F dcpu_adr_o[27:24]==xxxx
F dcpu_adr_o[31:28]==xxxx
S dcpu_cycstb_o==x
F dcpu_dat_i[3:0]==xxxx
F dcpu_dat_i[7:4]==xxxx
F dcpu_dat_i[11:8]==xxxx
F dcpu_dat_i[15:12]==xxxx
F dcpu_dat_i[19:16]==xxxx
F dcpu_dat_i[23:20]==xxxx
F dcpu_dat_i[27:24]==xxxx
F dcpu_dat_i[31:28]==xxxx
F dcpu_dat_o[3:0]==xxxx
F dcpu_dat_o[7:4]==xxxx
F dcpu_dat_o[11:8]==xxxx
F dcpu_dat_o[15:12]==xxxx
F dcpu_dat_o[19:16]==xxxx
F dcpu_dat_o[23:20]==xxxx
F dcpu_dat_o[27:24]==xxxx
F dcpu_dat_o[31:28]==xxxx
S dcpu_err_i==x
S dcpu_rty_i==x
F dcpu_sel_o[3:0]==0000
L dcpu_sel_o~~0
F dcpu_tag_i[3:0]==x0xx
F dcpu_tag_o[3:0]==xx0x
S dcpu_we_o==x
S dmmu_en==x
S dsx==x
F du_addr[3:0]==xxxx
F du_addr[7:4]==xxxx
F du_addr[11:8]==xxxx
F du_addr[15:12]==xxxx
F du_addr[19:16]==xxxx
F du_addr[23:20]==xxxx
F du_addr[27:24]==xxxx
F du_addr[31:28]==xxxx
F du_dat_cpu[3:0]==xxxx
F du_dat_cpu[7:4]==xxxx
F du_dat_cpu[11:8]==xxxx
F du_dat_cpu[15:12]==xxxx
F du_dat_cpu[19:16]==xxxx
F du_dat_cpu[23:20]==xxxx
F du_dat_cpu[27:24]==xxxx
F du_dat_cpu[31:28]==xxxx
F du_dat_du[3:0]==xxxx
F du_dat_du[7:4]==xxxx
F du_dat_du[11:8]==xxxx
F du_dat_du[15:12]==xxxx
F du_dat_du[19:16]==xxxx
F du_dat_du[23:20]==xxxx
F du_dat_du[27:24]==xxxx
F du_dat_du[31:28]==xxxx
F du_dmr1[3:0]==xxxx
F du_dmr1[7:4]==xxxx
F du_dmr1[11:8]==xxxx
F du_dmr1[15:12]==xxxx
F du_dmr1[19:16]==xxxx
F du_dmr1[23:20]==xxxx
F du_dmr1[24:24]==x
F du_dsr[3:0]==xxxx
F du_dsr[7:4]==xxxx
F du_dsr[11:8]==xxxx
F du_dsr[13:12]==xx
F du_except_stop[3:0]==xxxx
F du_except_stop[7:4]==x00x
F du_except_stop[11:8]==xxxx
F du_except_stop[13:12]==xx
F du_except_trig[3:0]==xxxx
F du_except_trig[7:4]==xx0x
F du_except_trig[11:8]==xxx0
F du_except_trig[13:12]==xx
S du_hwbkpt==0
L du_hwbkpt~~0
S du_hwbkpt_ls_r==0
L du_hwbkpt_ls_r~~0
F du_lsu_load_dat[3:0]==xxxx
F du_lsu_load_dat[7:4]==xxxx
F du_lsu_load_dat[11:8]==xxxx
F du_lsu_load_dat[15:12]==xxxx
F du_lsu_load_dat[19:16]==xxxx
F du_lsu_load_dat[23:20]==xxxx
F du_lsu_load_dat[27:24]==xxxx
F du_lsu_load_dat[31:28]==xxxx
F du_lsu_store_dat[3:0]==xxxx
F du_lsu_store_dat[7:4]==xxxx
F du_lsu_store_dat[11:8]==xxxx
F du_lsu_store_dat[15:12]==xxxx
F du_lsu_store_dat[19:16]==xxxx
F du_lsu_store_dat[23:20]==xxxx
F du_lsu_store_dat[27:24]==xxxx
F du_lsu_store_dat[31:28]==xxxx
S du_read==x
S du_stall==x
S du_write==x
F eear[3:0]==xxxx
F eear[7:4]==xxxx
F eear[11:8]==xxxx
F eear[15:12]==xxxx
F eear[19:16]==xxxx
F eear[23:20]==xxxx
F eear[27:24]==xxxx
F eear[31:28]==xxxx
S eear_we==x
F epcr[3:0]==xxxx
F epcr[7:4]==xxxx
F epcr[11:8]==xxxx
F epcr[15:12]==xxxx
F epcr[19:16]==xxxx
F epcr[23:20]==xxxx
F epcr[27:24]==xxxx
F epcr[31:28]==xxxx
S epcr_we==x
F esr[3:0]==xxxx
F esr[7:4]==xxxx
F esr[11:8]==xxxx
F esr[15:12]==xxxx
F esr[16:16]==x
S esr_we==x
F ex_branch_addrtarget[3:0]==xxxx
F ex_branch_addrtarget[7:4]==xxxx
F ex_branch_addrtarget[11:8]==xxxx
F ex_branch_addrtarget[15:12]==xxxx
F ex_branch_addrtarget[19:16]==xxxx
F ex_branch_addrtarget[23:20]==xxxx
F ex_branch_addrtarget[27:24]==xxxx
F ex_branch_addrtarget[29:28]==xx
S ex_branch_taken==0
L ex_branch_taken~~0
S ex_flushpipe==x
S ex_freeze==x
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
S ex_macrc_op==x
F ex_pc[3:0]==xxxx
F ex_pc[7:4]==xxxx
F ex_pc[11:8]==xxxx
F ex_pc[15:12]==xxxx
F ex_pc[19:16]==xxxx
F ex_pc[23:20]==xxxx
F ex_pc[27:24]==xxxx
F ex_pc[31:28]==xxxx
F ex_simm[3:0]==xxxx
F ex_simm[7:4]==xxxx
F ex_simm[11:8]==xxxx
F ex_simm[15:12]==xxxx
F ex_simm[19:16]==xxxx
F ex_simm[23:20]==xxxx
F ex_simm[27:24]==xxxx
F ex_simm[31:28]==xxxx
S ex_spr_read==x
S ex_spr_write==x
S ex_void==x
S except_align==x
S except_dbuserr==x
S except_dmmufault==0
L except_dmmufault~~0
S except_dtlbmiss==0
L except_dtlbmiss~~0
S except_flushpipe==x
S except_ibuserr==x
S except_illegal==x
S except_immufault==x
S except_itlbmiss==x
S except_start==x
S except_started==x
F except_stop[3:0]==xxxx
F except_stop[7:4]==x00x
F except_stop[11:8]==xxxx
F except_stop[13:12]==xx
F except_trig[3:0]==xxxx
F except_trig[7:4]==xx0x
F except_trig[11:8]==xxx0
F except_trig[13:12]==xx
F except_type[3:0]==xxxx
S extend_flush==x
S flag==x
S flag_we==x
S flag_we_alu==0
L flag_we_alu~~0
S flag_we_fpu==x
S flagforw==x
S flagforw_alu==0
L flagforw_alu~~0
S flagforw_fpu==x
S force_dslot_fetch==0
L force_dslot_fetch~~0
F fpcsr[3:0]==xxxx
F fpcsr[7:4]==xxxx
F fpcsr[11:8]==xxxx
S fpcsr_we==x
F fpu_dataout[3:0]==xxxx
F fpu_dataout[7:4]==xxxx
F fpu_dataout[11:8]==xxxx
F fpu_dataout[15:12]==xxxx
F fpu_dataout[19:16]==xxxx
F fpu_dataout[23:20]==xxxx
F fpu_dataout[27:24]==xxxx
F fpu_dataout[31:28]==xxxx
S fpu_done==x
S fpu_except_started==x
F fpu_op[3:0]==xxxx
F fpu_op[7:4]==xxxx
S genpc_freeze==x
S genpc_refetch==0
L genpc_refetch~~0
S ic_en==x
S icpu_ack_i==0
L icpu_ack_i~~0
F icpu_adr_i[3:0]==xxxx
F icpu_adr_i[7:4]==xxxx
F icpu_adr_i[11:8]==xxxx
F icpu_adr_i[15:12]==xxxx
F icpu_adr_i[19:16]==xxxx
F icpu_adr_i[23:20]==xxxx
F icpu_adr_i[27:24]==xxxx
F icpu_adr_i[31:28]==xxxx
F icpu_adr_o[3:0]==xxxx
F icpu_adr_o[7:4]==xxxx
F icpu_adr_o[11:8]==xxxx
F icpu_adr_o[15:12]==xxxx
F icpu_adr_o[19:16]==xxxx
F icpu_adr_o[23:20]==xxxx
F icpu_adr_o[27:24]==xxxx
F icpu_adr_o[31:28]==xxxx
S icpu_cycstb_o==x
F icpu_dat_i[3:0]==xxxx
F icpu_dat_i[7:4]==xxxx
F icpu_dat_i[11:8]==xxxx
F icpu_dat_i[15:12]==xxxx
F icpu_dat_i[19:16]==xxxx
F icpu_dat_i[23:20]==xxxx
F icpu_dat_i[27:24]==xxxx
F icpu_dat_i[31:28]==xxxx
S icpu_err_i==x
S icpu_rty_i==x
F icpu_sel_o[3:0]==1111
L icpu_sel_o~~0
F icpu_tag_i[3:0]==xxxx
F icpu_tag_o[3:0]==0001
L icpu_tag_o~~0
F id_branch_addrtarget[3:0]==xxxx
F id_branch_addrtarget[7:4]==xxxx
F id_branch_addrtarget[11:8]==xxxx
F id_branch_addrtarget[15:12]==xxxx
F id_branch_addrtarget[19:16]==xxxx
F id_branch_addrtarget[23:20]==xxxx
F id_branch_addrtarget[27:24]==xxxx
F id_branch_addrtarget[29:28]==xx
SFid_flushpipe==x
S id_freeze==x
F id_insn[3:0]==xxxx
F id_insn[7:4]==xxxx
F id_insn[11:8]==xxxx
F id_insn[15:12]==xxxx
F id_insn[19:16]==xxxx
F id_insn[23:20]==xxxx
F id_insn[27:24]==xxxx
F id_insn[31:28]==xxxx
F id_lsu_op[3:0]==xxxx
F id_mac_op[2:0]==xxx
S id_macrc_op==x
F id_pc[3:0]==xxxx
F id_pc[7:4]==xxxx
F id_pc[11:8]==xxxx
F id_pc[15:12]==xxxx
F id_pc[19:16]==xxxx
F id_pc[23:20]==xxxx
F id_pc[27:24]==xxxx
F id_pc[31:28]==xxxx
F id_simm[3:0]==xxxx
F id_simm[7:4]==xxxx
F id_simm[11:8]==xxxx
F id_simm[15:12]==xxxx
F id_simm[19:16]==xxxx
F id_simm[23:20]==xxxx
F id_simm[27:24]==xxxx
F id_simm[31:28]==xxxx
S id_void==x
S if_flushpipe==x
S if_freeze==x
F if_insn[3:0]==xxxx
F if_insn[7:4]==xxxx
F if_insn[11:8]==xxxx
F if_insn[15:12]==xxxx
F if_insn[19:16]==xxxx
F if_insn[23:20]==xxxx
F if_insn[27:24]==xxxx
F if_insn[31:28]==xxxx
F if_pc[3:0]==xxxx
F if_pc[7:4]==xxxx
F if_pc[11:8]==xxxx
F if_pc[15:12]==xxxx
F if_pc[19:16]==xxxx
F if_pc[23:20]==xxxx
F if_pc[27:24]==xxxx
F if_pc[31:28]==xxxx
S if_stall==x
S immu_en==x
F lsu_dataout[3:0]==xxxx
F lsu_dataout[7:4]==xxxx
F lsu_dataout[11:8]==xxxx
F lsu_dataout[15:12]==xxxx
F lsu_dataout[19:16]==xxxx
F lsu_dataout[23:20]==xxxx
F lsu_dataout[27:24]==xxxx
F lsu_dataout[31:28]==xxxx
S lsu_stall==x
S lsu_unstall==x
F mac_op[2:0]==xxx
S mtspr_dc_done==1
L mtspr_dc_done~~0
S mtspr_done==1
L mtspr_done~~0
F mult_mac_result[3:0]==xxxx
F mult_mac_result[7:4]==xxxx
F mult_mac_result[11:8]==xxxx
F mult_mac_result[15:12]==xxxx
F mult_mac_result[19:16]==xxxx
F mult_mac_result[23:20]==xxxx
F mult_mac_result[27:24]==xxxx
F mult_mac_result[31:28]==xxxx
S mult_mac_stall==x
F multicycle[2:0]==xxx
F muxed_a[3:0]==xxxx
F muxed_a[7:4]==xxxx
F muxed_a[11:8]==xxxx
F muxed_a[15:12]==xxxx
F muxed_a[19:16]==xxxx
F muxed_a[23:20]==xxxx
F muxed_a[27:24]==xxxx
F muxed_a[31:28]==xxxx
F muxed_b[3:0]==xxxx
F muxed_b[7:4]==xxxx
F muxed_b[11:8]==xxxx
F muxed_b[15:12]==xxxx
F muxed_b[19:16]==xxxx
F muxed_b[23:20]==xxxx
F muxed_b[27:24]==xxxx
F muxed_b[31:28]==xxxx
S no_more_dslot==x
F operand_a[3:0]==xxxx
F operand_a[7:4]==xxxx
F operand_a[11:8]==xxxx
F operand_a[15:12]==xxxx
F operand_a[19:16]==xxxx
F operand_a[23:20]==xxxx
F operand_a[27:24]==xxxx
F operand_a[31:28]==xxxx
F operand_b[3:0]==xxxx
F operand_b[7:4]==xxxx
F operand_b[11:8]==xxxx
F operand_b[15:12]==xxxx
F operand_b[19:16]==xxxx
F operand_b[23:20]==xxxx
F operand_b[27:24]==xxxx
F operand_b[31:28]==xxxx
S ov_we_alu==0
L ov_we_alu~~0
S ov_we_mult_mac==0
L ov_we_mult_mac~~0
S ovforw==0
L ovforw~~0
S ovforw_mult_mac==0
L ovforw_mult_mac~~0
S pc_we==x
F pre_branch_op[2:0]==xxx
F rf_addra[3:0]==xxxx
F rf_addra[4:4]==x
F rf_addrb[3:0]==xxxx
F rf_addrb[4:4]==x
F rf_addrw[3:0]==xxxx
F rf_addrw[4:4]==x
F rf_dataa[3:0]==xxxx
F rf_dataa[7:4]==xxxx
F rf_dataa[11:8]==xxxx
F rf_dataa[15:12]==xxxx
F rf_dataa[19:16]==xxxx
F rf_dataa[23:20]==xxxx
F rf_dataa[27:24]==xxxx
F rf_dataa[31:28]==xxxx
F rf_datab[3:0]==xxxx
F rf_datab[7:4]==xxxx
F rf_datab[11:8]==xxxx
F rf_datab[15:12]==xxxx
F rf_datab[19:16]==xxxx
F rf_datab[23:20]==xxxx
F rf_datab[27:24]==xxxx
F rf_datab[31:28]==xxxx
F rf_dataw[3:0]==0000
F rf_dataw[7:4]==0000
F rf_dataw[11:8]==0000
F rf_dataw[15:12]==0000
F rf_dataw[19:16]==0000
F rf_dataw[23:20]==0000
F rf_dataw[27:24]==0000
F rf_dataw[31:28]==0000
L rf_dataw~~0
S rf_rda==x
S rf_rdb==x
S rfe==x
F rfwb_op[3:0]==xxxx
S rst==0
L rst~~0
S saving_if_insn==x
S sb_en==0
L sb_en~~0
F sel_a[1:0]==xx
F sel_b[1:0]==xx
S sig_fp==x
S sig_int==x
S sig_range==x
S sig_syscall==x
S sig_tick==0
L sig_tick~~0
S sig_trap==x
F spr_addr[3:0]==xxxx
F spr_addr[7:4]==xxxx
F spr_addr[11:8]==xxxx
F spr_addr[15:12]==xxxx
F spr_addr[19:16]==xxxx
F spr_addr[23:20]==xxxx
F spr_addr[27:24]==xxxx
F spr_addr[31:28]==xxxx
F spr_cs[3:0]==xxxx
F spr_cs[7:4]==xxxx
F spr_cs[11:8]==xxxx
F spr_cs[15:12]==xxxx
F spr_cs[19:16]==xxxx
F spr_cs[23:20]==xxxx
F spr_cs[27:24]==xxxx
F spr_cs[31:28]==xxxx
F spr_dat_cfgr[3:0]==0000
F spr_dat_cfgr[7:4]==0000
F spr_dat_cfgr[11:8]==0000
F spr_dat_cfgr[15:12]==0000
F spr_dat_cfgr[19:16]==0000
F spr_dat_cfgr[23:20]==0000
F spr_dat_cfgr[27:24]==0000
F spr_dat_cfgr[31:28]==0000
L spr_dat_cfgr~~0
F spr_dat_cpu[3:0]==xxxx
F spr_dat_cpu[7:4]==xxxx
F spr_dat_cpu[11:8]==xxxx
F spr_dat_cpu[15:12]==xxxx
F spr_dat_cpu[19:16]==xxxx
F spr_dat_cpu[23:20]==xxxx
F spr_dat_cpu[27:24]==xxxx
F spr_dat_cpu[31:28]==xxxx
F spr_dat_dmmu[3:0]==00xx
F spr_dat_dmmu[7:4]==xx00
F spr_dat_dmmu[11:8]==00xx
F spr_dat_dmmu[15:12]==xxx0
F spr_dat_dmmu[19:16]==xxxx
F spr_dat_dmmu[23:20]==xxxx
F spr_dat_dmmu[27:24]==xxxx
F spr_dat_dmmu[31:28]==xxxx
F spr_dat_du[3:0]==0000
F spr_dat_du[7:4]==0000
F spr_dat_du[11:8]==0000
F spr_dat_du[15:12]==0000
F spr_dat_du[19:16]==0000
F spr_dat_du[23:20]==0000
F spr_dat_du[27:24]==0000
F spr_dat_du[31:28]==0000
L spr_dat_du~~0
F spr_dat_fpu[3:0]==0000
F spr_dat_fpu[7:4]==0000
F spr_dat_fpu[11:8]==0000
F spr_dat_fpu[15:12]==0000
F spr_dat_fpu[19:16]==0000
F spr_dat_fpu[23:20]==0000
F spr_dat_fpu[27:24]==0000
F spr_dat_fpu[31:28]==0000
L spr_dat_fpu~~0
F spr_dat_immu[3:0]==xxxx
F spr_dat_immu[7:4]==xxxx
F spr_dat_immu[11:8]==xxxx
F spr_dat_immu[15:12]==xxxx
F spr_dat_immu[19:16]==xxxx
F spr_dat_immu[23:20]==xxxx
F spr_dat_immu[27:24]==xxxx
F spr_dat_immu[31:28]==xxxx
F spr_dat_mac[3:0]==xxxx
F spr_dat_mac[7:4]==xxxx
F spr_dat_mac[11:8]==xxxx
F spr_dat_mac[15:12]==xxxx
F spr_dat_mac[19:16]==xxxx
F spr_dat_mac[23:20]==xxxx
F spr_dat_mac[27:24]==xxxx
F spr_dat_mac[31:28]==xxxx
F spr_dat_npc[3:0]==xxxx
F spr_dat_npc[7:4]==xxxx
F spr_dat_npc[11:8]==xxxx
F spr_dat_npc[15:12]==xxxx
F spr_dat_npc[19:16]==xxxx
F spr_dat_npc[23:20]==xxxx
F spr_dat_npc[27:24]==xxxx
F spr_dat_npc[31:28]==xxxx
F spr_dat_pic[3:0]==xxxx
F spr_dat_pic[7:4]==xxxx
F spr_dat_pic[11:8]==xxxx
F spr_dat_pic[15:12]==xxxx
F spr_dat_pic[19:16]==xxxx
F spr_dat_pic[23:20]==xxx0
F spr_dat_pic[27:24]==xxxx
F spr_dat_pic[31:28]==xxxx
F spr_dat_pm[3:0]==0000
F spr_dat_pm[7:4]==0000
F spr_dat_pm[11:8]==0000
F spr_dat_pm[15:12]==0000
F spr_dat_pm[19:16]==0000
F spr_dat_pm[23:20]==0000
F spr_dat_pm[27:24]==0000
F spr_dat_pm[31:28]==0000
L spr_dat_pm~~0
F spr_dat_ppc[3:0]==xxxx
F spr_dat_ppc[7:4]==xxxx
F spr_dat_ppc[11:8]==xxxx
F spr_dat_ppc[15:12]==xxxx
F spr_dat_ppc[19:16]==xxxx
F spr_dat_ppc[23:20]==xxxx
F spr_dat_ppc[27:24]==xxxx
F spr_dat_ppc[31:28]==xxxx
F spr_dat_rf[3:0]==xxxx
F spr_dat_rf[7:4]==xxxx
F spr_dat_rf[11:8]==xxxx
F spr_dat_rf[15:12]==xxxx
F spr_dat_rf[19:16]==xxxx
F spr_dat_rf[23:20]==xxxx
F spr_dat_rf[27:24]==xxxx
F spr_dat_rf[31:28]==xxxx
F spr_dat_tt[3:0]==xxxx
F spr_dat_tt[7:4]==xxxx
F spr_dat_tt[11:8]==xxxx
F spr_dat_tt[15:12]==xxxx
F spr_dat_tt[19:16]==xxxx
F spr_dat_tt[23:20]==xxxx
F spr_dat_tt[27:24]==xxxx
F spr_dat_tt[31:28]==xxxx
S spr_we==x
F sprs_dataout[3:0]==0000
F sprs_dataout[7:4]==0000
F sprs_dataout[11:8]==0000
F sprs_dataout[15:12]==0000
F sprs_dataout[19:16]==0000
F sprs_dataout[23:20]==0000
F sprs_dataout[27:24]==0000
F sprs_dataout[31:28]==0000
L sprs_dataout~~0
F sr[3:0]==xxxx
F sr[7:4]==xxxx
F sr[11:8]==xxxx
F sr[15:12]==xxxx
F sr[16:16]==x
S sr_we==x
S supv==x
F to_sr[3:0]==xxxx
F to_sr[7:4]==xxxx
F to_sr[11:8]==xxxx
F to_sr[15:12]==xxxx
F to_sr[16:16]==x
F wait_on[1:0]==xx
S wb_flushpipe==x
F wb_forw[3:0]==xxxx
F wb_forw[7:4]==xxxx
F wb_forw[11:8]==xxxx
F wb_forw[15:12]==xxxx
F wb_forw[19:16]==xxxx
F wb_forw[23:20]==xxxx
F wb_forw[27:24]==xxxx
F wb_forw[31:28]==xxxx
S wb_freeze==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
F wb_pc[3:0]==xxxx
F wb_pc[7:4]==xxxx
F wb_pc[11:8]==xxxx
F wb_pc[15:12]==xxxx
F wb_pc[19:16]==xxxx
F wb_pc[23:20]==xxxx
F wb_pc[27:24]==xxxx
F wb_pc[31:28]==xxxx
S wbforw_valid==x
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
T alu_dataout==du_addr
T alu_dataout==du_dat_cpu
T alu_dataout==du_dat_du
T alu_dataout==du_lsu_load_dat
T alu_dataout==du_lsu_store_dat
TFalu_dataout==eear
TFalu_dataout==epcr
T alu_dataout==ex_insn
T alu_dataout==ex_pc
T alu_dataout==ex_simm
T alu_dataout==fpu_dataout
T alu_dataout==icpu_adr_i
T alu_dataout==icpu_adr_o
T alu_dataout==icpu_dat_i
T alu_dataout==id_insn
TFalu_dataout==id_pc
T alu_dataout==id_simm
T alu_dataout==if_insn
T alu_dataout==if_pc
T alu_dataout==lsu_dataout
T alu_dataout==mult_mac_result
T alu_dataout==muxed_a
T alu_dataout==muxed_b
TFalu_dataout==operand_a
TFalu_dataout==operand_b
T alu_dataout==rf_dataa
T alu_dataout==rf_datab
T alu_dataout==spr_addr
T alu_dataout==spr_cs
TFalu_dataout==spr_dat_cpu
T alu_dataout==spr_dat_immu
T alu_dataout==spr_dat_mac
TFalu_dataout==spr_dat_npc
T alu_dataout==spr_dat_ppc
T alu_dataout==spr_dat_rf
T alu_dataout==spr_dat_tt
T alu_dataout==wb_forw
T alu_dataout==wb_insn
T alu_dataout==wb_pc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
T du_addr==du_dat_cpu
T du_addr==du_dat_du
T du_addr==du_lsu_load_dat
T du_addr==du_lsu_store_dat
TFdu_addr==eear
TFdu_addr==epcr
T du_addr==ex_insn
T du_addr==ex_pc
T du_addr==ex_simm
T du_addr==fpu_dataout
T du_addr==icpu_adr_i
T du_addr==icpu_adr_o
T du_addr==icpu_dat_i
T du_addr==id_insn
TFdu_addr==id_pc
T du_addr==id_simm
T du_addr==if_insn
T du_addr==if_pc
T du_addr==lsu_dataout
T du_addr==mult_mac_result
T du_addr==muxed_a
T du_addr==muxed_b
TFdu_addr==operand_a
TFdu_addr==operand_b
T du_addr==rf_dataa
T du_addr==rf_datab
T du_addr==spr_addr
T du_addr==spr_cs
TFdu_addr==spr_dat_cpu
T du_addr==spr_dat_immu
T du_addr==spr_dat_mac
TFdu_addr==spr_dat_npc
T du_addr==spr_dat_ppc
T du_addr==spr_dat_rf
T du_addr==spr_dat_tt
T du_addr==wb_forw
T du_addr==wb_insn
T du_addr==wb_pc
T du_dat_cpu==du_dat_du
T du_dat_cpu==du_lsu_load_dat
T du_dat_cpu==du_lsu_store_dat
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
T du_dat_cpu==ex_insn
T du_dat_cpu==ex_pc
T du_dat_cpu==ex_simm
T du_dat_cpu==fpu_dataout
T du_dat_cpu==icpu_adr_i
T du_dat_cpu==icpu_adr_o
T du_dat_cpu==icpu_dat_i
T du_dat_cpu==id_insn
TFdu_dat_cpu==id_pc
T du_dat_cpu==id_simm
T du_dat_cpu==if_insn
T du_dat_cpu==if_pc
T du_dat_cpu==lsu_dataout
T du_dat_cpu==mult_mac_result
T du_dat_cpu==muxed_a
T du_dat_cpu==muxed_b
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
T du_dat_cpu==rf_dataa
T du_dat_cpu==rf_datab
T du_dat_cpu==spr_addr
T du_dat_cpu==spr_cs
TFdu_dat_cpu==spr_dat_cpu
T du_dat_cpu==spr_dat_immu
T du_dat_cpu==spr_dat_mac
TFdu_dat_cpu==spr_dat_npc
T du_dat_cpu==spr_dat_ppc
T du_dat_cpu==spr_dat_rf
T du_dat_cpu==spr_dat_tt
T du_dat_cpu==wb_forw
T du_dat_cpu==wb_insn
T du_dat_cpu==wb_pc
T du_dat_du==du_lsu_load_dat
T du_dat_du==du_lsu_store_dat
TFdu_dat_du==eear
TFdu_dat_du==epcr
T du_dat_du==ex_insn
T du_dat_du==ex_pc
T du_dat_du==ex_simm
T du_dat_du==fpu_dataout
T du_dat_du==icpu_adr_i
T du_dat_du==icpu_adr_o
T du_dat_du==icpu_dat_i
T du_dat_du==id_insn
TFdu_dat_du==id_pc
T du_dat_du==id_simm
T du_dat_du==if_insn
T du_dat_du==if_pc
T du_dat_du==lsu_dataout
T du_dat_du==mult_mac_result
T du_dat_du==muxed_a
T du_dat_du==muxed_b
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
T du_dat_du==rf_dataa
T du_dat_du==rf_datab
T du_dat_du==spr_addr
T du_dat_du==spr_cs
TFdu_dat_du==spr_dat_cpu
T du_dat_du==spr_dat_immu
T du_dat_du==spr_dat_mac
TFdu_dat_du==spr_dat_npc
T du_dat_du==spr_dat_ppc
T du_dat_du==spr_dat_rf
T du_dat_du==spr_dat_tt
T du_dat_du==wb_forw
T du_dat_du==wb_insn
T du_dat_du==wb_pc
T du_lsu_load_dat==du_lsu_store_dat
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
T du_lsu_load_dat==ex_insn
T du_lsu_load_dat==ex_pc
T du_lsu_load_dat==ex_simm
T du_lsu_load_dat==fpu_dataout
T du_lsu_load_dat==icpu_adr_i
T du_lsu_load_dat==icpu_adr_o
T du_lsu_load_dat==icpu_dat_i
T du_lsu_load_dat==id_insn
TFdu_lsu_load_dat==id_pc
T du_lsu_load_dat==id_simm
T du_lsu_load_dat==if_insn
T du_lsu_load_dat==if_pc
T du_lsu_load_dat==lsu_dataout
T du_lsu_load_dat==mult_mac_result
T du_lsu_load_dat==muxed_a
T du_lsu_load_dat==muxed_b
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
T du_lsu_load_dat==rf_dataa
T du_lsu_load_dat==rf_datab
T du_lsu_load_dat==spr_addr
T du_lsu_load_dat==spr_cs
TFdu_lsu_load_dat==spr_dat_cpu
T du_lsu_load_dat==spr_dat_immu
T du_lsu_load_dat==spr_dat_mac
TFdu_lsu_load_dat==spr_dat_npc
T du_lsu_load_dat==spr_dat_ppc
T du_lsu_load_dat==spr_dat_rf
T du_lsu_load_dat==spr_dat_tt
T du_lsu_load_dat==wb_forw
T du_lsu_load_dat==wb_insn
T du_lsu_load_dat==wb_pc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
T du_lsu_store_dat==ex_insn
T du_lsu_store_dat==ex_pc
T du_lsu_store_dat==ex_simm
T du_lsu_store_dat==fpu_dataout
T du_lsu_store_dat==icpu_adr_i
T du_lsu_store_dat==icpu_adr_o
T du_lsu_store_dat==icpu_dat_i
T du_lsu_store_dat==id_insn
TFdu_lsu_store_dat==id_pc
T du_lsu_store_dat==id_simm
T du_lsu_store_dat==if_insn
T du_lsu_store_dat==if_pc
T du_lsu_store_dat==lsu_dataout
T du_lsu_store_dat==mult_mac_result
T du_lsu_store_dat==muxed_a
T du_lsu_store_dat==muxed_b
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
T du_lsu_store_dat==rf_dataa
T du_lsu_store_dat==rf_datab
T du_lsu_store_dat==spr_addr
T du_lsu_store_dat==spr_cs
TFdu_lsu_store_dat==spr_dat_cpu
T du_lsu_store_dat==spr_dat_immu
T du_lsu_store_dat==spr_dat_mac
TFdu_lsu_store_dat==spr_dat_npc
T du_lsu_store_dat==spr_dat_ppc
T du_lsu_store_dat==spr_dat_rf
T du_lsu_store_dat==spr_dat_tt
T du_lsu_store_dat==wb_forw
T du_lsu_store_dat==wb_insn
T du_lsu_store_dat==wb_pc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
T ex_insn==ex_pc
T ex_insn==ex_simm
T ex_insn==fpu_dataout
T ex_insn==icpu_adr_i
T ex_insn==icpu_adr_o
T ex_insn==icpu_dat_i
T ex_insn==id_insn
TFex_insn==id_pc
T ex_insn==id_simm
T ex_insn==if_insn
T ex_insn==if_pc
T ex_insn==lsu_dataout
T ex_insn==mult_mac_result
T ex_insn==muxed_a
T ex_insn==muxed_b
TFex_insn==operand_a
TFex_insn==operand_b
T ex_insn==rf_dataa
T ex_insn==rf_datab
T ex_insn==spr_addr
T ex_insn==spr_cs
TFex_insn==spr_dat_cpu
T ex_insn==spr_dat_immu
T ex_insn==spr_dat_mac
TFex_insn==spr_dat_npc
T ex_insn==spr_dat_ppc
T ex_insn==spr_dat_rf
T ex_insn==spr_dat_tt
T ex_insn==wb_forw
T ex_insn==wb_insn
T ex_insn==wb_pc
T ex_pc==ex_simm
T ex_pc==fpu_dataout
T ex_pc==icpu_adr_i
T ex_pc==icpu_adr_o
T ex_pc==icpu_dat_i
T ex_pc==id_insn
TFex_pc==id_pc
T ex_pc==id_simm
T ex_pc==if_insn
T ex_pc==if_pc
T ex_pc==lsu_dataout
T ex_pc==mult_mac_result
T ex_pc==muxed_a
T ex_pc==muxed_b
TFex_pc==operand_a
TFex_pc==operand_b
T ex_pc==rf_dataa
T ex_pc==rf_datab
T ex_pc==spr_addr
T ex_pc==spr_cs
TFex_pc==spr_dat_cpu
T ex_pc==spr_dat_immu
T ex_pc==spr_dat_mac
TFex_pc==spr_dat_npc
T ex_pc==spr_dat_ppc
T ex_pc==spr_dat_rf
T ex_pc==spr_dat_tt
T ex_pc==wb_forw
T ex_pc==wb_insn
T ex_pc==wb_pc
T ex_simm==fpu_dataout
T ex_simm==icpu_adr_i
T ex_simm==icpu_adr_o
T ex_simm==icpu_dat_i
T ex_simm==id_insn
TFex_simm==id_pc
T ex_simm==id_simm
T ex_simm==if_insn
T ex_simm==if_pc
T ex_simm==lsu_dataout
T ex_simm==mult_mac_result
T ex_simm==muxed_a
T ex_simm==muxed_b
TFex_simm==operand_a
TFex_simm==operand_b
T ex_simm==rf_dataa
T ex_simm==rf_datab
T ex_simm==spr_addr
T ex_simm==spr_cs
TFex_simm==spr_dat_cpu
T ex_simm==spr_dat_immu
T ex_simm==spr_dat_mac
TFex_simm==spr_dat_npc
T ex_simm==spr_dat_ppc
T ex_simm==spr_dat_rf
T ex_simm==spr_dat_tt
T ex_simm==wb_forw
T ex_simm==wb_insn
T ex_simm==wb_pc
T fpu_dataout==icpu_adr_i
T fpu_dataout==icpu_adr_o
T fpu_dataout==icpu_dat_i
T fpu_dataout==id_insn
TFfpu_dataout==id_pc
T fpu_dataout==id_simm
T fpu_dataout==if_insn
T fpu_dataout==if_pc
T fpu_dataout==lsu_dataout
T fpu_dataout==mult_mac_result
T fpu_dataout==muxed_a
T fpu_dataout==muxed_b
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
T fpu_dataout==rf_dataa
T fpu_dataout==rf_datab
T fpu_dataout==spr_addr
T fpu_dataout==spr_cs
TFfpu_dataout==spr_dat_cpu
T fpu_dataout==spr_dat_immu
T fpu_dataout==spr_dat_mac
TFfpu_dataout==spr_dat_npc
T fpu_dataout==spr_dat_ppc
T fpu_dataout==spr_dat_rf
T fpu_dataout==spr_dat_tt
T fpu_dataout==wb_forw
T fpu_dataout==wb_insn
T fpu_dataout==wb_pc
T icpu_adr_i==icpu_adr_o
T icpu_adr_i==icpu_dat_i
T icpu_adr_i==id_insn
TFicpu_adr_i==id_pc
T icpu_adr_i==id_simm
T icpu_adr_i==if_insn
T icpu_adr_i==if_pc
T icpu_adr_i==lsu_dataout
T icpu_adr_i==mult_mac_result
T icpu_adr_i==muxed_a
T icpu_adr_i==muxed_b
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
T icpu_adr_i==rf_dataa
T icpu_adr_i==rf_datab
T icpu_adr_i==spr_addr
T icpu_adr_i==spr_cs
TFicpu_adr_i==spr_dat_cpu
T icpu_adr_i==spr_dat_immu
T icpu_adr_i==spr_dat_mac
TFicpu_adr_i==spr_dat_npc
T icpu_adr_i==spr_dat_ppc
T icpu_adr_i==spr_dat_rf
T icpu_adr_i==spr_dat_tt
T icpu_adr_i==wb_forw
T icpu_adr_i==wb_insn
T icpu_adr_i==wb_pc
T icpu_adr_o==icpu_dat_i
T icpu_adr_o==id_insn
TFicpu_adr_o==id_pc
T icpu_adr_o==id_simm
T icpu_adr_o==if_insn
T icpu_adr_o==if_pc
T icpu_adr_o==lsu_dataout
T icpu_adr_o==mult_mac_result
T icpu_adr_o==muxed_a
T icpu_adr_o==muxed_b
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
T icpu_adr_o==rf_dataa
T icpu_adr_o==rf_datab
T icpu_adr_o==spr_addr
T icpu_adr_o==spr_cs
TFicpu_adr_o==spr_dat_cpu
T icpu_adr_o==spr_dat_immu
T icpu_adr_o==spr_dat_mac
TFicpu_adr_o==spr_dat_npc
T icpu_adr_o==spr_dat_ppc
T icpu_adr_o==spr_dat_rf
T icpu_adr_o==spr_dat_tt
T icpu_adr_o==wb_forw
T icpu_adr_o==wb_insn
T icpu_adr_o==wb_pc
T icpu_dat_i==id_insn
TFicpu_dat_i==id_pc
T icpu_dat_i==id_simm
T icpu_dat_i==if_insn
T icpu_dat_i==if_pc
T icpu_dat_i==lsu_dataout
T icpu_dat_i==mult_mac_result
T icpu_dat_i==muxed_a
T icpu_dat_i==muxed_b
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
T icpu_dat_i==rf_dataa
T icpu_dat_i==rf_datab
T icpu_dat_i==spr_addr
T icpu_dat_i==spr_cs
TFicpu_dat_i==spr_dat_cpu
T icpu_dat_i==spr_dat_immu
T icpu_dat_i==spr_dat_mac
TFicpu_dat_i==spr_dat_npc
T icpu_dat_i==spr_dat_ppc
T icpu_dat_i==spr_dat_rf
T icpu_dat_i==spr_dat_tt
T icpu_dat_i==wb_forw
T icpu_dat_i==wb_insn
T icpu_dat_i==wb_pc
TFid_insn==id_pc
T id_insn==id_simm
T id_insn==if_insn
T id_insn==if_pc
T id_insn==lsu_dataout
T id_insn==mult_mac_result
T id_insn==muxed_a
T id_insn==muxed_b
TFid_insn==operand_a
TFid_insn==operand_b
T id_insn==rf_dataa
T id_insn==rf_datab
T id_insn==spr_addr
T id_insn==spr_cs
TFid_insn==spr_dat_cpu
T id_insn==spr_dat_immu
T id_insn==spr_dat_mac
TFid_insn==spr_dat_npc
T id_insn==spr_dat_ppc
T id_insn==spr_dat_rf
T id_insn==spr_dat_tt
T id_insn==wb_forw
T id_insn==wb_insn
T id_insn==wb_pc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
T id_simm==if_insn
T id_simm==if_pc
T id_simm==lsu_dataout
T id_simm==mult_mac_result
T id_simm==muxed_a
T id_simm==muxed_b
TFid_simm==operand_a
TFid_simm==operand_b
T id_simm==rf_dataa
T id_simm==rf_datab
T id_simm==spr_addr
T id_simm==spr_cs
TFid_simm==spr_dat_cpu
T id_simm==spr_dat_immu
T id_simm==spr_dat_mac
TFid_simm==spr_dat_npc
T id_simm==spr_dat_ppc
T id_simm==spr_dat_rf
T id_simm==spr_dat_tt
T id_simm==wb_forw
T id_simm==wb_insn
T id_simm==wb_pc
T if_insn==if_pc
T if_insn==lsu_dataout
T if_insn==mult_mac_result
T if_insn==muxed_a
T if_insn==muxed_b
TFif_insn==operand_a
TFif_insn==operand_b
T if_insn==rf_dataa
T if_insn==rf_datab
T if_insn==spr_addr
T if_insn==spr_cs
TFif_insn==spr_dat_cpu
T if_insn==spr_dat_immu
T if_insn==spr_dat_mac
TFif_insn==spr_dat_npc
T if_insn==spr_dat_ppc
T if_insn==spr_dat_rf
T if_insn==spr_dat_tt
T if_insn==wb_forw
T if_insn==wb_insn
T if_insn==wb_pc
T if_pc==lsu_dataout
T if_pc==mult_mac_result
T if_pc==muxed_a
T if_pc==muxed_b
TFif_pc==operand_a
TFif_pc==operand_b
T if_pc==rf_dataa
T if_pc==rf_datab
T if_pc==spr_addr
T if_pc==spr_cs
TFif_pc==spr_dat_cpu
T if_pc==spr_dat_immu
T if_pc==spr_dat_mac
TFif_pc==spr_dat_npc
T if_pc==spr_dat_ppc
T if_pc==spr_dat_rf
T if_pc==spr_dat_tt
T if_pc==wb_forw
T if_pc==wb_insn
T if_pc==wb_pc
T lsu_dataout==mult_mac_result
T lsu_dataout==muxed_a
T lsu_dataout==muxed_b
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
T lsu_dataout==rf_dataa
T lsu_dataout==rf_datab
T lsu_dataout==spr_addr
T lsu_dataout==spr_cs
TFlsu_dataout==spr_dat_cpu
T lsu_dataout==spr_dat_immu
T lsu_dataout==spr_dat_mac
TFlsu_dataout==spr_dat_npc
T lsu_dataout==spr_dat_ppc
T lsu_dataout==spr_dat_rf
T lsu_dataout==spr_dat_tt
T lsu_dataout==wb_forw
T lsu_dataout==wb_insn
T lsu_dataout==wb_pc
T mult_mac_result==muxed_a
T mult_mac_result==muxed_b
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
T mult_mac_result==rf_dataa
T mult_mac_result==rf_datab
T mult_mac_result==spr_addr
T mult_mac_result==spr_cs
TFmult_mac_result==spr_dat_cpu
T mult_mac_result==spr_dat_immu
T mult_mac_result==spr_dat_mac
TFmult_mac_result==spr_dat_npc
T mult_mac_result==spr_dat_ppc
T mult_mac_result==spr_dat_rf
T mult_mac_result==spr_dat_tt
T mult_mac_result==wb_forw
T mult_mac_result==wb_insn
T mult_mac_result==wb_pc
T muxed_a==muxed_b
TFmuxed_a==operand_a
TFmuxed_a==operand_b
T muxed_a==rf_dataa
T muxed_a==rf_datab
T muxed_a==spr_addr
T muxed_a==spr_cs
TFmuxed_a==spr_dat_cpu
T muxed_a==spr_dat_immu
T muxed_a==spr_dat_mac
TFmuxed_a==spr_dat_npc
T muxed_a==spr_dat_ppc
T muxed_a==spr_dat_rf
T muxed_a==spr_dat_tt
T muxed_a==wb_forw
T muxed_a==wb_insn
T muxed_a==wb_pc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
T muxed_b==rf_dataa
T muxed_b==rf_datab
T muxed_b==spr_addr
T muxed_b==spr_cs
TFmuxed_b==spr_dat_cpu
T muxed_b==spr_dat_immu
T muxed_b==spr_dat_mac
TFmuxed_b==spr_dat_npc
T muxed_b==spr_dat_ppc
T muxed_b==spr_dat_rf
T muxed_b==spr_dat_tt
T muxed_b==wb_forw
T muxed_b==wb_insn
T muxed_b==wb_pc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
T rf_dataa==rf_datab
T rf_dataa==spr_addr
T rf_dataa==spr_cs
TFrf_dataa==spr_dat_cpu
T rf_dataa==spr_dat_immu
T rf_dataa==spr_dat_mac
TFrf_dataa==spr_dat_npc
T rf_dataa==spr_dat_ppc
T rf_dataa==spr_dat_rf
T rf_dataa==spr_dat_tt
T rf_dataa==wb_forw
T rf_dataa==wb_insn
T rf_dataa==wb_pc
T rf_datab==spr_addr
T rf_datab==spr_cs
TFrf_datab==spr_dat_cpu
T rf_datab==spr_dat_immu
T rf_datab==spr_dat_mac
TFrf_datab==spr_dat_npc
T rf_datab==spr_dat_ppc
T rf_datab==spr_dat_rf
T rf_datab==spr_dat_tt
T rf_datab==wb_forw
T rf_datab==wb_insn
T rf_datab==wb_pc
T spr_addr==spr_cs
TFspr_addr==spr_dat_cpu
T spr_addr==spr_dat_immu
T spr_addr==spr_dat_mac
TFspr_addr==spr_dat_npc
T spr_addr==spr_dat_ppc
T spr_addr==spr_dat_rf
T spr_addr==spr_dat_tt
T spr_addr==wb_forw
T spr_addr==wb_insn
T spr_addr==wb_pc
TFspr_cs==spr_dat_cpu
T spr_cs==spr_dat_immu
T spr_cs==spr_dat_mac
TFspr_cs==spr_dat_npc
T spr_cs==spr_dat_ppc
T spr_cs==spr_dat_rf
T spr_cs==spr_dat_tt
T spr_cs==wb_forw
T spr_cs==wb_insn
T spr_cs==wb_pc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
T spr_dat_immu==spr_dat_mac
TFspr_dat_immu==spr_dat_npc
T spr_dat_immu==spr_dat_ppc
T spr_dat_immu==spr_dat_rf
T spr_dat_immu==spr_dat_tt
T spr_dat_immu==wb_forw
T spr_dat_immu==wb_insn
T spr_dat_immu==wb_pc
TFspr_dat_mac==spr_dat_npc
T spr_dat_mac==spr_dat_ppc
T spr_dat_mac==spr_dat_rf
T spr_dat_mac==spr_dat_tt
T spr_dat_mac==wb_forw
T spr_dat_mac==wb_insn
T spr_dat_mac==wb_pc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
T spr_dat_ppc==spr_dat_rf
T spr_dat_ppc==spr_dat_tt
T spr_dat_ppc==wb_forw
T spr_dat_ppc==wb_insn
T spr_dat_ppc==wb_pc
T spr_dat_rf==spr_dat_tt
T spr_dat_rf==wb_forw
T spr_dat_rf==wb_insn
T spr_dat_rf==wb_pc
T spr_dat_tt==wb_forw
T spr_dat_tt==wb_insn
T spr_dat_tt==wb_pc
T wb_forw==wb_insn
T wb_forw==wb_pc
T wb_insn==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
T spr_dat_cfgr==spr_dat_du
T spr_dat_cfgr==spr_dat_fpu
T spr_dat_cfgr==spr_dat_pm
T spr_dat_cfgr==sprs_dataout
T spr_dat_du==spr_dat_fpu
T spr_dat_du==spr_dat_pm
T spr_dat_du==sprs_dataout
T spr_dat_fpu==spr_dat_pm
T spr_dat_fpu==sprs_dataout
T spr_dat_pm==sprs_dataout
T alu_op==cust5_op
T alu_op==rf_addra
T alu_op==rf_addrb
TFalu_op==rf_addrw
T cust5_op==rf_addra
T cust5_op==rf_addrb
TFcust5_op==rf_addrw
T rf_addra==rf_addrb
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
T alu_op2==comp_op
T alu_op2==except_type
T alu_op2==icpu_tag_i
T alu_op2==id_lsu_op
T alu_op2==rfwb_op
T comp_op==except_type
T comp_op==icpu_tag_i
T comp_op==id_lsu_op
T comp_op==rfwb_op
T except_type==icpu_tag_i
T except_type==id_lsu_op
T except_type==rfwb_op
T icpu_tag_i==id_lsu_op
T icpu_tag_i==rfwb_op
T id_lsu_op==rfwb_op
T branch_op==id_mac_op
T branch_op==mac_op
T branch_op==multicycle
T branch_op==pre_branch_op
T id_mac_op==mac_op
T id_mac_op==multicycle
T id_mac_op==pre_branch_op
T mac_op==multicycle
T mac_op==pre_branch_op
T multicycle==pre_branch_op
T du_except_stop==except_stop
T du_except_trig==except_trig
TFesr==sr
TFesr==to_sr
TFsr==to_sr
T ex_branch_addrtarget==id_branch_addrtarget
T sel_a==sel_b
T sel_a==wait_on
T sel_b==wait_on
--
