
WinchFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b318  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800b4b8  0800b4b8  0001b4b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9b4  0800b9b4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9b4  0800b9b4  0001b9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9bc  0800b9bc  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9bc  0800b9bc  0001b9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9c0  0800b9c0  0001b9c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800b9c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001e8  0800bbac  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  0800bbac  00020538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fd4  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002732  00000000  00000000  000341ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00036920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001100  00000000  00000000  00037b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f2d  00000000  00000000  00038c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015cb9  00000000  00000000  00052b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f432  00000000  00000000  000687e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00107c18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee8  00000000  00000000  00107c68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b4a0 	.word	0x0800b4a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800b4a0 	.word	0x0800b4a0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <AS5600_Init>:

#include "AS5600.h"


uint8_t AS5600_Init(AS5600_Handle_t *hAS56)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	/*Initialize with the necessary mode*/
	uint8_t temp = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	73bb      	strb	r3, [r7, #14]
	AS5600_OpStatus_t ret = AS5600_ERROR;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	73fb      	strb	r3, [r7, #15]
	 */

	/*
	 * Get the status of the Magnetic sensor by touching the mag register sensor
	 */
	const AS5600_StatusRegister_t agcReg = AS5600_REGISTER_AGC_H;
 8000fac:	231a      	movs	r3, #26
 8000fae:	737b      	strb	r3, [r7, #13]
	if(readByte(hAS56->I2Chandle, WHOAMI, agcReg) >= AS55600_SUCCESS)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	7b7a      	ldrb	r2, [r7, #13]
 8000fb6:	216c      	movs	r1, #108	; 0x6c
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f85d 	bl	8001078 <readByte>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00d      	beq.n	8000fe0 <AS5600_Init+0x44>
	{
		ret = AS55600_SUCCESS;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	73fb      	strb	r3, [r7, #15]
		hAS56->agcCount = readByte(hAS56->I2Chandle, WHOAMI, agcReg); /* useful while debugging */
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	7b7a      	ldrb	r2, [r7, #13]
 8000fce:	216c      	movs	r1, #108	; 0x6c
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 f851 	bl	8001078 <readByte>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	461a      	mov	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	735a      	strb	r2, [r3, #13]
 8000fde:	e001      	b.n	8000fe4 <AS5600_Init+0x48>
	}

	else ret = AS5600_ERROR;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]

	const AS5600_StatusRegister_t statusReg = AS5600_REGISTER_STATUS;
 8000fe4:	230b      	movs	r3, #11
 8000fe6:	733b      	strb	r3, [r7, #12]

	if((temp = readByte(hAS56->I2Chandle, WHOAMI, statusReg)) >= AS55600_SUCCESS)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	7b3a      	ldrb	r2, [r7, #12]
 8000fee:	216c      	movs	r1, #108	; 0x6c
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 f841 	bl	8001078 <readByte>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	73bb      	strb	r3, [r7, #14]
 8000ffa:	7bbb      	ldrb	r3, [r7, #14]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d006      	beq.n	800100e <AS5600_Init+0x72>
	{
		//temp = readByte(hAS56->I2Chandle, WHOAMI, statusReg);

		ret = (temp & AS5600_MD) ? AS55600_SUCCESS : AS5600_ERROR;
 8001000:	7bbb      	ldrb	r3, [r7, #14]
 8001002:	115b      	asrs	r3, r3, #5
 8001004:	b2db      	uxtb	r3, r3
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	73fb      	strb	r3, [r7, #15]
 800100c:	e001      	b.n	8001012 <AS5600_Init+0x76>
	}

	else ret = AS5600_ERROR;
 800100e:	2300      	movs	r3, #0
 8001010:	73fb      	strb	r3, [r7, #15]

	return ret;
 8001012:	7bfb      	ldrb	r3, [r7, #15]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <AS5600_GetRawAngle>:

uint8_t AS5600_GetRawAngle(AS5600_Handle_t* hAS56)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	const AS5600_OpRegister_t angleReg = AS5600_REGISTER_RAWANGLE_H;
 8001024:	230c      	movs	r3, #12
 8001026:	73fb      	strb	r3, [r7, #15]
	AS5600_OpStatus_t ret = AS5600_ERROR;
 8001028:	2300      	movs	r3, #0
 800102a:	73bb      	strb	r3, [r7, #14]

	uint8_t raw[2] = {0};
 800102c:	2300      	movs	r3, #0
 800102e:	81bb      	strh	r3, [r7, #12]

	if((hAS56->I2Chandle == NULL)) return ret;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <AS5600_GetRawAngle+0x20>
 8001038:	7bbb      	ldrb	r3, [r7, #14]
 800103a:	e019      	b.n	8001070 <AS5600_GetRawAngle+0x54>

		//readByte(hAS56->I2Chandle, Address, subAddress);
	if(readMem(hAS56->I2Chandle, WHOAMI, angleReg, raw) != AS55600_SUCCESS) return ret;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6818      	ldr	r0, [r3, #0]
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	7bfa      	ldrb	r2, [r7, #15]
 8001046:	216c      	movs	r1, #108	; 0x6c
 8001048:	f000 f840 	bl	80010cc <readMem>
 800104c:	4603      	mov	r3, r0
 800104e:	2b01      	cmp	r3, #1
 8001050:	d001      	beq.n	8001056 <AS5600_GetRawAngle+0x3a>
 8001052:	7bbb      	ldrb	r3, [r7, #14]
 8001054:	e00c      	b.n	8001070 <AS5600_GetRawAngle+0x54>

	else ret = AS55600_SUCCESS;
 8001056:	2301      	movs	r3, #1
 8001058:	73bb      	strb	r3, [r7, #14]

	hAS56->rawAngle = ((uint16_t)((uint16_t)raw[0] << 8 | raw[1]));
 800105a:	7b3b      	ldrb	r3, [r7, #12]
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	b21a      	sxth	r2, r3
 8001060:	7b7b      	ldrb	r3, [r7, #13]
 8001062:	b21b      	sxth	r3, r3
 8001064:	4313      	orrs	r3, r2
 8001066:	b21b      	sxth	r3, r3
 8001068:	b29a      	uxth	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	80da      	strh	r2, [r3, #6]

	return ret;
 800106e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <readByte>:
		 return 0;

}

uint8_t readByte(I2C_HandleTypeDef *I2Chandle, uint8_t Address, uint8_t subAddress)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af02      	add	r7, sp, #8
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	70fb      	strb	r3, [r7, #3]
 8001084:	4613      	mov	r3, r2
 8001086:	70bb      	strb	r3, [r7, #2]
	uint8_t rxData[1] = {0};
 8001088:	2300      	movs	r3, #0
 800108a:	733b      	strb	r3, [r7, #12]
	uint8_t txData[] = {subAddress};
 800108c:	78bb      	ldrb	r3, [r7, #2]
 800108e:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(I2Chandle, Address, txData, 1, AS5600_I2C_TIMEOUT);
 8001090:	78fb      	ldrb	r3, [r7, #3]
 8001092:	b299      	uxth	r1, r3
 8001094:	f107 0208 	add.w	r2, r7, #8
 8001098:	2364      	movs	r3, #100	; 0x64
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f003 f924 	bl	80042ec <HAL_I2C_Master_Transmit>

	if(HAL_I2C_Master_Receive(I2Chandle, Address, rxData, 1, AS5600_I2C_TIMEOUT) != HAL_ERROR) return rxData[0];
 80010a4:	78fb      	ldrb	r3, [r7, #3]
 80010a6:	b299      	uxth	r1, r3
 80010a8:	f107 020c 	add.w	r2, r7, #12
 80010ac:	2364      	movs	r3, #100	; 0x64
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2301      	movs	r3, #1
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f003 fa18 	bl	80044e8 <HAL_I2C_Master_Receive>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d001      	beq.n	80010c2 <readByte+0x4a>
 80010be:	7b3b      	ldrb	r3, [r7, #12]
 80010c0:	e000      	b.n	80010c4 <readByte+0x4c>

	else return 0;
 80010c2:	2300      	movs	r3, #0

}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <readMem>:
/*
 * Reads bytes of data
 */

uint8_t readMem(I2C_HandleTypeDef *I2Chandle, uint8_t Address, uint8_t subAddress, uint8_t* raw)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	; 0x28
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	72fb      	strb	r3, [r7, #11]
 80010da:	4613      	mov	r3, r2
 80010dc:	72bb      	strb	r3, [r7, #10]

	uint8_t rawData[2];

	if(HAL_I2C_Mem_Read(I2Chandle, Address, subAddress, I2C_MEMADD_SIZE_8BIT, rawData, 2, AS5600_I2C_TIMEOUT) != HAL_ERROR)
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	b299      	uxth	r1, r3
 80010e2:	7abb      	ldrb	r3, [r7, #10]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	2364      	movs	r3, #100	; 0x64
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	2302      	movs	r3, #2
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f003 fc1c 	bl	8004934 <HAL_I2C_Mem_Read>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d008      	beq.n	8001114 <readMem+0x48>
	{
		raw[0] = rawData[0];
 8001102:	7d3a      	ldrb	r2, [r7, #20]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	701a      	strb	r2, [r3, #0]
		raw[1] = rawData[1];
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3301      	adds	r3, #1
 800110c:	7d7a      	ldrb	r2, [r7, #21]
 800110e:	701a      	strb	r2, [r3, #0]

		return 1;
 8001110:	2301      	movs	r3, #1
 8001112:	e000      	b.n	8001116 <readMem+0x4a>
	}

	else return 0;
 8001114:	2300      	movs	r3, #0

}
 8001116:	4618      	mov	r0, r3
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <PID_Init>:
    Set the Max/Min lim for System anti saturation.
*/

/*Initializer*/
uint8_t PID_Init(PID_Handle_t *pid)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]

    /*Clear all the residuals*/

    pid->derivative = 0.0f;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	615a      	str	r2, [r3, #20]
    pid->integrator = 0.0f;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f04f 0200 	mov.w	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
    pid->propotional = 0.0f;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	60da      	str	r2, [r3, #12]

    SetSampleRate(pid, 10); // 0.01 seconds
 800113e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f000 f878 	bl	8001238 <SetSampleRate>


    pid->prevErr = 0.0f;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
    pid->prevMeasure = 0.0f;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f04f 0200 	mov.w	r2, #0
 8001156:	61da      	str	r2, [r3, #28]

    pid->pidout = 0.0f;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	639a      	str	r2, [r3, #56]	; 0x38

    return 1;
 8001160:	2301      	movs	r3, #1
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <P_Compute>:

/* P controller only */
float P_Compute(PID_Handle_t *p, float measurement, float setPoint, float hal_tick)
{
 800116c:	b480      	push	{r7}
 800116e:	b087      	sub	sp, #28
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	ed87 0a02 	vstr	s0, [r7, #8]
 8001178:	edc7 0a01 	vstr	s1, [r7, #4]
 800117c:	ed87 1a00 	vstr	s2, [r7]

	if(hal_tick > p->Ts)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001186:	ed97 7a00 	vldr	s14, [r7]
 800118a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001192:	dd39      	ble.n	8001208 <P_Compute+0x9c>
		*   0-100% after computing the values back to outputs which can be used in the real world.
		*
		*/
		//float err = setPoint - measurement;

		float err = (1 - measurement / setPoint);
 8001194:	edd7 6a02 	vldr	s13, [r7, #8]
 8001198:	ed97 7a01 	vldr	s14, [r7, #4]
 800119c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80011a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011a8:	edc7 7a05 	vstr	s15, [r7, #20]

		if( err >=0 )
 80011ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80011b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b8:	db26      	blt.n	8001208 <P_Compute+0x9c>
		{
			/*propotional*/
			p->propotional = p->kp * err;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	ed93 7a00 	vldr	s14, [r3]
 80011c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	edc3 7a03 	vstr	s15, [r3, #12]

			return (p->propotional *__8BIT_OUTPUT_MAX) <= (__8BIT_OUTPUT_MAX) ? (p->propotional *__8BIT_OUTPUT_MAX) + __8BIT_OUTPUT_MIN : __8BIT_OUTPUT_MAX;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80011d4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001230 <P_Compute+0xc4>
 80011d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011dc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001230 <P_Compute+0xc4>
 80011e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e8:	d80b      	bhi.n	8001202 <P_Compute+0x96>
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80011f0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001230 <P_Compute+0xc4>
 80011f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80011fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001200:	e00e      	b.n	8001220 <P_Compute+0xb4>
 8001202:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8001230 <P_Compute+0xc4>
 8001206:	e00b      	b.n	8001220 <P_Compute+0xb4>

		}

	}

	p->Ts += hal_tick;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800120e:	edd7 7a00 	vldr	s15, [r7]
 8001212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return 0;
 800121c:	eddf 7a05 	vldr	s15, [pc, #20]	; 8001234 <P_Compute+0xc8>

	//return (p->propotional *__8BIT_OUTPUT_MAX) + __8BIT_OUTPUT_MIN;
}
 8001220:	eeb0 0a67 	vmov.f32	s0, s15
 8001224:	371c      	adds	r7, #28
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	43340000 	.word	0x43340000
 8001234:	00000000 	.word	0x00000000

08001238 <SetSampleRate>:

/* Set sampling period in milliseconds
* And apporiately scale the gains Ki, Kd 
*/
void SetSampleRate(PID_Handle_t *pid, float sampleTime)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	ed87 0a00 	vstr	s0, [r7]
    if(sampleTime > 0)
 8001244:	edd7 7a00 	vldr	s15, [r7]
 8001248:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800124c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001250:	dc00      	bgt.n	8001254 <SetSampleRate+0x1c>
        pid->ki *= ratio;
        pid->kd /= ratio;

        pid->Ts = sampleTime;
    }
}
 8001252:	e01f      	b.n	8001294 <SetSampleRate+0x5c>
        float ratio = (float)(sampleTime) / (float)(pid->Ts);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800125a:	edd7 6a00 	vldr	s13, [r7]
 800125e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001262:	edc7 7a03 	vstr	s15, [r7, #12]
        pid->ki *= ratio;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	ed93 7a01 	vldr	s14, [r3, #4]
 800126c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	edc3 7a01 	vstr	s15, [r3, #4]
        pid->kd /= ratio;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001280:	ed97 7a03 	vldr	s14, [r7, #12]
 8001284:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	edc3 7a02 	vstr	s15, [r3, #8]
        pid->Ts = sampleTime;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001294:	bf00      	nop
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <MX_Universal_Init>:
static void MX_BomBay_Door_Close(void);
static void MX_Jump(void);

/* Private user code ---------------------------------------------------------*/
void MX_Universal_Init()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a4:	f001 fe36 	bl	8002f14 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80012a8:	f000 fd40 	bl	8001d2c <SystemClock_Config>

  /* Initialize all configured peripherals */
  //MX_USB_DEVICE_Init();
  MX_DMA_Init();
 80012ac:	f000 ff80 	bl	80021b0 <MX_DMA_Init>
  MX_ADC1_Init();
 80012b0:	f000 fda6 	bl	8001e00 <MX_ADC1_Init>
  MX_GPIO_Init();
 80012b4:	f000 ff9c 	bl	80021f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80012b8:	f000 fe6e 	bl	8001f98 <MX_TIM2_Init>
  MX_TIM3_Init();
 80012bc:	f000 fec0 	bl	8002040 <MX_TIM3_Init>
  MX_TIM4_Init();
 80012c0:	f000 ff22 	bl	8002108 <MX_TIM4_Init>
  MX_UART1_Init();
 80012c4:	f000 fe1c 	bl	8001f00 <MX_UART1_Init>
  MX_UART2_Init();
 80012c8:	f000 fe40 	bl	8001f4c <MX_UART2_Init>
  MX_I2C1_Init();
 80012cc:	f000 fdea 	bl	8001ea4 <MX_I2C1_Init>


}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <MX_Peripheral_Start_Init>:

void MX_Peripheral_Start_Init()
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
	 *  1. Encoder IT Start
	 *  2. PWM CH1, CH2 Start
	 *  3. TIM Input Cpature Mode Start
	 *  4. ADC DMA Start
	 */
	if(HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL) != HAL_OK)  Error_Handler();
 80012da:	213c      	movs	r1, #60	; 0x3c
 80012dc:	4846      	ldr	r0, [pc, #280]	; (80013f8 <MX_Peripheral_Start_Init+0x124>)
 80012de:	f005 f931 	bl	8006544 <HAL_TIM_Encoder_Start_IT>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_Peripheral_Start_Init+0x18>
 80012e8:	f001 f825 	bl	8002336 <Error_Handler>

	if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 80012ec:	2100      	movs	r1, #0
 80012ee:	4843      	ldr	r0, [pc, #268]	; (80013fc <MX_Peripheral_Start_Init+0x128>)
 80012f0:	f004 fe04 	bl	8005efc <HAL_TIM_PWM_Start>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_Peripheral_Start_Init+0x2a>
 80012fa:	f001 f81c 	bl	8002336 <Error_Handler>
	if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 80012fe:	2104      	movs	r1, #4
 8001300:	483e      	ldr	r0, [pc, #248]	; (80013fc <MX_Peripheral_Start_Init+0x128>)
 8001302:	f004 fdfb 	bl	8005efc <HAL_TIM_PWM_Start>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_Peripheral_Start_Init+0x3c>
 800130c:	f001 f813 	bl	8002336 <Error_Handler>

	if(HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1)!= HAL_OK) Error_Handler();
 8001310:	2100      	movs	r1, #0
 8001312:	483b      	ldr	r0, [pc, #236]	; (8001400 <MX_Peripheral_Start_Init+0x12c>)
 8001314:	f004 ff56 	bl	80061c4 <HAL_TIM_IC_Start_IT>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_Peripheral_Start_Init+0x4e>
 800131e:	f001 f80a 	bl	8002336 <Error_Handler>

	//if(HAL_ADC_Start_DMA(&hadc1, &Buf, 1) != HAL_OK) Error_Handler();

	memset(buf, 0, sizeof(buf));
 8001322:	2240      	movs	r2, #64	; 0x40
 8001324:	2100      	movs	r1, #0
 8001326:	4837      	ldr	r0, [pc, #220]	; (8001404 <MX_Peripheral_Start_Init+0x130>)
 8001328:	f007 f942 	bl	80085b0 <memset>

	//Transmit to the terminal at start to confirm the initiation.
	char* user_data = "REDWING LABS\r\n";
 800132c:	4b36      	ldr	r3, [pc, #216]	; (8001408 <MX_Peripheral_Start_Init+0x134>)
 800132e:	607b      	str	r3, [r7, #4]
	uint16_t data_len = strlen(user_data);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7fe ff55 	bl	80001e0 <strlen>
 8001336:	4603      	mov	r3, r0
 8001338:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart1, (uint8_t*)user_data, data_len, HAL_MAX_DELAY);
 800133a:	887a      	ldrh	r2, [r7, #2]
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	6879      	ldr	r1, [r7, #4]
 8001342:	4832      	ldr	r0, [pc, #200]	; (800140c <MX_Peripheral_Start_Init+0x138>)
 8001344:	f006 f89d 	bl	8007482 <HAL_UART_Transmit>

	/*
	 * 1.GPIO PIN Inits
	 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	2101      	movs	r1, #1
 800134c:	4830      	ldr	r0, [pc, #192]	; (8001410 <MX_Peripheral_Start_Init+0x13c>)
 800134e:	f002 fe4b 	bl	8003fe8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001358:	482e      	ldr	r0, [pc, #184]	; (8001414 <MX_Peripheral_Start_Init+0x140>)
 800135a:	f002 fe45 	bl	8003fe8 <HAL_GPIO_WritePin>
	 * Get the raw angle.
	 * Store the Init raw angle to a global var.
	 * Then count the revolutions on the basis of that raw angle.
	 * i.e. if the raw angle is 20 deg, then every time the angle goes above 20 is one revolution.
	 */
	as5600.I2Chandle = &hi2c1;
 800135e:	4b2e      	ldr	r3, [pc, #184]	; (8001418 <MX_Peripheral_Start_Init+0x144>)
 8001360:	4a2e      	ldr	r2, [pc, #184]	; (800141c <MX_Peripheral_Start_Init+0x148>)
 8001362:	601a      	str	r2, [r3, #0]
	while(!AS5600_Init(&as5600))
 8001364:	e00e      	b.n	8001384 <MX_Peripheral_Start_Init+0xb0>
	{
		sprintf((char*)buf, "Can't detect the Magnet\r\n");
 8001366:	492e      	ldr	r1, [pc, #184]	; (8001420 <MX_Peripheral_Start_Init+0x14c>)
 8001368:	4826      	ldr	r0, [pc, #152]	; (8001404 <MX_Peripheral_Start_Init+0x130>)
 800136a:	f007 fd93 	bl	8008e94 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	2240      	movs	r2, #64	; 0x40
 8001374:	4923      	ldr	r1, [pc, #140]	; (8001404 <MX_Peripheral_Start_Init+0x130>)
 8001376:	4825      	ldr	r0, [pc, #148]	; (800140c <MX_Peripheral_Start_Init+0x138>)
 8001378:	f006 f883 	bl	8007482 <HAL_UART_Transmit>
		HAL_Delay(500);
 800137c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001380:	f001 fe3a 	bl	8002ff8 <HAL_Delay>
	while(!AS5600_Init(&as5600))
 8001384:	4824      	ldr	r0, [pc, #144]	; (8001418 <MX_Peripheral_Start_Init+0x144>)
 8001386:	f7ff fe09 	bl	8000f9c <AS5600_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0ea      	beq.n	8001366 <MX_Peripheral_Start_Init+0x92>
	}

	HAL_Delay(500); /*Time to set*/
 8001390:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001394:	f001 fe30 	bl	8002ff8 <HAL_Delay>

	AS5600_GetRawAngle(&as5600);
 8001398:	481f      	ldr	r0, [pc, #124]	; (8001418 <MX_Peripheral_Start_Init+0x144>)
 800139a:	f7ff fe3f 	bl	800101c <AS5600_GetRawAngle>
	CurrRead = as5600.rawAngle;
 800139e:	4b1e      	ldr	r3, [pc, #120]	; (8001418 <MX_Peripheral_Start_Init+0x144>)
 80013a0:	88da      	ldrh	r2, [r3, #6]
 80013a2:	4b20      	ldr	r3, [pc, #128]	; (8001424 <MX_Peripheral_Start_Init+0x150>)
 80013a4:	801a      	strh	r2, [r3, #0]

	LastRead = CurrRead;
 80013a6:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <MX_Peripheral_Start_Init+0x150>)
 80013a8:	881a      	ldrh	r2, [r3, #0]
 80013aa:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <MX_Peripheral_Start_Init+0x154>)
 80013ac:	801a      	strh	r2, [r3, #0]

	sprintf((char*)buf, "Initial Angle : %d\r\n", rawAngle);
 80013ae:	4b1f      	ldr	r3, [pc, #124]	; (800142c <MX_Peripheral_Start_Init+0x158>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	461a      	mov	r2, r3
 80013b4:	491e      	ldr	r1, [pc, #120]	; (8001430 <MX_Peripheral_Start_Init+0x15c>)
 80013b6:	4813      	ldr	r0, [pc, #76]	; (8001404 <MX_Peripheral_Start_Init+0x130>)
 80013b8:	f007 fd6c 	bl	8008e94 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295
 80013c0:	2240      	movs	r2, #64	; 0x40
 80013c2:	4910      	ldr	r1, [pc, #64]	; (8001404 <MX_Peripheral_Start_Init+0x130>)
 80013c4:	4811      	ldr	r0, [pc, #68]	; (800140c <MX_Peripheral_Start_Init+0x138>)
 80013c6:	f006 f85c 	bl	8007482 <HAL_UART_Transmit>
//
	memset(buf, 0, sizeof(buf));
 80013ca:	2240      	movs	r2, #64	; 0x40
 80013cc:	2100      	movs	r1, #0
 80013ce:	480d      	ldr	r0, [pc, #52]	; (8001404 <MX_Peripheral_Start_Init+0x130>)
 80013d0:	f007 f8ee 	bl	80085b0 <memset>

	/*Transmit to the terminal at start to confirm the initiation.*/
	user_data = "Initialization successful\r\n";
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <MX_Peripheral_Start_Init+0x160>)
 80013d6:	607b      	str	r3, [r7, #4]
	data_len = strlen(user_data);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7fe ff01 	bl	80001e0 <strlen>
 80013de:	4603      	mov	r3, r0
 80013e0:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart1, (uint8_t*)user_data, data_len, HAL_MAX_DELAY);
 80013e2:	887a      	ldrh	r2, [r7, #2]
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	4808      	ldr	r0, [pc, #32]	; (800140c <MX_Peripheral_Start_Init+0x138>)
 80013ec:	f006 f849 	bl	8007482 <HAL_UART_Transmit>


}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200002ac 	.word	0x200002ac
 80013fc:	200002f4 	.word	0x200002f4
 8001400:	2000033c 	.word	0x2000033c
 8001404:	20000488 	.word	0x20000488
 8001408:	0800b4b8 	.word	0x0800b4b8
 800140c:	20000384 	.word	0x20000384
 8001410:	40020800 	.word	0x40020800
 8001414:	40020000 	.word	0x40020000
 8001418:	20000460 	.word	0x20000460
 800141c:	2000040c 	.word	0x2000040c
 8001420:	0800b4c8 	.word	0x0800b4c8
 8001424:	200004e2 	.word	0x200004e2
 8001428:	200004e0 	.word	0x200004e0
 800142c:	200004e4 	.word	0x200004e4
 8001430:	0800b4e4 	.word	0x0800b4e4
 8001434:	0800b4fc 	.word	0x0800b4fc

08001438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/
	MX_Universal_Init();
 800143c:	f7ff ff30 	bl	80012a0 <MX_Universal_Init>

  /* MCU Peripherals Start Commands-------------------------------------------*/
	MX_Peripheral_Start_Init();
 8001440:	f7ff ff48 	bl	80012d4 <MX_Peripheral_Start_Init>
	/*
	 * Winch Start Sequence
	 * 1. One reception of a signal of particular width start the winch sequence
	 * or else keep looping until forever.
	 */
	MX_WINCH_START_SEQ();
 8001444:	f000 f812 	bl	800146c <MX_WINCH_START_SEQ>

	HAL_GPIO_WritePin(blue_led_GPIO_Port, blue_led_Pin, GPIO_PIN_SET);
 8001448:	2201      	movs	r2, #1
 800144a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800144e:	4806      	ldr	r0, [pc, #24]	; (8001468 <main+0x30>)
 8001450:	f002 fdca 	bl	8003fe8 <HAL_GPIO_WritePin>
	//This is the wait period for the winch up sequence.
	//HAL_Delay(5000);

	//MX_WINCH_UP_MOTO_RAMP_UP_DOWN();

	MX_WINCH_P_CONTROLLER();
 8001454:	f000 f9b8 	bl	80017c8 <MX_WINCH_P_CONTROLLER>

	HAL_Delay(5000);
 8001458:	f241 3088 	movw	r0, #5000	; 0x1388
 800145c:	f001 fdcc 	bl	8002ff8 <HAL_Delay>


	MX_WINCH_UP_MOTO_RAMP_UP_DOWN();
 8001460:	f000 f81a 	bl	8001498 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN>
	//Until the flag for door open is not set do nothing
	//If it breaks the loop, it means hook has reached the bay roof
	//Start the Door Close sequence
	//MX_BomBay_Door_Close();

	while(1)
 8001464:	e7fe      	b.n	8001464 <main+0x2c>
 8001466:	bf00      	nop
 8001468:	40020800 	.word	0x40020800

0800146c <MX_WINCH_START_SEQ>:

///////////////////////////////////////////////////////////////////////////////////////////APPLICATION_LEVEL_ROUTINES//////////////////////////////////////////////////////////////


static void MX_WINCH_START_SEQ()
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
	/*
	 * This part loops until a signal of particular pulse width is captured.
	 */
	//UNUSED();
	while(!(START_THE_SEQUENCE)){};
 8001470:	bf00      	nop
 8001472:	4b07      	ldr	r3, [pc, #28]	; (8001490 <MX_WINCH_START_SEQ+0x24>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	f083 0301 	eor.w	r3, r3, #1
 800147a:	b2db      	uxtb	r3, r3
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1f8      	bne.n	8001472 <MX_WINCH_START_SEQ+0x6>

	Start_Flag = false;
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <MX_WINCH_START_SEQ+0x28>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]

}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	200004f9 	.word	0x200004f9
 8001494:	200004f0 	.word	0x200004f0

08001498 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN>:
 	memset(buf, 0, sizeof(buf));

}

void MX_WINCH_UP_MOTO_RAMP_UP_DOWN(void)
{
 8001498:	b5b0      	push	{r4, r5, r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af02      	add	r7, sp, #8

	//First things first change the direction
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800149e:	2201      	movs	r2, #1
 80014a0:	2120      	movs	r1, #32
 80014a2:	48bd      	ldr	r0, [pc, #756]	; (8001798 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 80014a4:	f002 fda0 	bl	8003fe8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //GPIOC and PIN_0 changed
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ae:	48ba      	ldr	r0, [pc, #744]	; (8001798 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 80014b0:	f002 fd9a 	bl	8003fe8 <HAL_GPIO_WritePin>

	uint32_t loop_5 = Counts * 0.1;  //Set the threshold
 80014b4:	4bb9      	ldr	r3, [pc, #740]	; (800179c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 80014b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f83a 	bl	8000534 <__aeabi_i2d>
 80014c0:	a3ab      	add	r3, pc, #684	; (adr r3, 8001770 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2d8>)
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	f7ff f89f 	bl	8000608 <__aeabi_dmul>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f7ff fb71 	bl	8000bb8 <__aeabi_d2uiz>
 80014d6:	4603      	mov	r3, r0
 80014d8:	607b      	str	r3, [r7, #4]

	//Ramp Up Sequence

	for(i = PWM_UP_START; i< INTERMITENT_DC; i ++ )
 80014da:	4bb1      	ldr	r3, [pc, #708]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 80014dc:	221e      	movs	r2, #30
 80014de:	801a      	strh	r2, [r3, #0]
 80014e0:	e0b2      	b.n	8001648 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x1b0>
	{
		if(rev > loop_5)
 80014e2:	4bb0      	ldr	r3, [pc, #704]	; (80017a4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x30c>)
 80014e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e8:	461a      	mov	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d245      	bcs.n	800157c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0xe4>
		{
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(i)/100);
 80014f0:	4bad      	ldr	r3, [pc, #692]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f80d 	bl	8000514 <__aeabi_ui2d>
 80014fa:	4604      	mov	r4, r0
 80014fc:	460d      	mov	r5, r1
 80014fe:	4ba8      	ldr	r3, [pc, #672]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f816 	bl	8000534 <__aeabi_i2d>
 8001508:	a39b      	add	r3, pc, #620	; (adr r3, 8001778 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2e0>)
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	f7ff f87b 	bl	8000608 <__aeabi_dmul>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4620      	mov	r0, r4
 8001518:	4629      	mov	r1, r5
 800151a:	f7ff f875 	bl	8000608 <__aeabi_dmul>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	4ba0      	ldr	r3, [pc, #640]	; (80017ac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 800152c:	f7ff f996 	bl	800085c <__aeabi_ddiv>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	499c      	ldr	r1, [pc, #624]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001536:	680c      	ldr	r4, [r1, #0]
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff fb3c 	bl	8000bb8 <__aeabi_d2uiz>
 8001540:	4603      	mov	r3, r0
 8001542:	63a3      	str	r3, [r4, #56]	; 0x38
			sprintf((char*)buf, "PWM: %d, Length: %f\r\n", i, Length);
 8001544:	4b96      	ldr	r3, [pc, #600]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	461c      	mov	r4, r3
 800154a:	4b99      	ldr	r3, [pc, #612]	; (80017b0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x318>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff f802 	bl	8000558 <__aeabi_f2d>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	e9cd 2300 	strd	r2, r3, [sp]
 800155c:	4622      	mov	r2, r4
 800155e:	4995      	ldr	r1, [pc, #596]	; (80017b4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x31c>)
 8001560:	4895      	ldr	r0, [pc, #596]	; (80017b8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x320>)
 8001562:	f007 fc97 	bl	8008e94 <siprintf>

			HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	2240      	movs	r2, #64	; 0x40
 800156c:	4992      	ldr	r1, [pc, #584]	; (80017b8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x320>)
 800156e:	4893      	ldr	r0, [pc, #588]	; (80017bc <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x324>)
 8001570:	f005 ff87 	bl	8007482 <HAL_UART_Transmit>
			//CDC_Transmit_FS((uint8_t *)buf, sizeof(buf));

			HAL_Delay(PWM_INTERMITANT_UP);    //This finishes the ramp up in
 8001574:	2014      	movs	r0, #20
 8001576:	f001 fd3f 	bl	8002ff8 <HAL_Delay>
 800157a:	e05f      	b.n	800163c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x1a4>

		//This is unlikely to ever happen but for safety.
		else
		{
			//Write a very short but effective ramp_down so that there is not jerk at zero.
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, htim3.Init.Period * _8_BIT_MAP(40)/100);
 800157c:	4b8a      	ldr	r3, [pc, #552]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ffc7 	bl	8000514 <__aeabi_ui2d>
 8001586:	a37e      	add	r3, pc, #504	; (adr r3, 8001780 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2e8>)
 8001588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158c:	f7ff f83c 	bl	8000608 <__aeabi_dmul>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4610      	mov	r0, r2
 8001596:	4619      	mov	r1, r3
 8001598:	f04f 0200 	mov.w	r2, #0
 800159c:	4b83      	ldr	r3, [pc, #524]	; (80017ac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 800159e:	f7ff f95d 	bl	800085c <__aeabi_ddiv>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4980      	ldr	r1, [pc, #512]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 80015a8:	680c      	ldr	r4, [r1, #0]
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	f7ff fb03 	bl	8000bb8 <__aeabi_d2uiz>
 80015b2:	4603      	mov	r3, r0
 80015b4:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_Delay(20);
 80015b6:	2014      	movs	r0, #20
 80015b8:	f001 fd1e 	bl	8002ff8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, htim3.Init.Period * _8_BIT_MAP(20)/100);
 80015bc:	4b7a      	ldr	r3, [pc, #488]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe ffa7 	bl	8000514 <__aeabi_ui2d>
 80015c6:	a370      	add	r3, pc, #448	; (adr r3, 8001788 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f0>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	f7ff f81c 	bl	8000608 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	4b73      	ldr	r3, [pc, #460]	; (80017ac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 80015de:	f7ff f93d 	bl	800085c <__aeabi_ddiv>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4970      	ldr	r1, [pc, #448]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 80015e8:	680c      	ldr	r4, [r1, #0]
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f7ff fae3 	bl	8000bb8 <__aeabi_d2uiz>
 80015f2:	4603      	mov	r3, r0
 80015f4:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_Delay(20);
 80015f6:	2014      	movs	r0, #20
 80015f8:	f001 fcfe 	bl	8002ff8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, htim3.Init.Period * _8_BIT_MAP(0)/100);
 80015fc:	4b6a      	ldr	r3, [pc, #424]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ff87 	bl	8000514 <__aeabi_ui2d>
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	f7fe fffb 	bl	8000608 <__aeabi_dmul>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	4b63      	ldr	r3, [pc, #396]	; (80017ac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 8001620:	f7ff f91c 	bl	800085c <__aeabi_ddiv>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	495f      	ldr	r1, [pc, #380]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 800162a:	680c      	ldr	r4, [r1, #0]
 800162c:	4610      	mov	r0, r2
 800162e:	4619      	mov	r1, r3
 8001630:	f7ff fac2 	bl	8000bb8 <__aeabi_d2uiz>
 8001634:	4603      	mov	r3, r0
 8001636:	6363      	str	r3, [r4, #52]	; 0x34

			//And just stop, something's fishy!
			MX_Jump();
 8001638:	f000 fe78 	bl	800232c <MX_Jump>
	for(i = PWM_UP_START; i< INTERMITENT_DC; i ++ )
 800163c:	4b58      	ldr	r3, [pc, #352]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	3301      	adds	r3, #1
 8001642:	b29a      	uxth	r2, r3
 8001644:	4b56      	ldr	r3, [pc, #344]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001646:	801a      	strh	r2, [r3, #0]
 8001648:	4b55      	ldr	r3, [pc, #340]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	2bb3      	cmp	r3, #179	; 0xb3
 800164e:	f67f af48 	bls.w	80014e2 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x4a>
	}


	//Ramp Down Sequence

	for(i = INTERMITENT_DC; i> 20; i -- )
 8001652:	4b53      	ldr	r3, [pc, #332]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001654:	22b4      	movs	r2, #180	; 0xb4
 8001656:	801a      	strh	r2, [r3, #0]
 8001658:	e051      	b.n	80016fe <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x266>
		{
			if(rev > loop_5)
 800165a:	4b52      	ldr	r3, [pc, #328]	; (80017a4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x30c>)
 800165c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001660:	461a      	mov	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4293      	cmp	r3, r2
 8001666:	d24f      	bcs.n	8001708 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x270>
			{
				//There is enough room to spool at the current rate do nothing different.
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(i)/100);
 8001668:	4b4f      	ldr	r3, [pc, #316]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff51 	bl	8000514 <__aeabi_ui2d>
 8001672:	4604      	mov	r4, r0
 8001674:	460d      	mov	r5, r1
 8001676:	4b4a      	ldr	r3, [pc, #296]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff5a 	bl	8000534 <__aeabi_i2d>
 8001680:	a33d      	add	r3, pc, #244	; (adr r3, 8001778 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2e0>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe ffbf 	bl	8000608 <__aeabi_dmul>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4620      	mov	r0, r4
 8001690:	4629      	mov	r1, r5
 8001692:	f7fe ffb9 	bl	8000608 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	4b42      	ldr	r3, [pc, #264]	; (80017ac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 80016a4:	f7ff f8da 	bl	800085c <__aeabi_ddiv>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	493e      	ldr	r1, [pc, #248]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 80016ae:	680c      	ldr	r4, [r1, #0]
 80016b0:	4610      	mov	r0, r2
 80016b2:	4619      	mov	r1, r3
 80016b4:	f7ff fa80 	bl	8000bb8 <__aeabi_d2uiz>
 80016b8:	4603      	mov	r3, r0
 80016ba:	63a3      	str	r3, [r4, #56]	; 0x38
				sprintf((char*)buf, "PWM: %d, Length: %f\r\n", i, Length); //i*0.019605
 80016bc:	4b38      	ldr	r3, [pc, #224]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	461c      	mov	r4, r3
 80016c2:	4b3b      	ldr	r3, [pc, #236]	; (80017b0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x318>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff46 	bl	8000558 <__aeabi_f2d>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	e9cd 2300 	strd	r2, r3, [sp]
 80016d4:	4622      	mov	r2, r4
 80016d6:	4937      	ldr	r1, [pc, #220]	; (80017b4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x31c>)
 80016d8:	4837      	ldr	r0, [pc, #220]	; (80017b8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x320>)
 80016da:	f007 fbdb 	bl	8008e94 <siprintf>

				HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
 80016e2:	2240      	movs	r2, #64	; 0x40
 80016e4:	4934      	ldr	r1, [pc, #208]	; (80017b8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x320>)
 80016e6:	4835      	ldr	r0, [pc, #212]	; (80017bc <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x324>)
 80016e8:	f005 fecb 	bl	8007482 <HAL_UART_Transmit>
				//CDC_Transmit_FS((uint8_t *)buf, sizeof(buf));

				HAL_Delay(PWM_RAMP_DOWN_DURATION);    //This finishes the ramp up in
 80016ec:	2055      	movs	r0, #85	; 0x55
 80016ee:	f001 fc83 	bl	8002ff8 <HAL_Delay>
	for(i = INTERMITENT_DC; i> 20; i -- )
 80016f2:	4b2b      	ldr	r3, [pc, #172]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 80016f4:	881b      	ldrh	r3, [r3, #0]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	4b29      	ldr	r3, [pc, #164]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 80016fc:	801a      	strh	r2, [r3, #0]
 80016fe:	4b28      	ldr	r3, [pc, #160]	; (80017a0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	2b14      	cmp	r3, #20
 8001704:	d8a9      	bhi.n	800165a <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x1c2>
 8001706:	e000      	b.n	800170a <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x272>
			}

			else break;
 8001708:	bf00      	nop
		}


	//Its only after this point we need to activate the door close interrupt flag
	close_door = true;
 800170a:	4b2d      	ldr	r3, [pc, #180]	; (80017c0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x328>)
 800170c:	2201      	movs	r2, #1
 800170e:	701a      	strb	r2, [r3, #0]


	//After breaking
	//There is room to spool but not so much. Run at constant speed untill button gets triggered
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(PWM_CONSTANT)/100);
 8001710:	4b25      	ldr	r3, [pc, #148]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe fefd 	bl	8000514 <__aeabi_ui2d>
 800171a:	a31d      	add	r3, pc, #116	; (adr r3, 8001790 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 800171c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001720:	f7fe ff72 	bl	8000608 <__aeabi_dmul>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4610      	mov	r0, r2
 800172a:	4619      	mov	r1, r3
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 8001732:	f7ff f893 	bl	800085c <__aeabi_ddiv>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	491b      	ldr	r1, [pc, #108]	; (80017a8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 800173c:	680c      	ldr	r4, [r1, #0]
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	f7ff fa39 	bl	8000bb8 <__aeabi_d2uiz>
 8001746:	4603      	mov	r3, r0
 8001748:	63a3      	str	r3, [r4, #56]	; 0x38
	sprintf((char*)buf, "About to reach the payload bay @ PWM: %d\r\n", PWM_CONSTANT);
 800174a:	223c      	movs	r2, #60	; 0x3c
 800174c:	491d      	ldr	r1, [pc, #116]	; (80017c4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x32c>)
 800174e:	481a      	ldr	r0, [pc, #104]	; (80017b8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x320>)
 8001750:	f007 fba0 	bl	8008e94 <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001754:	f04f 33ff 	mov.w	r3, #4294967295
 8001758:	2240      	movs	r2, #64	; 0x40
 800175a:	4917      	ldr	r1, [pc, #92]	; (80017b8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x320>)
 800175c:	4817      	ldr	r0, [pc, #92]	; (80017bc <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x324>)
 800175e:	f005 fe90 	bl	8007482 <HAL_UART_Transmit>
	//CDC_Transmit_FS((uint8_t *)buf, sizeof(buf));

}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bdb0      	pop	{r4, r5, r7, pc}
 800176a:	bf00      	nop
 800176c:	f3af 8000 	nop.w
 8001770:	9999999a 	.word	0x9999999a
 8001774:	3fb99999 	.word	0x3fb99999
 8001778:	190cb39b 	.word	0x190cb39b
 800177c:	3fd91919 	.word	0x3fd91919
 8001780:	5f4fe082 	.word	0x5f4fe082
 8001784:	402f5f5f 	.word	0x402f5f5f
 8001788:	5f4fe082 	.word	0x5f4fe082
 800178c:	401f5f5f 	.word	0x401f5f5f
 8001790:	877be861 	.word	0x877be861
 8001794:	40378787 	.word	0x40378787
 8001798:	40020000 	.word	0x40020000
 800179c:	200004e8 	.word	0x200004e8
 80017a0:	200004fe 	.word	0x200004fe
 80017a4:	200004e6 	.word	0x200004e6
 80017a8:	200002f4 	.word	0x200002f4
 80017ac:	40590000 	.word	0x40590000
 80017b0:	200004ec 	.word	0x200004ec
 80017b4:	0800b518 	.word	0x0800b518
 80017b8:	20000488 	.word	0x20000488
 80017bc:	20000384 	.word	0x20000384
 80017c0:	200004fc 	.word	0x200004fc
 80017c4:	0800b530 	.word	0x0800b530

080017c8 <MX_WINCH_P_CONTROLLER>:

/*
 * This sub-routine interfaces the P-based controller
 */
void MX_WINCH_P_CONTROLLER(void)
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b096      	sub	sp, #88	; 0x58
 80017cc:	af04      	add	r7, sp, #16
	PID_Handle_t pid;
	uint32_t motor_output = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	647b      	str	r3, [r7, #68]	; 0x44

	pid.Ts = 10; // 10 milliseconds.
 80017d2:	4b7b      	ldr	r3, [pc, #492]	; (80019c0 <MX_WINCH_P_CONTROLLER+0x1f8>)
 80017d4:	62bb      	str	r3, [r7, #40]	; 0x28
	pid.kp = 2;
 80017d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017da:	607b      	str	r3, [r7, #4]
	PID_Init(&pid);
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fc9d 	bl	800111e <PID_Init>



	while((Length <= LEN_TO_WINCH_DOWN)  && !(spring_trig))
 80017e4:	e06f      	b.n	80018c6 <MX_WINCH_P_CONTROLLER+0xfe>
	{
		motor_output = P_Compute(&pid, Length, LEN_TO_WINCH_DOWN, uwTick);
 80017e6:	4b77      	ldr	r3, [pc, #476]	; (80019c4 <MX_WINCH_P_CONTROLLER+0x1fc>)
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	4b76      	ldr	r3, [pc, #472]	; (80019c8 <MX_WINCH_P_CONTROLLER+0x200>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	ee07 3a10 	vmov	s14, r3
 80017f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80017f8:	1d3b      	adds	r3, r7, #4
 80017fa:	eeb0 1a47 	vmov.f32	s2, s14
 80017fe:	eef3 0a01 	vmov.f32	s1, #49	; 0x41880000  17.0
 8001802:	eeb0 0a67 	vmov.f32	s0, s15
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fcb0 	bl	800116c <P_Compute>
 800180c:	eef0 7a40 	vmov.f32	s15, s0
 8001810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001814:	ee17 3a90 	vmov	r3, s15
 8001818:	647b      	str	r3, [r7, #68]	; 0x44

		if(motor_output <= 30) motor_output = __8BIT_OUTPUT_MIN;
 800181a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800181c:	2b1e      	cmp	r3, #30
 800181e:	d801      	bhi.n	8001824 <MX_WINCH_P_CONTROLLER+0x5c>
 8001820:	231e      	movs	r3, #30
 8001822:	647b      	str	r3, [r7, #68]	; 0x44

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(motor_output)/100);
 8001824:	4b69      	ldr	r3, [pc, #420]	; (80019cc <MX_WINCH_P_CONTROLLER+0x204>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fe73 	bl	8000514 <__aeabi_ui2d>
 800182e:	4604      	mov	r4, r0
 8001830:	460d      	mov	r5, r1
 8001832:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001834:	f7fe fe6e 	bl	8000514 <__aeabi_ui2d>
 8001838:	a35d      	add	r3, pc, #372	; (adr r3, 80019b0 <MX_WINCH_P_CONTROLLER+0x1e8>)
 800183a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183e:	f7fe fee3 	bl	8000608 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4620      	mov	r0, r4
 8001848:	4629      	mov	r1, r5
 800184a:	f7fe fedd 	bl	8000608 <__aeabi_dmul>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	4b5d      	ldr	r3, [pc, #372]	; (80019d0 <MX_WINCH_P_CONTROLLER+0x208>)
 800185c:	f7fe fffe 	bl	800085c <__aeabi_ddiv>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4959      	ldr	r1, [pc, #356]	; (80019cc <MX_WINCH_P_CONTROLLER+0x204>)
 8001866:	680c      	ldr	r4, [r1, #0]
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	f7ff f9a4 	bl	8000bb8 <__aeabi_d2uiz>
 8001870:	4603      	mov	r3, r0
 8001872:	63a3      	str	r3, [r4, #56]	; 0x38

		sprintf((char*)buf, "PWM: %ld, Length: %f, Tick: %ld\r\n", motor_output, Length, tick); //i*0.019605
 8001874:	4b53      	ldr	r3, [pc, #332]	; (80019c4 <MX_WINCH_P_CONTROLLER+0x1fc>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe fe6d 	bl	8000558 <__aeabi_f2d>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	4954      	ldr	r1, [pc, #336]	; (80019d4 <MX_WINCH_P_CONTROLLER+0x20c>)
 8001884:	6809      	ldr	r1, [r1, #0]
 8001886:	9102      	str	r1, [sp, #8]
 8001888:	e9cd 2300 	strd	r2, r3, [sp]
 800188c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800188e:	4952      	ldr	r1, [pc, #328]	; (80019d8 <MX_WINCH_P_CONTROLLER+0x210>)
 8001890:	4852      	ldr	r0, [pc, #328]	; (80019dc <MX_WINCH_P_CONTROLLER+0x214>)
 8001892:	f007 faff 	bl	8008e94 <siprintf>

		//HAL_Delay(10);

		if(Length >= THRESHOLD_LEN)
 8001896:	4b4b      	ldr	r3, [pc, #300]	; (80019c4 <MX_WINCH_P_CONTROLLER+0x1fc>)
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 80018a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a8:	db02      	blt.n	80018b0 <MX_WINCH_P_CONTROLLER+0xe8>
		{
			poop_back = true;
 80018aa:	4b4d      	ldr	r3, [pc, #308]	; (80019e0 <MX_WINCH_P_CONTROLLER+0x218>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	701a      	strb	r2, [r3, #0]
		}
		//Flag
		prevTick = tick;
 80018b0:	4b48      	ldr	r3, [pc, #288]	; (80019d4 <MX_WINCH_P_CONTROLLER+0x20c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a4b      	ldr	r2, [pc, #300]	; (80019e4 <MX_WINCH_P_CONTROLLER+0x21c>)
 80018b6:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80018b8:	f04f 33ff 	mov.w	r3, #4294967295
 80018bc:	2240      	movs	r2, #64	; 0x40
 80018be:	4947      	ldr	r1, [pc, #284]	; (80019dc <MX_WINCH_P_CONTROLLER+0x214>)
 80018c0:	4849      	ldr	r0, [pc, #292]	; (80019e8 <MX_WINCH_P_CONTROLLER+0x220>)
 80018c2:	f005 fdde 	bl	8007482 <HAL_UART_Transmit>
	while((Length <= LEN_TO_WINCH_DOWN)  && !(spring_trig))
 80018c6:	4b3f      	ldr	r3, [pc, #252]	; (80019c4 <MX_WINCH_P_CONTROLLER+0x1fc>)
 80018c8:	edd3 7a00 	vldr	s15, [r3]
 80018cc:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 80018d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d8:	d807      	bhi.n	80018ea <MX_WINCH_P_CONTROLLER+0x122>
 80018da:	4b44      	ldr	r3, [pc, #272]	; (80019ec <MX_WINCH_P_CONTROLLER+0x224>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	f083 0301 	eor.w	r3, r3, #1
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f47f af7e 	bne.w	80017e6 <MX_WINCH_P_CONTROLLER+0x1e>


	//__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);


	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80018ea:	2201      	movs	r2, #1
 80018ec:	2120      	movs	r1, #32
 80018ee:	4840      	ldr	r0, [pc, #256]	; (80019f0 <MX_WINCH_P_CONTROLLER+0x228>)
 80018f0:	f002 fb7a 	bl	8003fe8 <HAL_GPIO_WritePin>

	for(int i =0; i<12000; i++)
 80018f4:	2300      	movs	r3, #0
 80018f6:	643b      	str	r3, [r7, #64]	; 0x40
 80018f8:	e01f      	b.n	800193a <MX_WINCH_P_CONTROLLER+0x172>
	{

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(PAYLOAD_3)/100);
 80018fa:	4b34      	ldr	r3, [pc, #208]	; (80019cc <MX_WINCH_P_CONTROLLER+0x204>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7fe fe08 	bl	8000514 <__aeabi_ui2d>
 8001904:	a32c      	add	r3, pc, #176	; (adr r3, 80019b8 <MX_WINCH_P_CONTROLLER+0x1f0>)
 8001906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190a:	f7fe fe7d 	bl	8000608 <__aeabi_dmul>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	4610      	mov	r0, r2
 8001914:	4619      	mov	r1, r3
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	4b2d      	ldr	r3, [pc, #180]	; (80019d0 <MX_WINCH_P_CONTROLLER+0x208>)
 800191c:	f7fe ff9e 	bl	800085c <__aeabi_ddiv>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4929      	ldr	r1, [pc, #164]	; (80019cc <MX_WINCH_P_CONTROLLER+0x204>)
 8001926:	680c      	ldr	r4, [r1, #0]
 8001928:	4610      	mov	r0, r2
 800192a:	4619      	mov	r1, r3
 800192c:	f7ff f944 	bl	8000bb8 <__aeabi_d2uiz>
 8001930:	4603      	mov	r3, r0
 8001932:	63a3      	str	r3, [r4, #56]	; 0x38
	for(int i =0; i<12000; i++)
 8001934:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001936:	3301      	adds	r3, #1
 8001938:	643b      	str	r3, [r7, #64]	; 0x40
 800193a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800193c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001940:	4293      	cmp	r3, r2
 8001942:	ddda      	ble.n	80018fa <MX_WINCH_P_CONTROLLER+0x132>

	}

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(0)/100);
 8001944:	4b21      	ldr	r3, [pc, #132]	; (80019cc <MX_WINCH_P_CONTROLLER+0x204>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	4618      	mov	r0, r3
 800194a:	f7fe fde3 	bl	8000514 <__aeabi_ui2d>
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	f7fe fe57 	bl	8000608 <__aeabi_dmul>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	f04f 0200 	mov.w	r2, #0
 8001966:	4b1a      	ldr	r3, [pc, #104]	; (80019d0 <MX_WINCH_P_CONTROLLER+0x208>)
 8001968:	f7fe ff78 	bl	800085c <__aeabi_ddiv>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4916      	ldr	r1, [pc, #88]	; (80019cc <MX_WINCH_P_CONTROLLER+0x204>)
 8001972:	680c      	ldr	r4, [r1, #0]
 8001974:	4610      	mov	r0, r2
 8001976:	4619      	mov	r1, r3
 8001978:	f7ff f91e 	bl	8000bb8 <__aeabi_d2uiz>
 800197c:	4603      	mov	r3, r0
 800197e:	63a3      	str	r3, [r4, #56]	; 0x38

	if(rev < 0) Counts = -rev;
 8001980:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <MX_WINCH_P_CONTROLLER+0x22c>)
 8001982:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001986:	2b00      	cmp	r3, #0
 8001988:	da09      	bge.n	800199e <MX_WINCH_P_CONTROLLER+0x1d6>
 800198a:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <MX_WINCH_P_CONTROLLER+0x22c>)
 800198c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001990:	b29b      	uxth	r3, r3
 8001992:	425b      	negs	r3, r3
 8001994:	b29b      	uxth	r3, r3
 8001996:	b21a      	sxth	r2, r3
 8001998:	4b17      	ldr	r3, [pc, #92]	; (80019f8 <MX_WINCH_P_CONTROLLER+0x230>)
 800199a:	801a      	strh	r2, [r3, #0]
	else Counts = rev;

}
 800199c:	e004      	b.n	80019a8 <MX_WINCH_P_CONTROLLER+0x1e0>
	else Counts = rev;
 800199e:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <MX_WINCH_P_CONTROLLER+0x22c>)
 80019a0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019a4:	4b14      	ldr	r3, [pc, #80]	; (80019f8 <MX_WINCH_P_CONTROLLER+0x230>)
 80019a6:	801a      	strh	r2, [r3, #0]
}
 80019a8:	bf00      	nop
 80019aa:	3748      	adds	r7, #72	; 0x48
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bdb0      	pop	{r4, r5, r7, pc}
 80019b0:	190cb39b 	.word	0x190cb39b
 80019b4:	3fd91919 	.word	0x3fd91919
 80019b8:	877be861 	.word	0x877be861
 80019bc:	40278787 	.word	0x40278787
 80019c0:	41200000 	.word	0x41200000
 80019c4:	200004ec 	.word	0x200004ec
 80019c8:	20000524 	.word	0x20000524
 80019cc:	200002f4 	.word	0x200002f4
 80019d0:	40590000 	.word	0x40590000
 80019d4:	20000504 	.word	0x20000504
 80019d8:	0800b55c 	.word	0x0800b55c
 80019dc:	20000488 	.word	0x20000488
 80019e0:	200004fa 	.word	0x200004fa
 80019e4:	20000508 	.word	0x20000508
 80019e8:	20000384 	.word	0x20000384
 80019ec:	200004fb 	.word	0x200004fb
 80019f0:	40020000 	.word	0x40020000
 80019f4:	200004e6 	.word	0x200004e6
 80019f8:	200004e8 	.word	0x200004e8

080019fc <HAL_TIM_IC_CaptureCallback>:
 * Based on the pre-defined signal type, routine scans for the particular DC signal
 * If obtained initiates the Winch Start Sequence.
 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a58      	ldr	r2, [pc, #352]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	f040 80aa 	bne.w	8001b64 <HAL_TIM_IC_CaptureCallback+0x168>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 8001a10:	4b57      	ldr	r3, [pc, #348]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10a      	bne.n	8001a2e <HAL_TIM_IC_CaptureCallback+0x32>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001a18:	2100      	movs	r1, #0
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f005 f8a6 	bl	8006b6c <HAL_TIM_ReadCapturedValue>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4a54      	ldr	r2, [pc, #336]	; (8001b74 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001a24:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001a26:	4b52      	ldr	r3, [pc, #328]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 8001a2c:	e09a      	b.n	8001b64 <HAL_TIM_IC_CaptureCallback+0x168>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001a2e:	2100      	movs	r1, #0
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f005 f89b 	bl	8006b6c <HAL_TIM_ReadCapturedValue>
 8001a36:	4603      	mov	r3, r0
 8001a38:	4a4f      	ldr	r2, [pc, #316]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001a3a:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 8001a3c:	4b4e      	ldr	r3, [pc, #312]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b4c      	ldr	r3, [pc, #304]	; (8001b74 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d907      	bls.n	8001a58 <HAL_TIM_IC_CaptureCallback+0x5c>
				Difference = IC_Val2-IC_Val1;
 8001a48:	4b4b      	ldr	r3, [pc, #300]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4b49      	ldr	r3, [pc, #292]	; (8001b74 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	4a4a      	ldr	r2, [pc, #296]	; (8001b7c <HAL_TIM_IC_CaptureCallback+0x180>)
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	e00f      	b.n	8001a78 <HAL_TIM_IC_CaptureCallback+0x7c>
			else if (IC_Val1 > IC_Val2)
 8001a58:	4b46      	ldr	r3, [pc, #280]	; (8001b74 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b46      	ldr	r3, [pc, #280]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d909      	bls.n	8001a78 <HAL_TIM_IC_CaptureCallback+0x7c>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001a64:	4b44      	ldr	r3, [pc, #272]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	4b42      	ldr	r3, [pc, #264]	; (8001b74 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001a72:	33ff      	adds	r3, #255	; 0xff
 8001a74:	4a41      	ldr	r2, [pc, #260]	; (8001b7c <HAL_TIM_IC_CaptureCallback+0x180>)
 8001a76:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001a78:	4b41      	ldr	r3, [pc, #260]	; (8001b80 <HAL_TIM_IC_CaptureCallback+0x184>)
 8001a7a:	60fb      	str	r3, [r7, #12]
			frequency = refClock/Difference;
 8001a7c:	4b3f      	ldr	r3, [pc, #252]	; (8001b7c <HAL_TIM_IC_CaptureCallback+0x180>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	ee07 3a90 	vmov	s15, r3
 8001a84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a88:	edd7 6a03 	vldr	s13, [r7, #12]
 8001a8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a90:	4b3c      	ldr	r3, [pc, #240]	; (8001b84 <HAL_TIM_IC_CaptureCallback+0x188>)
 8001a92:	edc3 7a00 	vstr	s15, [r3]
			float mFactor = 1000000/refClock;
 8001a96:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8001b88 <HAL_TIM_IC_CaptureCallback+0x18c>
 8001a9a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa2:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth = Difference*mFactor;
 8001aa6:	4b35      	ldr	r3, [pc, #212]	; (8001b7c <HAL_TIM_IC_CaptureCallback+0x180>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	ee07 3a90 	vmov	s15, r3
 8001aae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ab2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001abe:	ee17 2a90 	vmov	r2, s15
 8001ac2:	4b32      	ldr	r3, [pc, #200]	; (8001b8c <HAL_TIM_IC_CaptureCallback+0x190>)
 8001ac4:	601a      	str	r2, [r3, #0]
			if(usWidth >= THROTTLE_FULL)
 8001ac6:	4b31      	ldr	r3, [pc, #196]	; (8001b8c <HAL_TIM_IC_CaptureCallback+0x190>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f240 726b 	movw	r2, #1899	; 0x76b
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d903      	bls.n	8001ada <HAL_TIM_IC_CaptureCallback+0xde>
				Start_Flag = true;
 8001ad2:	4b2f      	ldr	r3, [pc, #188]	; (8001b90 <HAL_TIM_IC_CaptureCallback+0x194>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	701a      	strb	r2, [r3, #0]
 8001ad8:	e03d      	b.n	8001b56 <HAL_TIM_IC_CaptureCallback+0x15a>
			else if(usWidth >= THROTTLE_HALF && usWidth < THROTTLE_FULL)
 8001ada:	4b2c      	ldr	r3, [pc, #176]	; (8001b8c <HAL_TIM_IC_CaptureCallback+0x190>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f240 52a9 	movw	r2, #1449	; 0x5a9
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d90c      	bls.n	8001b00 <HAL_TIM_IC_CaptureCallback+0x104>
 8001ae6:	4b29      	ldr	r3, [pc, #164]	; (8001b8c <HAL_TIM_IC_CaptureCallback+0x190>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f240 726b 	movw	r2, #1899	; 0x76b
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d806      	bhi.n	8001b00 <HAL_TIM_IC_CaptureCallback+0x104>
				Start_Flag = false;
 8001af2:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <HAL_TIM_IC_CaptureCallback+0x194>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
				trig = 0;
 8001af8:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <HAL_TIM_IC_CaptureCallback+0x198>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	e02a      	b.n	8001b56 <HAL_TIM_IC_CaptureCallback+0x15a>
			else if(usWidth < THROTTLE_HALF)
 8001b00:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <HAL_TIM_IC_CaptureCallback+0x190>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f240 52a9 	movw	r2, #1449	; 0x5a9
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d824      	bhi.n	8001b56 <HAL_TIM_IC_CaptureCallback+0x15a>
				e_stop = true;
 8001b0c:	4b22      	ldr	r3, [pc, #136]	; (8001b98 <HAL_TIM_IC_CaptureCallback+0x19c>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, htim3.Init.Period * _8_BIT_MAP(0)/100);
 8001b12:	4b22      	ldr	r3, [pc, #136]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fcfc 	bl	8000514 <__aeabi_ui2d>
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	f7fe fd70 	bl	8000608 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8001b36:	f7fe fe91 	bl	800085c <__aeabi_ddiv>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4917      	ldr	r1, [pc, #92]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001b40:	680c      	ldr	r4, [r1, #0]
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	f7ff f837 	bl	8000bb8 <__aeabi_d2uiz>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	6363      	str	r3, [r4, #52]	; 0x34
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001b4e:	2100      	movs	r1, #0
 8001b50:	4812      	ldr	r0, [pc, #72]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001b52:	f004 fa83 	bl	800605c <HAL_TIM_PWM_Stop>
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24
			Is_First_Captured = 0; // set it back to false
 8001b5e:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
}
 8001b64:	bf00      	nop
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd90      	pop	{r4, r7, pc}
 8001b6c:	40000800 	.word	0x40000800
 8001b70:	200004d4 	.word	0x200004d4
 8001b74:	200004c8 	.word	0x200004c8
 8001b78:	200004cc 	.word	0x200004cc
 8001b7c:	200004d0 	.word	0x200004d0
 8001b80:	49742400 	.word	0x49742400
 8001b84:	200004dc 	.word	0x200004dc
 8001b88:	49742400 	.word	0x49742400
 8001b8c:	200004d8 	.word	0x200004d8
 8001b90:	200004f0 	.word	0x200004f0
 8001b94:	200004f4 	.word	0x200004f4
 8001b98:	200004f8 	.word	0x200004f8
 8001b9c:	200002f4 	.word	0x200002f4
 8001ba0:	40590000 	.word	0x40590000
 8001ba4:	00000000 	.word	0x00000000

08001ba8 <HAL_SYSTICK_Callback>:
 *  2. Time is based on the Ramp_Up PWM
 *  3. Second time after the Ramp_Down PWM.
 */

void HAL_SYSTICK_Callback()
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0

	indx++;  //Monitors the time
 8001bac:	4b54      	ldr	r3, [pc, #336]	; (8001d00 <HAL_SYSTICK_Callback+0x158>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	4b52      	ldr	r3, [pc, #328]	; (8001d00 <HAL_SYSTICK_Callback+0x158>)
 8001bb6:	801a      	strh	r2, [r3, #0]
	++tick;  // Updates the tick
 8001bb8:	4b52      	ldr	r3, [pc, #328]	; (8001d04 <HAL_SYSTICK_Callback+0x15c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	4a51      	ldr	r2, [pc, #324]	; (8001d04 <HAL_SYSTICK_Callback+0x15c>)
 8001bc0:	6013      	str	r3, [r2, #0]

	if(Start_Flag)
 8001bc2:	4b51      	ldr	r3, [pc, #324]	; (8001d08 <HAL_SYSTICK_Callback+0x160>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d017      	beq.n	8001bfa <HAL_SYSTICK_Callback+0x52>
	{
		++trig;
 8001bca:	4b50      	ldr	r3, [pc, #320]	; (8001d0c <HAL_SYSTICK_Callback+0x164>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	4a4e      	ldr	r2, [pc, #312]	; (8001d0c <HAL_SYSTICK_Callback+0x164>)
 8001bd2:	6013      	str	r3, [r2, #0]
		if(trig >= 5000)
 8001bd4:	4b4d      	ldr	r3, [pc, #308]	; (8001d0c <HAL_SYSTICK_Callback+0x164>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f241 3287 	movw	r2, #4999	; 0x1387
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d909      	bls.n	8001bf4 <HAL_SYSTICK_Callback+0x4c>
		{
			START_THE_SEQUENCE = true;
 8001be0:	4b4b      	ldr	r3, [pc, #300]	; (8001d10 <HAL_SYSTICK_Callback+0x168>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
			Start_Flag = false;
 8001be6:	4b48      	ldr	r3, [pc, #288]	; (8001d08 <HAL_SYSTICK_Callback+0x160>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]

			//DeInit the IC interrupt
			HAL_TIM_IC_MspDeInit(&htim4);
 8001bec:	4849      	ldr	r0, [pc, #292]	; (8001d14 <HAL_SYSTICK_Callback+0x16c>)
 8001bee:	f000 fd91 	bl	8002714 <HAL_TIM_IC_MspDeInit>
 8001bf2:	e002      	b.n	8001bfa <HAL_SYSTICK_Callback+0x52>

		}


		else {
			START_THE_SEQUENCE = false;
 8001bf4:	4b46      	ldr	r3, [pc, #280]	; (8001d10 <HAL_SYSTICK_Callback+0x168>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
		}
	}

	if(indx == 10)  // every 10 millisecond
 8001bfa:	4b41      	ldr	r3, [pc, #260]	; (8001d00 <HAL_SYSTICK_Callback+0x158>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	2b0a      	cmp	r3, #10
 8001c00:	d172      	bne.n	8001ce8 <HAL_SYSTICK_Callback+0x140>
	{
		//Calculate the rpm
		indx = 0;
 8001c02:	4b3f      	ldr	r3, [pc, #252]	; (8001d00 <HAL_SYSTICK_Callback+0x158>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	801a      	strh	r2, [r3, #0]
		AS5600_GetRawAngle(&as5600);
 8001c08:	4843      	ldr	r0, [pc, #268]	; (8001d18 <HAL_SYSTICK_Callback+0x170>)
 8001c0a:	f7ff fa07 	bl	800101c <AS5600_GetRawAngle>

		CurrRead = as5600.rawAngle;
 8001c0e:	4b42      	ldr	r3, [pc, #264]	; (8001d18 <HAL_SYSTICK_Callback+0x170>)
 8001c10:	88da      	ldrh	r2, [r3, #6]
 8001c12:	4b42      	ldr	r3, [pc, #264]	; (8001d1c <HAL_SYSTICK_Callback+0x174>)
 8001c14:	801a      	strh	r2, [r3, #0]

		if((LastRead - CurrRead)  > 2047) rev ++;
 8001c16:	4b42      	ldr	r3, [pc, #264]	; (8001d20 <HAL_SYSTICK_Callback+0x178>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <HAL_SYSTICK_Callback+0x174>)
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c26:	db08      	blt.n	8001c3a <HAL_SYSTICK_Callback+0x92>
 8001c28:	4b3e      	ldr	r3, [pc, #248]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001c2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	3301      	adds	r3, #1
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	b21a      	sxth	r2, r3
 8001c36:	4b3b      	ldr	r3, [pc, #236]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001c38:	801a      	strh	r2, [r3, #0]

		if((LastRead - CurrRead)  < -2047) rev --;
 8001c3a:	4b39      	ldr	r3, [pc, #228]	; (8001d20 <HAL_SYSTICK_Callback+0x178>)
 8001c3c:	881b      	ldrh	r3, [r3, #0]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b36      	ldr	r3, [pc, #216]	; (8001d1c <HAL_SYSTICK_Callback+0x174>)
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 8001c4a:	dc08      	bgt.n	8001c5e <HAL_SYSTICK_Callback+0xb6>
 8001c4c:	4b35      	ldr	r3, [pc, #212]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001c4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	3b01      	subs	r3, #1
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	b21a      	sxth	r2, r3
 8001c5a:	4b32      	ldr	r3, [pc, #200]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001c5c:	801a      	strh	r2, [r3, #0]
		//sprintf((char*)buf, "Rev : %d\r\n", rev);
		//HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);

		//HAL_Delay(10);

		LastRead = CurrRead;
 8001c5e:	4b2f      	ldr	r3, [pc, #188]	; (8001d1c <HAL_SYSTICK_Callback+0x174>)
 8001c60:	881a      	ldrh	r2, [r3, #0]
 8001c62:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <HAL_SYSTICK_Callback+0x178>)
 8001c64:	801a      	strh	r2, [r3, #0]

		if(rev < 0) Length = (2 * __PI * __RADIUS * (-rev)) * 0.01;   //Converting centi to meters
 8001c66:	4b2f      	ldr	r3, [pc, #188]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001c68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	da1e      	bge.n	8001cae <HAL_SYSTICK_Callback+0x106>
 8001c70:	4b2c      	ldr	r3, [pc, #176]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c76:	425b      	negs	r3, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc5b 	bl	8000534 <__aeabi_i2d>
 8001c7e:	a31c      	add	r3, pc, #112	; (adr r3, 8001cf0 <HAL_SYSTICK_Callback+0x148>)
 8001c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c84:	f7fe fcc0 	bl	8000608 <__aeabi_dmul>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	a319      	add	r3, pc, #100	; (adr r3, 8001cf8 <HAL_SYSTICK_Callback+0x150>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	f7fe fcb7 	bl	8000608 <__aeabi_dmul>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7fe ffa9 	bl	8000bf8 <__aeabi_d2f>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4a1f      	ldr	r2, [pc, #124]	; (8001d28 <HAL_SYSTICK_Callback+0x180>)
 8001caa:	6013      	str	r3, [r2, #0]
		}


	else{}

}
 8001cac:	e01c      	b.n	8001ce8 <HAL_SYSTICK_Callback+0x140>
		else Length = (2 * __PI * __RADIUS * (rev)) * 0.01;   //Converting centi to meters
 8001cae:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <HAL_SYSTICK_Callback+0x17c>)
 8001cb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fc3d 	bl	8000534 <__aeabi_i2d>
 8001cba:	a30d      	add	r3, pc, #52	; (adr r3, 8001cf0 <HAL_SYSTICK_Callback+0x148>)
 8001cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc0:	f7fe fca2 	bl	8000608 <__aeabi_dmul>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4610      	mov	r0, r2
 8001cca:	4619      	mov	r1, r3
 8001ccc:	a30a      	add	r3, pc, #40	; (adr r3, 8001cf8 <HAL_SYSTICK_Callback+0x150>)
 8001cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd2:	f7fe fc99 	bl	8000608 <__aeabi_dmul>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7fe ff8b 	bl	8000bf8 <__aeabi_d2f>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	4a10      	ldr	r2, [pc, #64]	; (8001d28 <HAL_SYSTICK_Callback+0x180>)
 8001ce6:	6013      	str	r3, [r2, #0]
}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	f3af 8000 	nop.w
 8001cf0:	65018c73 	.word	0x65018c73
 8001cf4:	40269e95 	.word	0x40269e95
 8001cf8:	47ae147b 	.word	0x47ae147b
 8001cfc:	3f847ae1 	.word	0x3f847ae1
 8001d00:	20000500 	.word	0x20000500
 8001d04:	20000504 	.word	0x20000504
 8001d08:	200004f0 	.word	0x200004f0
 8001d0c:	200004f4 	.word	0x200004f4
 8001d10:	200004f9 	.word	0x200004f9
 8001d14:	2000033c 	.word	0x2000033c
 8001d18:	20000460 	.word	0x20000460
 8001d1c:	200004e2 	.word	0x200004e2
 8001d20:	200004e0 	.word	0x200004e0
 8001d24:	200004e6 	.word	0x200004e6
 8001d28:	200004ec 	.word	0x200004ec

08001d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b094      	sub	sp, #80	; 0x50
 8001d30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d32:	f107 0320 	add.w	r3, r7, #32
 8001d36:	2230      	movs	r2, #48	; 0x30
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f006 fc38 	bl	80085b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d40:	f107 030c 	add.w	r3, r7, #12
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d50:	2300      	movs	r3, #0
 8001d52:	60bb      	str	r3, [r7, #8]
 8001d54:	4b28      	ldr	r3, [pc, #160]	; (8001df8 <SystemClock_Config+0xcc>)
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	4a27      	ldr	r2, [pc, #156]	; (8001df8 <SystemClock_Config+0xcc>)
 8001d5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d60:	4b25      	ldr	r3, [pc, #148]	; (8001df8 <SystemClock_Config+0xcc>)
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	4b22      	ldr	r3, [pc, #136]	; (8001dfc <SystemClock_Config+0xd0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001d78:	4a20      	ldr	r2, [pc, #128]	; (8001dfc <SystemClock_Config+0xd0>)
 8001d7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	4b1e      	ldr	r3, [pc, #120]	; (8001dfc <SystemClock_Config+0xd0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d88:	607b      	str	r3, [r7, #4]
 8001d8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d96:	2302      	movs	r3, #2
 8001d98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001da0:	230f      	movs	r3, #15
 8001da2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001da4:	2390      	movs	r3, #144	; 0x90
 8001da6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001da8:	2304      	movs	r3, #4
 8001daa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001dac:	2305      	movs	r3, #5
 8001dae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001db0:	f107 0320 	add.w	r3, r7, #32
 8001db4:	4618      	mov	r0, r3
 8001db6:	f003 fbf9 	bl	80055ac <HAL_RCC_OscConfig>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001dc0:	f000 fab9 	bl	8002336 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dc4:	230f      	movs	r3, #15
 8001dc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001dda:	f107 030c 	add.w	r3, r7, #12
 8001dde:	2101      	movs	r1, #1
 8001de0:	4618      	mov	r0, r3
 8001de2:	f003 fe5b 	bl	8005a9c <HAL_RCC_ClockConfig>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001dec:	f000 faa3 	bl	8002336 <Error_Handler>
  }
}
 8001df0:	bf00      	nop
 8001df2:	3750      	adds	r7, #80	; 0x50
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40007000 	.word	0x40007000

08001e00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001e06:	463b      	mov	r3, r7
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e12:	4b21      	ldr	r3, [pc, #132]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e14:	4a21      	ldr	r2, [pc, #132]	; (8001e9c <MX_ADC1_Init+0x9c>)
 8001e16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001e18:	4b1f      	ldr	r3, [pc, #124]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e1e:	4b1e      	ldr	r3, [pc, #120]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e24:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e30:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e38:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e3e:	4b16      	ldr	r3, [pc, #88]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e40:	4a17      	ldr	r2, [pc, #92]	; (8001ea0 <MX_ADC1_Init+0xa0>)
 8001e42:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e44:	4b14      	ldr	r3, [pc, #80]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e4a:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001e50:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e58:	4b0f      	ldr	r3, [pc, #60]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e5e:	480e      	ldr	r0, [pc, #56]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e60:	f001 f8ee 	bl	8003040 <HAL_ADC_Init>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001e6a:	f000 fa64 	bl	8002336 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001e6e:	2304      	movs	r3, #4
 8001e70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e72:	2301      	movs	r3, #1
 8001e74:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001e76:	2306      	movs	r3, #6
 8001e78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e7a:	463b      	mov	r3, r7
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4806      	ldr	r0, [pc, #24]	; (8001e98 <MX_ADC1_Init+0x98>)
 8001e80:	f001 f922 	bl	80030c8 <HAL_ADC_ConfigChannel>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001e8a:	f000 fa54 	bl	8002336 <Error_Handler>
  }

}
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000204 	.word	0x20000204
 8001e9c:	40012000 	.word	0x40012000
 8001ea0:	0f000001 	.word	0x0f000001

08001ea4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001ea8:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001eaa:	4a13      	ldr	r2, [pc, #76]	; (8001ef8 <MX_I2C1_Init+0x54>)
 8001eac:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001eae:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001eb0:	4a12      	ldr	r2, [pc, #72]	; (8001efc <MX_I2C1_Init+0x58>)
 8001eb2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001eb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001ec2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ec6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ec8:	4b0a      	ldr	r3, [pc, #40]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ed4:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eda:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ee0:	4804      	ldr	r0, [pc, #16]	; (8001ef4 <MX_I2C1_Init+0x50>)
 8001ee2:	f002 f8bf 	bl	8004064 <HAL_I2C_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8001eec:	f000 fa23 	bl	8002336 <Error_Handler>
	}
}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	2000040c 	.word	0x2000040c
 8001ef8:	40005400 	.word	0x40005400
 8001efc:	000186a0 	.word	0x000186a0

08001f00 <MX_UART1_Init>:
  * @brief UART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_UART1_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart1.Instance = USART1;
 8001f04:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f06:	4a10      	ldr	r2, [pc, #64]	; (8001f48 <MX_UART1_Init+0x48>)
 8001f08:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f10:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f12:	4b0c      	ldr	r3, [pc, #48]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001f18:	4b0a      	ldr	r3, [pc, #40]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	60da      	str	r2, [r3, #12]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
	//huart1.Init.OverSampling = UART_OVERSAMPLING_16;
	huart1.Init.Parity = UART_PARITY_NONE;
 8001f24:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001f2a:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f2c:	220c      	movs	r2, #12
 8001f2e:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();  // If there is a problem
 8001f30:	4804      	ldr	r0, [pc, #16]	; (8001f44 <MX_UART1_Init+0x44>)
 8001f32:	f005 fa59 	bl	80073e8 <HAL_UART_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_UART1_Init+0x40>
 8001f3c:	f000 f9fb 	bl	8002336 <Error_Handler>

}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000384 	.word	0x20000384
 8001f48:	40011000 	.word	0x40011000

08001f4c <MX_UART2_Init>:
  * @brief UART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_UART2_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart2.Instance = USART2;
 8001f50:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f52:	4a10      	ldr	r2, [pc, #64]	; (8001f94 <MX_UART2_Init+0x48>)
 8001f54:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001f56:	4b0e      	ldr	r3, [pc, #56]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f5c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001f64:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	60da      	str	r2, [r3, #12]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
	//huart1.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.Parity = UART_PARITY_NONE;
 8001f70:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001f76:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f78:	220c      	movs	r2, #12
 8001f7a:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();  // If there is a problem
 8001f7c:	4804      	ldr	r0, [pc, #16]	; (8001f90 <MX_UART2_Init+0x44>)
 8001f7e:	f005 fa33 	bl	80073e8 <HAL_UART_Init>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_UART2_Init+0x40>
 8001f88:	f000 f9d5 	bl	8002336 <Error_Handler>

}
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200003c8 	.word	0x200003c8
 8001f94:	40004400 	.word	0x40004400

08001f98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08c      	sub	sp, #48	; 0x30
 8001f9c:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f9e:	f107 030c 	add.w	r3, r7, #12
 8001fa2:	2224      	movs	r2, #36	; 0x24
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f006 fb02 	bl	80085b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
  	 * Load the number to the ARR register.(Only 16 bit wide)
  	 * side note-> Max ARR value can be upto and not more than 65535 since its a 16 bit register
  	 *
  	 */

  htim2.Instance = TIM2;
 8001fb4:	4b21      	ldr	r3, [pc, #132]	; (800203c <MX_TIM2_Init+0xa4>)
 8001fb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	; (800203c <MX_TIM2_Init+0xa4>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <MX_TIM2_Init+0xa4>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001fc8:	4b1c      	ldr	r3, [pc, #112]	; (800203c <MX_TIM2_Init+0xa4>)
 8001fca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd0:	4b1a      	ldr	r3, [pc, #104]	; (800203c <MX_TIM2_Init+0xa4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd6:	4b19      	ldr	r3, [pc, #100]	; (800203c <MX_TIM2_Init+0xa4>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	4619      	mov	r1, r3
 8002006:	480d      	ldr	r0, [pc, #52]	; (800203c <MX_TIM2_Init+0xa4>)
 8002008:	f004 f9f6 	bl	80063f8 <HAL_TIM_Encoder_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002012:	f000 f990 	bl	8002336 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	4619      	mov	r1, r3
 8002022:	4806      	ldr	r0, [pc, #24]	; (800203c <MX_TIM2_Init+0xa4>)
 8002024:	f005 f95e 	bl	80072e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800202e:	f000 f982 	bl	8002336 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002032:	bf00      	nop
 8002034:	3730      	adds	r7, #48	; 0x30
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200002ac 	.word	0x200002ac

08002040 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08a      	sub	sp, #40	; 0x28
 8002044:	af00      	add	r7, sp, #0
	 * Load the number to the ARR register.(Only 16 bit wide)
	 * side note-> Max ARR value can be upto and not more than 65535 since its a 16 bit register
	 *
	 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002046:	f107 0320 	add.w	r3, r7, #32
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]
 800205c:	611a      	str	r2, [r3, #16]
 800205e:	615a      	str	r2, [r3, #20]
 8002060:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8002062:	4b27      	ldr	r3, [pc, #156]	; (8002100 <MX_TIM3_Init+0xc0>)
 8002064:	4a27      	ldr	r2, [pc, #156]	; (8002104 <MX_TIM3_Init+0xc4>)
 8002066:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 60-1; //60MHz
 8002068:	4b25      	ldr	r3, [pc, #148]	; (8002100 <MX_TIM3_Init+0xc0>)
 800206a:	223b      	movs	r2, #59	; 0x3b
 800206c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206e:	4b24      	ldr	r3, [pc, #144]	; (8002100 <MX_TIM3_Init+0xc0>)
 8002070:	2200      	movs	r2, #0
 8002072:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64 - 1;  //Generates 15KHz frequency signal.
 8002074:	4b22      	ldr	r3, [pc, #136]	; (8002100 <MX_TIM3_Init+0xc0>)
 8002076:	223f      	movs	r2, #63	; 0x3f
 8002078:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800207a:	4b21      	ldr	r3, [pc, #132]	; (8002100 <MX_TIM3_Init+0xc0>)
 800207c:	2200      	movs	r2, #0
 800207e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002080:	4b1f      	ldr	r3, [pc, #124]	; (8002100 <MX_TIM3_Init+0xc0>)
 8002082:	2200      	movs	r2, #0
 8002084:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002086:	481e      	ldr	r0, [pc, #120]	; (8002100 <MX_TIM3_Init+0xc0>)
 8002088:	f003 fee8 	bl	8005e5c <HAL_TIM_PWM_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002092:	f000 f950 	bl	8002336 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800209a:	2300      	movs	r3, #0
 800209c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800209e:	f107 0320 	add.w	r3, r7, #32
 80020a2:	4619      	mov	r1, r3
 80020a4:	4816      	ldr	r0, [pc, #88]	; (8002100 <MX_TIM3_Init+0xc0>)
 80020a6:	f005 f91d 	bl	80072e4 <HAL_TIMEx_MasterConfigSynchronization>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80020b0:	f000 f941 	bl	8002336 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020b4:	2360      	movs	r3, #96	; 0x60
 80020b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	2200      	movs	r2, #0
 80020c8:	4619      	mov	r1, r3
 80020ca:	480d      	ldr	r0, [pc, #52]	; (8002100 <MX_TIM3_Init+0xc0>)
 80020cc:	f004 fc8c 	bl	80069e8 <HAL_TIM_PWM_ConfigChannel>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80020d6:	f000 f92e 	bl	8002336 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020da:	1d3b      	adds	r3, r7, #4
 80020dc:	2204      	movs	r2, #4
 80020de:	4619      	mov	r1, r3
 80020e0:	4807      	ldr	r0, [pc, #28]	; (8002100 <MX_TIM3_Init+0xc0>)
 80020e2:	f004 fc81 	bl	80069e8 <HAL_TIM_PWM_ConfigChannel>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80020ec:	f000 f923 	bl	8002336 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 80020f0:	4803      	ldr	r0, [pc, #12]	; (8002100 <MX_TIM3_Init+0xc0>)
 80020f2:	f000 fad5 	bl	80026a0 <HAL_TIM_MspPostInit>

}
 80020f6:	bf00      	nop
 80020f8:	3728      	adds	r7, #40	; 0x28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200002f4 	.word	0x200002f4
 8002104:	40000400 	.word	0x40000400

08002108 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800210e:	f107 0310 	add.w	r3, r7, #16
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002118:	463b      	mov	r3, r7
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]

  htim4.Instance = TIM4;
 8002124:	4b20      	ldr	r3, [pc, #128]	; (80021a8 <MX_TIM4_Init+0xa0>)
 8002126:	4a21      	ldr	r2, [pc, #132]	; (80021ac <MX_TIM4_Init+0xa4>)
 8002128:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 60-1;
 800212a:	4b1f      	ldr	r3, [pc, #124]	; (80021a8 <MX_TIM4_Init+0xa0>)
 800212c:	223b      	movs	r2, #59	; 0x3b
 800212e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002130:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <MX_TIM4_Init+0xa0>)
 8002132:	2200      	movs	r2, #0
 8002134:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002136:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <MX_TIM4_Init+0xa0>)
 8002138:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800213c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800213e:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <MX_TIM4_Init+0xa0>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002144:	4b18      	ldr	r3, [pc, #96]	; (80021a8 <MX_TIM4_Init+0xa0>)
 8002146:	2200      	movs	r2, #0
 8002148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 800214a:	4817      	ldr	r0, [pc, #92]	; (80021a8 <MX_TIM4_Init+0xa0>)
 800214c:	f003 ffea 	bl	8006124 <HAL_TIM_IC_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002156:	f000 f8ee 	bl	8002336 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002162:	f107 0310 	add.w	r3, r7, #16
 8002166:	4619      	mov	r1, r3
 8002168:	480f      	ldr	r0, [pc, #60]	; (80021a8 <MX_TIM4_Init+0xa0>)
 800216a:	f005 f8bb 	bl	80072e4 <HAL_TIMEx_MasterConfigSynchronization>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002174:	f000 f8df 	bl	8002336 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002178:	230a      	movs	r3, #10
 800217a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800217c:	2301      	movs	r3, #1
 800217e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002188:	463b      	mov	r3, r7
 800218a:	2200      	movs	r2, #0
 800218c:	4619      	mov	r1, r3
 800218e:	4806      	ldr	r0, [pc, #24]	; (80021a8 <MX_TIM4_Init+0xa0>)
 8002190:	f004 fb8e 	bl	80068b0 <HAL_TIM_IC_ConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800219a:	f000 f8cc 	bl	8002336 <Error_Handler>
  }

}
 800219e:	bf00      	nop
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	2000033c 	.word	0x2000033c
 80021ac:	40000800 	.word	0x40000800

080021b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <MX_DMA_Init+0x3c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a0b      	ldr	r2, [pc, #44]	; (80021ec <MX_DMA_Init+0x3c>)
 80021c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <MX_DMA_Init+0x3c>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ce:	607b      	str	r3, [r7, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	2038      	movs	r0, #56	; 0x38
 80021d8:	f001 fa6f 	bl	80036ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80021dc:	2038      	movs	r0, #56	; 0x38
 80021de:	f001 fa88 	bl	80036f2 <HAL_NVIC_EnableIRQ>

}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800

080021f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	; 0x28
 80021f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f6:	f107 0314 	add.w	r3, r7, #20
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	60da      	str	r2, [r3, #12]
 8002204:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	4b44      	ldr	r3, [pc, #272]	; (800231c <MX_GPIO_Init+0x12c>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	4a43      	ldr	r2, [pc, #268]	; (800231c <MX_GPIO_Init+0x12c>)
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	6313      	str	r3, [r2, #48]	; 0x30
 8002216:	4b41      	ldr	r3, [pc, #260]	; (800231c <MX_GPIO_Init+0x12c>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	f003 0304 	and.w	r3, r3, #4
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b3d      	ldr	r3, [pc, #244]	; (800231c <MX_GPIO_Init+0x12c>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a3c      	ldr	r2, [pc, #240]	; (800231c <MX_GPIO_Init+0x12c>)
 800222c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b3a      	ldr	r3, [pc, #232]	; (800231c <MX_GPIO_Init+0x12c>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	4b36      	ldr	r3, [pc, #216]	; (800231c <MX_GPIO_Init+0x12c>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	4a35      	ldr	r2, [pc, #212]	; (800231c <MX_GPIO_Init+0x12c>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	; 0x30
 800224e:	4b33      	ldr	r3, [pc, #204]	; (800231c <MX_GPIO_Init+0x12c>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]
 800225e:	4b2f      	ldr	r3, [pc, #188]	; (800231c <MX_GPIO_Init+0x12c>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a2e      	ldr	r2, [pc, #184]	; (800231c <MX_GPIO_Init+0x12c>)
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b2c      	ldr	r3, [pc, #176]	; (800231c <MX_GPIO_Init+0x12c>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, winch_dir_Pin|bay_dir_Pin, GPIO_PIN_RESET);
 8002276:	2200      	movs	r2, #0
 8002278:	f44f 7190 	mov.w	r1, #288	; 0x120
 800227c:	4828      	ldr	r0, [pc, #160]	; (8002320 <MX_GPIO_Init+0x130>)
 800227e:	f001 feb3 	bl	8003fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : spring_thing_ext_Pin */
  GPIO_InitStruct.Pin = spring_thing_ext_Pin_Pin;
 8002282:	2308      	movs	r3, #8
 8002284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002286:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800228a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800228c:	2301      	movs	r3, #1
 800228e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(spring_thing_ext_Pin_GPIO_Port, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	4823      	ldr	r0, [pc, #140]	; (8002324 <MX_GPIO_Init+0x134>)
 8002298:	f001 fc3e 	bl	8003b18 <HAL_GPIO_Init>

  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800229c:	2009      	movs	r0, #9
 800229e:	f001 fa28 	bl	80036f2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI3_IRQn,15,0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	210f      	movs	r1, #15
 80022a6:	2009      	movs	r0, #9
 80022a8:	f001 fa07 	bl	80036ba <HAL_NVIC_SetPriority>

  /*Configure GPIO pins : winch_dir_Pin bay_dir_Pin */
  GPIO_InitStruct.Pin = winch_dir_Pin|bay_dir_Pin;
 80022ac:	f44f 7390 	mov.w	r3, #288	; 0x120
 80022b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b2:	2301      	movs	r3, #1
 80022b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ba:	2300      	movs	r3, #0
 80022bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022be:	f107 0314 	add.w	r3, r7, #20
 80022c2:	4619      	mov	r1, r3
 80022c4:	4816      	ldr	r0, [pc, #88]	; (8002320 <MX_GPIO_Init+0x130>)
 80022c6:	f001 fc27 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : roof_top_ext_Pin */
  GPIO_InitStruct.Pin = roof_top_ext_Pin;
 80022ca:	2301      	movs	r3, #1
 80022cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80022ce:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80022d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022d4:	2301      	movs	r3, #1
 80022d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(roof_top_ext_GPIO_Port, &GPIO_InitStruct);
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	4619      	mov	r1, r3
 80022de:	4811      	ldr	r0, [pc, #68]	; (8002324 <MX_GPIO_Init+0x134>)
 80022e0:	f001 fc1a 	bl	8003b18 <HAL_GPIO_Init>

  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80022e4:	2006      	movs	r0, #6
 80022e6:	f001 fa04 	bl	80036f2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_IRQn,15,0);
 80022ea:	2200      	movs	r2, #0
 80022ec:	210f      	movs	r1, #15
 80022ee:	2006      	movs	r0, #6
 80022f0:	f001 f9e3 	bl	80036ba <HAL_NVIC_SetPriority>

  /*Configure GPIO pins : internal LED */
  GPIO_InitStruct.Pin = blue_led_Pin;
 80022f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fa:	2301      	movs	r3, #1
 80022fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002302:	2300      	movs	r3, #0
 8002304:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(blue_led_GPIO_Port, &GPIO_InitStruct);
 8002306:	f107 0314 	add.w	r3, r7, #20
 800230a:	4619      	mov	r1, r3
 800230c:	4806      	ldr	r0, [pc, #24]	; (8002328 <MX_GPIO_Init+0x138>)
 800230e:	f001 fc03 	bl	8003b18 <HAL_GPIO_Init>


}
 8002312:	bf00      	nop
 8002314:	3728      	adds	r7, #40	; 0x28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800
 8002320:	40020000 	.word	0x40020000
 8002324:	40020400 	.word	0x40020400
 8002328:	40020800 	.word	0x40020800

0800232c <MX_Jump>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void MX_Jump()
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002330:	b672      	cpsid	i
}
 8002332:	bf00      	nop
	__disable_irq();
	while(1);
 8002334:	e7fe      	b.n	8002334 <MX_Jump+0x8>

08002336 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002336:	b480      	push	{r7}
 8002338:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800233a:	b672      	cpsid	i
}
 800233c:	bf00      	nop

	/*
	 * Can Add ASSERT Statements here, for debugging purpose only.
	 */
  __disable_irq();
  while (1)
 800233e:	e7fe      	b.n	800233e <Error_Handler+0x8>

08002340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	607b      	str	r3, [r7, #4]
 800234a:	4b10      	ldr	r3, [pc, #64]	; (800238c <HAL_MspInit+0x4c>)
 800234c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234e:	4a0f      	ldr	r2, [pc, #60]	; (800238c <HAL_MspInit+0x4c>)
 8002350:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002354:	6453      	str	r3, [r2, #68]	; 0x44
 8002356:	4b0d      	ldr	r3, [pc, #52]	; (800238c <HAL_MspInit+0x4c>)
 8002358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800235e:	607b      	str	r3, [r7, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	603b      	str	r3, [r7, #0]
 8002366:	4b09      	ldr	r3, [pc, #36]	; (800238c <HAL_MspInit+0x4c>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	4a08      	ldr	r2, [pc, #32]	; (800238c <HAL_MspInit+0x4c>)
 800236c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002370:	6413      	str	r3, [r2, #64]	; 0x40
 8002372:	4b06      	ldr	r3, [pc, #24]	; (800238c <HAL_MspInit+0x4c>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237a:	603b      	str	r3, [r7, #0]
 800237c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40023800 	.word	0x40023800

08002390 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	; 0x28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a33      	ldr	r2, [pc, #204]	; (800247c <HAL_ADC_MspInit+0xec>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d15f      	bne.n	8002472 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	4b32      	ldr	r3, [pc, #200]	; (8002480 <HAL_ADC_MspInit+0xf0>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	4a31      	ldr	r2, [pc, #196]	; (8002480 <HAL_ADC_MspInit+0xf0>)
 80023bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023c0:	6453      	str	r3, [r2, #68]	; 0x44
 80023c2:	4b2f      	ldr	r3, [pc, #188]	; (8002480 <HAL_ADC_MspInit+0xf0>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <HAL_ADC_MspInit+0xf0>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a2a      	ldr	r2, [pc, #168]	; (8002480 <HAL_ADC_MspInit+0xf0>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b28      	ldr	r3, [pc, #160]	; (8002480 <HAL_ADC_MspInit+0xf0>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = curr_sensor_Pin;
 80023ea:	2310      	movs	r3, #16
 80023ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023ee:	2303      	movs	r3, #3
 80023f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(curr_sensor_GPIO_Port, &GPIO_InitStruct);
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	4619      	mov	r1, r3
 80023fc:	4821      	ldr	r0, [pc, #132]	; (8002484 <HAL_ADC_MspInit+0xf4>)
 80023fe:	f001 fb8b 	bl	8003b18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002402:	4b21      	ldr	r3, [pc, #132]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002404:	4a21      	ldr	r2, [pc, #132]	; (800248c <HAL_ADC_MspInit+0xfc>)
 8002406:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002408:	4b1f      	ldr	r3, [pc, #124]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 800240a:	2200      	movs	r2, #0
 800240c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800240e:	4b1e      	ldr	r3, [pc, #120]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002414:	4b1c      	ldr	r3, [pc, #112]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002416:	2200      	movs	r2, #0
 8002418:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800241a:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 800241c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002420:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002422:	4b19      	ldr	r3, [pc, #100]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002424:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002428:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800242a:	4b17      	ldr	r3, [pc, #92]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 800242c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002430:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002432:	4b15      	ldr	r3, [pc, #84]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002434:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002438:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800243a:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002440:	4b11      	ldr	r3, [pc, #68]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002446:	4810      	ldr	r0, [pc, #64]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 8002448:	f001 f974 	bl	8003734 <HAL_DMA_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002452:	f7ff ff70 	bl	8002336 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0b      	ldr	r2, [pc, #44]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 800245a:	639a      	str	r2, [r3, #56]	; 0x38
 800245c:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <HAL_ADC_MspInit+0xf8>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2100      	movs	r1, #0
 8002466:	2012      	movs	r0, #18
 8002468:	f001 f927 	bl	80036ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800246c:	2012      	movs	r0, #18
 800246e:	f001 f940 	bl	80036f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002472:	bf00      	nop
 8002474:	3728      	adds	r7, #40	; 0x28
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40012000 	.word	0x40012000
 8002480:	40023800 	.word	0x40023800
 8002484:	40020000 	.word	0x40020000
 8002488:	2000024c 	.word	0x2000024c
 800248c:	40026410 	.word	0x40026410

08002490 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a1d      	ldr	r2, [pc, #116]	; (8002524 <HAL_I2C_MspInit+0x94>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d134      	bne.n	800251c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	4b1c      	ldr	r3, [pc, #112]	; (8002528 <HAL_I2C_MspInit+0x98>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	4a1b      	ldr	r2, [pc, #108]	; (8002528 <HAL_I2C_MspInit+0x98>)
 80024bc:	f043 0302 	orr.w	r3, r3, #2
 80024c0:	6313      	str	r3, [r2, #48]	; 0x30
 80024c2:	4b19      	ldr	r3, [pc, #100]	; (8002528 <HAL_I2C_MspInit+0x98>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80024ce:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80024d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024d4:	2312      	movs	r3, #18
 80024d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024dc:	2303      	movs	r3, #3
 80024de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024e0:	2304      	movs	r3, #4
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e4:	f107 0314 	add.w	r3, r7, #20
 80024e8:	4619      	mov	r1, r3
 80024ea:	4810      	ldr	r0, [pc, #64]	; (800252c <HAL_I2C_MspInit+0x9c>)
 80024ec:	f001 fb14 	bl	8003b18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <HAL_I2C_MspInit+0x98>)
 80024f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f8:	4a0b      	ldr	r2, [pc, #44]	; (8002528 <HAL_I2C_MspInit+0x98>)
 80024fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024fe:	6413      	str	r3, [r2, #64]	; 0x40
 8002500:	4b09      	ldr	r3, [pc, #36]	; (8002528 <HAL_I2C_MspInit+0x98>)
 8002502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 800250c:	2200      	movs	r2, #0
 800250e:	2101      	movs	r1, #1
 8002510:	201f      	movs	r0, #31
 8002512:	f001 f8d2 	bl	80036ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002516:	201f      	movs	r0, #31
 8002518:	f001 f8eb 	bl	80036f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800251c:	bf00      	nop
 800251e:	3728      	adds	r7, #40	; 0x28
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40005400 	.word	0x40005400
 8002528:	40023800 	.word	0x40023800
 800252c:	40020400 	.word	0x40020400

08002530 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08a      	sub	sp, #40	; 0x28
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002550:	d12b      	bne.n	80025aa <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
 8002556:	4b17      	ldr	r3, [pc, #92]	; (80025b4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	4a16      	ldr	r2, [pc, #88]	; (80025b4 <HAL_TIM_Encoder_MspInit+0x84>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6413      	str	r3, [r2, #64]	; 0x40
 8002562:	4b14      	ldr	r3, [pc, #80]	; (80025b4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	4b10      	ldr	r3, [pc, #64]	; (80025b4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a0f      	ldr	r2, [pc, #60]	; (80025b4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = encoder_a_Pin|encoder_b_Pin;
 800258a:	2303      	movs	r3, #3
 800258c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258e:	2302      	movs	r3, #2
 8002590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002596:	2300      	movs	r3, #0
 8002598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800259a:	2301      	movs	r3, #1
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800259e:	f107 0314 	add.w	r3, r7, #20
 80025a2:	4619      	mov	r1, r3
 80025a4:	4804      	ldr	r0, [pc, #16]	; (80025b8 <HAL_TIM_Encoder_MspInit+0x88>)
 80025a6:	f001 fab7 	bl	8003b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80025aa:	bf00      	nop
 80025ac:	3728      	adds	r7, #40	; 0x28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40020000 	.word	0x40020000

080025bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d10d      	bne.n	80025ea <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <HAL_TIM_PWM_MspInit+0x40>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	4a09      	ldr	r2, [pc, #36]	; (80025fc <HAL_TIM_PWM_MspInit+0x40>)
 80025d8:	f043 0302 	orr.w	r3, r3, #2
 80025dc:	6413      	str	r3, [r2, #64]	; 0x40
 80025de:	4b07      	ldr	r3, [pc, #28]	; (80025fc <HAL_TIM_PWM_MspInit+0x40>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80025ea:	bf00      	nop
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	40000400 	.word	0x40000400
 80025fc:	40023800 	.word	0x40023800

08002600 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a1d      	ldr	r2, [pc, #116]	; (8002694 <HAL_TIM_IC_MspInit+0x94>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d133      	bne.n	800268a <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]
 8002626:	4b1c      	ldr	r3, [pc, #112]	; (8002698 <HAL_TIM_IC_MspInit+0x98>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	4a1b      	ldr	r2, [pc, #108]	; (8002698 <HAL_TIM_IC_MspInit+0x98>)
 800262c:	f043 0304 	orr.w	r3, r3, #4
 8002630:	6413      	str	r3, [r2, #64]	; 0x40
 8002632:	4b19      	ldr	r3, [pc, #100]	; (8002698 <HAL_TIM_IC_MspInit+0x98>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	4b15      	ldr	r3, [pc, #84]	; (8002698 <HAL_TIM_IC_MspInit+0x98>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a14      	ldr	r2, [pc, #80]	; (8002698 <HAL_TIM_IC_MspInit+0x98>)
 8002648:	f043 0302 	orr.w	r3, r3, #2
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b12      	ldr	r3, [pc, #72]	; (8002698 <HAL_TIM_IC_MspInit+0x98>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = pixhawk_signal_Pin;
 800265a:	2340      	movs	r3, #64	; 0x40
 800265c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265e:	2302      	movs	r3, #2
 8002660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002666:	2300      	movs	r3, #0
 8002668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800266a:	2302      	movs	r3, #2
 800266c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(pixhawk_signal_GPIO_Port, &GPIO_InitStruct);
 800266e:	f107 0314 	add.w	r3, r7, #20
 8002672:	4619      	mov	r1, r3
 8002674:	4809      	ldr	r0, [pc, #36]	; (800269c <HAL_TIM_IC_MspInit+0x9c>)
 8002676:	f001 fa4f 	bl	8003b18 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
   HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	201e      	movs	r0, #30
 8002680:	f001 f81b 	bl	80036ba <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002684:	201e      	movs	r0, #30
 8002686:	f001 f834 	bl	80036f2 <HAL_NVIC_EnableIRQ>
  }

}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	; 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40000800 	.word	0x40000800
 8002698:	40023800 	.word	0x40023800
 800269c:	40020400 	.word	0x40020400

080026a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b088      	sub	sp, #32
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a8:	f107 030c 	add.w	r3, r7, #12
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	60da      	str	r2, [r3, #12]
 80026b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a12      	ldr	r2, [pc, #72]	; (8002708 <HAL_TIM_MspPostInit+0x68>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d11d      	bne.n	80026fe <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	4b11      	ldr	r3, [pc, #68]	; (800270c <HAL_TIM_MspPostInit+0x6c>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a10      	ldr	r2, [pc, #64]	; (800270c <HAL_TIM_MspPostInit+0x6c>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b0e      	ldr	r3, [pc, #56]	; (800270c <HAL_TIM_MspPostInit+0x6c>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = winch_pwm_Pin|bay_door_pwm_Pin;
 80026de:	23c0      	movs	r3, #192	; 0xc0
 80026e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e2:	2302      	movs	r3, #2
 80026e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026ee:	2302      	movs	r3, #2
 80026f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f2:	f107 030c 	add.w	r3, r7, #12
 80026f6:	4619      	mov	r1, r3
 80026f8:	4805      	ldr	r0, [pc, #20]	; (8002710 <HAL_TIM_MspPostInit+0x70>)
 80026fa:	f001 fa0d 	bl	8003b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026fe:	bf00      	nop
 8002700:	3720      	adds	r7, #32
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40000400 	.word	0x40000400
 800270c:	40023800 	.word	0x40023800
 8002710:	40020000 	.word	0x40020000

08002714 <HAL_TIM_IC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* htim_ic)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if(htim_ic->Instance==TIM4)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a08      	ldr	r2, [pc, #32]	; (8002744 <HAL_TIM_IC_MspDeInit+0x30>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d109      	bne.n	800273a <HAL_TIM_IC_MspDeInit+0x26>
  {
  /* USER CODE BEGIN TIM4_MspDeInit 0 */

  /* USER CODE END TIM4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM4_CLK_DISABLE();
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <HAL_TIM_IC_MspDeInit+0x34>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	4a07      	ldr	r2, [pc, #28]	; (8002748 <HAL_TIM_IC_MspDeInit+0x34>)
 800272c:	f023 0304 	bic.w	r3, r3, #4
 8002730:	6413      	str	r3, [r2, #64]	; 0x40

    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    HAL_GPIO_DeInit(pixhawk_signal_GPIO_Port, pixhawk_signal_Pin);
 8002732:	2140      	movs	r1, #64	; 0x40
 8002734:	4805      	ldr	r0, [pc, #20]	; (800274c <HAL_TIM_IC_MspDeInit+0x38>)
 8002736:	f001 fb73 	bl	8003e20 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }

}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40000800 	.word	0x40000800
 8002748:	40023800 	.word	0x40023800
 800274c:	40020400 	.word	0x40020400

08002750 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08c      	sub	sp, #48	; 0x30
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 031c 	add.w	r3, r7, #28
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a3a      	ldr	r2, [pc, #232]	; (8002858 <HAL_UART_MspInit+0x108>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d13d      	bne.n	80027ee <HAL_UART_MspInit+0x9e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	4b39      	ldr	r3, [pc, #228]	; (800285c <HAL_UART_MspInit+0x10c>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	4a38      	ldr	r2, [pc, #224]	; (800285c <HAL_UART_MspInit+0x10c>)
 800277c:	f043 0310 	orr.w	r3, r3, #16
 8002780:	6453      	str	r3, [r2, #68]	; 0x44
 8002782:	4b36      	ldr	r3, [pc, #216]	; (800285c <HAL_UART_MspInit+0x10c>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	61bb      	str	r3, [r7, #24]
 800278c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	4b32      	ldr	r3, [pc, #200]	; (800285c <HAL_UART_MspInit+0x10c>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	4a31      	ldr	r2, [pc, #196]	; (800285c <HAL_UART_MspInit+0x10c>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6313      	str	r3, [r2, #48]	; 0x30
 800279e:	4b2f      	ldr	r3, [pc, #188]	; (800285c <HAL_UART_MspInit+0x10c>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80027ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b0:	2302      	movs	r3, #2
 80027b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b8:	2303      	movs	r3, #3
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027bc:	2307      	movs	r3, #7
 80027be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c0:	f107 031c 	add.w	r3, r7, #28
 80027c4:	4619      	mov	r1, r3
 80027c6:	4826      	ldr	r0, [pc, #152]	; (8002860 <HAL_UART_MspInit+0x110>)
 80027c8:	f001 f9a6 	bl	8003b18 <HAL_GPIO_Init>


    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027cc:	2025      	movs	r0, #37	; 0x25
 80027ce:	f000 ff90 	bl	80036f2 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn,6,0);
 80027d2:	2200      	movs	r2, #0
 80027d4:	2106      	movs	r1, #6
 80027d6:	2025      	movs	r0, #37	; 0x25
 80027d8:	f000 ff6f 	bl	80036ba <HAL_NVIC_SetPriority>

	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 80027dc:	4b21      	ldr	r3, [pc, #132]	; (8002864 <HAL_UART_MspInit+0x114>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	4b20      	ldr	r3, [pc, #128]	; (8002864 <HAL_UART_MspInit+0x114>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f042 0220 	orr.w	r2, r2, #32
 80027ea:	60da      	str	r2, [r3, #12]

	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);

  }

}
 80027ec:	e030      	b.n	8002850 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a1d      	ldr	r2, [pc, #116]	; (8002868 <HAL_UART_MspInit+0x118>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d12b      	bne.n	8002850 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80027f8:	2300      	movs	r3, #0
 80027fa:	613b      	str	r3, [r7, #16]
 80027fc:	4b17      	ldr	r3, [pc, #92]	; (800285c <HAL_UART_MspInit+0x10c>)
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	4a16      	ldr	r2, [pc, #88]	; (800285c <HAL_UART_MspInit+0x10c>)
 8002802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002806:	6413      	str	r3, [r2, #64]	; 0x40
 8002808:	4b14      	ldr	r3, [pc, #80]	; (800285c <HAL_UART_MspInit+0x10c>)
 800280a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002814:	2300      	movs	r3, #0
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	4b10      	ldr	r3, [pc, #64]	; (800285c <HAL_UART_MspInit+0x10c>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281c:	4a0f      	ldr	r2, [pc, #60]	; (800285c <HAL_UART_MspInit+0x10c>)
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6313      	str	r3, [r2, #48]	; 0x30
 8002824:	4b0d      	ldr	r3, [pc, #52]	; (800285c <HAL_UART_MspInit+0x10c>)
 8002826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002830:	230c      	movs	r3, #12
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283c:	2303      	movs	r3, #3
 800283e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002840:	2307      	movs	r3, #7
 8002842:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	f107 031c 	add.w	r3, r7, #28
 8002848:	4619      	mov	r1, r3
 800284a:	4805      	ldr	r0, [pc, #20]	; (8002860 <HAL_UART_MspInit+0x110>)
 800284c:	f001 f964 	bl	8003b18 <HAL_GPIO_Init>
}
 8002850:	bf00      	nop
 8002852:	3730      	adds	r7, #48	; 0x30
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40011000 	.word	0x40011000
 800285c:	40023800 	.word	0x40023800
 8002860:	40020000 	.word	0x40020000
 8002864:	20000384 	.word	0x20000384
 8002868:	40004400 	.word	0x40004400

0800286c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002870:	e7fe      	b.n	8002870 <NMI_Handler+0x4>

08002872 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002872:	b480      	push	{r7}
 8002874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002876:	e7fe      	b.n	8002876 <HardFault_Handler+0x4>

08002878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800287c:	e7fe      	b.n	800287c <MemManage_Handler+0x4>

0800287e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800287e:	b480      	push	{r7}
 8002880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002882:	e7fe      	b.n	8002882 <BusFault_Handler+0x4>

08002884 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002888:	e7fe      	b.n	8002888 <UsageFault_Handler+0x4>

0800288a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800288a:	b480      	push	{r7}
 800288c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028a6:	b480      	push	{r7}
 80028a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0

  HAL_IncTick();
 80028b8:	f000 fb7e 	bl	8002fb8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80028bc:	f000 ff33 	bl	8003726 <HAL_SYSTICK_IRQHandler>
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <TIM4_IRQHandler>:


void TIM4_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim4);
 80028c8:	4802      	ldr	r0, [pc, #8]	; (80028d4 <TIM4_IRQHandler+0x10>)
 80028ca:	f003 fee9 	bl	80066a0 <HAL_TIM_IRQHandler>
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	2000033c 	.word	0x2000033c

080028d8 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80028d8:	b5b0      	push	{r4, r5, r7, lr}
 80028da:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart1, &receivedData, 1, HAL_MAX_DELAY);
 80028dc:	f04f 33ff 	mov.w	r3, #4294967295
 80028e0:	2201      	movs	r2, #1
 80028e2:	4985      	ldr	r1, [pc, #532]	; (8002af8 <USART1_IRQHandler+0x220>)
 80028e4:	4885      	ldr	r0, [pc, #532]	; (8002afc <USART1_IRQHandler+0x224>)
 80028e6:	f004 fe5e 	bl	80075a6 <HAL_UART_Receive>
		if (receivedData == '\r')
 80028ea:	4b83      	ldr	r3, [pc, #524]	; (8002af8 <USART1_IRQHandler+0x220>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b0d      	cmp	r3, #13
 80028f0:	f040 809e 	bne.w	8002a30 <USART1_IRQHandler+0x158>
			{
				recepCmplt = true;
 80028f4:	4b82      	ldr	r3, [pc, #520]	; (8002b00 <USART1_IRQHandler+0x228>)
 80028f6:	2201      	movs	r2, #1
 80028f8:	701a      	strb	r2, [r3, #0]
				Data = atoi((char*)data_buffer);
 80028fa:	4882      	ldr	r0, [pc, #520]	; (8002b04 <USART1_IRQHandler+0x22c>)
 80028fc:	f005 fe2a 	bl	8008554 <atoi>
 8002900:	4603      	mov	r3, r0
 8002902:	b21a      	sxth	r2, r3
 8002904:	4b80      	ldr	r3, [pc, #512]	; (8002b08 <USART1_IRQHandler+0x230>)
 8002906:	801a      	strh	r2, [r3, #0]

				data_buffer[count++] = '\r';
 8002908:	4b80      	ldr	r3, [pc, #512]	; (8002b0c <USART1_IRQHandler+0x234>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	497f      	ldr	r1, [pc, #508]	; (8002b0c <USART1_IRQHandler+0x234>)
 8002910:	600a      	str	r2, [r1, #0]
 8002912:	4a7c      	ldr	r2, [pc, #496]	; (8002b04 <USART1_IRQHandler+0x22c>)
 8002914:	210d      	movs	r1, #13
 8002916:	54d1      	strb	r1, [r2, r3]

				Data1 = -Data;
 8002918:	4b7b      	ldr	r3, [pc, #492]	; (8002b08 <USART1_IRQHandler+0x230>)
 800291a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800291e:	425b      	negs	r3, r3
 8002920:	461a      	mov	r2, r3
 8002922:	4b7b      	ldr	r3, [pc, #492]	; (8002b10 <USART1_IRQHandler+0x238>)
 8002924:	601a      	str	r2, [r3, #0]

				if(Data >= 0)
 8002926:	4b78      	ldr	r3, [pc, #480]	; (8002b08 <USART1_IRQHandler+0x230>)
 8002928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800292c:	2b00      	cmp	r3, #0
 800292e:	db36      	blt.n	800299e <USART1_IRQHandler+0xc6>
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //GPIOC and PIN_0 changed
 8002930:	2200      	movs	r2, #0
 8002932:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002936:	4877      	ldr	r0, [pc, #476]	; (8002b14 <USART1_IRQHandler+0x23c>)
 8002938:	f001 fb56 	bl	8003fe8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800293c:	2200      	movs	r2, #0
 800293e:	2120      	movs	r1, #32
 8002940:	4874      	ldr	r0, [pc, #464]	; (8002b14 <USART1_IRQHandler+0x23c>)
 8002942:	f001 fb51 	bl	8003fe8 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(Data)/100);
 8002946:	4b74      	ldr	r3, [pc, #464]	; (8002b18 <USART1_IRQHandler+0x240>)
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	4618      	mov	r0, r3
 800294c:	f7fd fde2 	bl	8000514 <__aeabi_ui2d>
 8002950:	4604      	mov	r4, r0
 8002952:	460d      	mov	r5, r1
 8002954:	4b6c      	ldr	r3, [pc, #432]	; (8002b08 <USART1_IRQHandler+0x230>)
 8002956:	f9b3 3000 	ldrsh.w	r3, [r3]
 800295a:	4618      	mov	r0, r3
 800295c:	f7fd fdea 	bl	8000534 <__aeabi_i2d>
 8002960:	a363      	add	r3, pc, #396	; (adr r3, 8002af0 <USART1_IRQHandler+0x218>)
 8002962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002966:	f7fd fe4f 	bl	8000608 <__aeabi_dmul>
 800296a:	4602      	mov	r2, r0
 800296c:	460b      	mov	r3, r1
 800296e:	4620      	mov	r0, r4
 8002970:	4629      	mov	r1, r5
 8002972:	f7fd fe49 	bl	8000608 <__aeabi_dmul>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4610      	mov	r0, r2
 800297c:	4619      	mov	r1, r3
 800297e:	f04f 0200 	mov.w	r2, #0
 8002982:	4b66      	ldr	r3, [pc, #408]	; (8002b1c <USART1_IRQHandler+0x244>)
 8002984:	f7fd ff6a 	bl	800085c <__aeabi_ddiv>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4962      	ldr	r1, [pc, #392]	; (8002b18 <USART1_IRQHandler+0x240>)
 800298e:	680c      	ldr	r4, [r1, #0]
 8002990:	4610      	mov	r0, r2
 8002992:	4619      	mov	r1, r3
 8002994:	f7fe f910 	bl	8000bb8 <__aeabi_d2uiz>
 8002998:	4603      	mov	r3, r0
 800299a:	63a3      	str	r3, [r4, #56]	; 0x38
 800299c:	e036      	b.n	8002a0c <USART1_IRQHandler+0x134>

				}

				else
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //GPIOC and PIN_0 changed
 800299e:	2201      	movs	r2, #1
 80029a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029a4:	485b      	ldr	r0, [pc, #364]	; (8002b14 <USART1_IRQHandler+0x23c>)
 80029a6:	f001 fb1f 	bl	8003fe8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80029aa:	2201      	movs	r2, #1
 80029ac:	2120      	movs	r1, #32
 80029ae:	4859      	ldr	r0, [pc, #356]	; (8002b14 <USART1_IRQHandler+0x23c>)
 80029b0:	f001 fb1a 	bl	8003fe8 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(-Data)/100);
 80029b4:	4b58      	ldr	r3, [pc, #352]	; (8002b18 <USART1_IRQHandler+0x240>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fd fdab 	bl	8000514 <__aeabi_ui2d>
 80029be:	4604      	mov	r4, r0
 80029c0:	460d      	mov	r5, r1
 80029c2:	4b51      	ldr	r3, [pc, #324]	; (8002b08 <USART1_IRQHandler+0x230>)
 80029c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029c8:	425b      	negs	r3, r3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fd fdb2 	bl	8000534 <__aeabi_i2d>
 80029d0:	a347      	add	r3, pc, #284	; (adr r3, 8002af0 <USART1_IRQHandler+0x218>)
 80029d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d6:	f7fd fe17 	bl	8000608 <__aeabi_dmul>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4620      	mov	r0, r4
 80029e0:	4629      	mov	r1, r5
 80029e2:	f7fd fe11 	bl	8000608 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4610      	mov	r0, r2
 80029ec:	4619      	mov	r1, r3
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	4b4a      	ldr	r3, [pc, #296]	; (8002b1c <USART1_IRQHandler+0x244>)
 80029f4:	f7fd ff32 	bl	800085c <__aeabi_ddiv>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4946      	ldr	r1, [pc, #280]	; (8002b18 <USART1_IRQHandler+0x240>)
 80029fe:	680c      	ldr	r4, [r1, #0]
 8002a00:	4610      	mov	r0, r2
 8002a02:	4619      	mov	r1, r3
 8002a04:	f7fe f8d8 	bl	8000bb8 <__aeabi_d2uiz>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	63a3      	str	r3, [r4, #56]	; 0x38

				}


				HAL_UART_Transmit(&huart1, data_buffer, count, HAL_MAX_DELAY);  //send to terminal
 8002a0c:	4b3f      	ldr	r3, [pc, #252]	; (8002b0c <USART1_IRQHandler+0x234>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	f04f 33ff 	mov.w	r3, #4294967295
 8002a16:	493b      	ldr	r1, [pc, #236]	; (8002b04 <USART1_IRQHandler+0x22c>)
 8002a18:	4838      	ldr	r0, [pc, #224]	; (8002afc <USART1_IRQHandler+0x224>)
 8002a1a:	f004 fd32 	bl	8007482 <HAL_UART_Transmit>
				memset(data_buffer, 0, sizeof(data_buffer));
 8002a1e:	2205      	movs	r2, #5
 8002a20:	2100      	movs	r1, #0
 8002a22:	4838      	ldr	r0, [pc, #224]	; (8002b04 <USART1_IRQHandler+0x22c>)
 8002a24:	f005 fdc4 	bl	80085b0 <memset>
				count = 0;
 8002a28:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <USART1_IRQHandler+0x234>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
		else
		{
			data_buffer[count++] = receivedData;
		}

	return;
 8002a2e:	e05c      	b.n	8002aea <USART1_IRQHandler+0x212>
		else if(receivedData == ' ')
 8002a30:	4b31      	ldr	r3, [pc, #196]	; (8002af8 <USART1_IRQHandler+0x220>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b20      	cmp	r3, #32
 8002a36:	d136      	bne.n	8002aa6 <USART1_IRQHandler+0x1ce>
			HAL_UART_Transmit(&huart1, (uint8_t *)E_Stop, strlen(E_Stop), HAL_MAX_DELAY);  //send to terminal
 8002a38:	4b39      	ldr	r3, [pc, #228]	; (8002b20 <USART1_IRQHandler+0x248>)
 8002a3a:	681c      	ldr	r4, [r3, #0]
 8002a3c:	4b38      	ldr	r3, [pc, #224]	; (8002b20 <USART1_IRQHandler+0x248>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fd fbcd 	bl	80001e0 <strlen>
 8002a46:	4603      	mov	r3, r0
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a4e:	4621      	mov	r1, r4
 8002a50:	482a      	ldr	r0, [pc, #168]	; (8002afc <USART1_IRQHandler+0x224>)
 8002a52:	f004 fd16 	bl	8007482 <HAL_UART_Transmit>
			memset(data_buffer, 0, sizeof(data_buffer));
 8002a56:	2205      	movs	r2, #5
 8002a58:	2100      	movs	r1, #0
 8002a5a:	482a      	ldr	r0, [pc, #168]	; (8002b04 <USART1_IRQHandler+0x22c>)
 8002a5c:	f005 fda8 	bl	80085b0 <memset>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(0)/100);
 8002a60:	4b2d      	ldr	r3, [pc, #180]	; (8002b18 <USART1_IRQHandler+0x240>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fd fd55 	bl	8000514 <__aeabi_ui2d>
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	f7fd fdc9 	bl	8000608 <__aeabi_dmul>
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	f04f 0200 	mov.w	r2, #0
 8002a82:	4b26      	ldr	r3, [pc, #152]	; (8002b1c <USART1_IRQHandler+0x244>)
 8002a84:	f7fd feea 	bl	800085c <__aeabi_ddiv>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	4922      	ldr	r1, [pc, #136]	; (8002b18 <USART1_IRQHandler+0x240>)
 8002a8e:	680c      	ldr	r4, [r1, #0]
 8002a90:	4610      	mov	r0, r2
 8002a92:	4619      	mov	r1, r3
 8002a94:	f7fe f890 	bl	8000bb8 <__aeabi_d2uiz>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	63a3      	str	r3, [r4, #56]	; 0x38
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8002a9c:	2104      	movs	r1, #4
 8002a9e:	481e      	ldr	r0, [pc, #120]	; (8002b18 <USART1_IRQHandler+0x240>)
 8002aa0:	f003 fadc 	bl	800605c <HAL_TIM_PWM_Stop>
	return;
 8002aa4:	e021      	b.n	8002aea <USART1_IRQHandler+0x212>
		else if(receivedData == 'r')
 8002aa6:	4b14      	ldr	r3, [pc, #80]	; (8002af8 <USART1_IRQHandler+0x220>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b72      	cmp	r3, #114	; 0x72
 8002aac:	d108      	bne.n	8002ac0 <USART1_IRQHandler+0x1e8>
			HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 8002aae:	491d      	ldr	r1, [pc, #116]	; (8002b24 <USART1_IRQHandler+0x24c>)
 8002ab0:	4818      	ldr	r0, [pc, #96]	; (8002b14 <USART1_IRQHandler+0x23c>)
 8002ab2:	f001 f831 	bl	8003b18 <HAL_GPIO_Init>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002ab6:	2104      	movs	r1, #4
 8002ab8:	4817      	ldr	r0, [pc, #92]	; (8002b18 <USART1_IRQHandler+0x240>)
 8002aba:	f003 fa1f 	bl	8005efc <HAL_TIM_PWM_Start>
	return;
 8002abe:	e014      	b.n	8002aea <USART1_IRQHandler+0x212>
		else if(receivedData == 'v')
 8002ac0:	4b0d      	ldr	r3, [pc, #52]	; (8002af8 <USART1_IRQHandler+0x220>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b76      	cmp	r3, #118	; 0x76
 8002ac6:	d010      	beq.n	8002aea <USART1_IRQHandler+0x212>
		else if(receivedData == 's')
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <USART1_IRQHandler+0x220>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b73      	cmp	r3, #115	; 0x73
 8002ace:	d103      	bne.n	8002ad8 <USART1_IRQHandler+0x200>
			Start_Flag = true;
 8002ad0:	4b15      	ldr	r3, [pc, #84]	; (8002b28 <USART1_IRQHandler+0x250>)
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	701a      	strb	r2, [r3, #0]
	return;
 8002ad6:	e008      	b.n	8002aea <USART1_IRQHandler+0x212>
			data_buffer[count++] = receivedData;
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <USART1_IRQHandler+0x234>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	490b      	ldr	r1, [pc, #44]	; (8002b0c <USART1_IRQHandler+0x234>)
 8002ae0:	600a      	str	r2, [r1, #0]
 8002ae2:	4a05      	ldr	r2, [pc, #20]	; (8002af8 <USART1_IRQHandler+0x220>)
 8002ae4:	7811      	ldrb	r1, [r2, #0]
 8002ae6:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <USART1_IRQHandler+0x22c>)
 8002ae8:	54d1      	strb	r1, [r2, r3]
	return;
 8002aea:	bf00      	nop

	HAL_UART_IRQHandler(&huart1);

}
 8002aec:	bdb0      	pop	{r4, r5, r7, pc}
 8002aee:	bf00      	nop
 8002af0:	190cb39b 	.word	0x190cb39b
 8002af4:	3fd91919 	.word	0x3fd91919
 8002af8:	20000470 	.word	0x20000470
 8002afc:	20000384 	.word	0x20000384
 8002b00:	20000480 	.word	0x20000480
 8002b04:	20000474 	.word	0x20000474
 8002b08:	20000482 	.word	0x20000482
 8002b0c:	2000047c 	.word	0x2000047c
 8002b10:	20000484 	.word	0x20000484
 8002b14:	40020000 	.word	0x40020000
 8002b18:	200002f4 	.word	0x200002f4
 8002b1c:	40590000 	.word	0x40590000
 8002b20:	20000004 	.word	0x20000004
 8002b24:	2000050c 	.word	0x2000050c
 8002b28:	200004f0 	.word	0x200004f0

08002b2c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
	/*
	 * This handler is reserved for the Mavlink interface. Future Implementation.
	 */
	HAL_UART_IRQHandler(&huart2);
 8002b30:	4802      	ldr	r0, [pc, #8]	; (8002b3c <USART2_IRQHandler+0x10>)
 8002b32:	f004 fddb 	bl	80076ec <HAL_UART_IRQHandler>
}
 8002b36:	bf00      	nop
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	200003c8 	.word	0x200003c8

08002b40 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b40:	b598      	push	{r3, r4, r7, lr}
 8002b42:	af00      	add	r7, sp, #0
	 * 2.Initiate the bay close door seq.
	 *
	 * PB0
	 */

	if(close_door)
 8002b44:	4b2f      	ldr	r3, [pc, #188]	; (8002c04 <EXTI0_IRQHandler+0xc4>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d055      	beq.n	8002bf8 <EXTI0_IRQHandler+0xb8>
	{
		HAL_UART_Transmit(&huart1, (uint8_t *)parked, strlen(parked), HAL_MAX_DELAY);
 8002b4c:	4b2e      	ldr	r3, [pc, #184]	; (8002c08 <EXTI0_IRQHandler+0xc8>)
 8002b4e:	681c      	ldr	r4, [r3, #0]
 8002b50:	4b2d      	ldr	r3, [pc, #180]	; (8002c08 <EXTI0_IRQHandler+0xc8>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fd fb43 	bl	80001e0 <strlen>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b62:	4621      	mov	r1, r4
 8002b64:	4829      	ldr	r0, [pc, #164]	; (8002c0c <EXTI0_IRQHandler+0xcc>)
 8002b66:	f004 fc8c 	bl	8007482 <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(0)/100);
 8002b6a:	4b29      	ldr	r3, [pc, #164]	; (8002c10 <EXTI0_IRQHandler+0xd0>)
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fcd0 	bl	8000514 <__aeabi_ui2d>
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	f7fd fd44 	bl	8000608 <__aeabi_dmul>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4610      	mov	r0, r2
 8002b86:	4619      	mov	r1, r3
 8002b88:	f04f 0200 	mov.w	r2, #0
 8002b8c:	4b21      	ldr	r3, [pc, #132]	; (8002c14 <EXTI0_IRQHandler+0xd4>)
 8002b8e:	f7fd fe65 	bl	800085c <__aeabi_ddiv>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	491e      	ldr	r1, [pc, #120]	; (8002c10 <EXTI0_IRQHandler+0xd0>)
 8002b98:	680c      	ldr	r4, [r1, #0]
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f7fe f80b 	bl	8000bb8 <__aeabi_d2uiz>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	63a3      	str	r3, [r4, #56]	; 0x38


		//Flip the bay_door flag to initiate bayclose door seq
		bay_door_close = true;
 8002ba6:	4b1c      	ldr	r3, [pc, #112]	; (8002c18 <EXTI0_IRQHandler+0xd8>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	701a      	strb	r2, [r3, #0]


		HAL_GPIO_WritePin(winch_dir_GPIO_Port, winch_dir_Pin, GPIO_PIN_RESET);
 8002bac:	2200      	movs	r2, #0
 8002bae:	2120      	movs	r1, #32
 8002bb0:	481a      	ldr	r0, [pc, #104]	; (8002c1c <EXTI0_IRQHandler+0xdc>)
 8002bb2:	f001 fa19 	bl	8003fe8 <HAL_GPIO_WritePin>
			for(int i =0; i<6000; i++){

				__HAL_TIM_SET_COMPARE(&hhtim3, TIM_CHANNEL_1, hhtim3.Init.Period * _8_BIT_MAP(PAYLOAD_2)/100);
			}
		*/
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(0)/100);
 8002bb6:	4b16      	ldr	r3, [pc, #88]	; (8002c10 <EXTI0_IRQHandler+0xd0>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fd fcaa 	bl	8000514 <__aeabi_ui2d>
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	f7fd fd1e 	bl	8000608 <__aeabi_dmul>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	4b0e      	ldr	r3, [pc, #56]	; (8002c14 <EXTI0_IRQHandler+0xd4>)
 8002bda:	f7fd fe3f 	bl	800085c <__aeabi_ddiv>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	490b      	ldr	r1, [pc, #44]	; (8002c10 <EXTI0_IRQHandler+0xd0>)
 8002be4:	680c      	ldr	r4, [r1, #0]
 8002be6:	4610      	mov	r0, r2
 8002be8:	4619      	mov	r1, r3
 8002bea:	f7fd ffe5 	bl	8000bb8 <__aeabi_d2uiz>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	63a3      	str	r3, [r4, #56]	; 0x38
			//HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
			spring_trig = false;
 8002bf2:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <EXTI0_IRQHandler+0xe0>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
	}


  HAL_GPIO_EXTI_IRQHandler(roof_top_ext_Pin);
 8002bf8:	2001      	movs	r0, #1
 8002bfa:	f001 fa0f 	bl	800401c <HAL_GPIO_EXTI_IRQHandler>

}
 8002bfe:	bf00      	nop
 8002c00:	bd98      	pop	{r3, r4, r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200004fc 	.word	0x200004fc
 8002c08:	20000008 	.word	0x20000008
 8002c0c:	20000384 	.word	0x20000384
 8002c10:	200002f4 	.word	0x200002f4
 8002c14:	40590000 	.word	0x40590000
 8002c18:	200004fd 	.word	0x200004fd
 8002c1c:	40020000 	.word	0x40020000
 8002c20:	200004fb 	.word	0x200004fb
 8002c24:	00000000 	.word	0x00000000

08002c28 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002c28:	b590      	push	{r4, r7, lr}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
	 *  This subroutine handles the Spring thing interrupt
	 *
	 *  PB3
	 */

 	if(poop_back)
 8002c2e:	4b2a      	ldr	r3, [pc, #168]	; (8002cd8 <EXTI3_IRQHandler+0xb0>)
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d044      	beq.n	8002cc0 <EXTI3_IRQHandler+0x98>
	{
		HAL_UART_Transmit(&huart1, (uint8_t *)data_btn, strlen(data_btn), HAL_MAX_DELAY);
 8002c36:	4b29      	ldr	r3, [pc, #164]	; (8002cdc <EXTI3_IRQHandler+0xb4>)
 8002c38:	681c      	ldr	r4, [r3, #0]
 8002c3a:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <EXTI3_IRQHandler+0xb4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fd face 	bl	80001e0 <strlen>
 8002c44:	4603      	mov	r3, r0
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4c:	4621      	mov	r1, r4
 8002c4e:	4824      	ldr	r0, [pc, #144]	; (8002ce0 <EXTI3_IRQHandler+0xb8>)
 8002c50:	f004 fc17 	bl	8007482 <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * 0/100);
 8002c54:	4b23      	ldr	r3, [pc, #140]	; (8002ce4 <EXTI3_IRQHandler+0xbc>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	639a      	str	r2, [r3, #56]	; 0x38

		for(int i =0; i<12000; i++)
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	e01f      	b.n	8002ca2 <EXTI3_IRQHandler+0x7a>
		{

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * _8_BIT_MAP(PAYLOAD_3)/100);
 8002c62:	4b20      	ldr	r3, [pc, #128]	; (8002ce4 <EXTI3_IRQHandler+0xbc>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fd fc54 	bl	8000514 <__aeabi_ui2d>
 8002c6c:	a318      	add	r3, pc, #96	; (adr r3, 8002cd0 <EXTI3_IRQHandler+0xa8>)
 8002c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c72:	f7fd fcc9 	bl	8000608 <__aeabi_dmul>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	4b19      	ldr	r3, [pc, #100]	; (8002ce8 <EXTI3_IRQHandler+0xc0>)
 8002c84:	f7fd fdea 	bl	800085c <__aeabi_ddiv>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	4915      	ldr	r1, [pc, #84]	; (8002ce4 <EXTI3_IRQHandler+0xbc>)
 8002c8e:	680c      	ldr	r4, [r1, #0]
 8002c90:	4610      	mov	r0, r2
 8002c92:	4619      	mov	r1, r3
 8002c94:	f7fd ff90 	bl	8000bb8 <__aeabi_d2uiz>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	63a3      	str	r3, [r4, #56]	; 0x38
		for(int i =0; i<12000; i++)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	607b      	str	r3, [r7, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f642 62df 	movw	r2, #11999	; 0x2edf
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	ddda      	ble.n	8002c62 <EXTI3_IRQHandler+0x3a>

		}

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period * 0/100);
 8002cac:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <EXTI3_IRQHandler+0xbc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	639a      	str	r2, [r3, #56]	; 0x38
		//HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);


		poop_back = false;
 8002cb4:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <EXTI3_IRQHandler+0xb0>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
		spring_trig = true;
 8002cba:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <EXTI3_IRQHandler+0xc4>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	701a      	strb	r2, [r3, #0]

	}

  HAL_GPIO_EXTI_IRQHandler(spring_thing_ext_Pin_Pin);
 8002cc0:	2008      	movs	r0, #8
 8002cc2:	f001 f9ab 	bl	800401c <HAL_GPIO_EXTI_IRQHandler>

}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd90      	pop	{r4, r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	877be861 	.word	0x877be861
 8002cd4:	40278787 	.word	0x40278787
 8002cd8:	200004fa 	.word	0x200004fa
 8002cdc:	20000000 	.word	0x20000000
 8002ce0:	20000384 	.word	0x20000384
 8002ce4:	200002f4 	.word	0x200002f4
 8002ce8:	40590000 	.word	0x40590000
 8002cec:	200004fb 	.word	0x200004fb

08002cf0 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
	rawAngle = as5600.rawAngle;
 8002cf4:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <I2C1_EV_IRQHandler+0x18>)
 8002cf6:	88da      	ldrh	r2, [r3, #6]
 8002cf8:	4b04      	ldr	r3, [pc, #16]	; (8002d0c <I2C1_EV_IRQHandler+0x1c>)
 8002cfa:	801a      	strh	r2, [r3, #0]
}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	20000460 	.word	0x20000460
 8002d0c:	200004e4 	.word	0x200004e4

08002d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
	return 1;
 8002d14:	2301      	movs	r3, #1
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <_kill>:

int _kill(int pid, int sig)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d2a:	f005 fc17 	bl	800855c <__errno>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2216      	movs	r2, #22
 8002d32:	601a      	str	r2, [r3, #0]
	return -1;
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <_exit>:

void _exit (int status)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d48:	f04f 31ff 	mov.w	r1, #4294967295
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff ffe7 	bl	8002d20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d52:	e7fe      	b.n	8002d52 <_exit+0x12>

08002d54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d60:	2300      	movs	r3, #0
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	e00a      	b.n	8002d7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d66:	f3af 8000 	nop.w
 8002d6a:	4601      	mov	r1, r0
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	1c5a      	adds	r2, r3, #1
 8002d70:	60ba      	str	r2, [r7, #8]
 8002d72:	b2ca      	uxtb	r2, r1
 8002d74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	617b      	str	r3, [r7, #20]
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	dbf0      	blt.n	8002d66 <_read+0x12>
	}

return len;
 8002d84:	687b      	ldr	r3, [r7, #4]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b086      	sub	sp, #24
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	60f8      	str	r0, [r7, #12]
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	e009      	b.n	8002db4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	60ba      	str	r2, [r7, #8]
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	3301      	adds	r3, #1
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	dbf1      	blt.n	8002da0 <_write+0x12>
	}
	return len;
 8002dbc:	687b      	ldr	r3, [r7, #4]
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <_close>:

int _close(int file)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
	return -1;
 8002dce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr

08002dde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002dde:	b480      	push	{r7}
 8002de0:	b083      	sub	sp, #12
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
 8002de6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dee:	605a      	str	r2, [r3, #4]
	return 0;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr

08002dfe <_isatty>:

int _isatty(int file)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	b083      	sub	sp, #12
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
	return 1;
 8002e06:	2301      	movs	r3, #1
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
	return 0;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e38:	4a14      	ldr	r2, [pc, #80]	; (8002e8c <_sbrk+0x5c>)
 8002e3a:	4b15      	ldr	r3, [pc, #84]	; (8002e90 <_sbrk+0x60>)
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e44:	4b13      	ldr	r3, [pc, #76]	; (8002e94 <_sbrk+0x64>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d102      	bne.n	8002e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e4c:	4b11      	ldr	r3, [pc, #68]	; (8002e94 <_sbrk+0x64>)
 8002e4e:	4a12      	ldr	r2, [pc, #72]	; (8002e98 <_sbrk+0x68>)
 8002e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e52:	4b10      	ldr	r3, [pc, #64]	; (8002e94 <_sbrk+0x64>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4413      	add	r3, r2
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d207      	bcs.n	8002e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e60:	f005 fb7c 	bl	800855c <__errno>
 8002e64:	4603      	mov	r3, r0
 8002e66:	220c      	movs	r2, #12
 8002e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	e009      	b.n	8002e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e70:	4b08      	ldr	r3, [pc, #32]	; (8002e94 <_sbrk+0x64>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e76:	4b07      	ldr	r3, [pc, #28]	; (8002e94 <_sbrk+0x64>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	4a05      	ldr	r2, [pc, #20]	; (8002e94 <_sbrk+0x64>)
 8002e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e82:	68fb      	ldr	r3, [r7, #12]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3718      	adds	r7, #24
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	20010000 	.word	0x20010000
 8002e90:	00000400 	.word	0x00000400
 8002e94:	20000520 	.word	0x20000520
 8002e98:	20000538 	.word	0x20000538

08002e9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <SystemInit+0x20>)
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea6:	4a05      	ldr	r2, [pc, #20]	; (8002ebc <SystemInit+0x20>)
 8002ea8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002eac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000ed00 	.word	0xe000ed00

08002ec0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ec0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ef8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ec4:	480d      	ldr	r0, [pc, #52]	; (8002efc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ec6:	490e      	ldr	r1, [pc, #56]	; (8002f00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ec8:	4a0e      	ldr	r2, [pc, #56]	; (8002f04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ecc:	e002      	b.n	8002ed4 <LoopCopyDataInit>

08002ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ed2:	3304      	adds	r3, #4

08002ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed8:	d3f9      	bcc.n	8002ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eda:	4a0b      	ldr	r2, [pc, #44]	; (8002f08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002edc:	4c0b      	ldr	r4, [pc, #44]	; (8002f0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ee0:	e001      	b.n	8002ee6 <LoopFillZerobss>

08002ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee4:	3204      	adds	r2, #4

08002ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee8:	d3fb      	bcc.n	8002ee2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002eea:	f7ff ffd7 	bl	8002e9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eee:	f005 fb3b 	bl	8008568 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ef2:	f7fe faa1 	bl	8001438 <main>
  bx  lr    
 8002ef6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ef8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f00:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002f04:	0800b9c4 	.word	0x0800b9c4
  ldr r2, =_sbss
 8002f08:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002f0c:	20000538 	.word	0x20000538

08002f10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f10:	e7fe      	b.n	8002f10 <ADC_IRQHandler>
	...

08002f14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f18:	4b0e      	ldr	r3, [pc, #56]	; (8002f54 <HAL_Init+0x40>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a0d      	ldr	r2, [pc, #52]	; (8002f54 <HAL_Init+0x40>)
 8002f1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f24:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <HAL_Init+0x40>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a0a      	ldr	r2, [pc, #40]	; (8002f54 <HAL_Init+0x40>)
 8002f2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f30:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <HAL_Init+0x40>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a07      	ldr	r2, [pc, #28]	; (8002f54 <HAL_Init+0x40>)
 8002f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f3c:	2003      	movs	r0, #3
 8002f3e:	f000 fbb1 	bl	80036a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f42:	200f      	movs	r0, #15
 8002f44:	f000 f808 	bl	8002f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f48:	f7ff f9fa 	bl	8002340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40023c00 	.word	0x40023c00

08002f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f60:	4b12      	ldr	r3, [pc, #72]	; (8002fac <HAL_InitTick+0x54>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <HAL_InitTick+0x58>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	4619      	mov	r1, r3
 8002f6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 fbc9 	bl	800370e <HAL_SYSTICK_Config>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e00e      	b.n	8002fa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b0f      	cmp	r3, #15
 8002f8a:	d80a      	bhi.n	8002fa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	f000 fb91 	bl	80036ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f98:	4a06      	ldr	r2, [pc, #24]	; (8002fb4 <HAL_InitTick+0x5c>)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	e000      	b.n	8002fa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	2000000c 	.word	0x2000000c
 8002fb0:	20000014 	.word	0x20000014
 8002fb4:	20000010 	.word	0x20000010

08002fb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fbc:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <HAL_IncTick+0x20>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <HAL_IncTick+0x24>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	4a04      	ldr	r2, [pc, #16]	; (8002fdc <HAL_IncTick+0x24>)
 8002fca:	6013      	str	r3, [r2, #0]
}
 8002fcc:	bf00      	nop
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	20000014 	.word	0x20000014
 8002fdc:	20000524 	.word	0x20000524

08002fe0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe4:	4b03      	ldr	r3, [pc, #12]	; (8002ff4 <HAL_GetTick+0x14>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	20000524 	.word	0x20000524

08002ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003000:	f7ff ffee 	bl	8002fe0 <HAL_GetTick>
 8003004:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003010:	d005      	beq.n	800301e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003012:	4b0a      	ldr	r3, [pc, #40]	; (800303c <HAL_Delay+0x44>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800301e:	bf00      	nop
 8003020:	f7ff ffde 	bl	8002fe0 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	429a      	cmp	r2, r3
 800302e:	d8f7      	bhi.n	8003020 <HAL_Delay+0x28>
  {
  }
}
 8003030:	bf00      	nop
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000014 	.word	0x20000014

08003040 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003048:	2300      	movs	r3, #0
 800304a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e033      	b.n	80030be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7ff f996 	bl	8002390 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f003 0310 	and.w	r3, r3, #16
 800307a:	2b00      	cmp	r3, #0
 800307c:	d118      	bne.n	80030b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003086:	f023 0302 	bic.w	r3, r3, #2
 800308a:	f043 0202 	orr.w	r2, r3, #2
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f93a 	bl	800330c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a2:	f023 0303 	bic.w	r3, r3, #3
 80030a6:	f043 0201 	orr.w	r2, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	641a      	str	r2, [r3, #64]	; 0x40
 80030ae:	e001      	b.n	80030b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030d2:	2300      	movs	r3, #0
 80030d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d101      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x1c>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e105      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x228>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b09      	cmp	r3, #9
 80030f2:	d925      	bls.n	8003140 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68d9      	ldr	r1, [r3, #12]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	b29b      	uxth	r3, r3
 8003100:	461a      	mov	r2, r3
 8003102:	4613      	mov	r3, r2
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	4413      	add	r3, r2
 8003108:	3b1e      	subs	r3, #30
 800310a:	2207      	movs	r2, #7
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43da      	mvns	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	400a      	ands	r2, r1
 8003118:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68d9      	ldr	r1, [r3, #12]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	b29b      	uxth	r3, r3
 800312a:	4618      	mov	r0, r3
 800312c:	4603      	mov	r3, r0
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	4403      	add	r3, r0
 8003132:	3b1e      	subs	r3, #30
 8003134:	409a      	lsls	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	430a      	orrs	r2, r1
 800313c:	60da      	str	r2, [r3, #12]
 800313e:	e022      	b.n	8003186 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6919      	ldr	r1, [r3, #16]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	b29b      	uxth	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	4613      	mov	r3, r2
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4413      	add	r3, r2
 8003154:	2207      	movs	r2, #7
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	43da      	mvns	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	400a      	ands	r2, r1
 8003162:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6919      	ldr	r1, [r3, #16]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	b29b      	uxth	r3, r3
 8003174:	4618      	mov	r0, r3
 8003176:	4603      	mov	r3, r0
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	4403      	add	r3, r0
 800317c:	409a      	lsls	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b06      	cmp	r3, #6
 800318c:	d824      	bhi.n	80031d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	3b05      	subs	r3, #5
 80031a0:	221f      	movs	r2, #31
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43da      	mvns	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	400a      	ands	r2, r1
 80031ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	4618      	mov	r0, r3
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	3b05      	subs	r3, #5
 80031ca:	fa00 f203 	lsl.w	r2, r0, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	635a      	str	r2, [r3, #52]	; 0x34
 80031d6:	e04c      	b.n	8003272 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	2b0c      	cmp	r3, #12
 80031de:	d824      	bhi.n	800322a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	3b23      	subs	r3, #35	; 0x23
 80031f2:	221f      	movs	r2, #31
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	43da      	mvns	r2, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	400a      	ands	r2, r1
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	b29b      	uxth	r3, r3
 800320e:	4618      	mov	r0, r3
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	4413      	add	r3, r2
 800321a:	3b23      	subs	r3, #35	; 0x23
 800321c:	fa00 f203 	lsl.w	r2, r0, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	631a      	str	r2, [r3, #48]	; 0x30
 8003228:	e023      	b.n	8003272 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	4613      	mov	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	3b41      	subs	r3, #65	; 0x41
 800323c:	221f      	movs	r2, #31
 800323e:	fa02 f303 	lsl.w	r3, r2, r3
 8003242:	43da      	mvns	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	400a      	ands	r2, r1
 800324a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	b29b      	uxth	r3, r3
 8003258:	4618      	mov	r0, r3
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	3b41      	subs	r3, #65	; 0x41
 8003266:	fa00 f203 	lsl.w	r2, r0, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003272:	4b22      	ldr	r3, [pc, #136]	; (80032fc <HAL_ADC_ConfigChannel+0x234>)
 8003274:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a21      	ldr	r2, [pc, #132]	; (8003300 <HAL_ADC_ConfigChannel+0x238>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d109      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x1cc>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2b12      	cmp	r3, #18
 8003286:	d105      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a19      	ldr	r2, [pc, #100]	; (8003300 <HAL_ADC_ConfigChannel+0x238>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d123      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x21e>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2b10      	cmp	r3, #16
 80032a4:	d003      	beq.n	80032ae <HAL_ADC_ConfigChannel+0x1e6>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b11      	cmp	r3, #17
 80032ac:	d11b      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b10      	cmp	r3, #16
 80032c0:	d111      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <HAL_ADC_ConfigChannel+0x23c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a10      	ldr	r2, [pc, #64]	; (8003308 <HAL_ADC_ConfigChannel+0x240>)
 80032c8:	fba2 2303 	umull	r2, r3, r2, r3
 80032cc:	0c9a      	lsrs	r2, r3, #18
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032d8:	e002      	b.n	80032e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	3b01      	subs	r3, #1
 80032de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f9      	bne.n	80032da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	40012300 	.word	0x40012300
 8003300:	40012000 	.word	0x40012000
 8003304:	2000000c 	.word	0x2000000c
 8003308:	431bde83 	.word	0x431bde83

0800330c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003314:	4b79      	ldr	r3, [pc, #484]	; (80034fc <ADC_Init+0x1f0>)
 8003316:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	431a      	orrs	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6859      	ldr	r1, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	021a      	lsls	r2, r3, #8
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6899      	ldr	r1, [r3, #8]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339e:	4a58      	ldr	r2, [pc, #352]	; (8003500 <ADC_Init+0x1f4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d022      	beq.n	80033ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6899      	ldr	r1, [r3, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6899      	ldr	r1, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	e00f      	b.n	800340a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003408:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0202 	bic.w	r2, r2, #2
 8003418:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6899      	ldr	r1, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	7e1b      	ldrb	r3, [r3, #24]
 8003424:	005a      	lsls	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d01b      	beq.n	8003470 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003446:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003456:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6859      	ldr	r1, [r3, #4]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	3b01      	subs	r3, #1
 8003464:	035a      	lsls	r2, r3, #13
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	605a      	str	r2, [r3, #4]
 800346e:	e007      	b.n	8003480 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800347e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800348e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	3b01      	subs	r3, #1
 800349c:	051a      	lsls	r2, r3, #20
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6899      	ldr	r1, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034c2:	025a      	lsls	r2, r3, #9
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6899      	ldr	r1, [r3, #8]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	029a      	lsls	r2, r3, #10
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	609a      	str	r2, [r3, #8]
}
 80034f0:	bf00      	nop
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	40012300 	.word	0x40012300
 8003500:	0f000001 	.word	0x0f000001

08003504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003514:	4b0c      	ldr	r3, [pc, #48]	; (8003548 <__NVIC_SetPriorityGrouping+0x44>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003520:	4013      	ands	r3, r2
 8003522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800352c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003530:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003536:	4a04      	ldr	r2, [pc, #16]	; (8003548 <__NVIC_SetPriorityGrouping+0x44>)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	60d3      	str	r3, [r2, #12]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003550:	4b04      	ldr	r3, [pc, #16]	; (8003564 <__NVIC_GetPriorityGrouping+0x18>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	0a1b      	lsrs	r3, r3, #8
 8003556:	f003 0307 	and.w	r3, r3, #7
}
 800355a:	4618      	mov	r0, r3
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	2b00      	cmp	r3, #0
 8003578:	db0b      	blt.n	8003592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800357a:	79fb      	ldrb	r3, [r7, #7]
 800357c:	f003 021f 	and.w	r2, r3, #31
 8003580:	4907      	ldr	r1, [pc, #28]	; (80035a0 <__NVIC_EnableIRQ+0x38>)
 8003582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003586:	095b      	lsrs	r3, r3, #5
 8003588:	2001      	movs	r0, #1
 800358a:	fa00 f202 	lsl.w	r2, r0, r2
 800358e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	e000e100 	.word	0xe000e100

080035a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	6039      	str	r1, [r7, #0]
 80035ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	db0a      	blt.n	80035ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	b2da      	uxtb	r2, r3
 80035bc:	490c      	ldr	r1, [pc, #48]	; (80035f0 <__NVIC_SetPriority+0x4c>)
 80035be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c2:	0112      	lsls	r2, r2, #4
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	440b      	add	r3, r1
 80035c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035cc:	e00a      	b.n	80035e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	4908      	ldr	r1, [pc, #32]	; (80035f4 <__NVIC_SetPriority+0x50>)
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	3b04      	subs	r3, #4
 80035dc:	0112      	lsls	r2, r2, #4
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	440b      	add	r3, r1
 80035e2:	761a      	strb	r2, [r3, #24]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	e000e100 	.word	0xe000e100
 80035f4:	e000ed00 	.word	0xe000ed00

080035f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b089      	sub	sp, #36	; 0x24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f1c3 0307 	rsb	r3, r3, #7
 8003612:	2b04      	cmp	r3, #4
 8003614:	bf28      	it	cs
 8003616:	2304      	movcs	r3, #4
 8003618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	3304      	adds	r3, #4
 800361e:	2b06      	cmp	r3, #6
 8003620:	d902      	bls.n	8003628 <NVIC_EncodePriority+0x30>
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3b03      	subs	r3, #3
 8003626:	e000      	b.n	800362a <NVIC_EncodePriority+0x32>
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	f04f 32ff 	mov.w	r2, #4294967295
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	43da      	mvns	r2, r3
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	401a      	ands	r2, r3
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003640:	f04f 31ff 	mov.w	r1, #4294967295
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa01 f303 	lsl.w	r3, r1, r3
 800364a:	43d9      	mvns	r1, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003650:	4313      	orrs	r3, r2
         );
}
 8003652:	4618      	mov	r0, r3
 8003654:	3724      	adds	r7, #36	; 0x24
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3b01      	subs	r3, #1
 800366c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003670:	d301      	bcc.n	8003676 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003672:	2301      	movs	r3, #1
 8003674:	e00f      	b.n	8003696 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003676:	4a0a      	ldr	r2, [pc, #40]	; (80036a0 <SysTick_Config+0x40>)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3b01      	subs	r3, #1
 800367c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800367e:	210f      	movs	r1, #15
 8003680:	f04f 30ff 	mov.w	r0, #4294967295
 8003684:	f7ff ff8e 	bl	80035a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003688:	4b05      	ldr	r3, [pc, #20]	; (80036a0 <SysTick_Config+0x40>)
 800368a:	2200      	movs	r2, #0
 800368c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800368e:	4b04      	ldr	r3, [pc, #16]	; (80036a0 <SysTick_Config+0x40>)
 8003690:	2207      	movs	r2, #7
 8003692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	e000e010 	.word	0xe000e010

080036a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff ff29 	bl	8003504 <__NVIC_SetPriorityGrouping>
}
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b086      	sub	sp, #24
 80036be:	af00      	add	r7, sp, #0
 80036c0:	4603      	mov	r3, r0
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	607a      	str	r2, [r7, #4]
 80036c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036c8:	2300      	movs	r3, #0
 80036ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036cc:	f7ff ff3e 	bl	800354c <__NVIC_GetPriorityGrouping>
 80036d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	68b9      	ldr	r1, [r7, #8]
 80036d6:	6978      	ldr	r0, [r7, #20]
 80036d8:	f7ff ff8e 	bl	80035f8 <NVIC_EncodePriority>
 80036dc:	4602      	mov	r2, r0
 80036de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e2:	4611      	mov	r1, r2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff ff5d 	bl	80035a4 <__NVIC_SetPriority>
}
 80036ea:	bf00      	nop
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	4603      	mov	r3, r0
 80036fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003700:	4618      	mov	r0, r3
 8003702:	f7ff ff31 	bl	8003568 <__NVIC_EnableIRQ>
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b082      	sub	sp, #8
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7ff ffa2 	bl	8003660 <SysTick_Config>
 800371c:	4603      	mov	r3, r0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800372a:	f7fe fa3d 	bl	8001ba8 <HAL_SYSTICK_Callback>
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003740:	f7ff fc4e 	bl	8002fe0 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e099      	b.n	8003884 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003770:	e00f      	b.n	8003792 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003772:	f7ff fc35 	bl	8002fe0 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b05      	cmp	r3, #5
 800377e:	d908      	bls.n	8003792 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2203      	movs	r2, #3
 800378a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e078      	b.n	8003884 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1e8      	bne.n	8003772 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	4b38      	ldr	r3, [pc, #224]	; (800388c <HAL_DMA_Init+0x158>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	2b04      	cmp	r3, #4
 80037ea:	d107      	bne.n	80037fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f4:	4313      	orrs	r3, r2
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f023 0307 	bic.w	r3, r3, #7
 8003812:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	4313      	orrs	r3, r2
 800381c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003822:	2b04      	cmp	r3, #4
 8003824:	d117      	bne.n	8003856 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00e      	beq.n	8003856 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 f8f1 	bl	8003a20 <DMA_CheckFifoParam>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d008      	beq.n	8003856 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2240      	movs	r2, #64	; 0x40
 8003848:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003852:	2301      	movs	r3, #1
 8003854:	e016      	b.n	8003884 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f8a8 	bl	80039b4 <DMA_CalcBaseAndBitshift>
 8003864:	4603      	mov	r3, r0
 8003866:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386c:	223f      	movs	r2, #63	; 0x3f
 800386e:	409a      	lsls	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3718      	adds	r7, #24
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	f010803f 	.word	0xf010803f

08003890 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800389e:	f7ff fb9f 	bl	8002fe0 <HAL_GetTick>
 80038a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d008      	beq.n	80038c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2280      	movs	r2, #128	; 0x80
 80038b4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e052      	b.n	8003968 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0216 	bic.w	r2, r2, #22
 80038d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	695a      	ldr	r2, [r3, #20]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d103      	bne.n	80038f2 <HAL_DMA_Abort+0x62>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d007      	beq.n	8003902 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0208 	bic.w	r2, r2, #8
 8003900:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 0201 	bic.w	r2, r2, #1
 8003910:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003912:	e013      	b.n	800393c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003914:	f7ff fb64 	bl	8002fe0 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b05      	cmp	r3, #5
 8003920:	d90c      	bls.n	800393c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2203      	movs	r2, #3
 800392c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e015      	b.n	8003968 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1e4      	bne.n	8003914 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394e:	223f      	movs	r2, #63	; 0x3f
 8003950:	409a      	lsls	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d004      	beq.n	800398e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2280      	movs	r2, #128	; 0x80
 8003988:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e00c      	b.n	80039a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2205      	movs	r2, #5
 8003992:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0201 	bic.w	r2, r2, #1
 80039a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	3b10      	subs	r3, #16
 80039c4:	4a14      	ldr	r2, [pc, #80]	; (8003a18 <DMA_CalcBaseAndBitshift+0x64>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039ce:	4a13      	ldr	r2, [pc, #76]	; (8003a1c <DMA_CalcBaseAndBitshift+0x68>)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4413      	add	r3, r2
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	461a      	mov	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2b03      	cmp	r3, #3
 80039e0:	d909      	bls.n	80039f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ea:	f023 0303 	bic.w	r3, r3, #3
 80039ee:	1d1a      	adds	r2, r3, #4
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	659a      	str	r2, [r3, #88]	; 0x58
 80039f4:	e007      	b.n	8003a06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039fe:	f023 0303 	bic.w	r3, r3, #3
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	aaaaaaab 	.word	0xaaaaaaab
 8003a1c:	0800b5cc 	.word	0x0800b5cc

08003a20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d11f      	bne.n	8003a7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	d856      	bhi.n	8003aee <DMA_CheckFifoParam+0xce>
 8003a40:	a201      	add	r2, pc, #4	; (adr r2, 8003a48 <DMA_CheckFifoParam+0x28>)
 8003a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a46:	bf00      	nop
 8003a48:	08003a59 	.word	0x08003a59
 8003a4c:	08003a6b 	.word	0x08003a6b
 8003a50:	08003a59 	.word	0x08003a59
 8003a54:	08003aef 	.word	0x08003aef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d046      	beq.n	8003af2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a68:	e043      	b.n	8003af2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a72:	d140      	bne.n	8003af6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a78:	e03d      	b.n	8003af6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a82:	d121      	bne.n	8003ac8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d837      	bhi.n	8003afa <DMA_CheckFifoParam+0xda>
 8003a8a:	a201      	add	r2, pc, #4	; (adr r2, 8003a90 <DMA_CheckFifoParam+0x70>)
 8003a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a90:	08003aa1 	.word	0x08003aa1
 8003a94:	08003aa7 	.word	0x08003aa7
 8003a98:	08003aa1 	.word	0x08003aa1
 8003a9c:	08003ab9 	.word	0x08003ab9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa4:	e030      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d025      	beq.n	8003afe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab6:	e022      	b.n	8003afe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003abc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ac0:	d11f      	bne.n	8003b02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ac6:	e01c      	b.n	8003b02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d903      	bls.n	8003ad6 <DMA_CheckFifoParam+0xb6>
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2b03      	cmp	r3, #3
 8003ad2:	d003      	beq.n	8003adc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ad4:	e018      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
      break;
 8003ada:	e015      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00e      	beq.n	8003b06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	73fb      	strb	r3, [r7, #15]
      break;
 8003aec:	e00b      	b.n	8003b06 <DMA_CheckFifoParam+0xe6>
      break;
 8003aee:	bf00      	nop
 8003af0:	e00a      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      break;
 8003af2:	bf00      	nop
 8003af4:	e008      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      break;
 8003af6:	bf00      	nop
 8003af8:	e006      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      break;
 8003afa:	bf00      	nop
 8003afc:	e004      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      break;
 8003afe:	bf00      	nop
 8003b00:	e002      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b02:	bf00      	nop
 8003b04:	e000      	b.n	8003b08 <DMA_CheckFifoParam+0xe8>
      break;
 8003b06:	bf00      	nop
    }
  } 
  
  return status; 
 8003b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3714      	adds	r7, #20
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop

08003b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b089      	sub	sp, #36	; 0x24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
 8003b32:	e159      	b.n	8003de8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b34:	2201      	movs	r2, #1
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	4013      	ands	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	f040 8148 	bne.w	8003de2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d005      	beq.n	8003b6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d130      	bne.n	8003bcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	2203      	movs	r2, #3
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68da      	ldr	r2, [r3, #12]
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	091b      	lsrs	r3, r3, #4
 8003bb6:	f003 0201 	and.w	r2, r3, #1
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 0303 	and.w	r3, r3, #3
 8003bd4:	2b03      	cmp	r3, #3
 8003bd6:	d017      	beq.n	8003c08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	2203      	movs	r2, #3
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	43db      	mvns	r3, r3
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4013      	ands	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f003 0303 	and.w	r3, r3, #3
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d123      	bne.n	8003c5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	08da      	lsrs	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3208      	adds	r2, #8
 8003c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	220f      	movs	r2, #15
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	43db      	mvns	r3, r3
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	4013      	ands	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	691a      	ldr	r2, [r3, #16]
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	08da      	lsrs	r2, r3, #3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3208      	adds	r2, #8
 8003c56:	69b9      	ldr	r1, [r7, #24]
 8003c58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	2203      	movs	r2, #3
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	43db      	mvns	r3, r3
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	4013      	ands	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f003 0203 	and.w	r2, r3, #3
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80a2 	beq.w	8003de2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60fb      	str	r3, [r7, #12]
 8003ca2:	4b57      	ldr	r3, [pc, #348]	; (8003e00 <HAL_GPIO_Init+0x2e8>)
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	4a56      	ldr	r2, [pc, #344]	; (8003e00 <HAL_GPIO_Init+0x2e8>)
 8003ca8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cac:	6453      	str	r3, [r2, #68]	; 0x44
 8003cae:	4b54      	ldr	r3, [pc, #336]	; (8003e00 <HAL_GPIO_Init+0x2e8>)
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cba:	4a52      	ldr	r2, [pc, #328]	; (8003e04 <HAL_GPIO_Init+0x2ec>)
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	089b      	lsrs	r3, r3, #2
 8003cc0:	3302      	adds	r3, #2
 8003cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	220f      	movs	r2, #15
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	43db      	mvns	r3, r3
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a49      	ldr	r2, [pc, #292]	; (8003e08 <HAL_GPIO_Init+0x2f0>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d019      	beq.n	8003d1a <HAL_GPIO_Init+0x202>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a48      	ldr	r2, [pc, #288]	; (8003e0c <HAL_GPIO_Init+0x2f4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d013      	beq.n	8003d16 <HAL_GPIO_Init+0x1fe>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a47      	ldr	r2, [pc, #284]	; (8003e10 <HAL_GPIO_Init+0x2f8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d00d      	beq.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a46      	ldr	r2, [pc, #280]	; (8003e14 <HAL_GPIO_Init+0x2fc>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d007      	beq.n	8003d0e <HAL_GPIO_Init+0x1f6>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a45      	ldr	r2, [pc, #276]	; (8003e18 <HAL_GPIO_Init+0x300>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d101      	bne.n	8003d0a <HAL_GPIO_Init+0x1f2>
 8003d06:	2304      	movs	r3, #4
 8003d08:	e008      	b.n	8003d1c <HAL_GPIO_Init+0x204>
 8003d0a:	2307      	movs	r3, #7
 8003d0c:	e006      	b.n	8003d1c <HAL_GPIO_Init+0x204>
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e004      	b.n	8003d1c <HAL_GPIO_Init+0x204>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e002      	b.n	8003d1c <HAL_GPIO_Init+0x204>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <HAL_GPIO_Init+0x204>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	69fa      	ldr	r2, [r7, #28]
 8003d1e:	f002 0203 	and.w	r2, r2, #3
 8003d22:	0092      	lsls	r2, r2, #2
 8003d24:	4093      	lsls	r3, r2
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d2c:	4935      	ldr	r1, [pc, #212]	; (8003e04 <HAL_GPIO_Init+0x2ec>)
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	089b      	lsrs	r3, r3, #2
 8003d32:	3302      	adds	r3, #2
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d3a:	4b38      	ldr	r3, [pc, #224]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	43db      	mvns	r3, r3
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	4013      	ands	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d56:	69ba      	ldr	r2, [r7, #24]
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d5e:	4a2f      	ldr	r2, [pc, #188]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d64:	4b2d      	ldr	r3, [pc, #180]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	4013      	ands	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d88:	4a24      	ldr	r2, [pc, #144]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d8e:	4b23      	ldr	r3, [pc, #140]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	43db      	mvns	r3, r3
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003db2:	4a1a      	ldr	r2, [pc, #104]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003db8:	4b18      	ldr	r3, [pc, #96]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ddc:	4a0f      	ldr	r2, [pc, #60]	; (8003e1c <HAL_GPIO_Init+0x304>)
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	3301      	adds	r3, #1
 8003de6:	61fb      	str	r3, [r7, #28]
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2b0f      	cmp	r3, #15
 8003dec:	f67f aea2 	bls.w	8003b34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003df0:	bf00      	nop
 8003df2:	bf00      	nop
 8003df4:	3724      	adds	r7, #36	; 0x24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40013800 	.word	0x40013800
 8003e08:	40020000 	.word	0x40020000
 8003e0c:	40020400 	.word	0x40020400
 8003e10:	40020800 	.word	0x40020800
 8003e14:	40020c00 	.word	0x40020c00
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	40013c00 	.word	0x40013c00

08003e20 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b087      	sub	sp, #28
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e36:	2300      	movs	r3, #0
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	e0bb      	b.n	8003fb4 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	f040 80ab 	bne.w	8003fae <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003e58:	4a5c      	ldr	r2, [pc, #368]	; (8003fcc <HAL_GPIO_DeInit+0x1ac>)
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	089b      	lsrs	r3, r3, #2
 8003e5e:	3302      	adds	r3, #2
 8003e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e64:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f003 0303 	and.w	r3, r3, #3
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	220f      	movs	r2, #15
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	4013      	ands	r3, r2
 8003e78:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a54      	ldr	r2, [pc, #336]	; (8003fd0 <HAL_GPIO_DeInit+0x1b0>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d019      	beq.n	8003eb6 <HAL_GPIO_DeInit+0x96>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a53      	ldr	r2, [pc, #332]	; (8003fd4 <HAL_GPIO_DeInit+0x1b4>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d013      	beq.n	8003eb2 <HAL_GPIO_DeInit+0x92>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a52      	ldr	r2, [pc, #328]	; (8003fd8 <HAL_GPIO_DeInit+0x1b8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d00d      	beq.n	8003eae <HAL_GPIO_DeInit+0x8e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a51      	ldr	r2, [pc, #324]	; (8003fdc <HAL_GPIO_DeInit+0x1bc>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d007      	beq.n	8003eaa <HAL_GPIO_DeInit+0x8a>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a50      	ldr	r2, [pc, #320]	; (8003fe0 <HAL_GPIO_DeInit+0x1c0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d101      	bne.n	8003ea6 <HAL_GPIO_DeInit+0x86>
 8003ea2:	2304      	movs	r3, #4
 8003ea4:	e008      	b.n	8003eb8 <HAL_GPIO_DeInit+0x98>
 8003ea6:	2307      	movs	r3, #7
 8003ea8:	e006      	b.n	8003eb8 <HAL_GPIO_DeInit+0x98>
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e004      	b.n	8003eb8 <HAL_GPIO_DeInit+0x98>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	e002      	b.n	8003eb8 <HAL_GPIO_DeInit+0x98>
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <HAL_GPIO_DeInit+0x98>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	f002 0203 	and.w	r2, r2, #3
 8003ebe:	0092      	lsls	r2, r2, #2
 8003ec0:	4093      	lsls	r3, r2
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d132      	bne.n	8003f2e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003ec8:	4b46      	ldr	r3, [pc, #280]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	4944      	ldr	r1, [pc, #272]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003ed6:	4b43      	ldr	r3, [pc, #268]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	43db      	mvns	r3, r3
 8003ede:	4941      	ldr	r1, [pc, #260]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003ee4:	4b3f      	ldr	r3, [pc, #252]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	493d      	ldr	r1, [pc, #244]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003ef2:	4b3c      	ldr	r3, [pc, #240]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003ef4:	689a      	ldr	r2, [r3, #8]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	493a      	ldr	r1, [pc, #232]	; (8003fe4 <HAL_GPIO_DeInit+0x1c4>)
 8003efc:	4013      	ands	r3, r2
 8003efe:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	220f      	movs	r2, #15
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003f10:	4a2e      	ldr	r2, [pc, #184]	; (8003fcc <HAL_GPIO_DeInit+0x1ac>)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	089b      	lsrs	r3, r3, #2
 8003f16:	3302      	adds	r3, #2
 8003f18:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	43da      	mvns	r2, r3
 8003f20:	482a      	ldr	r0, [pc, #168]	; (8003fcc <HAL_GPIO_DeInit+0x1ac>)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	089b      	lsrs	r3, r3, #2
 8003f26:	400a      	ands	r2, r1
 8003f28:	3302      	adds	r3, #2
 8003f2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	2103      	movs	r1, #3
 8003f38:	fa01 f303 	lsl.w	r3, r1, r3
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	401a      	ands	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	08da      	lsrs	r2, r3, #3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	3208      	adds	r2, #8
 8003f4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	220f      	movs	r2, #15
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	08d2      	lsrs	r2, r2, #3
 8003f64:	4019      	ands	r1, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	3208      	adds	r2, #8
 8003f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68da      	ldr	r2, [r3, #12]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	2103      	movs	r1, #3
 8003f78:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	401a      	ands	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	2101      	movs	r1, #1
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	401a      	ands	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	2103      	movs	r1, #3
 8003fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa6:	43db      	mvns	r3, r3
 8003fa8:	401a      	ands	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	3301      	adds	r3, #1
 8003fb2:	617b      	str	r3, [r7, #20]
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	2b0f      	cmp	r3, #15
 8003fb8:	f67f af40 	bls.w	8003e3c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003fbc:	bf00      	nop
 8003fbe:	bf00      	nop
 8003fc0:	371c      	adds	r7, #28
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	40013800 	.word	0x40013800
 8003fd0:	40020000 	.word	0x40020000
 8003fd4:	40020400 	.word	0x40020400
 8003fd8:	40020800 	.word	0x40020800
 8003fdc:	40020c00 	.word	0x40020c00
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	40013c00 	.word	0x40013c00

08003fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	807b      	strh	r3, [r7, #2]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ff8:	787b      	ldrb	r3, [r7, #1]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ffe:	887a      	ldrh	r2, [r7, #2]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004004:	e003      	b.n	800400e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004006:	887b      	ldrh	r3, [r7, #2]
 8004008:	041a      	lsls	r2, r3, #16
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	619a      	str	r2, [r3, #24]
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
	...

0800401c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004026:	4b08      	ldr	r3, [pc, #32]	; (8004048 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004028:	695a      	ldr	r2, [r3, #20]
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	4013      	ands	r3, r2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d006      	beq.n	8004040 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004032:	4a05      	ldr	r2, [pc, #20]	; (8004048 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004038:	88fb      	ldrh	r3, [r7, #6]
 800403a:	4618      	mov	r0, r3
 800403c:	f000 f806 	bl	800404c <HAL_GPIO_EXTI_Callback>
  }
}
 8004040:	bf00      	nop
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40013c00 	.word	0x40013c00

0800404c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	4603      	mov	r3, r0
 8004054:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
	...

08004064 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e12b      	b.n	80042ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fe fa00 	bl	8002490 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2224      	movs	r2, #36	; 0x24
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80040c8:	f001 fea0 	bl	8005e0c <HAL_RCC_GetPCLK1Freq>
 80040cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	4a81      	ldr	r2, [pc, #516]	; (80042d8 <HAL_I2C_Init+0x274>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d807      	bhi.n	80040e8 <HAL_I2C_Init+0x84>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4a80      	ldr	r2, [pc, #512]	; (80042dc <HAL_I2C_Init+0x278>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	bf94      	ite	ls
 80040e0:	2301      	movls	r3, #1
 80040e2:	2300      	movhi	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	e006      	b.n	80040f6 <HAL_I2C_Init+0x92>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	4a7d      	ldr	r2, [pc, #500]	; (80042e0 <HAL_I2C_Init+0x27c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	bf94      	ite	ls
 80040f0:	2301      	movls	r3, #1
 80040f2:	2300      	movhi	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e0e7      	b.n	80042ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	4a78      	ldr	r2, [pc, #480]	; (80042e4 <HAL_I2C_Init+0x280>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	0c9b      	lsrs	r3, r3, #18
 8004108:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	430a      	orrs	r2, r1
 800411c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4a6a      	ldr	r2, [pc, #424]	; (80042d8 <HAL_I2C_Init+0x274>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d802      	bhi.n	8004138 <HAL_I2C_Init+0xd4>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	3301      	adds	r3, #1
 8004136:	e009      	b.n	800414c <HAL_I2C_Init+0xe8>
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	4a69      	ldr	r2, [pc, #420]	; (80042e8 <HAL_I2C_Init+0x284>)
 8004144:	fba2 2303 	umull	r2, r3, r2, r3
 8004148:	099b      	lsrs	r3, r3, #6
 800414a:	3301      	adds	r3, #1
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6812      	ldr	r2, [r2, #0]
 8004150:	430b      	orrs	r3, r1
 8004152:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800415e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	495c      	ldr	r1, [pc, #368]	; (80042d8 <HAL_I2C_Init+0x274>)
 8004168:	428b      	cmp	r3, r1
 800416a:	d819      	bhi.n	80041a0 <HAL_I2C_Init+0x13c>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	1e59      	subs	r1, r3, #1
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	fbb1 f3f3 	udiv	r3, r1, r3
 800417a:	1c59      	adds	r1, r3, #1
 800417c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004180:	400b      	ands	r3, r1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <HAL_I2C_Init+0x138>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	1e59      	subs	r1, r3, #1
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	fbb1 f3f3 	udiv	r3, r1, r3
 8004194:	3301      	adds	r3, #1
 8004196:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800419a:	e051      	b.n	8004240 <HAL_I2C_Init+0x1dc>
 800419c:	2304      	movs	r3, #4
 800419e:	e04f      	b.n	8004240 <HAL_I2C_Init+0x1dc>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d111      	bne.n	80041cc <HAL_I2C_Init+0x168>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	1e58      	subs	r0, r3, #1
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6859      	ldr	r1, [r3, #4]
 80041b0:	460b      	mov	r3, r1
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	440b      	add	r3, r1
 80041b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ba:	3301      	adds	r3, #1
 80041bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e012      	b.n	80041f2 <HAL_I2C_Init+0x18e>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	1e58      	subs	r0, r3, #1
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6859      	ldr	r1, [r3, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	440b      	add	r3, r1
 80041da:	0099      	lsls	r1, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	fbb0 f3f3 	udiv	r3, r0, r3
 80041e2:	3301      	adds	r3, #1
 80041e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	bf0c      	ite	eq
 80041ec:	2301      	moveq	r3, #1
 80041ee:	2300      	movne	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <HAL_I2C_Init+0x196>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e022      	b.n	8004240 <HAL_I2C_Init+0x1dc>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10e      	bne.n	8004220 <HAL_I2C_Init+0x1bc>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	1e58      	subs	r0, r3, #1
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6859      	ldr	r1, [r3, #4]
 800420a:	460b      	mov	r3, r1
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	440b      	add	r3, r1
 8004210:	fbb0 f3f3 	udiv	r3, r0, r3
 8004214:	3301      	adds	r3, #1
 8004216:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800421a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800421e:	e00f      	b.n	8004240 <HAL_I2C_Init+0x1dc>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	1e58      	subs	r0, r3, #1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6859      	ldr	r1, [r3, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	0099      	lsls	r1, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	fbb0 f3f3 	udiv	r3, r0, r3
 8004236:	3301      	adds	r3, #1
 8004238:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800423c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	6809      	ldr	r1, [r1, #0]
 8004244:	4313      	orrs	r3, r2
 8004246:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69da      	ldr	r2, [r3, #28]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	431a      	orrs	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800426e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6911      	ldr	r1, [r2, #16]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	68d2      	ldr	r2, [r2, #12]
 800427a:	4311      	orrs	r1, r2
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	430b      	orrs	r3, r1
 8004282:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	695a      	ldr	r2, [r3, #20]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	430a      	orrs	r2, r1
 800429e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	000186a0 	.word	0x000186a0
 80042dc:	001e847f 	.word	0x001e847f
 80042e0:	003d08ff 	.word	0x003d08ff
 80042e4:	431bde83 	.word	0x431bde83
 80042e8:	10624dd3 	.word	0x10624dd3

080042ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b088      	sub	sp, #32
 80042f0:	af02      	add	r7, sp, #8
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	607a      	str	r2, [r7, #4]
 80042f6:	461a      	mov	r2, r3
 80042f8:	460b      	mov	r3, r1
 80042fa:	817b      	strh	r3, [r7, #10]
 80042fc:	4613      	mov	r3, r2
 80042fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004300:	f7fe fe6e 	bl	8002fe0 <HAL_GetTick>
 8004304:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b20      	cmp	r3, #32
 8004310:	f040 80e0 	bne.w	80044d4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	2319      	movs	r3, #25
 800431a:	2201      	movs	r2, #1
 800431c:	4970      	ldr	r1, [pc, #448]	; (80044e0 <HAL_I2C_Master_Transmit+0x1f4>)
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 ff66 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800432a:	2302      	movs	r3, #2
 800432c:	e0d3      	b.n	80044d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004334:	2b01      	cmp	r3, #1
 8004336:	d101      	bne.n	800433c <HAL_I2C_Master_Transmit+0x50>
 8004338:	2302      	movs	r3, #2
 800433a:	e0cc      	b.n	80044d6 <HAL_I2C_Master_Transmit+0x1ea>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b01      	cmp	r3, #1
 8004350:	d007      	beq.n	8004362 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f042 0201 	orr.w	r2, r2, #1
 8004360:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004370:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2221      	movs	r2, #33	; 0x21
 8004376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2210      	movs	r2, #16
 800437e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	893a      	ldrh	r2, [r7, #8]
 8004392:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004398:	b29a      	uxth	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4a50      	ldr	r2, [pc, #320]	; (80044e4 <HAL_I2C_Master_Transmit+0x1f8>)
 80043a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80043a4:	8979      	ldrh	r1, [r7, #10]
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	6a3a      	ldr	r2, [r7, #32]
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f000 fce8 	bl	8004d80 <I2C_MasterRequestWrite>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e08d      	b.n	80044d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ba:	2300      	movs	r3, #0
 80043bc:	613b      	str	r3, [r7, #16]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	613b      	str	r3, [r7, #16]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80043d0:	e066      	b.n	80044a0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	6a39      	ldr	r1, [r7, #32]
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 ffe0 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00d      	beq.n	80043fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d107      	bne.n	80043fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e06b      	b.n	80044d6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004402:	781a      	ldrb	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440e:	1c5a      	adds	r2, r3, #1
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	695b      	ldr	r3, [r3, #20]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b04      	cmp	r3, #4
 800443a:	d11b      	bne.n	8004474 <HAL_I2C_Master_Transmit+0x188>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004440:	2b00      	cmp	r3, #0
 8004442:	d017      	beq.n	8004474 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004448:	781a      	ldrb	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004454:	1c5a      	adds	r2, r3, #1
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800446c:	3b01      	subs	r3, #1
 800446e:	b29a      	uxth	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	6a39      	ldr	r1, [r7, #32]
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 ffd0 	bl	800541e <I2C_WaitOnBTFFlagUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00d      	beq.n	80044a0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004488:	2b04      	cmp	r3, #4
 800448a:	d107      	bne.n	800449c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800449a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e01a      	b.n	80044d6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d194      	bne.n	80043d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80044d0:	2300      	movs	r3, #0
 80044d2:	e000      	b.n	80044d6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80044d4:	2302      	movs	r3, #2
  }
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	00100002 	.word	0x00100002
 80044e4:	ffff0000 	.word	0xffff0000

080044e8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08c      	sub	sp, #48	; 0x30
 80044ec:	af02      	add	r7, sp, #8
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	607a      	str	r2, [r7, #4]
 80044f2:	461a      	mov	r2, r3
 80044f4:	460b      	mov	r3, r1
 80044f6:	817b      	strh	r3, [r7, #10]
 80044f8:	4613      	mov	r3, r2
 80044fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80044fc:	f7fe fd70 	bl	8002fe0 <HAL_GetTick>
 8004500:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b20      	cmp	r3, #32
 800450c:	f040 820b 	bne.w	8004926 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004512:	9300      	str	r3, [sp, #0]
 8004514:	2319      	movs	r3, #25
 8004516:	2201      	movs	r2, #1
 8004518:	497c      	ldr	r1, [pc, #496]	; (800470c <HAL_I2C_Master_Receive+0x224>)
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 fe68 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004526:	2302      	movs	r3, #2
 8004528:	e1fe      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004530:	2b01      	cmp	r3, #1
 8004532:	d101      	bne.n	8004538 <HAL_I2C_Master_Receive+0x50>
 8004534:	2302      	movs	r3, #2
 8004536:	e1f7      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b01      	cmp	r3, #1
 800454c:	d007      	beq.n	800455e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f042 0201 	orr.w	r2, r2, #1
 800455c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800456c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2222      	movs	r2, #34	; 0x22
 8004572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2210      	movs	r2, #16
 800457a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	893a      	ldrh	r2, [r7, #8]
 800458e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004594:	b29a      	uxth	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4a5c      	ldr	r2, [pc, #368]	; (8004710 <HAL_I2C_Master_Receive+0x228>)
 800459e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80045a0:	8979      	ldrh	r1, [r7, #10]
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 fc6c 	bl	8004e84 <I2C_MasterRequestRead>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e1b8      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d113      	bne.n	80045e6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045be:	2300      	movs	r3, #0
 80045c0:	623b      	str	r3, [r7, #32]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	695b      	ldr	r3, [r3, #20]
 80045c8:	623b      	str	r3, [r7, #32]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	623b      	str	r3, [r7, #32]
 80045d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	e18c      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d11b      	bne.n	8004626 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fe:	2300      	movs	r3, #0
 8004600:	61fb      	str	r3, [r7, #28]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	61fb      	str	r3, [r7, #28]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	61fb      	str	r3, [r7, #28]
 8004612:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	e16c      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800462a:	2b02      	cmp	r3, #2
 800462c:	d11b      	bne.n	8004666 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800463c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800464c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800464e:	2300      	movs	r3, #0
 8004650:	61bb      	str	r3, [r7, #24]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	61bb      	str	r3, [r7, #24]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	e14c      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004674:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004676:	2300      	movs	r3, #0
 8004678:	617b      	str	r3, [r7, #20]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	617b      	str	r3, [r7, #20]
 800468a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800468c:	e138      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004692:	2b03      	cmp	r3, #3
 8004694:	f200 80f1 	bhi.w	800487a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469c:	2b01      	cmp	r3, #1
 800469e:	d123      	bne.n	80046e8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fefb 	bl	80054a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e139      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046dc:	b29b      	uxth	r3, r3
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046e6:	e10b      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d14e      	bne.n	800478e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f6:	2200      	movs	r2, #0
 80046f8:	4906      	ldr	r1, [pc, #24]	; (8004714 <HAL_I2C_Master_Receive+0x22c>)
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 fd78 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d008      	beq.n	8004718 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e10e      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
 800470a:	bf00      	nop
 800470c:	00100002 	.word	0x00100002
 8004710:	ffff0000 	.word	0xffff0000
 8004714:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004726:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	691a      	ldr	r2, [r3, #16]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004732:	b2d2      	uxtb	r2, r2
 8004734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	1c5a      	adds	r2, r3, #1
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004744:	3b01      	subs	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b01      	subs	r3, #1
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	691a      	ldr	r2, [r3, #16]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004776:	3b01      	subs	r3, #1
 8004778:	b29a      	uxth	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004782:	b29b      	uxth	r3, r3
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800478c:	e0b8      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800478e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004794:	2200      	movs	r2, #0
 8004796:	4966      	ldr	r1, [pc, #408]	; (8004930 <HAL_I2C_Master_Receive+0x448>)
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 fd29 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0bf      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	691a      	ldr	r2, [r3, #16]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c2:	b2d2      	uxtb	r2, r2
 80047c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f0:	2200      	movs	r2, #0
 80047f2:	494f      	ldr	r1, [pc, #316]	; (8004930 <HAL_I2C_Master_Receive+0x448>)
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 fcfb 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e091      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004812:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	1c5a      	adds	r2, r3, #1
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	b2d2      	uxtb	r2, r2
 8004852:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b01      	subs	r3, #1
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004878:	e042      	b.n	8004900 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800487a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	f000 fe0e 	bl	80054a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e04c      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	691a      	ldr	r2, [r3, #16]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004898:	b2d2      	uxtb	r2, r2
 800489a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	1c5a      	adds	r2, r3, #1
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f003 0304 	and.w	r3, r3, #4
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d118      	bne.n	8004900 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d8:	b2d2      	uxtb	r2, r2
 80048da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ea:	3b01      	subs	r3, #1
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004904:	2b00      	cmp	r3, #0
 8004906:	f47f aec2 	bne.w	800468e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2220      	movs	r2, #32
 800490e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	e000      	b.n	8004928 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004926:	2302      	movs	r3, #2
  }
}
 8004928:	4618      	mov	r0, r3
 800492a:	3728      	adds	r7, #40	; 0x28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	00010004 	.word	0x00010004

08004934 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08c      	sub	sp, #48	; 0x30
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	4608      	mov	r0, r1
 800493e:	4611      	mov	r1, r2
 8004940:	461a      	mov	r2, r3
 8004942:	4603      	mov	r3, r0
 8004944:	817b      	strh	r3, [r7, #10]
 8004946:	460b      	mov	r3, r1
 8004948:	813b      	strh	r3, [r7, #8]
 800494a:	4613      	mov	r3, r2
 800494c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800494e:	f7fe fb47 	bl	8002fe0 <HAL_GetTick>
 8004952:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b20      	cmp	r3, #32
 800495e:	f040 8208 	bne.w	8004d72 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	2319      	movs	r3, #25
 8004968:	2201      	movs	r2, #1
 800496a:	497b      	ldr	r1, [pc, #492]	; (8004b58 <HAL_I2C_Mem_Read+0x224>)
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f000 fc3f 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004978:	2302      	movs	r3, #2
 800497a:	e1fb      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <HAL_I2C_Mem_Read+0x56>
 8004986:	2302      	movs	r3, #2
 8004988:	e1f4      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b01      	cmp	r3, #1
 800499e:	d007      	beq.n	80049b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0201 	orr.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2222      	movs	r2, #34	; 0x22
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2240      	movs	r2, #64	; 0x40
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80049e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4a5b      	ldr	r2, [pc, #364]	; (8004b5c <HAL_I2C_Mem_Read+0x228>)
 80049f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049f2:	88f8      	ldrh	r0, [r7, #6]
 80049f4:	893a      	ldrh	r2, [r7, #8]
 80049f6:	8979      	ldrh	r1, [r7, #10]
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	9301      	str	r3, [sp, #4]
 80049fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	4603      	mov	r3, r0
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f000 fb0c 	bl	8005020 <I2C_RequestMemoryRead>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d001      	beq.n	8004a12 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e1b0      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d113      	bne.n	8004a42 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	623b      	str	r3, [r7, #32]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	623b      	str	r3, [r7, #32]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	623b      	str	r3, [r7, #32]
 8004a2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	e184      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d11b      	bne.n	8004a82 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	61fb      	str	r3, [r7, #28]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	61fb      	str	r3, [r7, #28]
 8004a6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	e164      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d11b      	bne.n	8004ac2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aaa:	2300      	movs	r3, #0
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	61bb      	str	r3, [r7, #24]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	61bb      	str	r3, [r7, #24]
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	e144      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	617b      	str	r3, [r7, #20]
 8004ad6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ad8:	e138      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ade:	2b03      	cmp	r3, #3
 8004ae0:	f200 80f1 	bhi.w	8004cc6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d123      	bne.n	8004b34 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 fcd5 	bl	80054a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e139      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b32:	e10b      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d14e      	bne.n	8004bda <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	9300      	str	r3, [sp, #0]
 8004b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b42:	2200      	movs	r2, #0
 8004b44:	4906      	ldr	r1, [pc, #24]	; (8004b60 <HAL_I2C_Mem_Read+0x22c>)
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 fb52 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d008      	beq.n	8004b64 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e10e      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
 8004b56:	bf00      	nop
 8004b58:	00100002 	.word	0x00100002
 8004b5c:	ffff0000 	.word	0xffff0000
 8004b60:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691a      	ldr	r2, [r3, #16]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	b2d2      	uxtb	r2, r2
 8004b80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	b2d2      	uxtb	r2, r2
 8004bb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	1c5a      	adds	r2, r3, #1
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bd8:	e0b8      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be0:	2200      	movs	r2, #0
 8004be2:	4966      	ldr	r1, [pc, #408]	; (8004d7c <HAL_I2C_Mem_Read+0x448>)
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 fb03 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e0bf      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	691a      	ldr	r2, [r3, #16]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0e:	b2d2      	uxtb	r2, r2
 8004c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	494f      	ldr	r1, [pc, #316]	; (8004d7c <HAL_I2C_Mem_Read+0x448>)
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 fad5 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e091      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c72:	1c5a      	adds	r2, r3, #1
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	691a      	ldr	r2, [r3, #16]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	b2d2      	uxtb	r2, r2
 8004c9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	1c5a      	adds	r2, r3, #1
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004cc4:	e042      	b.n	8004d4c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fbe8 	bl	80054a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e04c      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	f003 0304 	and.w	r3, r3, #4
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	d118      	bne.n	8004d4c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	691a      	ldr	r2, [r3, #16]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	b2d2      	uxtb	r2, r2
 8004d26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	1c5a      	adds	r2, r3, #1
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f47f aec2 	bne.w	8004ada <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	e000      	b.n	8004d74 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004d72:	2302      	movs	r3, #2
  }
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3728      	adds	r7, #40	; 0x28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	00010004 	.word	0x00010004

08004d80 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	607a      	str	r2, [r7, #4]
 8004d8a:	603b      	str	r3, [r7, #0]
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d94:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d006      	beq.n	8004daa <I2C_MasterRequestWrite+0x2a>
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d003      	beq.n	8004daa <I2C_MasterRequestWrite+0x2a>
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004da8:	d108      	bne.n	8004dbc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004db8:	601a      	str	r2, [r3, #0]
 8004dba:	e00b      	b.n	8004dd4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc0:	2b12      	cmp	r3, #18
 8004dc2:	d107      	bne.n	8004dd4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dd2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 fa05 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00d      	beq.n	8004e08 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dfa:	d103      	bne.n	8004e04 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e035      	b.n	8004e74 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e10:	d108      	bne.n	8004e24 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e12:	897b      	ldrh	r3, [r7, #10]
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	461a      	mov	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e20:	611a      	str	r2, [r3, #16]
 8004e22:	e01b      	b.n	8004e5c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e24:	897b      	ldrh	r3, [r7, #10]
 8004e26:	11db      	asrs	r3, r3, #7
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	f003 0306 	and.w	r3, r3, #6
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	f063 030f 	orn	r3, r3, #15
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	490e      	ldr	r1, [pc, #56]	; (8004e7c <I2C_MasterRequestWrite+0xfc>)
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fa2b 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e010      	b.n	8004e74 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e52:	897b      	ldrh	r3, [r7, #10]
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	4907      	ldr	r1, [pc, #28]	; (8004e80 <I2C_MasterRequestWrite+0x100>)
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 fa1b 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3718      	adds	r7, #24
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	00010008 	.word	0x00010008
 8004e80:	00010002 	.word	0x00010002

08004e84 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af02      	add	r7, sp, #8
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	607a      	str	r2, [r7, #4]
 8004e8e:	603b      	str	r3, [r7, #0]
 8004e90:	460b      	mov	r3, r1
 8004e92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ea8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d006      	beq.n	8004ebe <I2C_MasterRequestRead+0x3a>
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d003      	beq.n	8004ebe <I2C_MasterRequestRead+0x3a>
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ebc:	d108      	bne.n	8004ed0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	e00b      	b.n	8004ee8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed4:	2b11      	cmp	r3, #17
 8004ed6:	d107      	bne.n	8004ee8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ee6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f97b 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00d      	beq.n	8004f1c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f0e:	d103      	bne.n	8004f18 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e079      	b.n	8005010 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f24:	d108      	bne.n	8004f38 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f26:	897b      	ldrh	r3, [r7, #10]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	611a      	str	r2, [r3, #16]
 8004f36:	e05f      	b.n	8004ff8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004f38:	897b      	ldrh	r3, [r7, #10]
 8004f3a:	11db      	asrs	r3, r3, #7
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	f003 0306 	and.w	r3, r3, #6
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	f063 030f 	orn	r3, r3, #15
 8004f48:	b2da      	uxtb	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	4930      	ldr	r1, [pc, #192]	; (8005018 <I2C_MasterRequestRead+0x194>)
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 f9a1 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e054      	b.n	8005010 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f66:	897b      	ldrh	r3, [r7, #10]
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	4929      	ldr	r1, [pc, #164]	; (800501c <I2C_MasterRequestRead+0x198>)
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f000 f991 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e044      	b.n	8005010 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f86:	2300      	movs	r3, #0
 8004f88:	613b      	str	r3, [r7, #16]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	613b      	str	r3, [r7, #16]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	613b      	str	r3, [r7, #16]
 8004f9a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004faa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f919 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00d      	beq.n	8004fe0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fd2:	d103      	bne.n	8004fdc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fda:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e017      	b.n	8005010 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004fe0:	897b      	ldrh	r3, [r7, #10]
 8004fe2:	11db      	asrs	r3, r3, #7
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	f003 0306 	and.w	r3, r3, #6
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	f063 030e 	orn	r3, r3, #14
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4907      	ldr	r1, [pc, #28]	; (800501c <I2C_MasterRequestRead+0x198>)
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 f94d 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e000      	b.n	8005010 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3718      	adds	r7, #24
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	00010008 	.word	0x00010008
 800501c:	00010002 	.word	0x00010002

08005020 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b088      	sub	sp, #32
 8005024:	af02      	add	r7, sp, #8
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	4608      	mov	r0, r1
 800502a:	4611      	mov	r1, r2
 800502c:	461a      	mov	r2, r3
 800502e:	4603      	mov	r3, r0
 8005030:	817b      	strh	r3, [r7, #10]
 8005032:	460b      	mov	r3, r1
 8005034:	813b      	strh	r3, [r7, #8]
 8005036:	4613      	mov	r3, r2
 8005038:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005048:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005058:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800505a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	6a3b      	ldr	r3, [r7, #32]
 8005060:	2200      	movs	r2, #0
 8005062:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 f8c2 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00d      	beq.n	800508e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800507c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005080:	d103      	bne.n	800508a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005088:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e0aa      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800508e:	897b      	ldrh	r3, [r7, #10]
 8005090:	b2db      	uxtb	r3, r3
 8005092:	461a      	mov	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800509c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800509e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a0:	6a3a      	ldr	r2, [r7, #32]
 80050a2:	4952      	ldr	r1, [pc, #328]	; (80051ec <I2C_RequestMemoryRead+0x1cc>)
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 f8fa 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e097      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050b4:	2300      	movs	r3, #0
 80050b6:	617b      	str	r3, [r7, #20]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050cc:	6a39      	ldr	r1, [r7, #32]
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f000 f964 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00d      	beq.n	80050f6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d107      	bne.n	80050f2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e076      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050f6:	88fb      	ldrh	r3, [r7, #6]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d105      	bne.n	8005108 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050fc:	893b      	ldrh	r3, [r7, #8]
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	611a      	str	r2, [r3, #16]
 8005106:	e021      	b.n	800514c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005108:	893b      	ldrh	r3, [r7, #8]
 800510a:	0a1b      	lsrs	r3, r3, #8
 800510c:	b29b      	uxth	r3, r3
 800510e:	b2da      	uxtb	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005118:	6a39      	ldr	r1, [r7, #32]
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 f93e 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00d      	beq.n	8005142 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512a:	2b04      	cmp	r3, #4
 800512c:	d107      	bne.n	800513e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800513c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e050      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005142:	893b      	ldrh	r3, [r7, #8]
 8005144:	b2da      	uxtb	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800514c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800514e:	6a39      	ldr	r1, [r7, #32]
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 f923 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00d      	beq.n	8005178 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005160:	2b04      	cmp	r3, #4
 8005162:	d107      	bne.n	8005174 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005172:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e035      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005186:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	9300      	str	r3, [sp, #0]
 800518c:	6a3b      	ldr	r3, [r7, #32]
 800518e:	2200      	movs	r2, #0
 8005190:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f000 f82b 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00d      	beq.n	80051bc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051ae:	d103      	bne.n	80051b8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e013      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80051bc:	897b      	ldrh	r3, [r7, #10]
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	f043 0301 	orr.w	r3, r3, #1
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ce:	6a3a      	ldr	r2, [r7, #32]
 80051d0:	4906      	ldr	r1, [pc, #24]	; (80051ec <I2C_RequestMemoryRead+0x1cc>)
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 f863 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	00010002 	.word	0x00010002

080051f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	603b      	str	r3, [r7, #0]
 80051fc:	4613      	mov	r3, r2
 80051fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005200:	e025      	b.n	800524e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005208:	d021      	beq.n	800524e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520a:	f7fd fee9 	bl	8002fe0 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d302      	bcc.n	8005220 <I2C_WaitOnFlagUntilTimeout+0x30>
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d116      	bne.n	800524e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523a:	f043 0220 	orr.w	r2, r3, #32
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e023      	b.n	8005296 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	0c1b      	lsrs	r3, r3, #16
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b01      	cmp	r3, #1
 8005256:	d10d      	bne.n	8005274 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	43da      	mvns	r2, r3
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4013      	ands	r3, r2
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	461a      	mov	r2, r3
 8005272:	e00c      	b.n	800528e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	43da      	mvns	r2, r3
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	4013      	ands	r3, r2
 8005280:	b29b      	uxth	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	bf0c      	ite	eq
 8005286:	2301      	moveq	r3, #1
 8005288:	2300      	movne	r3, #0
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	429a      	cmp	r2, r3
 8005292:	d0b6      	beq.n	8005202 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	60f8      	str	r0, [r7, #12]
 80052a6:	60b9      	str	r1, [r7, #8]
 80052a8:	607a      	str	r2, [r7, #4]
 80052aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052ac:	e051      	b.n	8005352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052bc:	d123      	bne.n	8005306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2220      	movs	r2, #32
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	f043 0204 	orr.w	r2, r3, #4
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e046      	b.n	8005394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530c:	d021      	beq.n	8005352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530e:	f7fd fe67 	bl	8002fe0 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	429a      	cmp	r2, r3
 800531c:	d302      	bcc.n	8005324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d116      	bne.n	8005352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2220      	movs	r2, #32
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f043 0220 	orr.w	r2, r3, #32
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e020      	b.n	8005394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b01      	cmp	r3, #1
 800535a:	d10c      	bne.n	8005376 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	43da      	mvns	r2, r3
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4013      	ands	r3, r2
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	bf14      	ite	ne
 800536e:	2301      	movne	r3, #1
 8005370:	2300      	moveq	r3, #0
 8005372:	b2db      	uxtb	r3, r3
 8005374:	e00b      	b.n	800538e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	43da      	mvns	r2, r3
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	4013      	ands	r3, r2
 8005382:	b29b      	uxth	r3, r3
 8005384:	2b00      	cmp	r3, #0
 8005386:	bf14      	ite	ne
 8005388:	2301      	movne	r3, #1
 800538a:	2300      	moveq	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d18d      	bne.n	80052ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053a8:	e02d      	b.n	8005406 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f8ce 	bl	800554c <I2C_IsAcknowledgeFailed>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e02d      	b.n	8005416 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c0:	d021      	beq.n	8005406 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c2:	f7fd fe0d 	bl	8002fe0 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d116      	bne.n	8005406 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	f043 0220 	orr.w	r2, r3, #32
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e007      	b.n	8005416 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	695b      	ldr	r3, [r3, #20]
 800540c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005410:	2b80      	cmp	r3, #128	; 0x80
 8005412:	d1ca      	bne.n	80053aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}

0800541e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800541e:	b580      	push	{r7, lr}
 8005420:	b084      	sub	sp, #16
 8005422:	af00      	add	r7, sp, #0
 8005424:	60f8      	str	r0, [r7, #12]
 8005426:	60b9      	str	r1, [r7, #8]
 8005428:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800542a:	e02d      	b.n	8005488 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f88d 	bl	800554c <I2C_IsAcknowledgeFailed>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e02d      	b.n	8005498 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005442:	d021      	beq.n	8005488 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005444:	f7fd fdcc 	bl	8002fe0 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	429a      	cmp	r2, r3
 8005452:	d302      	bcc.n	800545a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d116      	bne.n	8005488 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2220      	movs	r2, #32
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e007      	b.n	8005498 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b04      	cmp	r3, #4
 8005494:	d1ca      	bne.n	800542c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054ac:	e042      	b.n	8005534 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	f003 0310 	and.w	r3, r3, #16
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d119      	bne.n	80054f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0210 	mvn.w	r2, #16
 80054c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e029      	b.n	8005544 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f0:	f7fd fd76 	bl	8002fe0 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d302      	bcc.n	8005506 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d116      	bne.n	8005534 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	f043 0220 	orr.w	r2, r3, #32
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e007      	b.n	8005544 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553e:	2b40      	cmp	r3, #64	; 0x40
 8005540:	d1b5      	bne.n	80054ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800555e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005562:	d11b      	bne.n	800559c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800556c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005588:	f043 0204 	orr.w	r2, r3, #4
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e000      	b.n	800559e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
	...

080055ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e267      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d075      	beq.n	80056b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055ca:	4b88      	ldr	r3, [pc, #544]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f003 030c 	and.w	r3, r3, #12
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d00c      	beq.n	80055f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055d6:	4b85      	ldr	r3, [pc, #532]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055de:	2b08      	cmp	r3, #8
 80055e0:	d112      	bne.n	8005608 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055e2:	4b82      	ldr	r3, [pc, #520]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055ee:	d10b      	bne.n	8005608 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055f0:	4b7e      	ldr	r3, [pc, #504]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d05b      	beq.n	80056b4 <HAL_RCC_OscConfig+0x108>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d157      	bne.n	80056b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e242      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005610:	d106      	bne.n	8005620 <HAL_RCC_OscConfig+0x74>
 8005612:	4b76      	ldr	r3, [pc, #472]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a75      	ldr	r2, [pc, #468]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800561c:	6013      	str	r3, [r2, #0]
 800561e:	e01d      	b.n	800565c <HAL_RCC_OscConfig+0xb0>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005628:	d10c      	bne.n	8005644 <HAL_RCC_OscConfig+0x98>
 800562a:	4b70      	ldr	r3, [pc, #448]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a6f      	ldr	r2, [pc, #444]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005630:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005634:	6013      	str	r3, [r2, #0]
 8005636:	4b6d      	ldr	r3, [pc, #436]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a6c      	ldr	r2, [pc, #432]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 800563c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005640:	6013      	str	r3, [r2, #0]
 8005642:	e00b      	b.n	800565c <HAL_RCC_OscConfig+0xb0>
 8005644:	4b69      	ldr	r3, [pc, #420]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a68      	ldr	r2, [pc, #416]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 800564a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800564e:	6013      	str	r3, [r2, #0]
 8005650:	4b66      	ldr	r3, [pc, #408]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a65      	ldr	r2, [pc, #404]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800565a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d013      	beq.n	800568c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005664:	f7fd fcbc 	bl	8002fe0 <HAL_GetTick>
 8005668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800566a:	e008      	b.n	800567e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800566c:	f7fd fcb8 	bl	8002fe0 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b64      	cmp	r3, #100	; 0x64
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e207      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800567e:	4b5b      	ldr	r3, [pc, #364]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d0f0      	beq.n	800566c <HAL_RCC_OscConfig+0xc0>
 800568a:	e014      	b.n	80056b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568c:	f7fd fca8 	bl	8002fe0 <HAL_GetTick>
 8005690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005692:	e008      	b.n	80056a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005694:	f7fd fca4 	bl	8002fe0 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b64      	cmp	r3, #100	; 0x64
 80056a0:	d901      	bls.n	80056a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e1f3      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056a6:	4b51      	ldr	r3, [pc, #324]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f0      	bne.n	8005694 <HAL_RCC_OscConfig+0xe8>
 80056b2:	e000      	b.n	80056b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d063      	beq.n	800578a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80056c2:	4b4a      	ldr	r3, [pc, #296]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f003 030c 	and.w	r3, r3, #12
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00b      	beq.n	80056e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056ce:	4b47      	ldr	r3, [pc, #284]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80056d6:	2b08      	cmp	r3, #8
 80056d8:	d11c      	bne.n	8005714 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056da:	4b44      	ldr	r3, [pc, #272]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d116      	bne.n	8005714 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056e6:	4b41      	ldr	r3, [pc, #260]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d005      	beq.n	80056fe <HAL_RCC_OscConfig+0x152>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d001      	beq.n	80056fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e1c7      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056fe:	4b3b      	ldr	r3, [pc, #236]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	4937      	ldr	r1, [pc, #220]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 800570e:	4313      	orrs	r3, r2
 8005710:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005712:	e03a      	b.n	800578a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d020      	beq.n	800575e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800571c:	4b34      	ldr	r3, [pc, #208]	; (80057f0 <HAL_RCC_OscConfig+0x244>)
 800571e:	2201      	movs	r2, #1
 8005720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005722:	f7fd fc5d 	bl	8002fe0 <HAL_GetTick>
 8005726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005728:	e008      	b.n	800573c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800572a:	f7fd fc59 	bl	8002fe0 <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e1a8      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800573c:	4b2b      	ldr	r3, [pc, #172]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0f0      	beq.n	800572a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005748:	4b28      	ldr	r3, [pc, #160]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	00db      	lsls	r3, r3, #3
 8005756:	4925      	ldr	r1, [pc, #148]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005758:	4313      	orrs	r3, r2
 800575a:	600b      	str	r3, [r1, #0]
 800575c:	e015      	b.n	800578a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800575e:	4b24      	ldr	r3, [pc, #144]	; (80057f0 <HAL_RCC_OscConfig+0x244>)
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005764:	f7fd fc3c 	bl	8002fe0 <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800576c:	f7fd fc38 	bl	8002fe0 <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b02      	cmp	r3, #2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e187      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800577e:	4b1b      	ldr	r3, [pc, #108]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1f0      	bne.n	800576c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0308 	and.w	r3, r3, #8
 8005792:	2b00      	cmp	r3, #0
 8005794:	d036      	beq.n	8005804 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d016      	beq.n	80057cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800579e:	4b15      	ldr	r3, [pc, #84]	; (80057f4 <HAL_RCC_OscConfig+0x248>)
 80057a0:	2201      	movs	r2, #1
 80057a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a4:	f7fd fc1c 	bl	8002fe0 <HAL_GetTick>
 80057a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057aa:	e008      	b.n	80057be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057ac:	f7fd fc18 	bl	8002fe0 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e167      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057be:	4b0b      	ldr	r3, [pc, #44]	; (80057ec <HAL_RCC_OscConfig+0x240>)
 80057c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d0f0      	beq.n	80057ac <HAL_RCC_OscConfig+0x200>
 80057ca:	e01b      	b.n	8005804 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057cc:	4b09      	ldr	r3, [pc, #36]	; (80057f4 <HAL_RCC_OscConfig+0x248>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057d2:	f7fd fc05 	bl	8002fe0 <HAL_GetTick>
 80057d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057d8:	e00e      	b.n	80057f8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057da:	f7fd fc01 	bl	8002fe0 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d907      	bls.n	80057f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e150      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
 80057ec:	40023800 	.word	0x40023800
 80057f0:	42470000 	.word	0x42470000
 80057f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057f8:	4b88      	ldr	r3, [pc, #544]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80057fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1ea      	bne.n	80057da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 8097 	beq.w	8005940 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005812:	2300      	movs	r3, #0
 8005814:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005816:	4b81      	ldr	r3, [pc, #516]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10f      	bne.n	8005842 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005822:	2300      	movs	r3, #0
 8005824:	60bb      	str	r3, [r7, #8]
 8005826:	4b7d      	ldr	r3, [pc, #500]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582a:	4a7c      	ldr	r2, [pc, #496]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 800582c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005830:	6413      	str	r3, [r2, #64]	; 0x40
 8005832:	4b7a      	ldr	r3, [pc, #488]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800583a:	60bb      	str	r3, [r7, #8]
 800583c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800583e:	2301      	movs	r3, #1
 8005840:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005842:	4b77      	ldr	r3, [pc, #476]	; (8005a20 <HAL_RCC_OscConfig+0x474>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800584a:	2b00      	cmp	r3, #0
 800584c:	d118      	bne.n	8005880 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800584e:	4b74      	ldr	r3, [pc, #464]	; (8005a20 <HAL_RCC_OscConfig+0x474>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a73      	ldr	r2, [pc, #460]	; (8005a20 <HAL_RCC_OscConfig+0x474>)
 8005854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005858:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800585a:	f7fd fbc1 	bl	8002fe0 <HAL_GetTick>
 800585e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005860:	e008      	b.n	8005874 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005862:	f7fd fbbd 	bl	8002fe0 <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e10c      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005874:	4b6a      	ldr	r3, [pc, #424]	; (8005a20 <HAL_RCC_OscConfig+0x474>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0f0      	beq.n	8005862 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d106      	bne.n	8005896 <HAL_RCC_OscConfig+0x2ea>
 8005888:	4b64      	ldr	r3, [pc, #400]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 800588a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800588c:	4a63      	ldr	r2, [pc, #396]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 800588e:	f043 0301 	orr.w	r3, r3, #1
 8005892:	6713      	str	r3, [r2, #112]	; 0x70
 8005894:	e01c      	b.n	80058d0 <HAL_RCC_OscConfig+0x324>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	2b05      	cmp	r3, #5
 800589c:	d10c      	bne.n	80058b8 <HAL_RCC_OscConfig+0x30c>
 800589e:	4b5f      	ldr	r3, [pc, #380]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a2:	4a5e      	ldr	r2, [pc, #376]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058a4:	f043 0304 	orr.w	r3, r3, #4
 80058a8:	6713      	str	r3, [r2, #112]	; 0x70
 80058aa:	4b5c      	ldr	r3, [pc, #368]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ae:	4a5b      	ldr	r2, [pc, #364]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058b0:	f043 0301 	orr.w	r3, r3, #1
 80058b4:	6713      	str	r3, [r2, #112]	; 0x70
 80058b6:	e00b      	b.n	80058d0 <HAL_RCC_OscConfig+0x324>
 80058b8:	4b58      	ldr	r3, [pc, #352]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058bc:	4a57      	ldr	r2, [pc, #348]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058be:	f023 0301 	bic.w	r3, r3, #1
 80058c2:	6713      	str	r3, [r2, #112]	; 0x70
 80058c4:	4b55      	ldr	r3, [pc, #340]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c8:	4a54      	ldr	r2, [pc, #336]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058ca:	f023 0304 	bic.w	r3, r3, #4
 80058ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d015      	beq.n	8005904 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d8:	f7fd fb82 	bl	8002fe0 <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058de:	e00a      	b.n	80058f6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058e0:	f7fd fb7e 	bl	8002fe0 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d901      	bls.n	80058f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e0cb      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058f6:	4b49      	ldr	r3, [pc, #292]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80058f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0ee      	beq.n	80058e0 <HAL_RCC_OscConfig+0x334>
 8005902:	e014      	b.n	800592e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005904:	f7fd fb6c 	bl	8002fe0 <HAL_GetTick>
 8005908:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800590a:	e00a      	b.n	8005922 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800590c:	f7fd fb68 	bl	8002fe0 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	f241 3288 	movw	r2, #5000	; 0x1388
 800591a:	4293      	cmp	r3, r2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e0b5      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005922:	4b3e      	ldr	r3, [pc, #248]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1ee      	bne.n	800590c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800592e:	7dfb      	ldrb	r3, [r7, #23]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d105      	bne.n	8005940 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005934:	4b39      	ldr	r3, [pc, #228]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005938:	4a38      	ldr	r2, [pc, #224]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 800593a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800593e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	699b      	ldr	r3, [r3, #24]
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 80a1 	beq.w	8005a8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800594a:	4b34      	ldr	r3, [pc, #208]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f003 030c 	and.w	r3, r3, #12
 8005952:	2b08      	cmp	r3, #8
 8005954:	d05c      	beq.n	8005a10 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d141      	bne.n	80059e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800595e:	4b31      	ldr	r3, [pc, #196]	; (8005a24 <HAL_RCC_OscConfig+0x478>)
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005964:	f7fd fb3c 	bl	8002fe0 <HAL_GetTick>
 8005968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800596a:	e008      	b.n	800597e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800596c:	f7fd fb38 	bl	8002fe0 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e087      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800597e:	4b27      	ldr	r3, [pc, #156]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1f0      	bne.n	800596c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	69da      	ldr	r2, [r3, #28]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005998:	019b      	lsls	r3, r3, #6
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a0:	085b      	lsrs	r3, r3, #1
 80059a2:	3b01      	subs	r3, #1
 80059a4:	041b      	lsls	r3, r3, #16
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ac:	061b      	lsls	r3, r3, #24
 80059ae:	491b      	ldr	r1, [pc, #108]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059b4:	4b1b      	ldr	r3, [pc, #108]	; (8005a24 <HAL_RCC_OscConfig+0x478>)
 80059b6:	2201      	movs	r2, #1
 80059b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ba:	f7fd fb11 	bl	8002fe0 <HAL_GetTick>
 80059be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c0:	e008      	b.n	80059d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059c2:	f7fd fb0d 	bl	8002fe0 <HAL_GetTick>
 80059c6:	4602      	mov	r2, r0
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d901      	bls.n	80059d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e05c      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059d4:	4b11      	ldr	r3, [pc, #68]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d0f0      	beq.n	80059c2 <HAL_RCC_OscConfig+0x416>
 80059e0:	e054      	b.n	8005a8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059e2:	4b10      	ldr	r3, [pc, #64]	; (8005a24 <HAL_RCC_OscConfig+0x478>)
 80059e4:	2200      	movs	r2, #0
 80059e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e8:	f7fd fafa 	bl	8002fe0 <HAL_GetTick>
 80059ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ee:	e008      	b.n	8005a02 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059f0:	f7fd faf6 	bl	8002fe0 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e045      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a02:	4b06      	ldr	r3, [pc, #24]	; (8005a1c <HAL_RCC_OscConfig+0x470>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f0      	bne.n	80059f0 <HAL_RCC_OscConfig+0x444>
 8005a0e:	e03d      	b.n	8005a8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d107      	bne.n	8005a28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e038      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
 8005a1c:	40023800 	.word	0x40023800
 8005a20:	40007000 	.word	0x40007000
 8005a24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a28:	4b1b      	ldr	r3, [pc, #108]	; (8005a98 <HAL_RCC_OscConfig+0x4ec>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d028      	beq.n	8005a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d121      	bne.n	8005a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d11a      	bne.n	8005a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005a58:	4013      	ands	r3, r2
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d111      	bne.n	8005a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6e:	085b      	lsrs	r3, r3, #1
 8005a70:	3b01      	subs	r3, #1
 8005a72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d107      	bne.n	8005a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d001      	beq.n	8005a8c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e000      	b.n	8005a8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3718      	adds	r7, #24
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	40023800 	.word	0x40023800

08005a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e0cc      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ab0:	4b68      	ldr	r3, [pc, #416]	; (8005c54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0307 	and.w	r3, r3, #7
 8005ab8:	683a      	ldr	r2, [r7, #0]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d90c      	bls.n	8005ad8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005abe:	4b65      	ldr	r3, [pc, #404]	; (8005c54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ac0:	683a      	ldr	r2, [r7, #0]
 8005ac2:	b2d2      	uxtb	r2, r2
 8005ac4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ac6:	4b63      	ldr	r3, [pc, #396]	; (8005c54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0307 	and.w	r3, r3, #7
 8005ace:	683a      	ldr	r2, [r7, #0]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d001      	beq.n	8005ad8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e0b8      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d020      	beq.n	8005b26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d005      	beq.n	8005afc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005af0:	4b59      	ldr	r3, [pc, #356]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	4a58      	ldr	r2, [pc, #352]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005af6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005afa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d005      	beq.n	8005b14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b08:	4b53      	ldr	r3, [pc, #332]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	4a52      	ldr	r2, [pc, #328]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b14:	4b50      	ldr	r3, [pc, #320]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	494d      	ldr	r1, [pc, #308]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d044      	beq.n	8005bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d107      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b3a:	4b47      	ldr	r3, [pc, #284]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d119      	bne.n	8005b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e07f      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d003      	beq.n	8005b5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	d107      	bne.n	8005b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b5a:	4b3f      	ldr	r3, [pc, #252]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d109      	bne.n	8005b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e06f      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b6a:	4b3b      	ldr	r3, [pc, #236]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e067      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b7a:	4b37      	ldr	r3, [pc, #220]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f023 0203 	bic.w	r2, r3, #3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	4934      	ldr	r1, [pc, #208]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b8c:	f7fd fa28 	bl	8002fe0 <HAL_GetTick>
 8005b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b92:	e00a      	b.n	8005baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b94:	f7fd fa24 	bl	8002fe0 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d901      	bls.n	8005baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e04f      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005baa:	4b2b      	ldr	r3, [pc, #172]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 020c 	and.w	r2, r3, #12
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d1eb      	bne.n	8005b94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005bbc:	4b25      	ldr	r3, [pc, #148]	; (8005c54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0307 	and.w	r3, r3, #7
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d20c      	bcs.n	8005be4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bca:	4b22      	ldr	r3, [pc, #136]	; (8005c54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bcc:	683a      	ldr	r2, [r7, #0]
 8005bce:	b2d2      	uxtb	r2, r2
 8005bd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bd2:	4b20      	ldr	r3, [pc, #128]	; (8005c54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0307 	and.w	r3, r3, #7
 8005bda:	683a      	ldr	r2, [r7, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d001      	beq.n	8005be4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e032      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0304 	and.w	r3, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d008      	beq.n	8005c02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bf0:	4b19      	ldr	r3, [pc, #100]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	4916      	ldr	r1, [pc, #88]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0308 	and.w	r3, r3, #8
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d009      	beq.n	8005c22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c0e:	4b12      	ldr	r3, [pc, #72]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	00db      	lsls	r3, r3, #3
 8005c1c:	490e      	ldr	r1, [pc, #56]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c22:	f000 f821 	bl	8005c68 <HAL_RCC_GetSysClockFreq>
 8005c26:	4602      	mov	r2, r0
 8005c28:	4b0b      	ldr	r3, [pc, #44]	; (8005c58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	091b      	lsrs	r3, r3, #4
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	490a      	ldr	r1, [pc, #40]	; (8005c5c <HAL_RCC_ClockConfig+0x1c0>)
 8005c34:	5ccb      	ldrb	r3, [r1, r3]
 8005c36:	fa22 f303 	lsr.w	r3, r2, r3
 8005c3a:	4a09      	ldr	r2, [pc, #36]	; (8005c60 <HAL_RCC_ClockConfig+0x1c4>)
 8005c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c3e:	4b09      	ldr	r3, [pc, #36]	; (8005c64 <HAL_RCC_ClockConfig+0x1c8>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7fd f988 	bl	8002f58 <HAL_InitTick>

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	40023c00 	.word	0x40023c00
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	0800b5b4 	.word	0x0800b5b4
 8005c60:	2000000c 	.word	0x2000000c
 8005c64:	20000010 	.word	0x20000010

08005c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c6c:	b090      	sub	sp, #64	; 0x40
 8005c6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	637b      	str	r3, [r7, #52]	; 0x34
 8005c74:	2300      	movs	r3, #0
 8005c76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c78:	2300      	movs	r3, #0
 8005c7a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c80:	4b59      	ldr	r3, [pc, #356]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f003 030c 	and.w	r3, r3, #12
 8005c88:	2b08      	cmp	r3, #8
 8005c8a:	d00d      	beq.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x40>
 8005c8c:	2b08      	cmp	r3, #8
 8005c8e:	f200 80a1 	bhi.w	8005dd4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d002      	beq.n	8005c9c <HAL_RCC_GetSysClockFreq+0x34>
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d003      	beq.n	8005ca2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005c9a:	e09b      	b.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c9c:	4b53      	ldr	r3, [pc, #332]	; (8005dec <HAL_RCC_GetSysClockFreq+0x184>)
 8005c9e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005ca0:	e09b      	b.n	8005dda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ca2:	4b53      	ldr	r3, [pc, #332]	; (8005df0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ca4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ca6:	e098      	b.n	8005dda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ca8:	4b4f      	ldr	r3, [pc, #316]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cb0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005cb2:	4b4d      	ldr	r3, [pc, #308]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d028      	beq.n	8005d10 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cbe:	4b4a      	ldr	r3, [pc, #296]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	099b      	lsrs	r3, r3, #6
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	623b      	str	r3, [r7, #32]
 8005cc8:	627a      	str	r2, [r7, #36]	; 0x24
 8005cca:	6a3b      	ldr	r3, [r7, #32]
 8005ccc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005cd0:	2100      	movs	r1, #0
 8005cd2:	4b47      	ldr	r3, [pc, #284]	; (8005df0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005cd4:	fb03 f201 	mul.w	r2, r3, r1
 8005cd8:	2300      	movs	r3, #0
 8005cda:	fb00 f303 	mul.w	r3, r0, r3
 8005cde:	4413      	add	r3, r2
 8005ce0:	4a43      	ldr	r2, [pc, #268]	; (8005df0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ce2:	fba0 1202 	umull	r1, r2, r0, r2
 8005ce6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ce8:	460a      	mov	r2, r1
 8005cea:	62ba      	str	r2, [r7, #40]	; 0x28
 8005cec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cee:	4413      	add	r3, r2
 8005cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	61bb      	str	r3, [r7, #24]
 8005cf8:	61fa      	str	r2, [r7, #28]
 8005cfa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cfe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005d02:	f7fa ffc9 	bl	8000c98 <__aeabi_uldivmod>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d0e:	e053      	b.n	8005db8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d10:	4b35      	ldr	r3, [pc, #212]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	099b      	lsrs	r3, r3, #6
 8005d16:	2200      	movs	r2, #0
 8005d18:	613b      	str	r3, [r7, #16]
 8005d1a:	617a      	str	r2, [r7, #20]
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005d22:	f04f 0b00 	mov.w	fp, #0
 8005d26:	4652      	mov	r2, sl
 8005d28:	465b      	mov	r3, fp
 8005d2a:	f04f 0000 	mov.w	r0, #0
 8005d2e:	f04f 0100 	mov.w	r1, #0
 8005d32:	0159      	lsls	r1, r3, #5
 8005d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d38:	0150      	lsls	r0, r2, #5
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	ebb2 080a 	subs.w	r8, r2, sl
 8005d42:	eb63 090b 	sbc.w	r9, r3, fp
 8005d46:	f04f 0200 	mov.w	r2, #0
 8005d4a:	f04f 0300 	mov.w	r3, #0
 8005d4e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005d52:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005d56:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005d5a:	ebb2 0408 	subs.w	r4, r2, r8
 8005d5e:	eb63 0509 	sbc.w	r5, r3, r9
 8005d62:	f04f 0200 	mov.w	r2, #0
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	00eb      	lsls	r3, r5, #3
 8005d6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d70:	00e2      	lsls	r2, r4, #3
 8005d72:	4614      	mov	r4, r2
 8005d74:	461d      	mov	r5, r3
 8005d76:	eb14 030a 	adds.w	r3, r4, sl
 8005d7a:	603b      	str	r3, [r7, #0]
 8005d7c:	eb45 030b 	adc.w	r3, r5, fp
 8005d80:	607b      	str	r3, [r7, #4]
 8005d82:	f04f 0200 	mov.w	r2, #0
 8005d86:	f04f 0300 	mov.w	r3, #0
 8005d8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d8e:	4629      	mov	r1, r5
 8005d90:	028b      	lsls	r3, r1, #10
 8005d92:	4621      	mov	r1, r4
 8005d94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d98:	4621      	mov	r1, r4
 8005d9a:	028a      	lsls	r2, r1, #10
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	4619      	mov	r1, r3
 8005da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005da2:	2200      	movs	r2, #0
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	60fa      	str	r2, [r7, #12]
 8005da8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dac:	f7fa ff74 	bl	8000c98 <__aeabi_uldivmod>
 8005db0:	4602      	mov	r2, r0
 8005db2:	460b      	mov	r3, r1
 8005db4:	4613      	mov	r3, r2
 8005db6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005db8:	4b0b      	ldr	r3, [pc, #44]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	0c1b      	lsrs	r3, r3, #16
 8005dbe:	f003 0303 	and.w	r3, r3, #3
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005dc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005dd2:	e002      	b.n	8005dda <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005dd4:	4b05      	ldr	r3, [pc, #20]	; (8005dec <HAL_RCC_GetSysClockFreq+0x184>)
 8005dd6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005dd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3740      	adds	r7, #64	; 0x40
 8005de0:	46bd      	mov	sp, r7
 8005de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005de6:	bf00      	nop
 8005de8:	40023800 	.word	0x40023800
 8005dec:	00f42400 	.word	0x00f42400
 8005df0:	017d7840 	.word	0x017d7840

08005df4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005df4:	b480      	push	{r7}
 8005df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005df8:	4b03      	ldr	r3, [pc, #12]	; (8005e08 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	2000000c 	.word	0x2000000c

08005e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e10:	f7ff fff0 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005e14:	4602      	mov	r2, r0
 8005e16:	4b05      	ldr	r3, [pc, #20]	; (8005e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	0a9b      	lsrs	r3, r3, #10
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	4903      	ldr	r1, [pc, #12]	; (8005e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e22:	5ccb      	ldrb	r3, [r1, r3]
 8005e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40023800 	.word	0x40023800
 8005e30:	0800b5c4 	.word	0x0800b5c4

08005e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e38:	f7ff ffdc 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	0b5b      	lsrs	r3, r3, #13
 8005e44:	f003 0307 	and.w	r3, r3, #7
 8005e48:	4903      	ldr	r1, [pc, #12]	; (8005e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e4a:	5ccb      	ldrb	r3, [r1, r3]
 8005e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	40023800 	.word	0x40023800
 8005e58:	0800b5c4 	.word	0x0800b5c4

08005e5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e041      	b.n	8005ef2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d106      	bne.n	8005e88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7fc fb9a 	bl	80025bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	3304      	adds	r3, #4
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4610      	mov	r0, r2
 8005e9c:	f000 fed2 	bl	8006c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
	...

08005efc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d109      	bne.n	8005f20 <HAL_TIM_PWM_Start+0x24>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	bf14      	ite	ne
 8005f18:	2301      	movne	r3, #1
 8005f1a:	2300      	moveq	r3, #0
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	e022      	b.n	8005f66 <HAL_TIM_PWM_Start+0x6a>
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	2b04      	cmp	r3, #4
 8005f24:	d109      	bne.n	8005f3a <HAL_TIM_PWM_Start+0x3e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	bf14      	ite	ne
 8005f32:	2301      	movne	r3, #1
 8005f34:	2300      	moveq	r3, #0
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	e015      	b.n	8005f66 <HAL_TIM_PWM_Start+0x6a>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d109      	bne.n	8005f54 <HAL_TIM_PWM_Start+0x58>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	bf14      	ite	ne
 8005f4c:	2301      	movne	r3, #1
 8005f4e:	2300      	moveq	r3, #0
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	e008      	b.n	8005f66 <HAL_TIM_PWM_Start+0x6a>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	bf14      	ite	ne
 8005f60:	2301      	movne	r3, #1
 8005f62:	2300      	moveq	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e068      	b.n	8006040 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d104      	bne.n	8005f7e <HAL_TIM_PWM_Start+0x82>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f7c:	e013      	b.n	8005fa6 <HAL_TIM_PWM_Start+0xaa>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b04      	cmp	r3, #4
 8005f82:	d104      	bne.n	8005f8e <HAL_TIM_PWM_Start+0x92>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f8c:	e00b      	b.n	8005fa6 <HAL_TIM_PWM_Start+0xaa>
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	d104      	bne.n	8005f9e <HAL_TIM_PWM_Start+0xa2>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2202      	movs	r2, #2
 8005f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f9c:	e003      	b.n	8005fa6 <HAL_TIM_PWM_Start+0xaa>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2201      	movs	r2, #1
 8005fac:	6839      	ldr	r1, [r7, #0]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f001 f972 	bl	8007298 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a23      	ldr	r2, [pc, #140]	; (8006048 <HAL_TIM_PWM_Start+0x14c>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d107      	bne.n	8005fce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fcc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a1d      	ldr	r2, [pc, #116]	; (8006048 <HAL_TIM_PWM_Start+0x14c>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d018      	beq.n	800600a <HAL_TIM_PWM_Start+0x10e>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fe0:	d013      	beq.n	800600a <HAL_TIM_PWM_Start+0x10e>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a19      	ldr	r2, [pc, #100]	; (800604c <HAL_TIM_PWM_Start+0x150>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d00e      	beq.n	800600a <HAL_TIM_PWM_Start+0x10e>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a17      	ldr	r2, [pc, #92]	; (8006050 <HAL_TIM_PWM_Start+0x154>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d009      	beq.n	800600a <HAL_TIM_PWM_Start+0x10e>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a16      	ldr	r2, [pc, #88]	; (8006054 <HAL_TIM_PWM_Start+0x158>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d004      	beq.n	800600a <HAL_TIM_PWM_Start+0x10e>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a14      	ldr	r2, [pc, #80]	; (8006058 <HAL_TIM_PWM_Start+0x15c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d111      	bne.n	800602e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b06      	cmp	r3, #6
 800601a:	d010      	beq.n	800603e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800602c:	e007      	b.n	800603e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0201 	orr.w	r2, r2, #1
 800603c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	40010000 	.word	0x40010000
 800604c:	40000400 	.word	0x40000400
 8006050:	40000800 	.word	0x40000800
 8006054:	40000c00 	.word	0x40000c00
 8006058:	40014000 	.word	0x40014000

0800605c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	6839      	ldr	r1, [r7, #0]
 800606e:	4618      	mov	r0, r3
 8006070:	f001 f912 	bl	8007298 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a29      	ldr	r2, [pc, #164]	; (8006120 <HAL_TIM_PWM_Stop+0xc4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d117      	bne.n	80060ae <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	6a1a      	ldr	r2, [r3, #32]
 8006084:	f241 1311 	movw	r3, #4369	; 0x1111
 8006088:	4013      	ands	r3, r2
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10f      	bne.n	80060ae <HAL_TIM_PWM_Stop+0x52>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6a1a      	ldr	r2, [r3, #32]
 8006094:	f240 4344 	movw	r3, #1092	; 0x444
 8006098:	4013      	ands	r3, r2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d107      	bne.n	80060ae <HAL_TIM_PWM_Stop+0x52>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6a1a      	ldr	r2, [r3, #32]
 80060b4:	f241 1311 	movw	r3, #4369	; 0x1111
 80060b8:	4013      	ands	r3, r2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10f      	bne.n	80060de <HAL_TIM_PWM_Stop+0x82>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6a1a      	ldr	r2, [r3, #32]
 80060c4:	f240 4344 	movw	r3, #1092	; 0x444
 80060c8:	4013      	ands	r3, r2
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d107      	bne.n	80060de <HAL_TIM_PWM_Stop+0x82>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f022 0201 	bic.w	r2, r2, #1
 80060dc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d104      	bne.n	80060ee <HAL_TIM_PWM_Stop+0x92>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060ec:	e013      	b.n	8006116 <HAL_TIM_PWM_Stop+0xba>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	2b04      	cmp	r3, #4
 80060f2:	d104      	bne.n	80060fe <HAL_TIM_PWM_Stop+0xa2>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060fc:	e00b      	b.n	8006116 <HAL_TIM_PWM_Stop+0xba>
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b08      	cmp	r3, #8
 8006102:	d104      	bne.n	800610e <HAL_TIM_PWM_Stop+0xb2>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800610c:	e003      	b.n	8006116 <HAL_TIM_PWM_Stop+0xba>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40010000 	.word	0x40010000

08006124 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e041      	b.n	80061ba <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d106      	bne.n	8006150 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f7fc fa58 	bl	8002600 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3304      	adds	r3, #4
 8006160:	4619      	mov	r1, r3
 8006162:	4610      	mov	r0, r2
 8006164:	f000 fd6e 	bl	8006c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3708      	adds	r7, #8
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
	...

080061c4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061ce:	2300      	movs	r3, #0
 80061d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d104      	bne.n	80061e2 <HAL_TIM_IC_Start_IT+0x1e>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	e013      	b.n	800620a <HAL_TIM_IC_Start_IT+0x46>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d104      	bne.n	80061f2 <HAL_TIM_IC_Start_IT+0x2e>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	e00b      	b.n	800620a <HAL_TIM_IC_Start_IT+0x46>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b08      	cmp	r3, #8
 80061f6:	d104      	bne.n	8006202 <HAL_TIM_IC_Start_IT+0x3e>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	e003      	b.n	800620a <HAL_TIM_IC_Start_IT+0x46>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006208:	b2db      	uxtb	r3, r3
 800620a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d104      	bne.n	800621c <HAL_TIM_IC_Start_IT+0x58>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006218:	b2db      	uxtb	r3, r3
 800621a:	e013      	b.n	8006244 <HAL_TIM_IC_Start_IT+0x80>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	2b04      	cmp	r3, #4
 8006220:	d104      	bne.n	800622c <HAL_TIM_IC_Start_IT+0x68>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006228:	b2db      	uxtb	r3, r3
 800622a:	e00b      	b.n	8006244 <HAL_TIM_IC_Start_IT+0x80>
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	2b08      	cmp	r3, #8
 8006230:	d104      	bne.n	800623c <HAL_TIM_IC_Start_IT+0x78>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006238:	b2db      	uxtb	r3, r3
 800623a:	e003      	b.n	8006244 <HAL_TIM_IC_Start_IT+0x80>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006242:	b2db      	uxtb	r3, r3
 8006244:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006246:	7bbb      	ldrb	r3, [r7, #14]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d102      	bne.n	8006252 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800624c:	7b7b      	ldrb	r3, [r7, #13]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d001      	beq.n	8006256 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e0c2      	b.n	80063dc <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d104      	bne.n	8006266 <HAL_TIM_IC_Start_IT+0xa2>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006264:	e013      	b.n	800628e <HAL_TIM_IC_Start_IT+0xca>
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b04      	cmp	r3, #4
 800626a:	d104      	bne.n	8006276 <HAL_TIM_IC_Start_IT+0xb2>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006274:	e00b      	b.n	800628e <HAL_TIM_IC_Start_IT+0xca>
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b08      	cmp	r3, #8
 800627a:	d104      	bne.n	8006286 <HAL_TIM_IC_Start_IT+0xc2>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006284:	e003      	b.n	800628e <HAL_TIM_IC_Start_IT+0xca>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2202      	movs	r2, #2
 800628a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d104      	bne.n	800629e <HAL_TIM_IC_Start_IT+0xda>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800629c:	e013      	b.n	80062c6 <HAL_TIM_IC_Start_IT+0x102>
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	2b04      	cmp	r3, #4
 80062a2:	d104      	bne.n	80062ae <HAL_TIM_IC_Start_IT+0xea>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062ac:	e00b      	b.n	80062c6 <HAL_TIM_IC_Start_IT+0x102>
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	2b08      	cmp	r3, #8
 80062b2:	d104      	bne.n	80062be <HAL_TIM_IC_Start_IT+0xfa>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062bc:	e003      	b.n	80062c6 <HAL_TIM_IC_Start_IT+0x102>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2202      	movs	r2, #2
 80062c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b0c      	cmp	r3, #12
 80062ca:	d841      	bhi.n	8006350 <HAL_TIM_IC_Start_IT+0x18c>
 80062cc:	a201      	add	r2, pc, #4	; (adr r2, 80062d4 <HAL_TIM_IC_Start_IT+0x110>)
 80062ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d2:	bf00      	nop
 80062d4:	08006309 	.word	0x08006309
 80062d8:	08006351 	.word	0x08006351
 80062dc:	08006351 	.word	0x08006351
 80062e0:	08006351 	.word	0x08006351
 80062e4:	0800631b 	.word	0x0800631b
 80062e8:	08006351 	.word	0x08006351
 80062ec:	08006351 	.word	0x08006351
 80062f0:	08006351 	.word	0x08006351
 80062f4:	0800632d 	.word	0x0800632d
 80062f8:	08006351 	.word	0x08006351
 80062fc:	08006351 	.word	0x08006351
 8006300:	08006351 	.word	0x08006351
 8006304:	0800633f 	.word	0x0800633f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f042 0202 	orr.w	r2, r2, #2
 8006316:	60da      	str	r2, [r3, #12]
      break;
 8006318:	e01d      	b.n	8006356 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68da      	ldr	r2, [r3, #12]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0204 	orr.w	r2, r2, #4
 8006328:	60da      	str	r2, [r3, #12]
      break;
 800632a:	e014      	b.n	8006356 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68da      	ldr	r2, [r3, #12]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0208 	orr.w	r2, r2, #8
 800633a:	60da      	str	r2, [r3, #12]
      break;
 800633c:	e00b      	b.n	8006356 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f042 0210 	orr.w	r2, r2, #16
 800634c:	60da      	str	r2, [r3, #12]
      break;
 800634e:	e002      	b.n	8006356 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	73fb      	strb	r3, [r7, #15]
      break;
 8006354:	bf00      	nop
  }

  if (status == HAL_OK)
 8006356:	7bfb      	ldrb	r3, [r7, #15]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d13e      	bne.n	80063da <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2201      	movs	r2, #1
 8006362:	6839      	ldr	r1, [r7, #0]
 8006364:	4618      	mov	r0, r3
 8006366:	f000 ff97 	bl	8007298 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a1d      	ldr	r2, [pc, #116]	; (80063e4 <HAL_TIM_IC_Start_IT+0x220>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d018      	beq.n	80063a6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800637c:	d013      	beq.n	80063a6 <HAL_TIM_IC_Start_IT+0x1e2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a19      	ldr	r2, [pc, #100]	; (80063e8 <HAL_TIM_IC_Start_IT+0x224>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00e      	beq.n	80063a6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a17      	ldr	r2, [pc, #92]	; (80063ec <HAL_TIM_IC_Start_IT+0x228>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d009      	beq.n	80063a6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a16      	ldr	r2, [pc, #88]	; (80063f0 <HAL_TIM_IC_Start_IT+0x22c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d004      	beq.n	80063a6 <HAL_TIM_IC_Start_IT+0x1e2>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a14      	ldr	r2, [pc, #80]	; (80063f4 <HAL_TIM_IC_Start_IT+0x230>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d111      	bne.n	80063ca <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f003 0307 	and.w	r3, r3, #7
 80063b0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	2b06      	cmp	r3, #6
 80063b6:	d010      	beq.n	80063da <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f042 0201 	orr.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c8:	e007      	b.n	80063da <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f042 0201 	orr.w	r2, r2, #1
 80063d8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80063da:	7bfb      	ldrb	r3, [r7, #15]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3710      	adds	r7, #16
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	40010000 	.word	0x40010000
 80063e8:	40000400 	.word	0x40000400
 80063ec:	40000800 	.word	0x40000800
 80063f0:	40000c00 	.word	0x40000c00
 80063f4:	40014000 	.word	0x40014000

080063f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d101      	bne.n	800640c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e097      	b.n	800653c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b00      	cmp	r3, #0
 8006416:	d106      	bne.n	8006426 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f7fc f885 	bl	8002530 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2202      	movs	r2, #2
 800642a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	6812      	ldr	r2, [r2, #0]
 8006438:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800643c:	f023 0307 	bic.w	r3, r3, #7
 8006440:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	3304      	adds	r3, #4
 800644a:	4619      	mov	r1, r3
 800644c:	4610      	mov	r0, r2
 800644e:	f000 fbf9 	bl	8006c44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	6a1b      	ldr	r3, [r3, #32]
 8006468:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	4313      	orrs	r3, r2
 8006472:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800647a:	f023 0303 	bic.w	r3, r3, #3
 800647e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	021b      	lsls	r3, r3, #8
 800648a:	4313      	orrs	r3, r2
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	4313      	orrs	r3, r2
 8006490:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006498:	f023 030c 	bic.w	r3, r3, #12
 800649c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	68da      	ldr	r2, [r3, #12]
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	69db      	ldr	r3, [r3, #28]
 80064b2:	021b      	lsls	r3, r3, #8
 80064b4:	4313      	orrs	r3, r2
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	011a      	lsls	r2, r3, #4
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	031b      	lsls	r3, r3, #12
 80064c8:	4313      	orrs	r3, r2
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80064d6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80064de:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	011b      	lsls	r3, r3, #4
 80064ea:	4313      	orrs	r3, r2
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2201      	movs	r2, #1
 800650e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2201      	movs	r2, #1
 8006516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3718      	adds	r7, #24
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006554:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800655c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006564:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800656c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d110      	bne.n	8006596 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006574:	7bfb      	ldrb	r3, [r7, #15]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d102      	bne.n	8006580 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800657a:	7b7b      	ldrb	r3, [r7, #13]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d001      	beq.n	8006584 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e089      	b.n	8006698 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2202      	movs	r2, #2
 8006588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006594:	e031      	b.n	80065fa <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	2b04      	cmp	r3, #4
 800659a:	d110      	bne.n	80065be <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800659c:	7bbb      	ldrb	r3, [r7, #14]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d102      	bne.n	80065a8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80065a2:	7b3b      	ldrb	r3, [r7, #12]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d001      	beq.n	80065ac <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e075      	b.n	8006698 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2202      	movs	r2, #2
 80065b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065bc:	e01d      	b.n	80065fa <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d108      	bne.n	80065d6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80065c4:	7bbb      	ldrb	r3, [r7, #14]
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d105      	bne.n	80065d6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065ca:	7b7b      	ldrb	r3, [r7, #13]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d102      	bne.n	80065d6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80065d0:	7b3b      	ldrb	r3, [r7, #12]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d001      	beq.n	80065da <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e05e      	b.n	8006698 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2202      	movs	r2, #2
 80065de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2202      	movs	r2, #2
 80065e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2202      	movs	r2, #2
 80065ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2202      	movs	r2, #2
 80065f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d003      	beq.n	8006608 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b04      	cmp	r3, #4
 8006604:	d010      	beq.n	8006628 <HAL_TIM_Encoder_Start_IT+0xe4>
 8006606:	e01f      	b.n	8006648 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2201      	movs	r2, #1
 800660e:	2100      	movs	r1, #0
 8006610:	4618      	mov	r0, r3
 8006612:	f000 fe41 	bl	8007298 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0202 	orr.w	r2, r2, #2
 8006624:	60da      	str	r2, [r3, #12]
      break;
 8006626:	e02e      	b.n	8006686 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2201      	movs	r2, #1
 800662e:	2104      	movs	r1, #4
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fe31 	bl	8007298 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68da      	ldr	r2, [r3, #12]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f042 0204 	orr.w	r2, r2, #4
 8006644:	60da      	str	r2, [r3, #12]
      break;
 8006646:	e01e      	b.n	8006686 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2201      	movs	r2, #1
 800664e:	2100      	movs	r1, #0
 8006650:	4618      	mov	r0, r3
 8006652:	f000 fe21 	bl	8007298 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2201      	movs	r2, #1
 800665c:	2104      	movs	r1, #4
 800665e:	4618      	mov	r0, r3
 8006660:	f000 fe1a 	bl	8007298 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0202 	orr.w	r2, r2, #2
 8006672:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f042 0204 	orr.w	r2, r2, #4
 8006682:	60da      	str	r2, [r3, #12]
      break;
 8006684:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f042 0201 	orr.w	r2, r2, #1
 8006694:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	f003 0302 	and.w	r3, r3, #2
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d122      	bne.n	80066fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	f003 0302 	and.w	r3, r3, #2
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d11b      	bne.n	80066fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f06f 0202 	mvn.w	r2, #2
 80066cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699b      	ldr	r3, [r3, #24]
 80066da:	f003 0303 	and.w	r3, r3, #3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d003      	beq.n	80066ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7fb f98a 	bl	80019fc <HAL_TIM_IC_CaptureCallback>
 80066e8:	e005      	b.n	80066f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 fa8c 	bl	8006c08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f000 fa93 	bl	8006c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	f003 0304 	and.w	r3, r3, #4
 8006706:	2b04      	cmp	r3, #4
 8006708:	d122      	bne.n	8006750 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f003 0304 	and.w	r3, r3, #4
 8006714:	2b04      	cmp	r3, #4
 8006716:	d11b      	bne.n	8006750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0204 	mvn.w	r2, #4
 8006720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2202      	movs	r2, #2
 8006726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7fb f960 	bl	80019fc <HAL_TIM_IC_CaptureCallback>
 800673c:	e005      	b.n	800674a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fa62 	bl	8006c08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 fa69 	bl	8006c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	f003 0308 	and.w	r3, r3, #8
 800675a:	2b08      	cmp	r3, #8
 800675c:	d122      	bne.n	80067a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f003 0308 	and.w	r3, r3, #8
 8006768:	2b08      	cmp	r3, #8
 800676a:	d11b      	bne.n	80067a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f06f 0208 	mvn.w	r2, #8
 8006774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2204      	movs	r2, #4
 800677a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	f003 0303 	and.w	r3, r3, #3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f7fb f936 	bl	80019fc <HAL_TIM_IC_CaptureCallback>
 8006790:	e005      	b.n	800679e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fa38 	bl	8006c08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 fa3f 	bl	8006c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	f003 0310 	and.w	r3, r3, #16
 80067ae:	2b10      	cmp	r3, #16
 80067b0:	d122      	bne.n	80067f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f003 0310 	and.w	r3, r3, #16
 80067bc:	2b10      	cmp	r3, #16
 80067be:	d11b      	bne.n	80067f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f06f 0210 	mvn.w	r2, #16
 80067c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2208      	movs	r2, #8
 80067ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d003      	beq.n	80067e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f7fb f90c 	bl	80019fc <HAL_TIM_IC_CaptureCallback>
 80067e4:	e005      	b.n	80067f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 fa0e 	bl	8006c08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 fa15 	bl	8006c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b01      	cmp	r3, #1
 8006804:	d10e      	bne.n	8006824 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	2b01      	cmp	r3, #1
 8006812:	d107      	bne.n	8006824 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f06f 0201 	mvn.w	r2, #1
 800681c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f9e8 	bl	8006bf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800682e:	2b80      	cmp	r3, #128	; 0x80
 8006830:	d10e      	bne.n	8006850 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800683c:	2b80      	cmp	r3, #128	; 0x80
 800683e:	d107      	bne.n	8006850 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 fdc2 	bl	80073d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800685a:	2b40      	cmp	r3, #64	; 0x40
 800685c:	d10e      	bne.n	800687c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006868:	2b40      	cmp	r3, #64	; 0x40
 800686a:	d107      	bne.n	800687c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f9da 	bl	8006c30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f003 0320 	and.w	r3, r3, #32
 8006886:	2b20      	cmp	r3, #32
 8006888:	d10e      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f003 0320 	and.w	r3, r3, #32
 8006894:	2b20      	cmp	r3, #32
 8006896:	d107      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f06f 0220 	mvn.w	r2, #32
 80068a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 fd8c 	bl	80073c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068a8:	bf00      	nop
 80068aa:	3708      	adds	r7, #8
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068bc:	2300      	movs	r3, #0
 80068be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d101      	bne.n	80068ce <HAL_TIM_IC_ConfigChannel+0x1e>
 80068ca:	2302      	movs	r3, #2
 80068cc:	e088      	b.n	80069e0 <HAL_TIM_IC_ConfigChannel+0x130>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2201      	movs	r2, #1
 80068d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d11b      	bne.n	8006914 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6818      	ldr	r0, [r3, #0]
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	6819      	ldr	r1, [r3, #0]
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f000 fbb6 	bl	800705c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	699a      	ldr	r2, [r3, #24]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f022 020c 	bic.w	r2, r2, #12
 80068fe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6999      	ldr	r1, [r3, #24]
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	689a      	ldr	r2, [r3, #8]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	619a      	str	r2, [r3, #24]
 8006912:	e060      	b.n	80069d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b04      	cmp	r3, #4
 8006918:	d11c      	bne.n	8006954 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6818      	ldr	r0, [r3, #0]
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	6819      	ldr	r1, [r3, #0]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	685a      	ldr	r2, [r3, #4]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	f000 fbff 	bl	800712c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	699a      	ldr	r2, [r3, #24]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800693c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	6999      	ldr	r1, [r3, #24]
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	021a      	lsls	r2, r3, #8
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	619a      	str	r2, [r3, #24]
 8006952:	e040      	b.n	80069d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b08      	cmp	r3, #8
 8006958:	d11b      	bne.n	8006992 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6818      	ldr	r0, [r3, #0]
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	6819      	ldr	r1, [r3, #0]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f000 fc1c 	bl	80071a6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69da      	ldr	r2, [r3, #28]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f022 020c 	bic.w	r2, r2, #12
 800697c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	69d9      	ldr	r1, [r3, #28]
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	689a      	ldr	r2, [r3, #8]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	61da      	str	r2, [r3, #28]
 8006990:	e021      	b.n	80069d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2b0c      	cmp	r3, #12
 8006996:	d11c      	bne.n	80069d2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6818      	ldr	r0, [r3, #0]
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	6819      	ldr	r1, [r3, #0]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	f000 fc39 	bl	800721e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	69da      	ldr	r2, [r3, #28]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80069ba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	69d9      	ldr	r1, [r3, #28]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	021a      	lsls	r2, r3, #8
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	430a      	orrs	r2, r1
 80069ce:	61da      	str	r2, [r3, #28]
 80069d0:	e001      	b.n	80069d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069de:	7dfb      	ldrb	r3, [r7, #23]
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3718      	adds	r7, #24
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069f4:	2300      	movs	r3, #0
 80069f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d101      	bne.n	8006a06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a02:	2302      	movs	r3, #2
 8006a04:	e0ae      	b.n	8006b64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2b0c      	cmp	r3, #12
 8006a12:	f200 809f 	bhi.w	8006b54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006a16:	a201      	add	r2, pc, #4	; (adr r2, 8006a1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1c:	08006a51 	.word	0x08006a51
 8006a20:	08006b55 	.word	0x08006b55
 8006a24:	08006b55 	.word	0x08006b55
 8006a28:	08006b55 	.word	0x08006b55
 8006a2c:	08006a91 	.word	0x08006a91
 8006a30:	08006b55 	.word	0x08006b55
 8006a34:	08006b55 	.word	0x08006b55
 8006a38:	08006b55 	.word	0x08006b55
 8006a3c:	08006ad3 	.word	0x08006ad3
 8006a40:	08006b55 	.word	0x08006b55
 8006a44:	08006b55 	.word	0x08006b55
 8006a48:	08006b55 	.word	0x08006b55
 8006a4c:	08006b13 	.word	0x08006b13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68b9      	ldr	r1, [r7, #8]
 8006a56:	4618      	mov	r0, r3
 8006a58:	f000 f974 	bl	8006d44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699a      	ldr	r2, [r3, #24]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f042 0208 	orr.w	r2, r2, #8
 8006a6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699a      	ldr	r2, [r3, #24]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0204 	bic.w	r2, r2, #4
 8006a7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6999      	ldr	r1, [r3, #24]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	691a      	ldr	r2, [r3, #16]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	619a      	str	r2, [r3, #24]
      break;
 8006a8e:	e064      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68b9      	ldr	r1, [r7, #8]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f9ba 	bl	8006e10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	699a      	ldr	r2, [r3, #24]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699a      	ldr	r2, [r3, #24]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6999      	ldr	r1, [r3, #24]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	021a      	lsls	r2, r3, #8
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	430a      	orrs	r2, r1
 8006ace:	619a      	str	r2, [r3, #24]
      break;
 8006ad0:	e043      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68b9      	ldr	r1, [r7, #8]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f000 fa05 	bl	8006ee8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69da      	ldr	r2, [r3, #28]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f042 0208 	orr.w	r2, r2, #8
 8006aec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	69da      	ldr	r2, [r3, #28]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 0204 	bic.w	r2, r2, #4
 8006afc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69d9      	ldr	r1, [r3, #28]
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	691a      	ldr	r2, [r3, #16]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	61da      	str	r2, [r3, #28]
      break;
 8006b10:	e023      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68b9      	ldr	r1, [r7, #8]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 fa4f 	bl	8006fbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	69da      	ldr	r2, [r3, #28]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69da      	ldr	r2, [r3, #28]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69d9      	ldr	r1, [r3, #28]
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	021a      	lsls	r2, r3, #8
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	61da      	str	r2, [r3, #28]
      break;
 8006b52:	e002      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	75fb      	strb	r3, [r7, #23]
      break;
 8006b58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006b76:	2300      	movs	r3, #0
 8006b78:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	2b0c      	cmp	r3, #12
 8006b7e:	d831      	bhi.n	8006be4 <HAL_TIM_ReadCapturedValue+0x78>
 8006b80:	a201      	add	r2, pc, #4	; (adr r2, 8006b88 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b86:	bf00      	nop
 8006b88:	08006bbd 	.word	0x08006bbd
 8006b8c:	08006be5 	.word	0x08006be5
 8006b90:	08006be5 	.word	0x08006be5
 8006b94:	08006be5 	.word	0x08006be5
 8006b98:	08006bc7 	.word	0x08006bc7
 8006b9c:	08006be5 	.word	0x08006be5
 8006ba0:	08006be5 	.word	0x08006be5
 8006ba4:	08006be5 	.word	0x08006be5
 8006ba8:	08006bd1 	.word	0x08006bd1
 8006bac:	08006be5 	.word	0x08006be5
 8006bb0:	08006be5 	.word	0x08006be5
 8006bb4:	08006be5 	.word	0x08006be5
 8006bb8:	08006bdb 	.word	0x08006bdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bc2:	60fb      	str	r3, [r7, #12]

      break;
 8006bc4:	e00f      	b.n	8006be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bcc:	60fb      	str	r3, [r7, #12]

      break;
 8006bce:	e00a      	b.n	8006be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd6:	60fb      	str	r3, [r7, #12]

      break;
 8006bd8:	e005      	b.n	8006be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be0:	60fb      	str	r3, [r7, #12]

      break;
 8006be2:	e000      	b.n	8006be6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006be4:	bf00      	nop
  }

  return tmpreg;
 8006be6:	68fb      	ldr	r3, [r7, #12]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b083      	sub	sp, #12
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c10:	bf00      	nop
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c24:	bf00      	nop
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a34      	ldr	r2, [pc, #208]	; (8006d28 <TIM_Base_SetConfig+0xe4>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d00f      	beq.n	8006c7c <TIM_Base_SetConfig+0x38>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c62:	d00b      	beq.n	8006c7c <TIM_Base_SetConfig+0x38>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a31      	ldr	r2, [pc, #196]	; (8006d2c <TIM_Base_SetConfig+0xe8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d007      	beq.n	8006c7c <TIM_Base_SetConfig+0x38>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a30      	ldr	r2, [pc, #192]	; (8006d30 <TIM_Base_SetConfig+0xec>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d003      	beq.n	8006c7c <TIM_Base_SetConfig+0x38>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a2f      	ldr	r2, [pc, #188]	; (8006d34 <TIM_Base_SetConfig+0xf0>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d108      	bne.n	8006c8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a25      	ldr	r2, [pc, #148]	; (8006d28 <TIM_Base_SetConfig+0xe4>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d01b      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c9c:	d017      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a22      	ldr	r2, [pc, #136]	; (8006d2c <TIM_Base_SetConfig+0xe8>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d013      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a21      	ldr	r2, [pc, #132]	; (8006d30 <TIM_Base_SetConfig+0xec>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00f      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <TIM_Base_SetConfig+0xf0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d00b      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a1f      	ldr	r2, [pc, #124]	; (8006d38 <TIM_Base_SetConfig+0xf4>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d007      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a1e      	ldr	r2, [pc, #120]	; (8006d3c <TIM_Base_SetConfig+0xf8>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d003      	beq.n	8006cce <TIM_Base_SetConfig+0x8a>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a1d      	ldr	r2, [pc, #116]	; (8006d40 <TIM_Base_SetConfig+0xfc>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d108      	bne.n	8006ce0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	695b      	ldr	r3, [r3, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	689a      	ldr	r2, [r3, #8]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a08      	ldr	r2, [pc, #32]	; (8006d28 <TIM_Base_SetConfig+0xe4>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d103      	bne.n	8006d14 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	691a      	ldr	r2, [r3, #16]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	615a      	str	r2, [r3, #20]
}
 8006d1a:	bf00      	nop
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop
 8006d28:	40010000 	.word	0x40010000
 8006d2c:	40000400 	.word	0x40000400
 8006d30:	40000800 	.word	0x40000800
 8006d34:	40000c00 	.word	0x40000c00
 8006d38:	40014000 	.word	0x40014000
 8006d3c:	40014400 	.word	0x40014400
 8006d40:	40014800 	.word	0x40014800

08006d44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f023 0201 	bic.w	r2, r3, #1
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0303 	bic.w	r3, r3, #3
 8006d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f023 0302 	bic.w	r3, r3, #2
 8006d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a1c      	ldr	r2, [pc, #112]	; (8006e0c <TIM_OC1_SetConfig+0xc8>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d10c      	bne.n	8006dba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f023 0308 	bic.w	r3, r3, #8
 8006da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f023 0304 	bic.w	r3, r3, #4
 8006db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a13      	ldr	r2, [pc, #76]	; (8006e0c <TIM_OC1_SetConfig+0xc8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d111      	bne.n	8006de6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	621a      	str	r2, [r3, #32]
}
 8006e00:	bf00      	nop
 8006e02:	371c      	adds	r7, #28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr
 8006e0c:	40010000 	.word	0x40010000

08006e10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b087      	sub	sp, #28
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a1b      	ldr	r3, [r3, #32]
 8006e1e:	f023 0210 	bic.w	r2, r3, #16
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	021b      	lsls	r3, r3, #8
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f023 0320 	bic.w	r3, r3, #32
 8006e5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	011b      	lsls	r3, r3, #4
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a1e      	ldr	r2, [pc, #120]	; (8006ee4 <TIM_OC2_SetConfig+0xd4>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d10d      	bne.n	8006e8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	011b      	lsls	r3, r3, #4
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a15      	ldr	r2, [pc, #84]	; (8006ee4 <TIM_OC2_SetConfig+0xd4>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d113      	bne.n	8006ebc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	693a      	ldr	r2, [r7, #16]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	621a      	str	r2, [r3, #32]
}
 8006ed6:	bf00      	nop
 8006ed8:	371c      	adds	r7, #28
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	40010000 	.word	0x40010000

08006ee8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b087      	sub	sp, #28
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a1b      	ldr	r3, [r3, #32]
 8006f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f023 0303 	bic.w	r3, r3, #3
 8006f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	021b      	lsls	r3, r3, #8
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a1d      	ldr	r2, [pc, #116]	; (8006fb8 <TIM_OC3_SetConfig+0xd0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d10d      	bne.n	8006f62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	021b      	lsls	r3, r3, #8
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a14      	ldr	r2, [pc, #80]	; (8006fb8 <TIM_OC3_SetConfig+0xd0>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d113      	bne.n	8006f92 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	011b      	lsls	r3, r3, #4
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	699b      	ldr	r3, [r3, #24]
 8006f8a:	011b      	lsls	r3, r3, #4
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	693a      	ldr	r2, [r7, #16]
 8006f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	697a      	ldr	r2, [r7, #20]
 8006faa:	621a      	str	r2, [r3, #32]
}
 8006fac:	bf00      	nop
 8006fae:	371c      	adds	r7, #28
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr
 8006fb8:	40010000 	.word	0x40010000

08006fbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007006:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	031b      	lsls	r3, r3, #12
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a10      	ldr	r2, [pc, #64]	; (8007058 <TIM_OC4_SetConfig+0x9c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d109      	bne.n	8007030 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007022:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	019b      	lsls	r3, r3, #6
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	4313      	orrs	r3, r2
 800702e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	40010000 	.word	0x40010000

0800705c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800705c:	b480      	push	{r7}
 800705e:	b087      	sub	sp, #28
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
 8007068:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	f023 0201 	bic.w	r2, r3, #1
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	699b      	ldr	r3, [r3, #24]
 800707a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6a1b      	ldr	r3, [r3, #32]
 8007080:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4a24      	ldr	r2, [pc, #144]	; (8007118 <TIM_TI1_SetConfig+0xbc>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <TIM_TI1_SetConfig+0x56>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007090:	d00f      	beq.n	80070b2 <TIM_TI1_SetConfig+0x56>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	4a21      	ldr	r2, [pc, #132]	; (800711c <TIM_TI1_SetConfig+0xc0>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00b      	beq.n	80070b2 <TIM_TI1_SetConfig+0x56>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	4a20      	ldr	r2, [pc, #128]	; (8007120 <TIM_TI1_SetConfig+0xc4>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d007      	beq.n	80070b2 <TIM_TI1_SetConfig+0x56>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	4a1f      	ldr	r2, [pc, #124]	; (8007124 <TIM_TI1_SetConfig+0xc8>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_TI1_SetConfig+0x56>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	4a1e      	ldr	r2, [pc, #120]	; (8007128 <TIM_TI1_SetConfig+0xcc>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d101      	bne.n	80070b6 <TIM_TI1_SetConfig+0x5a>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e000      	b.n	80070b8 <TIM_TI1_SetConfig+0x5c>
 80070b6:	2300      	movs	r3, #0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d008      	beq.n	80070ce <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f023 0303 	bic.w	r3, r3, #3
 80070c2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	e003      	b.n	80070d6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	f043 0301 	orr.w	r3, r3, #1
 80070d4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	011b      	lsls	r3, r3, #4
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	697a      	ldr	r2, [r7, #20]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	f023 030a 	bic.w	r3, r3, #10
 80070f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f003 030a 	and.w	r3, r3, #10
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	697a      	ldr	r2, [r7, #20]
 8007102:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	693a      	ldr	r2, [r7, #16]
 8007108:	621a      	str	r2, [r3, #32]
}
 800710a:	bf00      	nop
 800710c:	371c      	adds	r7, #28
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	40010000 	.word	0x40010000
 800711c:	40000400 	.word	0x40000400
 8007120:	40000800 	.word	0x40000800
 8007124:	40000c00 	.word	0x40000c00
 8007128:	40014000 	.word	0x40014000

0800712c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800712c:	b480      	push	{r7}
 800712e:	b087      	sub	sp, #28
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
 8007138:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	f023 0210 	bic.w	r2, r3, #16
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007158:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	021b      	lsls	r3, r3, #8
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	4313      	orrs	r3, r2
 8007162:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800716a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	031b      	lsls	r3, r3, #12
 8007170:	b29b      	uxth	r3, r3
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	4313      	orrs	r3, r2
 8007176:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800717e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	011b      	lsls	r3, r3, #4
 8007184:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4313      	orrs	r3, r2
 800718c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	621a      	str	r2, [r3, #32]
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b087      	sub	sp, #28
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	60f8      	str	r0, [r7, #12]
 80071ae:	60b9      	str	r1, [r7, #8]
 80071b0:	607a      	str	r2, [r7, #4]
 80071b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f023 0303 	bic.w	r3, r3, #3
 80071d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80071d4:	697a      	ldr	r2, [r7, #20]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4313      	orrs	r3, r2
 80071da:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071e2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	011b      	lsls	r3, r3, #4
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80071f6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	021b      	lsls	r3, r3, #8
 80071fc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	4313      	orrs	r3, r2
 8007204:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	621a      	str	r2, [r3, #32]
}
 8007212:	bf00      	nop
 8007214:	371c      	adds	r7, #28
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr

0800721e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800721e:	b480      	push	{r7}
 8007220:	b087      	sub	sp, #28
 8007222:	af00      	add	r7, sp, #0
 8007224:	60f8      	str	r0, [r7, #12]
 8007226:	60b9      	str	r1, [r7, #8]
 8007228:	607a      	str	r2, [r7, #4]
 800722a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6a1b      	ldr	r3, [r3, #32]
 8007230:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	69db      	ldr	r3, [r3, #28]
 800723c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800724a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	021b      	lsls	r3, r3, #8
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	4313      	orrs	r3, r2
 8007254:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800725c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	031b      	lsls	r3, r3, #12
 8007262:	b29b      	uxth	r3, r3
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	4313      	orrs	r3, r2
 8007268:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007270:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	031b      	lsls	r3, r3, #12
 8007276:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	621a      	str	r2, [r3, #32]
}
 800728c:	bf00      	nop
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	f003 031f 	and.w	r3, r3, #31
 80072aa:	2201      	movs	r2, #1
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6a1a      	ldr	r2, [r3, #32]
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	43db      	mvns	r3, r3
 80072ba:	401a      	ands	r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a1a      	ldr	r2, [r3, #32]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	f003 031f 	and.w	r3, r3, #31
 80072ca:	6879      	ldr	r1, [r7, #4]
 80072cc:	fa01 f303 	lsl.w	r3, r1, r3
 80072d0:	431a      	orrs	r2, r3
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	621a      	str	r2, [r3, #32]
}
 80072d6:	bf00      	nop
 80072d8:	371c      	adds	r7, #28
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
	...

080072e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d101      	bne.n	80072fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072f8:	2302      	movs	r3, #2
 80072fa:	e050      	b.n	800739e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007322:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	4313      	orrs	r3, r2
 800732c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a1c      	ldr	r2, [pc, #112]	; (80073ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d018      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007348:	d013      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a18      	ldr	r2, [pc, #96]	; (80073b0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d00e      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a16      	ldr	r2, [pc, #88]	; (80073b4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d009      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a15      	ldr	r2, [pc, #84]	; (80073b8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d004      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a13      	ldr	r2, [pc, #76]	; (80073bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d10c      	bne.n	800738c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007378:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	4313      	orrs	r3, r2
 8007382:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	40010000 	.word	0x40010000
 80073b0:	40000400 	.word	0x40000400
 80073b4:	40000800 	.word	0x40000800
 80073b8:	40000c00 	.word	0x40000c00
 80073bc:	40014000 	.word	0x40014000

080073c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e03f      	b.n	800747a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d106      	bne.n	8007414 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7fb f99e 	bl	8002750 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2224      	movs	r2, #36	; 0x24
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68da      	ldr	r2, [r3, #12]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800742a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 fe1d 	bl	800806c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	691a      	ldr	r2, [r3, #16]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	695a      	ldr	r2, [r3, #20]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007450:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	68da      	ldr	r2, [r3, #12]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007460:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2220      	movs	r2, #32
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2220      	movs	r2, #32
 8007474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3708      	adds	r7, #8
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007482:	b580      	push	{r7, lr}
 8007484:	b08a      	sub	sp, #40	; 0x28
 8007486:	af02      	add	r7, sp, #8
 8007488:	60f8      	str	r0, [r7, #12]
 800748a:	60b9      	str	r1, [r7, #8]
 800748c:	603b      	str	r3, [r7, #0]
 800748e:	4613      	mov	r3, r2
 8007490:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800749c:	b2db      	uxtb	r3, r3
 800749e:	2b20      	cmp	r3, #32
 80074a0:	d17c      	bne.n	800759c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d002      	beq.n	80074ae <HAL_UART_Transmit+0x2c>
 80074a8:	88fb      	ldrh	r3, [r7, #6]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d101      	bne.n	80074b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e075      	b.n	800759e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d101      	bne.n	80074c0 <HAL_UART_Transmit+0x3e>
 80074bc:	2302      	movs	r3, #2
 80074be:	e06e      	b.n	800759e <HAL_UART_Transmit+0x11c>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2200      	movs	r2, #0
 80074cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2221      	movs	r2, #33	; 0x21
 80074d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074d6:	f7fb fd83 	bl	8002fe0 <HAL_GetTick>
 80074da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	88fa      	ldrh	r2, [r7, #6]
 80074e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	88fa      	ldrh	r2, [r7, #6]
 80074e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074f0:	d108      	bne.n	8007504 <HAL_UART_Transmit+0x82>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d104      	bne.n	8007504 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80074fa:	2300      	movs	r3, #0
 80074fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	61bb      	str	r3, [r7, #24]
 8007502:	e003      	b.n	800750c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007508:	2300      	movs	r3, #0
 800750a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007514:	e02a      	b.n	800756c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2200      	movs	r2, #0
 800751e:	2180      	movs	r1, #128	; 0x80
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 fb9b 	bl	8007c5c <UART_WaitOnFlagUntilTimeout>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e036      	b.n	800759e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10b      	bne.n	800754e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	881b      	ldrh	r3, [r3, #0]
 800753a:	461a      	mov	r2, r3
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007544:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	3302      	adds	r3, #2
 800754a:	61bb      	str	r3, [r7, #24]
 800754c:	e007      	b.n	800755e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	781a      	ldrb	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	3301      	adds	r3, #1
 800755c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007562:	b29b      	uxth	r3, r3
 8007564:	3b01      	subs	r3, #1
 8007566:	b29a      	uxth	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007570:	b29b      	uxth	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1cf      	bne.n	8007516 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	9300      	str	r3, [sp, #0]
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	2200      	movs	r2, #0
 800757e:	2140      	movs	r1, #64	; 0x40
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f000 fb6b 	bl	8007c5c <UART_WaitOnFlagUntilTimeout>
 8007586:	4603      	mov	r3, r0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d001      	beq.n	8007590 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e006      	b.n	800759e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007598:	2300      	movs	r3, #0
 800759a:	e000      	b.n	800759e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800759c:	2302      	movs	r3, #2
  }
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3720      	adds	r7, #32
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	b08a      	sub	sp, #40	; 0x28
 80075aa:	af02      	add	r7, sp, #8
 80075ac:	60f8      	str	r0, [r7, #12]
 80075ae:	60b9      	str	r1, [r7, #8]
 80075b0:	603b      	str	r3, [r7, #0]
 80075b2:	4613      	mov	r3, r2
 80075b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80075b6:	2300      	movs	r3, #0
 80075b8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b20      	cmp	r3, #32
 80075c4:	f040 808c 	bne.w	80076e0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d002      	beq.n	80075d4 <HAL_UART_Receive+0x2e>
 80075ce:	88fb      	ldrh	r3, [r7, #6]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e084      	b.n	80076e2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d101      	bne.n	80075e6 <HAL_UART_Receive+0x40>
 80075e2:	2302      	movs	r3, #2
 80075e4:	e07d      	b.n	80076e2 <HAL_UART_Receive+0x13c>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2222      	movs	r2, #34	; 0x22
 80075f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007602:	f7fb fced 	bl	8002fe0 <HAL_GetTick>
 8007606:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	88fa      	ldrh	r2, [r7, #6]
 800760c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	88fa      	ldrh	r2, [r7, #6]
 8007612:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800761c:	d108      	bne.n	8007630 <HAL_UART_Receive+0x8a>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d104      	bne.n	8007630 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8007626:	2300      	movs	r3, #0
 8007628:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	61bb      	str	r3, [r7, #24]
 800762e:	e003      	b.n	8007638 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007634:	2300      	movs	r3, #0
 8007636:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007640:	e043      	b.n	80076ca <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	9300      	str	r3, [sp, #0]
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	2200      	movs	r2, #0
 800764a:	2120      	movs	r1, #32
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fb05 	bl	8007c5c <UART_WaitOnFlagUntilTimeout>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d001      	beq.n	800765c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e042      	b.n	80076e2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10c      	bne.n	800767c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	b29b      	uxth	r3, r3
 800766a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800766e:	b29a      	uxth	r2, r3
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	3302      	adds	r3, #2
 8007678:	61bb      	str	r3, [r7, #24]
 800767a:	e01f      	b.n	80076bc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007684:	d007      	beq.n	8007696 <HAL_UART_Receive+0xf0>
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d10a      	bne.n	80076a4 <HAL_UART_Receive+0xfe>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d106      	bne.n	80076a4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	b2da      	uxtb	r2, r3
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	701a      	strb	r2, [r3, #0]
 80076a2:	e008      	b.n	80076b6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076b0:	b2da      	uxtb	r2, r3
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	3301      	adds	r3, #1
 80076ba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1b6      	bne.n	8007642 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2220      	movs	r2, #32
 80076d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80076dc:	2300      	movs	r3, #0
 80076de:	e000      	b.n	80076e2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80076e0:	2302      	movs	r3, #2
  }
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3720      	adds	r7, #32
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
	...

080076ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b0ba      	sub	sp, #232	; 0xe8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007712:	2300      	movs	r3, #0
 8007714:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007718:	2300      	movs	r3, #0
 800771a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800771e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007722:	f003 030f 	and.w	r3, r3, #15
 8007726:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800772a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10f      	bne.n	8007752 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007736:	f003 0320 	and.w	r3, r3, #32
 800773a:	2b00      	cmp	r3, #0
 800773c:	d009      	beq.n	8007752 <HAL_UART_IRQHandler+0x66>
 800773e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007742:	f003 0320 	and.w	r3, r3, #32
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 fbd3 	bl	8007ef6 <UART_Receive_IT>
      return;
 8007750:	e256      	b.n	8007c00 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007752:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 80de 	beq.w	8007918 <HAL_UART_IRQHandler+0x22c>
 800775c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007760:	f003 0301 	and.w	r3, r3, #1
 8007764:	2b00      	cmp	r3, #0
 8007766:	d106      	bne.n	8007776 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800776c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007770:	2b00      	cmp	r3, #0
 8007772:	f000 80d1 	beq.w	8007918 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800777a:	f003 0301 	and.w	r3, r3, #1
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00b      	beq.n	800779a <HAL_UART_IRQHandler+0xae>
 8007782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800778a:	2b00      	cmp	r3, #0
 800778c:	d005      	beq.n	800779a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007792:	f043 0201 	orr.w	r2, r3, #1
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800779a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800779e:	f003 0304 	and.w	r3, r3, #4
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d00b      	beq.n	80077be <HAL_UART_IRQHandler+0xd2>
 80077a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d005      	beq.n	80077be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b6:	f043 0202 	orr.w	r2, r3, #2
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00b      	beq.n	80077e2 <HAL_UART_IRQHandler+0xf6>
 80077ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ce:	f003 0301 	and.w	r3, r3, #1
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d005      	beq.n	80077e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077da:	f043 0204 	orr.w	r2, r3, #4
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80077e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e6:	f003 0308 	and.w	r3, r3, #8
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d011      	beq.n	8007812 <HAL_UART_IRQHandler+0x126>
 80077ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077f2:	f003 0320 	and.w	r3, r3, #32
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d105      	bne.n	8007806 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80077fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077fe:	f003 0301 	and.w	r3, r3, #1
 8007802:	2b00      	cmp	r3, #0
 8007804:	d005      	beq.n	8007812 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800780a:	f043 0208 	orr.w	r2, r3, #8
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 81ed 	beq.w	8007bf6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800781c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007820:	f003 0320 	and.w	r3, r3, #32
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <HAL_UART_IRQHandler+0x14e>
 8007828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	d002      	beq.n	800783a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 fb5e 	bl	8007ef6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	695b      	ldr	r3, [r3, #20]
 8007840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007844:	2b40      	cmp	r3, #64	; 0x40
 8007846:	bf0c      	ite	eq
 8007848:	2301      	moveq	r3, #1
 800784a:	2300      	movne	r3, #0
 800784c:	b2db      	uxtb	r3, r3
 800784e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007856:	f003 0308 	and.w	r3, r3, #8
 800785a:	2b00      	cmp	r3, #0
 800785c:	d103      	bne.n	8007866 <HAL_UART_IRQHandler+0x17a>
 800785e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007862:	2b00      	cmp	r3, #0
 8007864:	d04f      	beq.n	8007906 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 fa66 	bl	8007d38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007876:	2b40      	cmp	r3, #64	; 0x40
 8007878:	d141      	bne.n	80078fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3314      	adds	r3, #20
 8007880:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007884:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007888:	e853 3f00 	ldrex	r3, [r3]
 800788c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007890:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007898:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	3314      	adds	r3, #20
 80078a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80078a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80078aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80078b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80078be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1d9      	bne.n	800787a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d013      	beq.n	80078f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d2:	4a7d      	ldr	r2, [pc, #500]	; (8007ac8 <HAL_UART_IRQHandler+0x3dc>)
 80078d4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078da:	4618      	mov	r0, r3
 80078dc:	f7fc f848 	bl	8003970 <HAL_DMA_Abort_IT>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d016      	beq.n	8007914 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80078f0:	4610      	mov	r0, r2
 80078f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f4:	e00e      	b.n	8007914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f99a 	bl	8007c30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078fc:	e00a      	b.n	8007914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f996 	bl	8007c30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007904:	e006      	b.n	8007914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f992 	bl	8007c30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007912:	e170      	b.n	8007bf6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007914:	bf00      	nop
    return;
 8007916:	e16e      	b.n	8007bf6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800791c:	2b01      	cmp	r3, #1
 800791e:	f040 814a 	bne.w	8007bb6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007926:	f003 0310 	and.w	r3, r3, #16
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 8143 	beq.w	8007bb6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 813c 	beq.w	8007bb6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800793e:	2300      	movs	r3, #0
 8007940:	60bb      	str	r3, [r7, #8]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	60bb      	str	r3, [r7, #8]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	60bb      	str	r3, [r7, #8]
 8007952:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800795e:	2b40      	cmp	r3, #64	; 0x40
 8007960:	f040 80b4 	bne.w	8007acc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007970:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 8140 	beq.w	8007bfa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800797e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007982:	429a      	cmp	r2, r3
 8007984:	f080 8139 	bcs.w	8007bfa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800798e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007994:	69db      	ldr	r3, [r3, #28]
 8007996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800799a:	f000 8088 	beq.w	8007aae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	330c      	adds	r3, #12
 80079a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80079ac:	e853 3f00 	ldrex	r3, [r3]
 80079b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80079b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80079b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	330c      	adds	r3, #12
 80079c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80079ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80079ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80079d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80079da:	e841 2300 	strex	r3, r2, [r1]
 80079de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80079e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d1d9      	bne.n	800799e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3314      	adds	r3, #20
 80079f0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80079fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80079fc:	f023 0301 	bic.w	r3, r3, #1
 8007a00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3314      	adds	r3, #20
 8007a0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007a0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007a12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007a16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007a1a:	e841 2300 	strex	r3, r2, [r1]
 8007a1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1e1      	bne.n	80079ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	3314      	adds	r3, #20
 8007a2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a30:	e853 3f00 	ldrex	r3, [r3]
 8007a34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	3314      	adds	r3, #20
 8007a46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007a4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007a4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007a50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a52:	e841 2300 	strex	r3, r2, [r1]
 8007a56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1e3      	bne.n	8007a26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2220      	movs	r2, #32
 8007a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	330c      	adds	r3, #12
 8007a72:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a76:	e853 3f00 	ldrex	r3, [r3]
 8007a7a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a7e:	f023 0310 	bic.w	r3, r3, #16
 8007a82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007a90:	65ba      	str	r2, [r7, #88]	; 0x58
 8007a92:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a96:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a98:	e841 2300 	strex	r3, r2, [r1]
 8007a9c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007a9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1e3      	bne.n	8007a6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7fb fef1 	bl	8003890 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	4619      	mov	r1, r3
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 f8c0 	bl	8007c44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ac4:	e099      	b.n	8007bfa <HAL_UART_IRQHandler+0x50e>
 8007ac6:	bf00      	nop
 8007ac8:	08007dff 	.word	0x08007dff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 808b 	beq.w	8007bfe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007ae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 8086 	beq.w	8007bfe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	330c      	adds	r3, #12
 8007af8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007afc:	e853 3f00 	ldrex	r3, [r3]
 8007b00:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	330c      	adds	r3, #12
 8007b12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007b16:	647a      	str	r2, [r7, #68]	; 0x44
 8007b18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b1e:	e841 2300 	strex	r3, r2, [r1]
 8007b22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1e3      	bne.n	8007af2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	3314      	adds	r3, #20
 8007b30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b34:	e853 3f00 	ldrex	r3, [r3]
 8007b38:	623b      	str	r3, [r7, #32]
   return(result);
 8007b3a:	6a3b      	ldr	r3, [r7, #32]
 8007b3c:	f023 0301 	bic.w	r3, r3, #1
 8007b40:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3314      	adds	r3, #20
 8007b4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007b4e:	633a      	str	r2, [r7, #48]	; 0x30
 8007b50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b56:	e841 2300 	strex	r3, r2, [r1]
 8007b5a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d1e3      	bne.n	8007b2a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2220      	movs	r2, #32
 8007b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	330c      	adds	r3, #12
 8007b76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	e853 3f00 	ldrex	r3, [r3]
 8007b7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f023 0310 	bic.w	r3, r3, #16
 8007b86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	330c      	adds	r3, #12
 8007b90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007b94:	61fa      	str	r2, [r7, #28]
 8007b96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b98:	69b9      	ldr	r1, [r7, #24]
 8007b9a:	69fa      	ldr	r2, [r7, #28]
 8007b9c:	e841 2300 	strex	r3, r2, [r1]
 8007ba0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1e3      	bne.n	8007b70 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ba8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bac:	4619      	mov	r1, r3
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f848 	bl	8007c44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bb4:	e023      	b.n	8007bfe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d009      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x4ea>
 8007bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d003      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f929 	bl	8007e26 <UART_Transmit_IT>
    return;
 8007bd4:	e014      	b.n	8007c00 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00e      	beq.n	8007c00 <HAL_UART_IRQHandler+0x514>
 8007be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d008      	beq.n	8007c00 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 f969 	bl	8007ec6 <UART_EndTransmit_IT>
    return;
 8007bf4:	e004      	b.n	8007c00 <HAL_UART_IRQHandler+0x514>
    return;
 8007bf6:	bf00      	nop
 8007bf8:	e002      	b.n	8007c00 <HAL_UART_IRQHandler+0x514>
      return;
 8007bfa:	bf00      	nop
 8007bfc:	e000      	b.n	8007c00 <HAL_UART_IRQHandler+0x514>
      return;
 8007bfe:	bf00      	nop
  }
}
 8007c00:	37e8      	adds	r7, #232	; 0xe8
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop

08007c08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b090      	sub	sp, #64	; 0x40
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	603b      	str	r3, [r7, #0]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c6c:	e050      	b.n	8007d10 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c74:	d04c      	beq.n	8007d10 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d007      	beq.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x30>
 8007c7c:	f7fb f9b0 	bl	8002fe0 <HAL_GetTick>
 8007c80:	4602      	mov	r2, r0
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	1ad3      	subs	r3, r2, r3
 8007c86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d241      	bcs.n	8007d10 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	330c      	adds	r3, #12
 8007c92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	330c      	adds	r3, #12
 8007caa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007cac:	637a      	str	r2, [r7, #52]	; 0x34
 8007cae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e5      	bne.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	3314      	adds	r3, #20
 8007cc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	e853 3f00 	ldrex	r3, [r3]
 8007cce:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	f023 0301 	bic.w	r3, r3, #1
 8007cd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3314      	adds	r3, #20
 8007cde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ce0:	623a      	str	r2, [r7, #32]
 8007ce2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce4:	69f9      	ldr	r1, [r7, #28]
 8007ce6:	6a3a      	ldr	r2, [r7, #32]
 8007ce8:	e841 2300 	strex	r3, r2, [r1]
 8007cec:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1e5      	bne.n	8007cc0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2220      	movs	r2, #32
 8007cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2220      	movs	r2, #32
 8007d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007d0c:	2303      	movs	r3, #3
 8007d0e:	e00f      	b.n	8007d30 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	4013      	ands	r3, r2
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	bf0c      	ite	eq
 8007d20:	2301      	moveq	r3, #1
 8007d22:	2300      	movne	r3, #0
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	461a      	mov	r2, r3
 8007d28:	79fb      	ldrb	r3, [r7, #7]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d09f      	beq.n	8007c6e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3740      	adds	r7, #64	; 0x40
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b095      	sub	sp, #84	; 0x54
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	330c      	adds	r3, #12
 8007d46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d4a:	e853 3f00 	ldrex	r3, [r3]
 8007d4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	330c      	adds	r3, #12
 8007d5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d60:	643a      	str	r2, [r7, #64]	; 0x40
 8007d62:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007d66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007d68:	e841 2300 	strex	r3, r2, [r1]
 8007d6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d1e5      	bne.n	8007d40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	3314      	adds	r3, #20
 8007d7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7c:	6a3b      	ldr	r3, [r7, #32]
 8007d7e:	e853 3f00 	ldrex	r3, [r3]
 8007d82:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	f023 0301 	bic.w	r3, r3, #1
 8007d8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	3314      	adds	r3, #20
 8007d92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d94:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d9c:	e841 2300 	strex	r3, r2, [r1]
 8007da0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e5      	bne.n	8007d74 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d119      	bne.n	8007de4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	330c      	adds	r3, #12
 8007db6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	e853 3f00 	ldrex	r3, [r3]
 8007dbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	f023 0310 	bic.w	r3, r3, #16
 8007dc6:	647b      	str	r3, [r7, #68]	; 0x44
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	330c      	adds	r3, #12
 8007dce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007dd0:	61ba      	str	r2, [r7, #24]
 8007dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd4:	6979      	ldr	r1, [r7, #20]
 8007dd6:	69ba      	ldr	r2, [r7, #24]
 8007dd8:	e841 2300 	strex	r3, r2, [r1]
 8007ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d1e5      	bne.n	8007db0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2220      	movs	r2, #32
 8007de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007df2:	bf00      	nop
 8007df4:	3754      	adds	r7, #84	; 0x54
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr

08007dfe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b084      	sub	sp, #16
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	f7ff ff09 	bl	8007c30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e1e:	bf00      	nop
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e26:	b480      	push	{r7}
 8007e28:	b085      	sub	sp, #20
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b21      	cmp	r3, #33	; 0x21
 8007e38:	d13e      	bne.n	8007eb8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e42:	d114      	bne.n	8007e6e <UART_Transmit_IT+0x48>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d110      	bne.n	8007e6e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6a1b      	ldr	r3, [r3, #32]
 8007e50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	881b      	ldrh	r3, [r3, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	1c9a      	adds	r2, r3, #2
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	621a      	str	r2, [r3, #32]
 8007e6c:	e008      	b.n	8007e80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a1b      	ldr	r3, [r3, #32]
 8007e72:	1c59      	adds	r1, r3, #1
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	6211      	str	r1, [r2, #32]
 8007e78:	781a      	ldrb	r2, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	3b01      	subs	r3, #1
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d10f      	bne.n	8007eb4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68da      	ldr	r2, [r3, #12]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ea2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68da      	ldr	r2, [r3, #12]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007eb2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	e000      	b.n	8007eba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007eb8:	2302      	movs	r3, #2
  }
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr

08007ec6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b082      	sub	sp, #8
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68da      	ldr	r2, [r3, #12]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007edc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2220      	movs	r2, #32
 8007ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7ff fe8e 	bl	8007c08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b08c      	sub	sp, #48	; 0x30
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	2b22      	cmp	r3, #34	; 0x22
 8007f08:	f040 80ab 	bne.w	8008062 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f14:	d117      	bne.n	8007f46 <UART_Receive_IT+0x50>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d113      	bne.n	8007f46 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f26:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f3e:	1c9a      	adds	r2, r3, #2
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	629a      	str	r2, [r3, #40]	; 0x28
 8007f44:	e026      	b.n	8007f94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f58:	d007      	beq.n	8007f6a <UART_Receive_IT+0x74>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d10a      	bne.n	8007f78 <UART_Receive_IT+0x82>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d106      	bne.n	8007f78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f74:	701a      	strb	r2, [r3, #0]
 8007f76:	e008      	b.n	8007f8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d15a      	bne.n	800805e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68da      	ldr	r2, [r3, #12]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f022 0220 	bic.w	r2, r2, #32
 8007fb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007fc6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	695a      	ldr	r2, [r3, #20]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f022 0201 	bic.w	r2, r2, #1
 8007fd6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2220      	movs	r2, #32
 8007fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d135      	bne.n	8008054 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	330c      	adds	r3, #12
 8007ff4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	e853 3f00 	ldrex	r3, [r3]
 8007ffc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	f023 0310 	bic.w	r3, r3, #16
 8008004:	627b      	str	r3, [r7, #36]	; 0x24
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	330c      	adds	r3, #12
 800800c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800800e:	623a      	str	r2, [r7, #32]
 8008010:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008012:	69f9      	ldr	r1, [r7, #28]
 8008014:	6a3a      	ldr	r2, [r7, #32]
 8008016:	e841 2300 	strex	r3, r2, [r1]
 800801a:	61bb      	str	r3, [r7, #24]
   return(result);
 800801c:	69bb      	ldr	r3, [r7, #24]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1e5      	bne.n	8007fee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0310 	and.w	r3, r3, #16
 800802c:	2b10      	cmp	r3, #16
 800802e:	d10a      	bne.n	8008046 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008030:	2300      	movs	r3, #0
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60fb      	str	r3, [r7, #12]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	60fb      	str	r3, [r7, #12]
 8008044:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800804a:	4619      	mov	r1, r3
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f7ff fdf9 	bl	8007c44 <HAL_UARTEx_RxEventCallback>
 8008052:	e002      	b.n	800805a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f7ff fde1 	bl	8007c1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800805a:	2300      	movs	r3, #0
 800805c:	e002      	b.n	8008064 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800805e:	2300      	movs	r3, #0
 8008060:	e000      	b.n	8008064 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008062:	2302      	movs	r3, #2
  }
}
 8008064:	4618      	mov	r0, r3
 8008066:	3730      	adds	r7, #48	; 0x30
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800806c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008070:	b0c0      	sub	sp, #256	; 0x100
 8008072:	af00      	add	r7, sp, #0
 8008074:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008088:	68d9      	ldr	r1, [r3, #12]
 800808a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	ea40 0301 	orr.w	r3, r0, r1
 8008094:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800809a:	689a      	ldr	r2, [r3, #8]
 800809c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	431a      	orrs	r2, r3
 80080a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	431a      	orrs	r2, r3
 80080ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80080b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80080c4:	f021 010c 	bic.w	r1, r1, #12
 80080c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80080d2:	430b      	orrs	r3, r1
 80080d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80080d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	695b      	ldr	r3, [r3, #20]
 80080de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80080e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080e6:	6999      	ldr	r1, [r3, #24]
 80080e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	ea40 0301 	orr.w	r3, r0, r1
 80080f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80080f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	4b8f      	ldr	r3, [pc, #572]	; (8008338 <UART_SetConfig+0x2cc>)
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d005      	beq.n	800810c <UART_SetConfig+0xa0>
 8008100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	4b8d      	ldr	r3, [pc, #564]	; (800833c <UART_SetConfig+0x2d0>)
 8008108:	429a      	cmp	r2, r3
 800810a:	d104      	bne.n	8008116 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800810c:	f7fd fe92 	bl	8005e34 <HAL_RCC_GetPCLK2Freq>
 8008110:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008114:	e003      	b.n	800811e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008116:	f7fd fe79 	bl	8005e0c <HAL_RCC_GetPCLK1Freq>
 800811a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800811e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008122:	69db      	ldr	r3, [r3, #28]
 8008124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008128:	f040 810c 	bne.w	8008344 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800812c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008130:	2200      	movs	r2, #0
 8008132:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008136:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800813a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800813e:	4622      	mov	r2, r4
 8008140:	462b      	mov	r3, r5
 8008142:	1891      	adds	r1, r2, r2
 8008144:	65b9      	str	r1, [r7, #88]	; 0x58
 8008146:	415b      	adcs	r3, r3
 8008148:	65fb      	str	r3, [r7, #92]	; 0x5c
 800814a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800814e:	4621      	mov	r1, r4
 8008150:	eb12 0801 	adds.w	r8, r2, r1
 8008154:	4629      	mov	r1, r5
 8008156:	eb43 0901 	adc.w	r9, r3, r1
 800815a:	f04f 0200 	mov.w	r2, #0
 800815e:	f04f 0300 	mov.w	r3, #0
 8008162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800816a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800816e:	4690      	mov	r8, r2
 8008170:	4699      	mov	r9, r3
 8008172:	4623      	mov	r3, r4
 8008174:	eb18 0303 	adds.w	r3, r8, r3
 8008178:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800817c:	462b      	mov	r3, r5
 800817e:	eb49 0303 	adc.w	r3, r9, r3
 8008182:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008192:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008196:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800819a:	460b      	mov	r3, r1
 800819c:	18db      	adds	r3, r3, r3
 800819e:	653b      	str	r3, [r7, #80]	; 0x50
 80081a0:	4613      	mov	r3, r2
 80081a2:	eb42 0303 	adc.w	r3, r2, r3
 80081a6:	657b      	str	r3, [r7, #84]	; 0x54
 80081a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80081ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80081b0:	f7f8 fd72 	bl	8000c98 <__aeabi_uldivmod>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4b61      	ldr	r3, [pc, #388]	; (8008340 <UART_SetConfig+0x2d4>)
 80081ba:	fba3 2302 	umull	r2, r3, r3, r2
 80081be:	095b      	lsrs	r3, r3, #5
 80081c0:	011c      	lsls	r4, r3, #4
 80081c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081c6:	2200      	movs	r2, #0
 80081c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80081cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80081d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80081d4:	4642      	mov	r2, r8
 80081d6:	464b      	mov	r3, r9
 80081d8:	1891      	adds	r1, r2, r2
 80081da:	64b9      	str	r1, [r7, #72]	; 0x48
 80081dc:	415b      	adcs	r3, r3
 80081de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80081e4:	4641      	mov	r1, r8
 80081e6:	eb12 0a01 	adds.w	sl, r2, r1
 80081ea:	4649      	mov	r1, r9
 80081ec:	eb43 0b01 	adc.w	fp, r3, r1
 80081f0:	f04f 0200 	mov.w	r2, #0
 80081f4:	f04f 0300 	mov.w	r3, #0
 80081f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80081fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008200:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008204:	4692      	mov	sl, r2
 8008206:	469b      	mov	fp, r3
 8008208:	4643      	mov	r3, r8
 800820a:	eb1a 0303 	adds.w	r3, sl, r3
 800820e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008212:	464b      	mov	r3, r9
 8008214:	eb4b 0303 	adc.w	r3, fp, r3
 8008218:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800821c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008228:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800822c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008230:	460b      	mov	r3, r1
 8008232:	18db      	adds	r3, r3, r3
 8008234:	643b      	str	r3, [r7, #64]	; 0x40
 8008236:	4613      	mov	r3, r2
 8008238:	eb42 0303 	adc.w	r3, r2, r3
 800823c:	647b      	str	r3, [r7, #68]	; 0x44
 800823e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008242:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008246:	f7f8 fd27 	bl	8000c98 <__aeabi_uldivmod>
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	4611      	mov	r1, r2
 8008250:	4b3b      	ldr	r3, [pc, #236]	; (8008340 <UART_SetConfig+0x2d4>)
 8008252:	fba3 2301 	umull	r2, r3, r3, r1
 8008256:	095b      	lsrs	r3, r3, #5
 8008258:	2264      	movs	r2, #100	; 0x64
 800825a:	fb02 f303 	mul.w	r3, r2, r3
 800825e:	1acb      	subs	r3, r1, r3
 8008260:	00db      	lsls	r3, r3, #3
 8008262:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008266:	4b36      	ldr	r3, [pc, #216]	; (8008340 <UART_SetConfig+0x2d4>)
 8008268:	fba3 2302 	umull	r2, r3, r3, r2
 800826c:	095b      	lsrs	r3, r3, #5
 800826e:	005b      	lsls	r3, r3, #1
 8008270:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008274:	441c      	add	r4, r3
 8008276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800827a:	2200      	movs	r2, #0
 800827c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008280:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008284:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008288:	4642      	mov	r2, r8
 800828a:	464b      	mov	r3, r9
 800828c:	1891      	adds	r1, r2, r2
 800828e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008290:	415b      	adcs	r3, r3
 8008292:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008294:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008298:	4641      	mov	r1, r8
 800829a:	1851      	adds	r1, r2, r1
 800829c:	6339      	str	r1, [r7, #48]	; 0x30
 800829e:	4649      	mov	r1, r9
 80082a0:	414b      	adcs	r3, r1
 80082a2:	637b      	str	r3, [r7, #52]	; 0x34
 80082a4:	f04f 0200 	mov.w	r2, #0
 80082a8:	f04f 0300 	mov.w	r3, #0
 80082ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80082b0:	4659      	mov	r1, fp
 80082b2:	00cb      	lsls	r3, r1, #3
 80082b4:	4651      	mov	r1, sl
 80082b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082ba:	4651      	mov	r1, sl
 80082bc:	00ca      	lsls	r2, r1, #3
 80082be:	4610      	mov	r0, r2
 80082c0:	4619      	mov	r1, r3
 80082c2:	4603      	mov	r3, r0
 80082c4:	4642      	mov	r2, r8
 80082c6:	189b      	adds	r3, r3, r2
 80082c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80082cc:	464b      	mov	r3, r9
 80082ce:	460a      	mov	r2, r1
 80082d0:	eb42 0303 	adc.w	r3, r2, r3
 80082d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80082d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80082e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80082e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80082ec:	460b      	mov	r3, r1
 80082ee:	18db      	adds	r3, r3, r3
 80082f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80082f2:	4613      	mov	r3, r2
 80082f4:	eb42 0303 	adc.w	r3, r2, r3
 80082f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80082fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008302:	f7f8 fcc9 	bl	8000c98 <__aeabi_uldivmod>
 8008306:	4602      	mov	r2, r0
 8008308:	460b      	mov	r3, r1
 800830a:	4b0d      	ldr	r3, [pc, #52]	; (8008340 <UART_SetConfig+0x2d4>)
 800830c:	fba3 1302 	umull	r1, r3, r3, r2
 8008310:	095b      	lsrs	r3, r3, #5
 8008312:	2164      	movs	r1, #100	; 0x64
 8008314:	fb01 f303 	mul.w	r3, r1, r3
 8008318:	1ad3      	subs	r3, r2, r3
 800831a:	00db      	lsls	r3, r3, #3
 800831c:	3332      	adds	r3, #50	; 0x32
 800831e:	4a08      	ldr	r2, [pc, #32]	; (8008340 <UART_SetConfig+0x2d4>)
 8008320:	fba2 2303 	umull	r2, r3, r2, r3
 8008324:	095b      	lsrs	r3, r3, #5
 8008326:	f003 0207 	and.w	r2, r3, #7
 800832a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4422      	add	r2, r4
 8008332:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008334:	e105      	b.n	8008542 <UART_SetConfig+0x4d6>
 8008336:	bf00      	nop
 8008338:	40011000 	.word	0x40011000
 800833c:	40011400 	.word	0x40011400
 8008340:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008344:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008348:	2200      	movs	r2, #0
 800834a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800834e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008352:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008356:	4642      	mov	r2, r8
 8008358:	464b      	mov	r3, r9
 800835a:	1891      	adds	r1, r2, r2
 800835c:	6239      	str	r1, [r7, #32]
 800835e:	415b      	adcs	r3, r3
 8008360:	627b      	str	r3, [r7, #36]	; 0x24
 8008362:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008366:	4641      	mov	r1, r8
 8008368:	1854      	adds	r4, r2, r1
 800836a:	4649      	mov	r1, r9
 800836c:	eb43 0501 	adc.w	r5, r3, r1
 8008370:	f04f 0200 	mov.w	r2, #0
 8008374:	f04f 0300 	mov.w	r3, #0
 8008378:	00eb      	lsls	r3, r5, #3
 800837a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800837e:	00e2      	lsls	r2, r4, #3
 8008380:	4614      	mov	r4, r2
 8008382:	461d      	mov	r5, r3
 8008384:	4643      	mov	r3, r8
 8008386:	18e3      	adds	r3, r4, r3
 8008388:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800838c:	464b      	mov	r3, r9
 800838e:	eb45 0303 	adc.w	r3, r5, r3
 8008392:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80083a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80083a6:	f04f 0200 	mov.w	r2, #0
 80083aa:	f04f 0300 	mov.w	r3, #0
 80083ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80083b2:	4629      	mov	r1, r5
 80083b4:	008b      	lsls	r3, r1, #2
 80083b6:	4621      	mov	r1, r4
 80083b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083bc:	4621      	mov	r1, r4
 80083be:	008a      	lsls	r2, r1, #2
 80083c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80083c4:	f7f8 fc68 	bl	8000c98 <__aeabi_uldivmod>
 80083c8:	4602      	mov	r2, r0
 80083ca:	460b      	mov	r3, r1
 80083cc:	4b60      	ldr	r3, [pc, #384]	; (8008550 <UART_SetConfig+0x4e4>)
 80083ce:	fba3 2302 	umull	r2, r3, r3, r2
 80083d2:	095b      	lsrs	r3, r3, #5
 80083d4:	011c      	lsls	r4, r3, #4
 80083d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083da:	2200      	movs	r2, #0
 80083dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80083e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80083e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80083e8:	4642      	mov	r2, r8
 80083ea:	464b      	mov	r3, r9
 80083ec:	1891      	adds	r1, r2, r2
 80083ee:	61b9      	str	r1, [r7, #24]
 80083f0:	415b      	adcs	r3, r3
 80083f2:	61fb      	str	r3, [r7, #28]
 80083f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80083f8:	4641      	mov	r1, r8
 80083fa:	1851      	adds	r1, r2, r1
 80083fc:	6139      	str	r1, [r7, #16]
 80083fe:	4649      	mov	r1, r9
 8008400:	414b      	adcs	r3, r1
 8008402:	617b      	str	r3, [r7, #20]
 8008404:	f04f 0200 	mov.w	r2, #0
 8008408:	f04f 0300 	mov.w	r3, #0
 800840c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008410:	4659      	mov	r1, fp
 8008412:	00cb      	lsls	r3, r1, #3
 8008414:	4651      	mov	r1, sl
 8008416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800841a:	4651      	mov	r1, sl
 800841c:	00ca      	lsls	r2, r1, #3
 800841e:	4610      	mov	r0, r2
 8008420:	4619      	mov	r1, r3
 8008422:	4603      	mov	r3, r0
 8008424:	4642      	mov	r2, r8
 8008426:	189b      	adds	r3, r3, r2
 8008428:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800842c:	464b      	mov	r3, r9
 800842e:	460a      	mov	r2, r1
 8008430:	eb42 0303 	adc.w	r3, r2, r3
 8008434:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	67bb      	str	r3, [r7, #120]	; 0x78
 8008442:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008444:	f04f 0200 	mov.w	r2, #0
 8008448:	f04f 0300 	mov.w	r3, #0
 800844c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008450:	4649      	mov	r1, r9
 8008452:	008b      	lsls	r3, r1, #2
 8008454:	4641      	mov	r1, r8
 8008456:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800845a:	4641      	mov	r1, r8
 800845c:	008a      	lsls	r2, r1, #2
 800845e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008462:	f7f8 fc19 	bl	8000c98 <__aeabi_uldivmod>
 8008466:	4602      	mov	r2, r0
 8008468:	460b      	mov	r3, r1
 800846a:	4b39      	ldr	r3, [pc, #228]	; (8008550 <UART_SetConfig+0x4e4>)
 800846c:	fba3 1302 	umull	r1, r3, r3, r2
 8008470:	095b      	lsrs	r3, r3, #5
 8008472:	2164      	movs	r1, #100	; 0x64
 8008474:	fb01 f303 	mul.w	r3, r1, r3
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	011b      	lsls	r3, r3, #4
 800847c:	3332      	adds	r3, #50	; 0x32
 800847e:	4a34      	ldr	r2, [pc, #208]	; (8008550 <UART_SetConfig+0x4e4>)
 8008480:	fba2 2303 	umull	r2, r3, r2, r3
 8008484:	095b      	lsrs	r3, r3, #5
 8008486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800848a:	441c      	add	r4, r3
 800848c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008490:	2200      	movs	r2, #0
 8008492:	673b      	str	r3, [r7, #112]	; 0x70
 8008494:	677a      	str	r2, [r7, #116]	; 0x74
 8008496:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800849a:	4642      	mov	r2, r8
 800849c:	464b      	mov	r3, r9
 800849e:	1891      	adds	r1, r2, r2
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	415b      	adcs	r3, r3
 80084a4:	60fb      	str	r3, [r7, #12]
 80084a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80084aa:	4641      	mov	r1, r8
 80084ac:	1851      	adds	r1, r2, r1
 80084ae:	6039      	str	r1, [r7, #0]
 80084b0:	4649      	mov	r1, r9
 80084b2:	414b      	adcs	r3, r1
 80084b4:	607b      	str	r3, [r7, #4]
 80084b6:	f04f 0200 	mov.w	r2, #0
 80084ba:	f04f 0300 	mov.w	r3, #0
 80084be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80084c2:	4659      	mov	r1, fp
 80084c4:	00cb      	lsls	r3, r1, #3
 80084c6:	4651      	mov	r1, sl
 80084c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084cc:	4651      	mov	r1, sl
 80084ce:	00ca      	lsls	r2, r1, #3
 80084d0:	4610      	mov	r0, r2
 80084d2:	4619      	mov	r1, r3
 80084d4:	4603      	mov	r3, r0
 80084d6:	4642      	mov	r2, r8
 80084d8:	189b      	adds	r3, r3, r2
 80084da:	66bb      	str	r3, [r7, #104]	; 0x68
 80084dc:	464b      	mov	r3, r9
 80084de:	460a      	mov	r2, r1
 80084e0:	eb42 0303 	adc.w	r3, r2, r3
 80084e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80084e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	663b      	str	r3, [r7, #96]	; 0x60
 80084f0:	667a      	str	r2, [r7, #100]	; 0x64
 80084f2:	f04f 0200 	mov.w	r2, #0
 80084f6:	f04f 0300 	mov.w	r3, #0
 80084fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80084fe:	4649      	mov	r1, r9
 8008500:	008b      	lsls	r3, r1, #2
 8008502:	4641      	mov	r1, r8
 8008504:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008508:	4641      	mov	r1, r8
 800850a:	008a      	lsls	r2, r1, #2
 800850c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008510:	f7f8 fbc2 	bl	8000c98 <__aeabi_uldivmod>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4b0d      	ldr	r3, [pc, #52]	; (8008550 <UART_SetConfig+0x4e4>)
 800851a:	fba3 1302 	umull	r1, r3, r3, r2
 800851e:	095b      	lsrs	r3, r3, #5
 8008520:	2164      	movs	r1, #100	; 0x64
 8008522:	fb01 f303 	mul.w	r3, r1, r3
 8008526:	1ad3      	subs	r3, r2, r3
 8008528:	011b      	lsls	r3, r3, #4
 800852a:	3332      	adds	r3, #50	; 0x32
 800852c:	4a08      	ldr	r2, [pc, #32]	; (8008550 <UART_SetConfig+0x4e4>)
 800852e:	fba2 2303 	umull	r2, r3, r2, r3
 8008532:	095b      	lsrs	r3, r3, #5
 8008534:	f003 020f 	and.w	r2, r3, #15
 8008538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4422      	add	r2, r4
 8008540:	609a      	str	r2, [r3, #8]
}
 8008542:	bf00      	nop
 8008544:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008548:	46bd      	mov	sp, r7
 800854a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800854e:	bf00      	nop
 8008550:	51eb851f 	.word	0x51eb851f

08008554 <atoi>:
 8008554:	220a      	movs	r2, #10
 8008556:	2100      	movs	r1, #0
 8008558:	f000 bd3e 	b.w	8008fd8 <strtol>

0800855c <__errno>:
 800855c:	4b01      	ldr	r3, [pc, #4]	; (8008564 <__errno+0x8>)
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop
 8008564:	20000018 	.word	0x20000018

08008568 <__libc_init_array>:
 8008568:	b570      	push	{r4, r5, r6, lr}
 800856a:	4d0d      	ldr	r5, [pc, #52]	; (80085a0 <__libc_init_array+0x38>)
 800856c:	4c0d      	ldr	r4, [pc, #52]	; (80085a4 <__libc_init_array+0x3c>)
 800856e:	1b64      	subs	r4, r4, r5
 8008570:	10a4      	asrs	r4, r4, #2
 8008572:	2600      	movs	r6, #0
 8008574:	42a6      	cmp	r6, r4
 8008576:	d109      	bne.n	800858c <__libc_init_array+0x24>
 8008578:	4d0b      	ldr	r5, [pc, #44]	; (80085a8 <__libc_init_array+0x40>)
 800857a:	4c0c      	ldr	r4, [pc, #48]	; (80085ac <__libc_init_array+0x44>)
 800857c:	f002 ff90 	bl	800b4a0 <_init>
 8008580:	1b64      	subs	r4, r4, r5
 8008582:	10a4      	asrs	r4, r4, #2
 8008584:	2600      	movs	r6, #0
 8008586:	42a6      	cmp	r6, r4
 8008588:	d105      	bne.n	8008596 <__libc_init_array+0x2e>
 800858a:	bd70      	pop	{r4, r5, r6, pc}
 800858c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008590:	4798      	blx	r3
 8008592:	3601      	adds	r6, #1
 8008594:	e7ee      	b.n	8008574 <__libc_init_array+0xc>
 8008596:	f855 3b04 	ldr.w	r3, [r5], #4
 800859a:	4798      	blx	r3
 800859c:	3601      	adds	r6, #1
 800859e:	e7f2      	b.n	8008586 <__libc_init_array+0x1e>
 80085a0:	0800b9bc 	.word	0x0800b9bc
 80085a4:	0800b9bc 	.word	0x0800b9bc
 80085a8:	0800b9bc 	.word	0x0800b9bc
 80085ac:	0800b9c0 	.word	0x0800b9c0

080085b0 <memset>:
 80085b0:	4402      	add	r2, r0
 80085b2:	4603      	mov	r3, r0
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d100      	bne.n	80085ba <memset+0xa>
 80085b8:	4770      	bx	lr
 80085ba:	f803 1b01 	strb.w	r1, [r3], #1
 80085be:	e7f9      	b.n	80085b4 <memset+0x4>

080085c0 <__cvt>:
 80085c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085c4:	ec55 4b10 	vmov	r4, r5, d0
 80085c8:	2d00      	cmp	r5, #0
 80085ca:	460e      	mov	r6, r1
 80085cc:	4619      	mov	r1, r3
 80085ce:	462b      	mov	r3, r5
 80085d0:	bfbb      	ittet	lt
 80085d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80085d6:	461d      	movlt	r5, r3
 80085d8:	2300      	movge	r3, #0
 80085da:	232d      	movlt	r3, #45	; 0x2d
 80085dc:	700b      	strb	r3, [r1, #0]
 80085de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80085e4:	4691      	mov	r9, r2
 80085e6:	f023 0820 	bic.w	r8, r3, #32
 80085ea:	bfbc      	itt	lt
 80085ec:	4622      	movlt	r2, r4
 80085ee:	4614      	movlt	r4, r2
 80085f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80085f4:	d005      	beq.n	8008602 <__cvt+0x42>
 80085f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80085fa:	d100      	bne.n	80085fe <__cvt+0x3e>
 80085fc:	3601      	adds	r6, #1
 80085fe:	2102      	movs	r1, #2
 8008600:	e000      	b.n	8008604 <__cvt+0x44>
 8008602:	2103      	movs	r1, #3
 8008604:	ab03      	add	r3, sp, #12
 8008606:	9301      	str	r3, [sp, #4]
 8008608:	ab02      	add	r3, sp, #8
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	ec45 4b10 	vmov	d0, r4, r5
 8008610:	4653      	mov	r3, sl
 8008612:	4632      	mov	r2, r6
 8008614:	f000 fd78 	bl	8009108 <_dtoa_r>
 8008618:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800861c:	4607      	mov	r7, r0
 800861e:	d102      	bne.n	8008626 <__cvt+0x66>
 8008620:	f019 0f01 	tst.w	r9, #1
 8008624:	d022      	beq.n	800866c <__cvt+0xac>
 8008626:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800862a:	eb07 0906 	add.w	r9, r7, r6
 800862e:	d110      	bne.n	8008652 <__cvt+0x92>
 8008630:	783b      	ldrb	r3, [r7, #0]
 8008632:	2b30      	cmp	r3, #48	; 0x30
 8008634:	d10a      	bne.n	800864c <__cvt+0x8c>
 8008636:	2200      	movs	r2, #0
 8008638:	2300      	movs	r3, #0
 800863a:	4620      	mov	r0, r4
 800863c:	4629      	mov	r1, r5
 800863e:	f7f8 fa4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008642:	b918      	cbnz	r0, 800864c <__cvt+0x8c>
 8008644:	f1c6 0601 	rsb	r6, r6, #1
 8008648:	f8ca 6000 	str.w	r6, [sl]
 800864c:	f8da 3000 	ldr.w	r3, [sl]
 8008650:	4499      	add	r9, r3
 8008652:	2200      	movs	r2, #0
 8008654:	2300      	movs	r3, #0
 8008656:	4620      	mov	r0, r4
 8008658:	4629      	mov	r1, r5
 800865a:	f7f8 fa3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800865e:	b108      	cbz	r0, 8008664 <__cvt+0xa4>
 8008660:	f8cd 900c 	str.w	r9, [sp, #12]
 8008664:	2230      	movs	r2, #48	; 0x30
 8008666:	9b03      	ldr	r3, [sp, #12]
 8008668:	454b      	cmp	r3, r9
 800866a:	d307      	bcc.n	800867c <__cvt+0xbc>
 800866c:	9b03      	ldr	r3, [sp, #12]
 800866e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008670:	1bdb      	subs	r3, r3, r7
 8008672:	4638      	mov	r0, r7
 8008674:	6013      	str	r3, [r2, #0]
 8008676:	b004      	add	sp, #16
 8008678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867c:	1c59      	adds	r1, r3, #1
 800867e:	9103      	str	r1, [sp, #12]
 8008680:	701a      	strb	r2, [r3, #0]
 8008682:	e7f0      	b.n	8008666 <__cvt+0xa6>

08008684 <__exponent>:
 8008684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008686:	4603      	mov	r3, r0
 8008688:	2900      	cmp	r1, #0
 800868a:	bfb8      	it	lt
 800868c:	4249      	neglt	r1, r1
 800868e:	f803 2b02 	strb.w	r2, [r3], #2
 8008692:	bfb4      	ite	lt
 8008694:	222d      	movlt	r2, #45	; 0x2d
 8008696:	222b      	movge	r2, #43	; 0x2b
 8008698:	2909      	cmp	r1, #9
 800869a:	7042      	strb	r2, [r0, #1]
 800869c:	dd2a      	ble.n	80086f4 <__exponent+0x70>
 800869e:	f10d 0407 	add.w	r4, sp, #7
 80086a2:	46a4      	mov	ip, r4
 80086a4:	270a      	movs	r7, #10
 80086a6:	46a6      	mov	lr, r4
 80086a8:	460a      	mov	r2, r1
 80086aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80086ae:	fb07 1516 	mls	r5, r7, r6, r1
 80086b2:	3530      	adds	r5, #48	; 0x30
 80086b4:	2a63      	cmp	r2, #99	; 0x63
 80086b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80086ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80086be:	4631      	mov	r1, r6
 80086c0:	dcf1      	bgt.n	80086a6 <__exponent+0x22>
 80086c2:	3130      	adds	r1, #48	; 0x30
 80086c4:	f1ae 0502 	sub.w	r5, lr, #2
 80086c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80086cc:	1c44      	adds	r4, r0, #1
 80086ce:	4629      	mov	r1, r5
 80086d0:	4561      	cmp	r1, ip
 80086d2:	d30a      	bcc.n	80086ea <__exponent+0x66>
 80086d4:	f10d 0209 	add.w	r2, sp, #9
 80086d8:	eba2 020e 	sub.w	r2, r2, lr
 80086dc:	4565      	cmp	r5, ip
 80086de:	bf88      	it	hi
 80086e0:	2200      	movhi	r2, #0
 80086e2:	4413      	add	r3, r2
 80086e4:	1a18      	subs	r0, r3, r0
 80086e6:	b003      	add	sp, #12
 80086e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80086f2:	e7ed      	b.n	80086d0 <__exponent+0x4c>
 80086f4:	2330      	movs	r3, #48	; 0x30
 80086f6:	3130      	adds	r1, #48	; 0x30
 80086f8:	7083      	strb	r3, [r0, #2]
 80086fa:	70c1      	strb	r1, [r0, #3]
 80086fc:	1d03      	adds	r3, r0, #4
 80086fe:	e7f1      	b.n	80086e4 <__exponent+0x60>

08008700 <_printf_float>:
 8008700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	ed2d 8b02 	vpush	{d8}
 8008708:	b08d      	sub	sp, #52	; 0x34
 800870a:	460c      	mov	r4, r1
 800870c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008710:	4616      	mov	r6, r2
 8008712:	461f      	mov	r7, r3
 8008714:	4605      	mov	r5, r0
 8008716:	f001 fae5 	bl	8009ce4 <_localeconv_r>
 800871a:	f8d0 a000 	ldr.w	sl, [r0]
 800871e:	4650      	mov	r0, sl
 8008720:	f7f7 fd5e 	bl	80001e0 <strlen>
 8008724:	2300      	movs	r3, #0
 8008726:	930a      	str	r3, [sp, #40]	; 0x28
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	9305      	str	r3, [sp, #20]
 800872c:	f8d8 3000 	ldr.w	r3, [r8]
 8008730:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008734:	3307      	adds	r3, #7
 8008736:	f023 0307 	bic.w	r3, r3, #7
 800873a:	f103 0208 	add.w	r2, r3, #8
 800873e:	f8c8 2000 	str.w	r2, [r8]
 8008742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008746:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800874a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800874e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008752:	9307      	str	r3, [sp, #28]
 8008754:	f8cd 8018 	str.w	r8, [sp, #24]
 8008758:	ee08 0a10 	vmov	s16, r0
 800875c:	4b9f      	ldr	r3, [pc, #636]	; (80089dc <_printf_float+0x2dc>)
 800875e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008762:	f04f 32ff 	mov.w	r2, #4294967295
 8008766:	f7f8 f9e9 	bl	8000b3c <__aeabi_dcmpun>
 800876a:	bb88      	cbnz	r0, 80087d0 <_printf_float+0xd0>
 800876c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008770:	4b9a      	ldr	r3, [pc, #616]	; (80089dc <_printf_float+0x2dc>)
 8008772:	f04f 32ff 	mov.w	r2, #4294967295
 8008776:	f7f8 f9c3 	bl	8000b00 <__aeabi_dcmple>
 800877a:	bb48      	cbnz	r0, 80087d0 <_printf_float+0xd0>
 800877c:	2200      	movs	r2, #0
 800877e:	2300      	movs	r3, #0
 8008780:	4640      	mov	r0, r8
 8008782:	4649      	mov	r1, r9
 8008784:	f7f8 f9b2 	bl	8000aec <__aeabi_dcmplt>
 8008788:	b110      	cbz	r0, 8008790 <_printf_float+0x90>
 800878a:	232d      	movs	r3, #45	; 0x2d
 800878c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008790:	4b93      	ldr	r3, [pc, #588]	; (80089e0 <_printf_float+0x2e0>)
 8008792:	4894      	ldr	r0, [pc, #592]	; (80089e4 <_printf_float+0x2e4>)
 8008794:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008798:	bf94      	ite	ls
 800879a:	4698      	movls	r8, r3
 800879c:	4680      	movhi	r8, r0
 800879e:	2303      	movs	r3, #3
 80087a0:	6123      	str	r3, [r4, #16]
 80087a2:	9b05      	ldr	r3, [sp, #20]
 80087a4:	f023 0204 	bic.w	r2, r3, #4
 80087a8:	6022      	str	r2, [r4, #0]
 80087aa:	f04f 0900 	mov.w	r9, #0
 80087ae:	9700      	str	r7, [sp, #0]
 80087b0:	4633      	mov	r3, r6
 80087b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80087b4:	4621      	mov	r1, r4
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 f9d8 	bl	8008b6c <_printf_common>
 80087bc:	3001      	adds	r0, #1
 80087be:	f040 8090 	bne.w	80088e2 <_printf_float+0x1e2>
 80087c2:	f04f 30ff 	mov.w	r0, #4294967295
 80087c6:	b00d      	add	sp, #52	; 0x34
 80087c8:	ecbd 8b02 	vpop	{d8}
 80087cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d0:	4642      	mov	r2, r8
 80087d2:	464b      	mov	r3, r9
 80087d4:	4640      	mov	r0, r8
 80087d6:	4649      	mov	r1, r9
 80087d8:	f7f8 f9b0 	bl	8000b3c <__aeabi_dcmpun>
 80087dc:	b140      	cbz	r0, 80087f0 <_printf_float+0xf0>
 80087de:	464b      	mov	r3, r9
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	bfbc      	itt	lt
 80087e4:	232d      	movlt	r3, #45	; 0x2d
 80087e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80087ea:	487f      	ldr	r0, [pc, #508]	; (80089e8 <_printf_float+0x2e8>)
 80087ec:	4b7f      	ldr	r3, [pc, #508]	; (80089ec <_printf_float+0x2ec>)
 80087ee:	e7d1      	b.n	8008794 <_printf_float+0x94>
 80087f0:	6863      	ldr	r3, [r4, #4]
 80087f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80087f6:	9206      	str	r2, [sp, #24]
 80087f8:	1c5a      	adds	r2, r3, #1
 80087fa:	d13f      	bne.n	800887c <_printf_float+0x17c>
 80087fc:	2306      	movs	r3, #6
 80087fe:	6063      	str	r3, [r4, #4]
 8008800:	9b05      	ldr	r3, [sp, #20]
 8008802:	6861      	ldr	r1, [r4, #4]
 8008804:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008808:	2300      	movs	r3, #0
 800880a:	9303      	str	r3, [sp, #12]
 800880c:	ab0a      	add	r3, sp, #40	; 0x28
 800880e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008812:	ab09      	add	r3, sp, #36	; 0x24
 8008814:	ec49 8b10 	vmov	d0, r8, r9
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	6022      	str	r2, [r4, #0]
 800881c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008820:	4628      	mov	r0, r5
 8008822:	f7ff fecd 	bl	80085c0 <__cvt>
 8008826:	9b06      	ldr	r3, [sp, #24]
 8008828:	9909      	ldr	r1, [sp, #36]	; 0x24
 800882a:	2b47      	cmp	r3, #71	; 0x47
 800882c:	4680      	mov	r8, r0
 800882e:	d108      	bne.n	8008842 <_printf_float+0x142>
 8008830:	1cc8      	adds	r0, r1, #3
 8008832:	db02      	blt.n	800883a <_printf_float+0x13a>
 8008834:	6863      	ldr	r3, [r4, #4]
 8008836:	4299      	cmp	r1, r3
 8008838:	dd41      	ble.n	80088be <_printf_float+0x1be>
 800883a:	f1ab 0b02 	sub.w	fp, fp, #2
 800883e:	fa5f fb8b 	uxtb.w	fp, fp
 8008842:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008846:	d820      	bhi.n	800888a <_printf_float+0x18a>
 8008848:	3901      	subs	r1, #1
 800884a:	465a      	mov	r2, fp
 800884c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008850:	9109      	str	r1, [sp, #36]	; 0x24
 8008852:	f7ff ff17 	bl	8008684 <__exponent>
 8008856:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008858:	1813      	adds	r3, r2, r0
 800885a:	2a01      	cmp	r2, #1
 800885c:	4681      	mov	r9, r0
 800885e:	6123      	str	r3, [r4, #16]
 8008860:	dc02      	bgt.n	8008868 <_printf_float+0x168>
 8008862:	6822      	ldr	r2, [r4, #0]
 8008864:	07d2      	lsls	r2, r2, #31
 8008866:	d501      	bpl.n	800886c <_printf_float+0x16c>
 8008868:	3301      	adds	r3, #1
 800886a:	6123      	str	r3, [r4, #16]
 800886c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008870:	2b00      	cmp	r3, #0
 8008872:	d09c      	beq.n	80087ae <_printf_float+0xae>
 8008874:	232d      	movs	r3, #45	; 0x2d
 8008876:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800887a:	e798      	b.n	80087ae <_printf_float+0xae>
 800887c:	9a06      	ldr	r2, [sp, #24]
 800887e:	2a47      	cmp	r2, #71	; 0x47
 8008880:	d1be      	bne.n	8008800 <_printf_float+0x100>
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1bc      	bne.n	8008800 <_printf_float+0x100>
 8008886:	2301      	movs	r3, #1
 8008888:	e7b9      	b.n	80087fe <_printf_float+0xfe>
 800888a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800888e:	d118      	bne.n	80088c2 <_printf_float+0x1c2>
 8008890:	2900      	cmp	r1, #0
 8008892:	6863      	ldr	r3, [r4, #4]
 8008894:	dd0b      	ble.n	80088ae <_printf_float+0x1ae>
 8008896:	6121      	str	r1, [r4, #16]
 8008898:	b913      	cbnz	r3, 80088a0 <_printf_float+0x1a0>
 800889a:	6822      	ldr	r2, [r4, #0]
 800889c:	07d0      	lsls	r0, r2, #31
 800889e:	d502      	bpl.n	80088a6 <_printf_float+0x1a6>
 80088a0:	3301      	adds	r3, #1
 80088a2:	440b      	add	r3, r1
 80088a4:	6123      	str	r3, [r4, #16]
 80088a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80088a8:	f04f 0900 	mov.w	r9, #0
 80088ac:	e7de      	b.n	800886c <_printf_float+0x16c>
 80088ae:	b913      	cbnz	r3, 80088b6 <_printf_float+0x1b6>
 80088b0:	6822      	ldr	r2, [r4, #0]
 80088b2:	07d2      	lsls	r2, r2, #31
 80088b4:	d501      	bpl.n	80088ba <_printf_float+0x1ba>
 80088b6:	3302      	adds	r3, #2
 80088b8:	e7f4      	b.n	80088a4 <_printf_float+0x1a4>
 80088ba:	2301      	movs	r3, #1
 80088bc:	e7f2      	b.n	80088a4 <_printf_float+0x1a4>
 80088be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80088c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088c4:	4299      	cmp	r1, r3
 80088c6:	db05      	blt.n	80088d4 <_printf_float+0x1d4>
 80088c8:	6823      	ldr	r3, [r4, #0]
 80088ca:	6121      	str	r1, [r4, #16]
 80088cc:	07d8      	lsls	r0, r3, #31
 80088ce:	d5ea      	bpl.n	80088a6 <_printf_float+0x1a6>
 80088d0:	1c4b      	adds	r3, r1, #1
 80088d2:	e7e7      	b.n	80088a4 <_printf_float+0x1a4>
 80088d4:	2900      	cmp	r1, #0
 80088d6:	bfd4      	ite	le
 80088d8:	f1c1 0202 	rsble	r2, r1, #2
 80088dc:	2201      	movgt	r2, #1
 80088de:	4413      	add	r3, r2
 80088e0:	e7e0      	b.n	80088a4 <_printf_float+0x1a4>
 80088e2:	6823      	ldr	r3, [r4, #0]
 80088e4:	055a      	lsls	r2, r3, #21
 80088e6:	d407      	bmi.n	80088f8 <_printf_float+0x1f8>
 80088e8:	6923      	ldr	r3, [r4, #16]
 80088ea:	4642      	mov	r2, r8
 80088ec:	4631      	mov	r1, r6
 80088ee:	4628      	mov	r0, r5
 80088f0:	47b8      	blx	r7
 80088f2:	3001      	adds	r0, #1
 80088f4:	d12c      	bne.n	8008950 <_printf_float+0x250>
 80088f6:	e764      	b.n	80087c2 <_printf_float+0xc2>
 80088f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80088fc:	f240 80e0 	bls.w	8008ac0 <_printf_float+0x3c0>
 8008900:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008904:	2200      	movs	r2, #0
 8008906:	2300      	movs	r3, #0
 8008908:	f7f8 f8e6 	bl	8000ad8 <__aeabi_dcmpeq>
 800890c:	2800      	cmp	r0, #0
 800890e:	d034      	beq.n	800897a <_printf_float+0x27a>
 8008910:	4a37      	ldr	r2, [pc, #220]	; (80089f0 <_printf_float+0x2f0>)
 8008912:	2301      	movs	r3, #1
 8008914:	4631      	mov	r1, r6
 8008916:	4628      	mov	r0, r5
 8008918:	47b8      	blx	r7
 800891a:	3001      	adds	r0, #1
 800891c:	f43f af51 	beq.w	80087c2 <_printf_float+0xc2>
 8008920:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008924:	429a      	cmp	r2, r3
 8008926:	db02      	blt.n	800892e <_printf_float+0x22e>
 8008928:	6823      	ldr	r3, [r4, #0]
 800892a:	07d8      	lsls	r0, r3, #31
 800892c:	d510      	bpl.n	8008950 <_printf_float+0x250>
 800892e:	ee18 3a10 	vmov	r3, s16
 8008932:	4652      	mov	r2, sl
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	47b8      	blx	r7
 800893a:	3001      	adds	r0, #1
 800893c:	f43f af41 	beq.w	80087c2 <_printf_float+0xc2>
 8008940:	f04f 0800 	mov.w	r8, #0
 8008944:	f104 091a 	add.w	r9, r4, #26
 8008948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800894a:	3b01      	subs	r3, #1
 800894c:	4543      	cmp	r3, r8
 800894e:	dc09      	bgt.n	8008964 <_printf_float+0x264>
 8008950:	6823      	ldr	r3, [r4, #0]
 8008952:	079b      	lsls	r3, r3, #30
 8008954:	f100 8105 	bmi.w	8008b62 <_printf_float+0x462>
 8008958:	68e0      	ldr	r0, [r4, #12]
 800895a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800895c:	4298      	cmp	r0, r3
 800895e:	bfb8      	it	lt
 8008960:	4618      	movlt	r0, r3
 8008962:	e730      	b.n	80087c6 <_printf_float+0xc6>
 8008964:	2301      	movs	r3, #1
 8008966:	464a      	mov	r2, r9
 8008968:	4631      	mov	r1, r6
 800896a:	4628      	mov	r0, r5
 800896c:	47b8      	blx	r7
 800896e:	3001      	adds	r0, #1
 8008970:	f43f af27 	beq.w	80087c2 <_printf_float+0xc2>
 8008974:	f108 0801 	add.w	r8, r8, #1
 8008978:	e7e6      	b.n	8008948 <_printf_float+0x248>
 800897a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800897c:	2b00      	cmp	r3, #0
 800897e:	dc39      	bgt.n	80089f4 <_printf_float+0x2f4>
 8008980:	4a1b      	ldr	r2, [pc, #108]	; (80089f0 <_printf_float+0x2f0>)
 8008982:	2301      	movs	r3, #1
 8008984:	4631      	mov	r1, r6
 8008986:	4628      	mov	r0, r5
 8008988:	47b8      	blx	r7
 800898a:	3001      	adds	r0, #1
 800898c:	f43f af19 	beq.w	80087c2 <_printf_float+0xc2>
 8008990:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008994:	4313      	orrs	r3, r2
 8008996:	d102      	bne.n	800899e <_printf_float+0x29e>
 8008998:	6823      	ldr	r3, [r4, #0]
 800899a:	07d9      	lsls	r1, r3, #31
 800899c:	d5d8      	bpl.n	8008950 <_printf_float+0x250>
 800899e:	ee18 3a10 	vmov	r3, s16
 80089a2:	4652      	mov	r2, sl
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	47b8      	blx	r7
 80089aa:	3001      	adds	r0, #1
 80089ac:	f43f af09 	beq.w	80087c2 <_printf_float+0xc2>
 80089b0:	f04f 0900 	mov.w	r9, #0
 80089b4:	f104 0a1a 	add.w	sl, r4, #26
 80089b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ba:	425b      	negs	r3, r3
 80089bc:	454b      	cmp	r3, r9
 80089be:	dc01      	bgt.n	80089c4 <_printf_float+0x2c4>
 80089c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089c2:	e792      	b.n	80088ea <_printf_float+0x1ea>
 80089c4:	2301      	movs	r3, #1
 80089c6:	4652      	mov	r2, sl
 80089c8:	4631      	mov	r1, r6
 80089ca:	4628      	mov	r0, r5
 80089cc:	47b8      	blx	r7
 80089ce:	3001      	adds	r0, #1
 80089d0:	f43f aef7 	beq.w	80087c2 <_printf_float+0xc2>
 80089d4:	f109 0901 	add.w	r9, r9, #1
 80089d8:	e7ee      	b.n	80089b8 <_printf_float+0x2b8>
 80089da:	bf00      	nop
 80089dc:	7fefffff 	.word	0x7fefffff
 80089e0:	0800b5d8 	.word	0x0800b5d8
 80089e4:	0800b5dc 	.word	0x0800b5dc
 80089e8:	0800b5e4 	.word	0x0800b5e4
 80089ec:	0800b5e0 	.word	0x0800b5e0
 80089f0:	0800b5e8 	.word	0x0800b5e8
 80089f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089f8:	429a      	cmp	r2, r3
 80089fa:	bfa8      	it	ge
 80089fc:	461a      	movge	r2, r3
 80089fe:	2a00      	cmp	r2, #0
 8008a00:	4691      	mov	r9, r2
 8008a02:	dc37      	bgt.n	8008a74 <_printf_float+0x374>
 8008a04:	f04f 0b00 	mov.w	fp, #0
 8008a08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a0c:	f104 021a 	add.w	r2, r4, #26
 8008a10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a12:	9305      	str	r3, [sp, #20]
 8008a14:	eba3 0309 	sub.w	r3, r3, r9
 8008a18:	455b      	cmp	r3, fp
 8008a1a:	dc33      	bgt.n	8008a84 <_printf_float+0x384>
 8008a1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a20:	429a      	cmp	r2, r3
 8008a22:	db3b      	blt.n	8008a9c <_printf_float+0x39c>
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	07da      	lsls	r2, r3, #31
 8008a28:	d438      	bmi.n	8008a9c <_printf_float+0x39c>
 8008a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a2c:	9a05      	ldr	r2, [sp, #20]
 8008a2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a30:	1a9a      	subs	r2, r3, r2
 8008a32:	eba3 0901 	sub.w	r9, r3, r1
 8008a36:	4591      	cmp	r9, r2
 8008a38:	bfa8      	it	ge
 8008a3a:	4691      	movge	r9, r2
 8008a3c:	f1b9 0f00 	cmp.w	r9, #0
 8008a40:	dc35      	bgt.n	8008aae <_printf_float+0x3ae>
 8008a42:	f04f 0800 	mov.w	r8, #0
 8008a46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a4a:	f104 0a1a 	add.w	sl, r4, #26
 8008a4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a52:	1a9b      	subs	r3, r3, r2
 8008a54:	eba3 0309 	sub.w	r3, r3, r9
 8008a58:	4543      	cmp	r3, r8
 8008a5a:	f77f af79 	ble.w	8008950 <_printf_float+0x250>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	4652      	mov	r2, sl
 8008a62:	4631      	mov	r1, r6
 8008a64:	4628      	mov	r0, r5
 8008a66:	47b8      	blx	r7
 8008a68:	3001      	adds	r0, #1
 8008a6a:	f43f aeaa 	beq.w	80087c2 <_printf_float+0xc2>
 8008a6e:	f108 0801 	add.w	r8, r8, #1
 8008a72:	e7ec      	b.n	8008a4e <_printf_float+0x34e>
 8008a74:	4613      	mov	r3, r2
 8008a76:	4631      	mov	r1, r6
 8008a78:	4642      	mov	r2, r8
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	47b8      	blx	r7
 8008a7e:	3001      	adds	r0, #1
 8008a80:	d1c0      	bne.n	8008a04 <_printf_float+0x304>
 8008a82:	e69e      	b.n	80087c2 <_printf_float+0xc2>
 8008a84:	2301      	movs	r3, #1
 8008a86:	4631      	mov	r1, r6
 8008a88:	4628      	mov	r0, r5
 8008a8a:	9205      	str	r2, [sp, #20]
 8008a8c:	47b8      	blx	r7
 8008a8e:	3001      	adds	r0, #1
 8008a90:	f43f ae97 	beq.w	80087c2 <_printf_float+0xc2>
 8008a94:	9a05      	ldr	r2, [sp, #20]
 8008a96:	f10b 0b01 	add.w	fp, fp, #1
 8008a9a:	e7b9      	b.n	8008a10 <_printf_float+0x310>
 8008a9c:	ee18 3a10 	vmov	r3, s16
 8008aa0:	4652      	mov	r2, sl
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	4628      	mov	r0, r5
 8008aa6:	47b8      	blx	r7
 8008aa8:	3001      	adds	r0, #1
 8008aaa:	d1be      	bne.n	8008a2a <_printf_float+0x32a>
 8008aac:	e689      	b.n	80087c2 <_printf_float+0xc2>
 8008aae:	9a05      	ldr	r2, [sp, #20]
 8008ab0:	464b      	mov	r3, r9
 8008ab2:	4442      	add	r2, r8
 8008ab4:	4631      	mov	r1, r6
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	47b8      	blx	r7
 8008aba:	3001      	adds	r0, #1
 8008abc:	d1c1      	bne.n	8008a42 <_printf_float+0x342>
 8008abe:	e680      	b.n	80087c2 <_printf_float+0xc2>
 8008ac0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ac2:	2a01      	cmp	r2, #1
 8008ac4:	dc01      	bgt.n	8008aca <_printf_float+0x3ca>
 8008ac6:	07db      	lsls	r3, r3, #31
 8008ac8:	d538      	bpl.n	8008b3c <_printf_float+0x43c>
 8008aca:	2301      	movs	r3, #1
 8008acc:	4642      	mov	r2, r8
 8008ace:	4631      	mov	r1, r6
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b8      	blx	r7
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	f43f ae74 	beq.w	80087c2 <_printf_float+0xc2>
 8008ada:	ee18 3a10 	vmov	r3, s16
 8008ade:	4652      	mov	r2, sl
 8008ae0:	4631      	mov	r1, r6
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	47b8      	blx	r7
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	f43f ae6b 	beq.w	80087c2 <_printf_float+0xc2>
 8008aec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008af0:	2200      	movs	r2, #0
 8008af2:	2300      	movs	r3, #0
 8008af4:	f7f7 fff0 	bl	8000ad8 <__aeabi_dcmpeq>
 8008af8:	b9d8      	cbnz	r0, 8008b32 <_printf_float+0x432>
 8008afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008afc:	f108 0201 	add.w	r2, r8, #1
 8008b00:	3b01      	subs	r3, #1
 8008b02:	4631      	mov	r1, r6
 8008b04:	4628      	mov	r0, r5
 8008b06:	47b8      	blx	r7
 8008b08:	3001      	adds	r0, #1
 8008b0a:	d10e      	bne.n	8008b2a <_printf_float+0x42a>
 8008b0c:	e659      	b.n	80087c2 <_printf_float+0xc2>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	4652      	mov	r2, sl
 8008b12:	4631      	mov	r1, r6
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b8      	blx	r7
 8008b18:	3001      	adds	r0, #1
 8008b1a:	f43f ae52 	beq.w	80087c2 <_printf_float+0xc2>
 8008b1e:	f108 0801 	add.w	r8, r8, #1
 8008b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b24:	3b01      	subs	r3, #1
 8008b26:	4543      	cmp	r3, r8
 8008b28:	dcf1      	bgt.n	8008b0e <_printf_float+0x40e>
 8008b2a:	464b      	mov	r3, r9
 8008b2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b30:	e6dc      	b.n	80088ec <_printf_float+0x1ec>
 8008b32:	f04f 0800 	mov.w	r8, #0
 8008b36:	f104 0a1a 	add.w	sl, r4, #26
 8008b3a:	e7f2      	b.n	8008b22 <_printf_float+0x422>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	4642      	mov	r2, r8
 8008b40:	e7df      	b.n	8008b02 <_printf_float+0x402>
 8008b42:	2301      	movs	r3, #1
 8008b44:	464a      	mov	r2, r9
 8008b46:	4631      	mov	r1, r6
 8008b48:	4628      	mov	r0, r5
 8008b4a:	47b8      	blx	r7
 8008b4c:	3001      	adds	r0, #1
 8008b4e:	f43f ae38 	beq.w	80087c2 <_printf_float+0xc2>
 8008b52:	f108 0801 	add.w	r8, r8, #1
 8008b56:	68e3      	ldr	r3, [r4, #12]
 8008b58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b5a:	1a5b      	subs	r3, r3, r1
 8008b5c:	4543      	cmp	r3, r8
 8008b5e:	dcf0      	bgt.n	8008b42 <_printf_float+0x442>
 8008b60:	e6fa      	b.n	8008958 <_printf_float+0x258>
 8008b62:	f04f 0800 	mov.w	r8, #0
 8008b66:	f104 0919 	add.w	r9, r4, #25
 8008b6a:	e7f4      	b.n	8008b56 <_printf_float+0x456>

08008b6c <_printf_common>:
 8008b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b70:	4616      	mov	r6, r2
 8008b72:	4699      	mov	r9, r3
 8008b74:	688a      	ldr	r2, [r1, #8]
 8008b76:	690b      	ldr	r3, [r1, #16]
 8008b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	bfb8      	it	lt
 8008b80:	4613      	movlt	r3, r2
 8008b82:	6033      	str	r3, [r6, #0]
 8008b84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b88:	4607      	mov	r7, r0
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	b10a      	cbz	r2, 8008b92 <_printf_common+0x26>
 8008b8e:	3301      	adds	r3, #1
 8008b90:	6033      	str	r3, [r6, #0]
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	0699      	lsls	r1, r3, #26
 8008b96:	bf42      	ittt	mi
 8008b98:	6833      	ldrmi	r3, [r6, #0]
 8008b9a:	3302      	addmi	r3, #2
 8008b9c:	6033      	strmi	r3, [r6, #0]
 8008b9e:	6825      	ldr	r5, [r4, #0]
 8008ba0:	f015 0506 	ands.w	r5, r5, #6
 8008ba4:	d106      	bne.n	8008bb4 <_printf_common+0x48>
 8008ba6:	f104 0a19 	add.w	sl, r4, #25
 8008baa:	68e3      	ldr	r3, [r4, #12]
 8008bac:	6832      	ldr	r2, [r6, #0]
 8008bae:	1a9b      	subs	r3, r3, r2
 8008bb0:	42ab      	cmp	r3, r5
 8008bb2:	dc26      	bgt.n	8008c02 <_printf_common+0x96>
 8008bb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bb8:	1e13      	subs	r3, r2, #0
 8008bba:	6822      	ldr	r2, [r4, #0]
 8008bbc:	bf18      	it	ne
 8008bbe:	2301      	movne	r3, #1
 8008bc0:	0692      	lsls	r2, r2, #26
 8008bc2:	d42b      	bmi.n	8008c1c <_printf_common+0xb0>
 8008bc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bc8:	4649      	mov	r1, r9
 8008bca:	4638      	mov	r0, r7
 8008bcc:	47c0      	blx	r8
 8008bce:	3001      	adds	r0, #1
 8008bd0:	d01e      	beq.n	8008c10 <_printf_common+0xa4>
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	68e5      	ldr	r5, [r4, #12]
 8008bd6:	6832      	ldr	r2, [r6, #0]
 8008bd8:	f003 0306 	and.w	r3, r3, #6
 8008bdc:	2b04      	cmp	r3, #4
 8008bde:	bf08      	it	eq
 8008be0:	1aad      	subeq	r5, r5, r2
 8008be2:	68a3      	ldr	r3, [r4, #8]
 8008be4:	6922      	ldr	r2, [r4, #16]
 8008be6:	bf0c      	ite	eq
 8008be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bec:	2500      	movne	r5, #0
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	bfc4      	itt	gt
 8008bf2:	1a9b      	subgt	r3, r3, r2
 8008bf4:	18ed      	addgt	r5, r5, r3
 8008bf6:	2600      	movs	r6, #0
 8008bf8:	341a      	adds	r4, #26
 8008bfa:	42b5      	cmp	r5, r6
 8008bfc:	d11a      	bne.n	8008c34 <_printf_common+0xc8>
 8008bfe:	2000      	movs	r0, #0
 8008c00:	e008      	b.n	8008c14 <_printf_common+0xa8>
 8008c02:	2301      	movs	r3, #1
 8008c04:	4652      	mov	r2, sl
 8008c06:	4649      	mov	r1, r9
 8008c08:	4638      	mov	r0, r7
 8008c0a:	47c0      	blx	r8
 8008c0c:	3001      	adds	r0, #1
 8008c0e:	d103      	bne.n	8008c18 <_printf_common+0xac>
 8008c10:	f04f 30ff 	mov.w	r0, #4294967295
 8008c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c18:	3501      	adds	r5, #1
 8008c1a:	e7c6      	b.n	8008baa <_printf_common+0x3e>
 8008c1c:	18e1      	adds	r1, r4, r3
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	2030      	movs	r0, #48	; 0x30
 8008c22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c26:	4422      	add	r2, r4
 8008c28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c30:	3302      	adds	r3, #2
 8008c32:	e7c7      	b.n	8008bc4 <_printf_common+0x58>
 8008c34:	2301      	movs	r3, #1
 8008c36:	4622      	mov	r2, r4
 8008c38:	4649      	mov	r1, r9
 8008c3a:	4638      	mov	r0, r7
 8008c3c:	47c0      	blx	r8
 8008c3e:	3001      	adds	r0, #1
 8008c40:	d0e6      	beq.n	8008c10 <_printf_common+0xa4>
 8008c42:	3601      	adds	r6, #1
 8008c44:	e7d9      	b.n	8008bfa <_printf_common+0x8e>
	...

08008c48 <_printf_i>:
 8008c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c4c:	7e0f      	ldrb	r7, [r1, #24]
 8008c4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c50:	2f78      	cmp	r7, #120	; 0x78
 8008c52:	4691      	mov	r9, r2
 8008c54:	4680      	mov	r8, r0
 8008c56:	460c      	mov	r4, r1
 8008c58:	469a      	mov	sl, r3
 8008c5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c5e:	d807      	bhi.n	8008c70 <_printf_i+0x28>
 8008c60:	2f62      	cmp	r7, #98	; 0x62
 8008c62:	d80a      	bhi.n	8008c7a <_printf_i+0x32>
 8008c64:	2f00      	cmp	r7, #0
 8008c66:	f000 80d8 	beq.w	8008e1a <_printf_i+0x1d2>
 8008c6a:	2f58      	cmp	r7, #88	; 0x58
 8008c6c:	f000 80a3 	beq.w	8008db6 <_printf_i+0x16e>
 8008c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c78:	e03a      	b.n	8008cf0 <_printf_i+0xa8>
 8008c7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c7e:	2b15      	cmp	r3, #21
 8008c80:	d8f6      	bhi.n	8008c70 <_printf_i+0x28>
 8008c82:	a101      	add	r1, pc, #4	; (adr r1, 8008c88 <_printf_i+0x40>)
 8008c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c88:	08008ce1 	.word	0x08008ce1
 8008c8c:	08008cf5 	.word	0x08008cf5
 8008c90:	08008c71 	.word	0x08008c71
 8008c94:	08008c71 	.word	0x08008c71
 8008c98:	08008c71 	.word	0x08008c71
 8008c9c:	08008c71 	.word	0x08008c71
 8008ca0:	08008cf5 	.word	0x08008cf5
 8008ca4:	08008c71 	.word	0x08008c71
 8008ca8:	08008c71 	.word	0x08008c71
 8008cac:	08008c71 	.word	0x08008c71
 8008cb0:	08008c71 	.word	0x08008c71
 8008cb4:	08008e01 	.word	0x08008e01
 8008cb8:	08008d25 	.word	0x08008d25
 8008cbc:	08008de3 	.word	0x08008de3
 8008cc0:	08008c71 	.word	0x08008c71
 8008cc4:	08008c71 	.word	0x08008c71
 8008cc8:	08008e23 	.word	0x08008e23
 8008ccc:	08008c71 	.word	0x08008c71
 8008cd0:	08008d25 	.word	0x08008d25
 8008cd4:	08008c71 	.word	0x08008c71
 8008cd8:	08008c71 	.word	0x08008c71
 8008cdc:	08008deb 	.word	0x08008deb
 8008ce0:	682b      	ldr	r3, [r5, #0]
 8008ce2:	1d1a      	adds	r2, r3, #4
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	602a      	str	r2, [r5, #0]
 8008ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e0a3      	b.n	8008e3c <_printf_i+0x1f4>
 8008cf4:	6820      	ldr	r0, [r4, #0]
 8008cf6:	6829      	ldr	r1, [r5, #0]
 8008cf8:	0606      	lsls	r6, r0, #24
 8008cfa:	f101 0304 	add.w	r3, r1, #4
 8008cfe:	d50a      	bpl.n	8008d16 <_printf_i+0xce>
 8008d00:	680e      	ldr	r6, [r1, #0]
 8008d02:	602b      	str	r3, [r5, #0]
 8008d04:	2e00      	cmp	r6, #0
 8008d06:	da03      	bge.n	8008d10 <_printf_i+0xc8>
 8008d08:	232d      	movs	r3, #45	; 0x2d
 8008d0a:	4276      	negs	r6, r6
 8008d0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d10:	485e      	ldr	r0, [pc, #376]	; (8008e8c <_printf_i+0x244>)
 8008d12:	230a      	movs	r3, #10
 8008d14:	e019      	b.n	8008d4a <_printf_i+0x102>
 8008d16:	680e      	ldr	r6, [r1, #0]
 8008d18:	602b      	str	r3, [r5, #0]
 8008d1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d1e:	bf18      	it	ne
 8008d20:	b236      	sxthne	r6, r6
 8008d22:	e7ef      	b.n	8008d04 <_printf_i+0xbc>
 8008d24:	682b      	ldr	r3, [r5, #0]
 8008d26:	6820      	ldr	r0, [r4, #0]
 8008d28:	1d19      	adds	r1, r3, #4
 8008d2a:	6029      	str	r1, [r5, #0]
 8008d2c:	0601      	lsls	r1, r0, #24
 8008d2e:	d501      	bpl.n	8008d34 <_printf_i+0xec>
 8008d30:	681e      	ldr	r6, [r3, #0]
 8008d32:	e002      	b.n	8008d3a <_printf_i+0xf2>
 8008d34:	0646      	lsls	r6, r0, #25
 8008d36:	d5fb      	bpl.n	8008d30 <_printf_i+0xe8>
 8008d38:	881e      	ldrh	r6, [r3, #0]
 8008d3a:	4854      	ldr	r0, [pc, #336]	; (8008e8c <_printf_i+0x244>)
 8008d3c:	2f6f      	cmp	r7, #111	; 0x6f
 8008d3e:	bf0c      	ite	eq
 8008d40:	2308      	moveq	r3, #8
 8008d42:	230a      	movne	r3, #10
 8008d44:	2100      	movs	r1, #0
 8008d46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d4a:	6865      	ldr	r5, [r4, #4]
 8008d4c:	60a5      	str	r5, [r4, #8]
 8008d4e:	2d00      	cmp	r5, #0
 8008d50:	bfa2      	ittt	ge
 8008d52:	6821      	ldrge	r1, [r4, #0]
 8008d54:	f021 0104 	bicge.w	r1, r1, #4
 8008d58:	6021      	strge	r1, [r4, #0]
 8008d5a:	b90e      	cbnz	r6, 8008d60 <_printf_i+0x118>
 8008d5c:	2d00      	cmp	r5, #0
 8008d5e:	d04d      	beq.n	8008dfc <_printf_i+0x1b4>
 8008d60:	4615      	mov	r5, r2
 8008d62:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d66:	fb03 6711 	mls	r7, r3, r1, r6
 8008d6a:	5dc7      	ldrb	r7, [r0, r7]
 8008d6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008d70:	4637      	mov	r7, r6
 8008d72:	42bb      	cmp	r3, r7
 8008d74:	460e      	mov	r6, r1
 8008d76:	d9f4      	bls.n	8008d62 <_printf_i+0x11a>
 8008d78:	2b08      	cmp	r3, #8
 8008d7a:	d10b      	bne.n	8008d94 <_printf_i+0x14c>
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	07de      	lsls	r6, r3, #31
 8008d80:	d508      	bpl.n	8008d94 <_printf_i+0x14c>
 8008d82:	6923      	ldr	r3, [r4, #16]
 8008d84:	6861      	ldr	r1, [r4, #4]
 8008d86:	4299      	cmp	r1, r3
 8008d88:	bfde      	ittt	le
 8008d8a:	2330      	movle	r3, #48	; 0x30
 8008d8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008d94:	1b52      	subs	r2, r2, r5
 8008d96:	6122      	str	r2, [r4, #16]
 8008d98:	f8cd a000 	str.w	sl, [sp]
 8008d9c:	464b      	mov	r3, r9
 8008d9e:	aa03      	add	r2, sp, #12
 8008da0:	4621      	mov	r1, r4
 8008da2:	4640      	mov	r0, r8
 8008da4:	f7ff fee2 	bl	8008b6c <_printf_common>
 8008da8:	3001      	adds	r0, #1
 8008daa:	d14c      	bne.n	8008e46 <_printf_i+0x1fe>
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	b004      	add	sp, #16
 8008db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008db6:	4835      	ldr	r0, [pc, #212]	; (8008e8c <_printf_i+0x244>)
 8008db8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008dbc:	6829      	ldr	r1, [r5, #0]
 8008dbe:	6823      	ldr	r3, [r4, #0]
 8008dc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008dc4:	6029      	str	r1, [r5, #0]
 8008dc6:	061d      	lsls	r5, r3, #24
 8008dc8:	d514      	bpl.n	8008df4 <_printf_i+0x1ac>
 8008dca:	07df      	lsls	r7, r3, #31
 8008dcc:	bf44      	itt	mi
 8008dce:	f043 0320 	orrmi.w	r3, r3, #32
 8008dd2:	6023      	strmi	r3, [r4, #0]
 8008dd4:	b91e      	cbnz	r6, 8008dde <_printf_i+0x196>
 8008dd6:	6823      	ldr	r3, [r4, #0]
 8008dd8:	f023 0320 	bic.w	r3, r3, #32
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	2310      	movs	r3, #16
 8008de0:	e7b0      	b.n	8008d44 <_printf_i+0xfc>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	f043 0320 	orr.w	r3, r3, #32
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	2378      	movs	r3, #120	; 0x78
 8008dec:	4828      	ldr	r0, [pc, #160]	; (8008e90 <_printf_i+0x248>)
 8008dee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008df2:	e7e3      	b.n	8008dbc <_printf_i+0x174>
 8008df4:	0659      	lsls	r1, r3, #25
 8008df6:	bf48      	it	mi
 8008df8:	b2b6      	uxthmi	r6, r6
 8008dfa:	e7e6      	b.n	8008dca <_printf_i+0x182>
 8008dfc:	4615      	mov	r5, r2
 8008dfe:	e7bb      	b.n	8008d78 <_printf_i+0x130>
 8008e00:	682b      	ldr	r3, [r5, #0]
 8008e02:	6826      	ldr	r6, [r4, #0]
 8008e04:	6961      	ldr	r1, [r4, #20]
 8008e06:	1d18      	adds	r0, r3, #4
 8008e08:	6028      	str	r0, [r5, #0]
 8008e0a:	0635      	lsls	r5, r6, #24
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	d501      	bpl.n	8008e14 <_printf_i+0x1cc>
 8008e10:	6019      	str	r1, [r3, #0]
 8008e12:	e002      	b.n	8008e1a <_printf_i+0x1d2>
 8008e14:	0670      	lsls	r0, r6, #25
 8008e16:	d5fb      	bpl.n	8008e10 <_printf_i+0x1c8>
 8008e18:	8019      	strh	r1, [r3, #0]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	6123      	str	r3, [r4, #16]
 8008e1e:	4615      	mov	r5, r2
 8008e20:	e7ba      	b.n	8008d98 <_printf_i+0x150>
 8008e22:	682b      	ldr	r3, [r5, #0]
 8008e24:	1d1a      	adds	r2, r3, #4
 8008e26:	602a      	str	r2, [r5, #0]
 8008e28:	681d      	ldr	r5, [r3, #0]
 8008e2a:	6862      	ldr	r2, [r4, #4]
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	4628      	mov	r0, r5
 8008e30:	f7f7 f9de 	bl	80001f0 <memchr>
 8008e34:	b108      	cbz	r0, 8008e3a <_printf_i+0x1f2>
 8008e36:	1b40      	subs	r0, r0, r5
 8008e38:	6060      	str	r0, [r4, #4]
 8008e3a:	6863      	ldr	r3, [r4, #4]
 8008e3c:	6123      	str	r3, [r4, #16]
 8008e3e:	2300      	movs	r3, #0
 8008e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e44:	e7a8      	b.n	8008d98 <_printf_i+0x150>
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	462a      	mov	r2, r5
 8008e4a:	4649      	mov	r1, r9
 8008e4c:	4640      	mov	r0, r8
 8008e4e:	47d0      	blx	sl
 8008e50:	3001      	adds	r0, #1
 8008e52:	d0ab      	beq.n	8008dac <_printf_i+0x164>
 8008e54:	6823      	ldr	r3, [r4, #0]
 8008e56:	079b      	lsls	r3, r3, #30
 8008e58:	d413      	bmi.n	8008e82 <_printf_i+0x23a>
 8008e5a:	68e0      	ldr	r0, [r4, #12]
 8008e5c:	9b03      	ldr	r3, [sp, #12]
 8008e5e:	4298      	cmp	r0, r3
 8008e60:	bfb8      	it	lt
 8008e62:	4618      	movlt	r0, r3
 8008e64:	e7a4      	b.n	8008db0 <_printf_i+0x168>
 8008e66:	2301      	movs	r3, #1
 8008e68:	4632      	mov	r2, r6
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	47d0      	blx	sl
 8008e70:	3001      	adds	r0, #1
 8008e72:	d09b      	beq.n	8008dac <_printf_i+0x164>
 8008e74:	3501      	adds	r5, #1
 8008e76:	68e3      	ldr	r3, [r4, #12]
 8008e78:	9903      	ldr	r1, [sp, #12]
 8008e7a:	1a5b      	subs	r3, r3, r1
 8008e7c:	42ab      	cmp	r3, r5
 8008e7e:	dcf2      	bgt.n	8008e66 <_printf_i+0x21e>
 8008e80:	e7eb      	b.n	8008e5a <_printf_i+0x212>
 8008e82:	2500      	movs	r5, #0
 8008e84:	f104 0619 	add.w	r6, r4, #25
 8008e88:	e7f5      	b.n	8008e76 <_printf_i+0x22e>
 8008e8a:	bf00      	nop
 8008e8c:	0800b5ea 	.word	0x0800b5ea
 8008e90:	0800b5fb 	.word	0x0800b5fb

08008e94 <siprintf>:
 8008e94:	b40e      	push	{r1, r2, r3}
 8008e96:	b500      	push	{lr}
 8008e98:	b09c      	sub	sp, #112	; 0x70
 8008e9a:	ab1d      	add	r3, sp, #116	; 0x74
 8008e9c:	9002      	str	r0, [sp, #8]
 8008e9e:	9006      	str	r0, [sp, #24]
 8008ea0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ea4:	4809      	ldr	r0, [pc, #36]	; (8008ecc <siprintf+0x38>)
 8008ea6:	9107      	str	r1, [sp, #28]
 8008ea8:	9104      	str	r1, [sp, #16]
 8008eaa:	4909      	ldr	r1, [pc, #36]	; (8008ed0 <siprintf+0x3c>)
 8008eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eb0:	9105      	str	r1, [sp, #20]
 8008eb2:	6800      	ldr	r0, [r0, #0]
 8008eb4:	9301      	str	r3, [sp, #4]
 8008eb6:	a902      	add	r1, sp, #8
 8008eb8:	f001 fc04 	bl	800a6c4 <_svfiprintf_r>
 8008ebc:	9b02      	ldr	r3, [sp, #8]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	701a      	strb	r2, [r3, #0]
 8008ec2:	b01c      	add	sp, #112	; 0x70
 8008ec4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ec8:	b003      	add	sp, #12
 8008eca:	4770      	bx	lr
 8008ecc:	20000018 	.word	0x20000018
 8008ed0:	ffff0208 	.word	0xffff0208

08008ed4 <_strtol_l.constprop.0>:
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eda:	d001      	beq.n	8008ee0 <_strtol_l.constprop.0+0xc>
 8008edc:	2b24      	cmp	r3, #36	; 0x24
 8008ede:	d906      	bls.n	8008eee <_strtol_l.constprop.0+0x1a>
 8008ee0:	f7ff fb3c 	bl	800855c <__errno>
 8008ee4:	2316      	movs	r3, #22
 8008ee6:	6003      	str	r3, [r0, #0]
 8008ee8:	2000      	movs	r0, #0
 8008eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008fd4 <_strtol_l.constprop.0+0x100>
 8008ef2:	460d      	mov	r5, r1
 8008ef4:	462e      	mov	r6, r5
 8008ef6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008efa:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008efe:	f017 0708 	ands.w	r7, r7, #8
 8008f02:	d1f7      	bne.n	8008ef4 <_strtol_l.constprop.0+0x20>
 8008f04:	2c2d      	cmp	r4, #45	; 0x2d
 8008f06:	d132      	bne.n	8008f6e <_strtol_l.constprop.0+0x9a>
 8008f08:	782c      	ldrb	r4, [r5, #0]
 8008f0a:	2701      	movs	r7, #1
 8008f0c:	1cb5      	adds	r5, r6, #2
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d05b      	beq.n	8008fca <_strtol_l.constprop.0+0xf6>
 8008f12:	2b10      	cmp	r3, #16
 8008f14:	d109      	bne.n	8008f2a <_strtol_l.constprop.0+0x56>
 8008f16:	2c30      	cmp	r4, #48	; 0x30
 8008f18:	d107      	bne.n	8008f2a <_strtol_l.constprop.0+0x56>
 8008f1a:	782c      	ldrb	r4, [r5, #0]
 8008f1c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008f20:	2c58      	cmp	r4, #88	; 0x58
 8008f22:	d14d      	bne.n	8008fc0 <_strtol_l.constprop.0+0xec>
 8008f24:	786c      	ldrb	r4, [r5, #1]
 8008f26:	2310      	movs	r3, #16
 8008f28:	3502      	adds	r5, #2
 8008f2a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008f2e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f32:	f04f 0c00 	mov.w	ip, #0
 8008f36:	fbb8 f9f3 	udiv	r9, r8, r3
 8008f3a:	4666      	mov	r6, ip
 8008f3c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008f40:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008f44:	f1be 0f09 	cmp.w	lr, #9
 8008f48:	d816      	bhi.n	8008f78 <_strtol_l.constprop.0+0xa4>
 8008f4a:	4674      	mov	r4, lr
 8008f4c:	42a3      	cmp	r3, r4
 8008f4e:	dd24      	ble.n	8008f9a <_strtol_l.constprop.0+0xc6>
 8008f50:	f1bc 0f00 	cmp.w	ip, #0
 8008f54:	db1e      	blt.n	8008f94 <_strtol_l.constprop.0+0xc0>
 8008f56:	45b1      	cmp	r9, r6
 8008f58:	d31c      	bcc.n	8008f94 <_strtol_l.constprop.0+0xc0>
 8008f5a:	d101      	bne.n	8008f60 <_strtol_l.constprop.0+0x8c>
 8008f5c:	45a2      	cmp	sl, r4
 8008f5e:	db19      	blt.n	8008f94 <_strtol_l.constprop.0+0xc0>
 8008f60:	fb06 4603 	mla	r6, r6, r3, r4
 8008f64:	f04f 0c01 	mov.w	ip, #1
 8008f68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f6c:	e7e8      	b.n	8008f40 <_strtol_l.constprop.0+0x6c>
 8008f6e:	2c2b      	cmp	r4, #43	; 0x2b
 8008f70:	bf04      	itt	eq
 8008f72:	782c      	ldrbeq	r4, [r5, #0]
 8008f74:	1cb5      	addeq	r5, r6, #2
 8008f76:	e7ca      	b.n	8008f0e <_strtol_l.constprop.0+0x3a>
 8008f78:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008f7c:	f1be 0f19 	cmp.w	lr, #25
 8008f80:	d801      	bhi.n	8008f86 <_strtol_l.constprop.0+0xb2>
 8008f82:	3c37      	subs	r4, #55	; 0x37
 8008f84:	e7e2      	b.n	8008f4c <_strtol_l.constprop.0+0x78>
 8008f86:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008f8a:	f1be 0f19 	cmp.w	lr, #25
 8008f8e:	d804      	bhi.n	8008f9a <_strtol_l.constprop.0+0xc6>
 8008f90:	3c57      	subs	r4, #87	; 0x57
 8008f92:	e7db      	b.n	8008f4c <_strtol_l.constprop.0+0x78>
 8008f94:	f04f 3cff 	mov.w	ip, #4294967295
 8008f98:	e7e6      	b.n	8008f68 <_strtol_l.constprop.0+0x94>
 8008f9a:	f1bc 0f00 	cmp.w	ip, #0
 8008f9e:	da05      	bge.n	8008fac <_strtol_l.constprop.0+0xd8>
 8008fa0:	2322      	movs	r3, #34	; 0x22
 8008fa2:	6003      	str	r3, [r0, #0]
 8008fa4:	4646      	mov	r6, r8
 8008fa6:	b942      	cbnz	r2, 8008fba <_strtol_l.constprop.0+0xe6>
 8008fa8:	4630      	mov	r0, r6
 8008faa:	e79e      	b.n	8008eea <_strtol_l.constprop.0+0x16>
 8008fac:	b107      	cbz	r7, 8008fb0 <_strtol_l.constprop.0+0xdc>
 8008fae:	4276      	negs	r6, r6
 8008fb0:	2a00      	cmp	r2, #0
 8008fb2:	d0f9      	beq.n	8008fa8 <_strtol_l.constprop.0+0xd4>
 8008fb4:	f1bc 0f00 	cmp.w	ip, #0
 8008fb8:	d000      	beq.n	8008fbc <_strtol_l.constprop.0+0xe8>
 8008fba:	1e69      	subs	r1, r5, #1
 8008fbc:	6011      	str	r1, [r2, #0]
 8008fbe:	e7f3      	b.n	8008fa8 <_strtol_l.constprop.0+0xd4>
 8008fc0:	2430      	movs	r4, #48	; 0x30
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1b1      	bne.n	8008f2a <_strtol_l.constprop.0+0x56>
 8008fc6:	2308      	movs	r3, #8
 8008fc8:	e7af      	b.n	8008f2a <_strtol_l.constprop.0+0x56>
 8008fca:	2c30      	cmp	r4, #48	; 0x30
 8008fcc:	d0a5      	beq.n	8008f1a <_strtol_l.constprop.0+0x46>
 8008fce:	230a      	movs	r3, #10
 8008fd0:	e7ab      	b.n	8008f2a <_strtol_l.constprop.0+0x56>
 8008fd2:	bf00      	nop
 8008fd4:	0800b60d 	.word	0x0800b60d

08008fd8 <strtol>:
 8008fd8:	4613      	mov	r3, r2
 8008fda:	460a      	mov	r2, r1
 8008fdc:	4601      	mov	r1, r0
 8008fde:	4802      	ldr	r0, [pc, #8]	; (8008fe8 <strtol+0x10>)
 8008fe0:	6800      	ldr	r0, [r0, #0]
 8008fe2:	f7ff bf77 	b.w	8008ed4 <_strtol_l.constprop.0>
 8008fe6:	bf00      	nop
 8008fe8:	20000018 	.word	0x20000018

08008fec <quorem>:
 8008fec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff0:	6903      	ldr	r3, [r0, #16]
 8008ff2:	690c      	ldr	r4, [r1, #16]
 8008ff4:	42a3      	cmp	r3, r4
 8008ff6:	4607      	mov	r7, r0
 8008ff8:	f2c0 8081 	blt.w	80090fe <quorem+0x112>
 8008ffc:	3c01      	subs	r4, #1
 8008ffe:	f101 0814 	add.w	r8, r1, #20
 8009002:	f100 0514 	add.w	r5, r0, #20
 8009006:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800900a:	9301      	str	r3, [sp, #4]
 800900c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009010:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009014:	3301      	adds	r3, #1
 8009016:	429a      	cmp	r2, r3
 8009018:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800901c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009020:	fbb2 f6f3 	udiv	r6, r2, r3
 8009024:	d331      	bcc.n	800908a <quorem+0x9e>
 8009026:	f04f 0e00 	mov.w	lr, #0
 800902a:	4640      	mov	r0, r8
 800902c:	46ac      	mov	ip, r5
 800902e:	46f2      	mov	sl, lr
 8009030:	f850 2b04 	ldr.w	r2, [r0], #4
 8009034:	b293      	uxth	r3, r2
 8009036:	fb06 e303 	mla	r3, r6, r3, lr
 800903a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800903e:	b29b      	uxth	r3, r3
 8009040:	ebaa 0303 	sub.w	r3, sl, r3
 8009044:	f8dc a000 	ldr.w	sl, [ip]
 8009048:	0c12      	lsrs	r2, r2, #16
 800904a:	fa13 f38a 	uxtah	r3, r3, sl
 800904e:	fb06 e202 	mla	r2, r6, r2, lr
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	9b00      	ldr	r3, [sp, #0]
 8009056:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800905a:	b292      	uxth	r2, r2
 800905c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009060:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009064:	f8bd 3000 	ldrh.w	r3, [sp]
 8009068:	4581      	cmp	r9, r0
 800906a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800906e:	f84c 3b04 	str.w	r3, [ip], #4
 8009072:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009076:	d2db      	bcs.n	8009030 <quorem+0x44>
 8009078:	f855 300b 	ldr.w	r3, [r5, fp]
 800907c:	b92b      	cbnz	r3, 800908a <quorem+0x9e>
 800907e:	9b01      	ldr	r3, [sp, #4]
 8009080:	3b04      	subs	r3, #4
 8009082:	429d      	cmp	r5, r3
 8009084:	461a      	mov	r2, r3
 8009086:	d32e      	bcc.n	80090e6 <quorem+0xfa>
 8009088:	613c      	str	r4, [r7, #16]
 800908a:	4638      	mov	r0, r7
 800908c:	f001 f8c6 	bl	800a21c <__mcmp>
 8009090:	2800      	cmp	r0, #0
 8009092:	db24      	blt.n	80090de <quorem+0xf2>
 8009094:	3601      	adds	r6, #1
 8009096:	4628      	mov	r0, r5
 8009098:	f04f 0c00 	mov.w	ip, #0
 800909c:	f858 2b04 	ldr.w	r2, [r8], #4
 80090a0:	f8d0 e000 	ldr.w	lr, [r0]
 80090a4:	b293      	uxth	r3, r2
 80090a6:	ebac 0303 	sub.w	r3, ip, r3
 80090aa:	0c12      	lsrs	r2, r2, #16
 80090ac:	fa13 f38e 	uxtah	r3, r3, lr
 80090b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80090b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090be:	45c1      	cmp	r9, r8
 80090c0:	f840 3b04 	str.w	r3, [r0], #4
 80090c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80090c8:	d2e8      	bcs.n	800909c <quorem+0xb0>
 80090ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090d2:	b922      	cbnz	r2, 80090de <quorem+0xf2>
 80090d4:	3b04      	subs	r3, #4
 80090d6:	429d      	cmp	r5, r3
 80090d8:	461a      	mov	r2, r3
 80090da:	d30a      	bcc.n	80090f2 <quorem+0x106>
 80090dc:	613c      	str	r4, [r7, #16]
 80090de:	4630      	mov	r0, r6
 80090e0:	b003      	add	sp, #12
 80090e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e6:	6812      	ldr	r2, [r2, #0]
 80090e8:	3b04      	subs	r3, #4
 80090ea:	2a00      	cmp	r2, #0
 80090ec:	d1cc      	bne.n	8009088 <quorem+0x9c>
 80090ee:	3c01      	subs	r4, #1
 80090f0:	e7c7      	b.n	8009082 <quorem+0x96>
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	3b04      	subs	r3, #4
 80090f6:	2a00      	cmp	r2, #0
 80090f8:	d1f0      	bne.n	80090dc <quorem+0xf0>
 80090fa:	3c01      	subs	r4, #1
 80090fc:	e7eb      	b.n	80090d6 <quorem+0xea>
 80090fe:	2000      	movs	r0, #0
 8009100:	e7ee      	b.n	80090e0 <quorem+0xf4>
 8009102:	0000      	movs	r0, r0
 8009104:	0000      	movs	r0, r0
	...

08009108 <_dtoa_r>:
 8009108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	ed2d 8b04 	vpush	{d8-d9}
 8009110:	ec57 6b10 	vmov	r6, r7, d0
 8009114:	b093      	sub	sp, #76	; 0x4c
 8009116:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009118:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800911c:	9106      	str	r1, [sp, #24]
 800911e:	ee10 aa10 	vmov	sl, s0
 8009122:	4604      	mov	r4, r0
 8009124:	9209      	str	r2, [sp, #36]	; 0x24
 8009126:	930c      	str	r3, [sp, #48]	; 0x30
 8009128:	46bb      	mov	fp, r7
 800912a:	b975      	cbnz	r5, 800914a <_dtoa_r+0x42>
 800912c:	2010      	movs	r0, #16
 800912e:	f000 fddd 	bl	8009cec <malloc>
 8009132:	4602      	mov	r2, r0
 8009134:	6260      	str	r0, [r4, #36]	; 0x24
 8009136:	b920      	cbnz	r0, 8009142 <_dtoa_r+0x3a>
 8009138:	4ba7      	ldr	r3, [pc, #668]	; (80093d8 <_dtoa_r+0x2d0>)
 800913a:	21ea      	movs	r1, #234	; 0xea
 800913c:	48a7      	ldr	r0, [pc, #668]	; (80093dc <_dtoa_r+0x2d4>)
 800913e:	f001 fbd1 	bl	800a8e4 <__assert_func>
 8009142:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009146:	6005      	str	r5, [r0, #0]
 8009148:	60c5      	str	r5, [r0, #12]
 800914a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800914c:	6819      	ldr	r1, [r3, #0]
 800914e:	b151      	cbz	r1, 8009166 <_dtoa_r+0x5e>
 8009150:	685a      	ldr	r2, [r3, #4]
 8009152:	604a      	str	r2, [r1, #4]
 8009154:	2301      	movs	r3, #1
 8009156:	4093      	lsls	r3, r2
 8009158:	608b      	str	r3, [r1, #8]
 800915a:	4620      	mov	r0, r4
 800915c:	f000 fe1c 	bl	8009d98 <_Bfree>
 8009160:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]
 8009166:	1e3b      	subs	r3, r7, #0
 8009168:	bfaa      	itet	ge
 800916a:	2300      	movge	r3, #0
 800916c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009170:	f8c8 3000 	strge.w	r3, [r8]
 8009174:	4b9a      	ldr	r3, [pc, #616]	; (80093e0 <_dtoa_r+0x2d8>)
 8009176:	bfbc      	itt	lt
 8009178:	2201      	movlt	r2, #1
 800917a:	f8c8 2000 	strlt.w	r2, [r8]
 800917e:	ea33 030b 	bics.w	r3, r3, fp
 8009182:	d11b      	bne.n	80091bc <_dtoa_r+0xb4>
 8009184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009186:	f242 730f 	movw	r3, #9999	; 0x270f
 800918a:	6013      	str	r3, [r2, #0]
 800918c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009190:	4333      	orrs	r3, r6
 8009192:	f000 8592 	beq.w	8009cba <_dtoa_r+0xbb2>
 8009196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009198:	b963      	cbnz	r3, 80091b4 <_dtoa_r+0xac>
 800919a:	4b92      	ldr	r3, [pc, #584]	; (80093e4 <_dtoa_r+0x2dc>)
 800919c:	e022      	b.n	80091e4 <_dtoa_r+0xdc>
 800919e:	4b92      	ldr	r3, [pc, #584]	; (80093e8 <_dtoa_r+0x2e0>)
 80091a0:	9301      	str	r3, [sp, #4]
 80091a2:	3308      	adds	r3, #8
 80091a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80091a6:	6013      	str	r3, [r2, #0]
 80091a8:	9801      	ldr	r0, [sp, #4]
 80091aa:	b013      	add	sp, #76	; 0x4c
 80091ac:	ecbd 8b04 	vpop	{d8-d9}
 80091b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b4:	4b8b      	ldr	r3, [pc, #556]	; (80093e4 <_dtoa_r+0x2dc>)
 80091b6:	9301      	str	r3, [sp, #4]
 80091b8:	3303      	adds	r3, #3
 80091ba:	e7f3      	b.n	80091a4 <_dtoa_r+0x9c>
 80091bc:	2200      	movs	r2, #0
 80091be:	2300      	movs	r3, #0
 80091c0:	4650      	mov	r0, sl
 80091c2:	4659      	mov	r1, fp
 80091c4:	f7f7 fc88 	bl	8000ad8 <__aeabi_dcmpeq>
 80091c8:	ec4b ab19 	vmov	d9, sl, fp
 80091cc:	4680      	mov	r8, r0
 80091ce:	b158      	cbz	r0, 80091e8 <_dtoa_r+0xe0>
 80091d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091d2:	2301      	movs	r3, #1
 80091d4:	6013      	str	r3, [r2, #0]
 80091d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f000 856b 	beq.w	8009cb4 <_dtoa_r+0xbac>
 80091de:	4883      	ldr	r0, [pc, #524]	; (80093ec <_dtoa_r+0x2e4>)
 80091e0:	6018      	str	r0, [r3, #0]
 80091e2:	1e43      	subs	r3, r0, #1
 80091e4:	9301      	str	r3, [sp, #4]
 80091e6:	e7df      	b.n	80091a8 <_dtoa_r+0xa0>
 80091e8:	ec4b ab10 	vmov	d0, sl, fp
 80091ec:	aa10      	add	r2, sp, #64	; 0x40
 80091ee:	a911      	add	r1, sp, #68	; 0x44
 80091f0:	4620      	mov	r0, r4
 80091f2:	f001 f8b9 	bl	800a368 <__d2b>
 80091f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80091fa:	ee08 0a10 	vmov	s16, r0
 80091fe:	2d00      	cmp	r5, #0
 8009200:	f000 8084 	beq.w	800930c <_dtoa_r+0x204>
 8009204:	ee19 3a90 	vmov	r3, s19
 8009208:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800920c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009210:	4656      	mov	r6, sl
 8009212:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009216:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800921a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800921e:	4b74      	ldr	r3, [pc, #464]	; (80093f0 <_dtoa_r+0x2e8>)
 8009220:	2200      	movs	r2, #0
 8009222:	4630      	mov	r0, r6
 8009224:	4639      	mov	r1, r7
 8009226:	f7f7 f837 	bl	8000298 <__aeabi_dsub>
 800922a:	a365      	add	r3, pc, #404	; (adr r3, 80093c0 <_dtoa_r+0x2b8>)
 800922c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009230:	f7f7 f9ea 	bl	8000608 <__aeabi_dmul>
 8009234:	a364      	add	r3, pc, #400	; (adr r3, 80093c8 <_dtoa_r+0x2c0>)
 8009236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923a:	f7f7 f82f 	bl	800029c <__adddf3>
 800923e:	4606      	mov	r6, r0
 8009240:	4628      	mov	r0, r5
 8009242:	460f      	mov	r7, r1
 8009244:	f7f7 f976 	bl	8000534 <__aeabi_i2d>
 8009248:	a361      	add	r3, pc, #388	; (adr r3, 80093d0 <_dtoa_r+0x2c8>)
 800924a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924e:	f7f7 f9db 	bl	8000608 <__aeabi_dmul>
 8009252:	4602      	mov	r2, r0
 8009254:	460b      	mov	r3, r1
 8009256:	4630      	mov	r0, r6
 8009258:	4639      	mov	r1, r7
 800925a:	f7f7 f81f 	bl	800029c <__adddf3>
 800925e:	4606      	mov	r6, r0
 8009260:	460f      	mov	r7, r1
 8009262:	f7f7 fc81 	bl	8000b68 <__aeabi_d2iz>
 8009266:	2200      	movs	r2, #0
 8009268:	9000      	str	r0, [sp, #0]
 800926a:	2300      	movs	r3, #0
 800926c:	4630      	mov	r0, r6
 800926e:	4639      	mov	r1, r7
 8009270:	f7f7 fc3c 	bl	8000aec <__aeabi_dcmplt>
 8009274:	b150      	cbz	r0, 800928c <_dtoa_r+0x184>
 8009276:	9800      	ldr	r0, [sp, #0]
 8009278:	f7f7 f95c 	bl	8000534 <__aeabi_i2d>
 800927c:	4632      	mov	r2, r6
 800927e:	463b      	mov	r3, r7
 8009280:	f7f7 fc2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009284:	b910      	cbnz	r0, 800928c <_dtoa_r+0x184>
 8009286:	9b00      	ldr	r3, [sp, #0]
 8009288:	3b01      	subs	r3, #1
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	9b00      	ldr	r3, [sp, #0]
 800928e:	2b16      	cmp	r3, #22
 8009290:	d85a      	bhi.n	8009348 <_dtoa_r+0x240>
 8009292:	9a00      	ldr	r2, [sp, #0]
 8009294:	4b57      	ldr	r3, [pc, #348]	; (80093f4 <_dtoa_r+0x2ec>)
 8009296:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929e:	ec51 0b19 	vmov	r0, r1, d9
 80092a2:	f7f7 fc23 	bl	8000aec <__aeabi_dcmplt>
 80092a6:	2800      	cmp	r0, #0
 80092a8:	d050      	beq.n	800934c <_dtoa_r+0x244>
 80092aa:	9b00      	ldr	r3, [sp, #0]
 80092ac:	3b01      	subs	r3, #1
 80092ae:	9300      	str	r3, [sp, #0]
 80092b0:	2300      	movs	r3, #0
 80092b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80092b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092b6:	1b5d      	subs	r5, r3, r5
 80092b8:	1e6b      	subs	r3, r5, #1
 80092ba:	9305      	str	r3, [sp, #20]
 80092bc:	bf45      	ittet	mi
 80092be:	f1c5 0301 	rsbmi	r3, r5, #1
 80092c2:	9304      	strmi	r3, [sp, #16]
 80092c4:	2300      	movpl	r3, #0
 80092c6:	2300      	movmi	r3, #0
 80092c8:	bf4c      	ite	mi
 80092ca:	9305      	strmi	r3, [sp, #20]
 80092cc:	9304      	strpl	r3, [sp, #16]
 80092ce:	9b00      	ldr	r3, [sp, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	db3d      	blt.n	8009350 <_dtoa_r+0x248>
 80092d4:	9b05      	ldr	r3, [sp, #20]
 80092d6:	9a00      	ldr	r2, [sp, #0]
 80092d8:	920a      	str	r2, [sp, #40]	; 0x28
 80092da:	4413      	add	r3, r2
 80092dc:	9305      	str	r3, [sp, #20]
 80092de:	2300      	movs	r3, #0
 80092e0:	9307      	str	r3, [sp, #28]
 80092e2:	9b06      	ldr	r3, [sp, #24]
 80092e4:	2b09      	cmp	r3, #9
 80092e6:	f200 8089 	bhi.w	80093fc <_dtoa_r+0x2f4>
 80092ea:	2b05      	cmp	r3, #5
 80092ec:	bfc4      	itt	gt
 80092ee:	3b04      	subgt	r3, #4
 80092f0:	9306      	strgt	r3, [sp, #24]
 80092f2:	9b06      	ldr	r3, [sp, #24]
 80092f4:	f1a3 0302 	sub.w	r3, r3, #2
 80092f8:	bfcc      	ite	gt
 80092fa:	2500      	movgt	r5, #0
 80092fc:	2501      	movle	r5, #1
 80092fe:	2b03      	cmp	r3, #3
 8009300:	f200 8087 	bhi.w	8009412 <_dtoa_r+0x30a>
 8009304:	e8df f003 	tbb	[pc, r3]
 8009308:	59383a2d 	.word	0x59383a2d
 800930c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009310:	441d      	add	r5, r3
 8009312:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009316:	2b20      	cmp	r3, #32
 8009318:	bfc1      	itttt	gt
 800931a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800931e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009322:	fa0b f303 	lslgt.w	r3, fp, r3
 8009326:	fa26 f000 	lsrgt.w	r0, r6, r0
 800932a:	bfda      	itte	le
 800932c:	f1c3 0320 	rsble	r3, r3, #32
 8009330:	fa06 f003 	lslle.w	r0, r6, r3
 8009334:	4318      	orrgt	r0, r3
 8009336:	f7f7 f8ed 	bl	8000514 <__aeabi_ui2d>
 800933a:	2301      	movs	r3, #1
 800933c:	4606      	mov	r6, r0
 800933e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009342:	3d01      	subs	r5, #1
 8009344:	930e      	str	r3, [sp, #56]	; 0x38
 8009346:	e76a      	b.n	800921e <_dtoa_r+0x116>
 8009348:	2301      	movs	r3, #1
 800934a:	e7b2      	b.n	80092b2 <_dtoa_r+0x1aa>
 800934c:	900b      	str	r0, [sp, #44]	; 0x2c
 800934e:	e7b1      	b.n	80092b4 <_dtoa_r+0x1ac>
 8009350:	9b04      	ldr	r3, [sp, #16]
 8009352:	9a00      	ldr	r2, [sp, #0]
 8009354:	1a9b      	subs	r3, r3, r2
 8009356:	9304      	str	r3, [sp, #16]
 8009358:	4253      	negs	r3, r2
 800935a:	9307      	str	r3, [sp, #28]
 800935c:	2300      	movs	r3, #0
 800935e:	930a      	str	r3, [sp, #40]	; 0x28
 8009360:	e7bf      	b.n	80092e2 <_dtoa_r+0x1da>
 8009362:	2300      	movs	r3, #0
 8009364:	9308      	str	r3, [sp, #32]
 8009366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009368:	2b00      	cmp	r3, #0
 800936a:	dc55      	bgt.n	8009418 <_dtoa_r+0x310>
 800936c:	2301      	movs	r3, #1
 800936e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009372:	461a      	mov	r2, r3
 8009374:	9209      	str	r2, [sp, #36]	; 0x24
 8009376:	e00c      	b.n	8009392 <_dtoa_r+0x28a>
 8009378:	2301      	movs	r3, #1
 800937a:	e7f3      	b.n	8009364 <_dtoa_r+0x25c>
 800937c:	2300      	movs	r3, #0
 800937e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009380:	9308      	str	r3, [sp, #32]
 8009382:	9b00      	ldr	r3, [sp, #0]
 8009384:	4413      	add	r3, r2
 8009386:	9302      	str	r3, [sp, #8]
 8009388:	3301      	adds	r3, #1
 800938a:	2b01      	cmp	r3, #1
 800938c:	9303      	str	r3, [sp, #12]
 800938e:	bfb8      	it	lt
 8009390:	2301      	movlt	r3, #1
 8009392:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009394:	2200      	movs	r2, #0
 8009396:	6042      	str	r2, [r0, #4]
 8009398:	2204      	movs	r2, #4
 800939a:	f102 0614 	add.w	r6, r2, #20
 800939e:	429e      	cmp	r6, r3
 80093a0:	6841      	ldr	r1, [r0, #4]
 80093a2:	d93d      	bls.n	8009420 <_dtoa_r+0x318>
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 fcb7 	bl	8009d18 <_Balloc>
 80093aa:	9001      	str	r0, [sp, #4]
 80093ac:	2800      	cmp	r0, #0
 80093ae:	d13b      	bne.n	8009428 <_dtoa_r+0x320>
 80093b0:	4b11      	ldr	r3, [pc, #68]	; (80093f8 <_dtoa_r+0x2f0>)
 80093b2:	4602      	mov	r2, r0
 80093b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80093b8:	e6c0      	b.n	800913c <_dtoa_r+0x34>
 80093ba:	2301      	movs	r3, #1
 80093bc:	e7df      	b.n	800937e <_dtoa_r+0x276>
 80093be:	bf00      	nop
 80093c0:	636f4361 	.word	0x636f4361
 80093c4:	3fd287a7 	.word	0x3fd287a7
 80093c8:	8b60c8b3 	.word	0x8b60c8b3
 80093cc:	3fc68a28 	.word	0x3fc68a28
 80093d0:	509f79fb 	.word	0x509f79fb
 80093d4:	3fd34413 	.word	0x3fd34413
 80093d8:	0800b71a 	.word	0x0800b71a
 80093dc:	0800b731 	.word	0x0800b731
 80093e0:	7ff00000 	.word	0x7ff00000
 80093e4:	0800b716 	.word	0x0800b716
 80093e8:	0800b70d 	.word	0x0800b70d
 80093ec:	0800b5e9 	.word	0x0800b5e9
 80093f0:	3ff80000 	.word	0x3ff80000
 80093f4:	0800b828 	.word	0x0800b828
 80093f8:	0800b78c 	.word	0x0800b78c
 80093fc:	2501      	movs	r5, #1
 80093fe:	2300      	movs	r3, #0
 8009400:	9306      	str	r3, [sp, #24]
 8009402:	9508      	str	r5, [sp, #32]
 8009404:	f04f 33ff 	mov.w	r3, #4294967295
 8009408:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800940c:	2200      	movs	r2, #0
 800940e:	2312      	movs	r3, #18
 8009410:	e7b0      	b.n	8009374 <_dtoa_r+0x26c>
 8009412:	2301      	movs	r3, #1
 8009414:	9308      	str	r3, [sp, #32]
 8009416:	e7f5      	b.n	8009404 <_dtoa_r+0x2fc>
 8009418:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800941a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800941e:	e7b8      	b.n	8009392 <_dtoa_r+0x28a>
 8009420:	3101      	adds	r1, #1
 8009422:	6041      	str	r1, [r0, #4]
 8009424:	0052      	lsls	r2, r2, #1
 8009426:	e7b8      	b.n	800939a <_dtoa_r+0x292>
 8009428:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800942a:	9a01      	ldr	r2, [sp, #4]
 800942c:	601a      	str	r2, [r3, #0]
 800942e:	9b03      	ldr	r3, [sp, #12]
 8009430:	2b0e      	cmp	r3, #14
 8009432:	f200 809d 	bhi.w	8009570 <_dtoa_r+0x468>
 8009436:	2d00      	cmp	r5, #0
 8009438:	f000 809a 	beq.w	8009570 <_dtoa_r+0x468>
 800943c:	9b00      	ldr	r3, [sp, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	dd32      	ble.n	80094a8 <_dtoa_r+0x3a0>
 8009442:	4ab7      	ldr	r2, [pc, #732]	; (8009720 <_dtoa_r+0x618>)
 8009444:	f003 030f 	and.w	r3, r3, #15
 8009448:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800944c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009450:	9b00      	ldr	r3, [sp, #0]
 8009452:	05d8      	lsls	r0, r3, #23
 8009454:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009458:	d516      	bpl.n	8009488 <_dtoa_r+0x380>
 800945a:	4bb2      	ldr	r3, [pc, #712]	; (8009724 <_dtoa_r+0x61c>)
 800945c:	ec51 0b19 	vmov	r0, r1, d9
 8009460:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009464:	f7f7 f9fa 	bl	800085c <__aeabi_ddiv>
 8009468:	f007 070f 	and.w	r7, r7, #15
 800946c:	4682      	mov	sl, r0
 800946e:	468b      	mov	fp, r1
 8009470:	2503      	movs	r5, #3
 8009472:	4eac      	ldr	r6, [pc, #688]	; (8009724 <_dtoa_r+0x61c>)
 8009474:	b957      	cbnz	r7, 800948c <_dtoa_r+0x384>
 8009476:	4642      	mov	r2, r8
 8009478:	464b      	mov	r3, r9
 800947a:	4650      	mov	r0, sl
 800947c:	4659      	mov	r1, fp
 800947e:	f7f7 f9ed 	bl	800085c <__aeabi_ddiv>
 8009482:	4682      	mov	sl, r0
 8009484:	468b      	mov	fp, r1
 8009486:	e028      	b.n	80094da <_dtoa_r+0x3d2>
 8009488:	2502      	movs	r5, #2
 800948a:	e7f2      	b.n	8009472 <_dtoa_r+0x36a>
 800948c:	07f9      	lsls	r1, r7, #31
 800948e:	d508      	bpl.n	80094a2 <_dtoa_r+0x39a>
 8009490:	4640      	mov	r0, r8
 8009492:	4649      	mov	r1, r9
 8009494:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009498:	f7f7 f8b6 	bl	8000608 <__aeabi_dmul>
 800949c:	3501      	adds	r5, #1
 800949e:	4680      	mov	r8, r0
 80094a0:	4689      	mov	r9, r1
 80094a2:	107f      	asrs	r7, r7, #1
 80094a4:	3608      	adds	r6, #8
 80094a6:	e7e5      	b.n	8009474 <_dtoa_r+0x36c>
 80094a8:	f000 809b 	beq.w	80095e2 <_dtoa_r+0x4da>
 80094ac:	9b00      	ldr	r3, [sp, #0]
 80094ae:	4f9d      	ldr	r7, [pc, #628]	; (8009724 <_dtoa_r+0x61c>)
 80094b0:	425e      	negs	r6, r3
 80094b2:	4b9b      	ldr	r3, [pc, #620]	; (8009720 <_dtoa_r+0x618>)
 80094b4:	f006 020f 	and.w	r2, r6, #15
 80094b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c0:	ec51 0b19 	vmov	r0, r1, d9
 80094c4:	f7f7 f8a0 	bl	8000608 <__aeabi_dmul>
 80094c8:	1136      	asrs	r6, r6, #4
 80094ca:	4682      	mov	sl, r0
 80094cc:	468b      	mov	fp, r1
 80094ce:	2300      	movs	r3, #0
 80094d0:	2502      	movs	r5, #2
 80094d2:	2e00      	cmp	r6, #0
 80094d4:	d17a      	bne.n	80095cc <_dtoa_r+0x4c4>
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1d3      	bne.n	8009482 <_dtoa_r+0x37a>
 80094da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094dc:	2b00      	cmp	r3, #0
 80094de:	f000 8082 	beq.w	80095e6 <_dtoa_r+0x4de>
 80094e2:	4b91      	ldr	r3, [pc, #580]	; (8009728 <_dtoa_r+0x620>)
 80094e4:	2200      	movs	r2, #0
 80094e6:	4650      	mov	r0, sl
 80094e8:	4659      	mov	r1, fp
 80094ea:	f7f7 faff 	bl	8000aec <__aeabi_dcmplt>
 80094ee:	2800      	cmp	r0, #0
 80094f0:	d079      	beq.n	80095e6 <_dtoa_r+0x4de>
 80094f2:	9b03      	ldr	r3, [sp, #12]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d076      	beq.n	80095e6 <_dtoa_r+0x4de>
 80094f8:	9b02      	ldr	r3, [sp, #8]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	dd36      	ble.n	800956c <_dtoa_r+0x464>
 80094fe:	9b00      	ldr	r3, [sp, #0]
 8009500:	4650      	mov	r0, sl
 8009502:	4659      	mov	r1, fp
 8009504:	1e5f      	subs	r7, r3, #1
 8009506:	2200      	movs	r2, #0
 8009508:	4b88      	ldr	r3, [pc, #544]	; (800972c <_dtoa_r+0x624>)
 800950a:	f7f7 f87d 	bl	8000608 <__aeabi_dmul>
 800950e:	9e02      	ldr	r6, [sp, #8]
 8009510:	4682      	mov	sl, r0
 8009512:	468b      	mov	fp, r1
 8009514:	3501      	adds	r5, #1
 8009516:	4628      	mov	r0, r5
 8009518:	f7f7 f80c 	bl	8000534 <__aeabi_i2d>
 800951c:	4652      	mov	r2, sl
 800951e:	465b      	mov	r3, fp
 8009520:	f7f7 f872 	bl	8000608 <__aeabi_dmul>
 8009524:	4b82      	ldr	r3, [pc, #520]	; (8009730 <_dtoa_r+0x628>)
 8009526:	2200      	movs	r2, #0
 8009528:	f7f6 feb8 	bl	800029c <__adddf3>
 800952c:	46d0      	mov	r8, sl
 800952e:	46d9      	mov	r9, fp
 8009530:	4682      	mov	sl, r0
 8009532:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009536:	2e00      	cmp	r6, #0
 8009538:	d158      	bne.n	80095ec <_dtoa_r+0x4e4>
 800953a:	4b7e      	ldr	r3, [pc, #504]	; (8009734 <_dtoa_r+0x62c>)
 800953c:	2200      	movs	r2, #0
 800953e:	4640      	mov	r0, r8
 8009540:	4649      	mov	r1, r9
 8009542:	f7f6 fea9 	bl	8000298 <__aeabi_dsub>
 8009546:	4652      	mov	r2, sl
 8009548:	465b      	mov	r3, fp
 800954a:	4680      	mov	r8, r0
 800954c:	4689      	mov	r9, r1
 800954e:	f7f7 faeb 	bl	8000b28 <__aeabi_dcmpgt>
 8009552:	2800      	cmp	r0, #0
 8009554:	f040 8295 	bne.w	8009a82 <_dtoa_r+0x97a>
 8009558:	4652      	mov	r2, sl
 800955a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800955e:	4640      	mov	r0, r8
 8009560:	4649      	mov	r1, r9
 8009562:	f7f7 fac3 	bl	8000aec <__aeabi_dcmplt>
 8009566:	2800      	cmp	r0, #0
 8009568:	f040 8289 	bne.w	8009a7e <_dtoa_r+0x976>
 800956c:	ec5b ab19 	vmov	sl, fp, d9
 8009570:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009572:	2b00      	cmp	r3, #0
 8009574:	f2c0 8148 	blt.w	8009808 <_dtoa_r+0x700>
 8009578:	9a00      	ldr	r2, [sp, #0]
 800957a:	2a0e      	cmp	r2, #14
 800957c:	f300 8144 	bgt.w	8009808 <_dtoa_r+0x700>
 8009580:	4b67      	ldr	r3, [pc, #412]	; (8009720 <_dtoa_r+0x618>)
 8009582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009586:	e9d3 8900 	ldrd	r8, r9, [r3]
 800958a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800958c:	2b00      	cmp	r3, #0
 800958e:	f280 80d5 	bge.w	800973c <_dtoa_r+0x634>
 8009592:	9b03      	ldr	r3, [sp, #12]
 8009594:	2b00      	cmp	r3, #0
 8009596:	f300 80d1 	bgt.w	800973c <_dtoa_r+0x634>
 800959a:	f040 826f 	bne.w	8009a7c <_dtoa_r+0x974>
 800959e:	4b65      	ldr	r3, [pc, #404]	; (8009734 <_dtoa_r+0x62c>)
 80095a0:	2200      	movs	r2, #0
 80095a2:	4640      	mov	r0, r8
 80095a4:	4649      	mov	r1, r9
 80095a6:	f7f7 f82f 	bl	8000608 <__aeabi_dmul>
 80095aa:	4652      	mov	r2, sl
 80095ac:	465b      	mov	r3, fp
 80095ae:	f7f7 fab1 	bl	8000b14 <__aeabi_dcmpge>
 80095b2:	9e03      	ldr	r6, [sp, #12]
 80095b4:	4637      	mov	r7, r6
 80095b6:	2800      	cmp	r0, #0
 80095b8:	f040 8245 	bne.w	8009a46 <_dtoa_r+0x93e>
 80095bc:	9d01      	ldr	r5, [sp, #4]
 80095be:	2331      	movs	r3, #49	; 0x31
 80095c0:	f805 3b01 	strb.w	r3, [r5], #1
 80095c4:	9b00      	ldr	r3, [sp, #0]
 80095c6:	3301      	adds	r3, #1
 80095c8:	9300      	str	r3, [sp, #0]
 80095ca:	e240      	b.n	8009a4e <_dtoa_r+0x946>
 80095cc:	07f2      	lsls	r2, r6, #31
 80095ce:	d505      	bpl.n	80095dc <_dtoa_r+0x4d4>
 80095d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095d4:	f7f7 f818 	bl	8000608 <__aeabi_dmul>
 80095d8:	3501      	adds	r5, #1
 80095da:	2301      	movs	r3, #1
 80095dc:	1076      	asrs	r6, r6, #1
 80095de:	3708      	adds	r7, #8
 80095e0:	e777      	b.n	80094d2 <_dtoa_r+0x3ca>
 80095e2:	2502      	movs	r5, #2
 80095e4:	e779      	b.n	80094da <_dtoa_r+0x3d2>
 80095e6:	9f00      	ldr	r7, [sp, #0]
 80095e8:	9e03      	ldr	r6, [sp, #12]
 80095ea:	e794      	b.n	8009516 <_dtoa_r+0x40e>
 80095ec:	9901      	ldr	r1, [sp, #4]
 80095ee:	4b4c      	ldr	r3, [pc, #304]	; (8009720 <_dtoa_r+0x618>)
 80095f0:	4431      	add	r1, r6
 80095f2:	910d      	str	r1, [sp, #52]	; 0x34
 80095f4:	9908      	ldr	r1, [sp, #32]
 80095f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80095fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80095fe:	2900      	cmp	r1, #0
 8009600:	d043      	beq.n	800968a <_dtoa_r+0x582>
 8009602:	494d      	ldr	r1, [pc, #308]	; (8009738 <_dtoa_r+0x630>)
 8009604:	2000      	movs	r0, #0
 8009606:	f7f7 f929 	bl	800085c <__aeabi_ddiv>
 800960a:	4652      	mov	r2, sl
 800960c:	465b      	mov	r3, fp
 800960e:	f7f6 fe43 	bl	8000298 <__aeabi_dsub>
 8009612:	9d01      	ldr	r5, [sp, #4]
 8009614:	4682      	mov	sl, r0
 8009616:	468b      	mov	fp, r1
 8009618:	4649      	mov	r1, r9
 800961a:	4640      	mov	r0, r8
 800961c:	f7f7 faa4 	bl	8000b68 <__aeabi_d2iz>
 8009620:	4606      	mov	r6, r0
 8009622:	f7f6 ff87 	bl	8000534 <__aeabi_i2d>
 8009626:	4602      	mov	r2, r0
 8009628:	460b      	mov	r3, r1
 800962a:	4640      	mov	r0, r8
 800962c:	4649      	mov	r1, r9
 800962e:	f7f6 fe33 	bl	8000298 <__aeabi_dsub>
 8009632:	3630      	adds	r6, #48	; 0x30
 8009634:	f805 6b01 	strb.w	r6, [r5], #1
 8009638:	4652      	mov	r2, sl
 800963a:	465b      	mov	r3, fp
 800963c:	4680      	mov	r8, r0
 800963e:	4689      	mov	r9, r1
 8009640:	f7f7 fa54 	bl	8000aec <__aeabi_dcmplt>
 8009644:	2800      	cmp	r0, #0
 8009646:	d163      	bne.n	8009710 <_dtoa_r+0x608>
 8009648:	4642      	mov	r2, r8
 800964a:	464b      	mov	r3, r9
 800964c:	4936      	ldr	r1, [pc, #216]	; (8009728 <_dtoa_r+0x620>)
 800964e:	2000      	movs	r0, #0
 8009650:	f7f6 fe22 	bl	8000298 <__aeabi_dsub>
 8009654:	4652      	mov	r2, sl
 8009656:	465b      	mov	r3, fp
 8009658:	f7f7 fa48 	bl	8000aec <__aeabi_dcmplt>
 800965c:	2800      	cmp	r0, #0
 800965e:	f040 80b5 	bne.w	80097cc <_dtoa_r+0x6c4>
 8009662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009664:	429d      	cmp	r5, r3
 8009666:	d081      	beq.n	800956c <_dtoa_r+0x464>
 8009668:	4b30      	ldr	r3, [pc, #192]	; (800972c <_dtoa_r+0x624>)
 800966a:	2200      	movs	r2, #0
 800966c:	4650      	mov	r0, sl
 800966e:	4659      	mov	r1, fp
 8009670:	f7f6 ffca 	bl	8000608 <__aeabi_dmul>
 8009674:	4b2d      	ldr	r3, [pc, #180]	; (800972c <_dtoa_r+0x624>)
 8009676:	4682      	mov	sl, r0
 8009678:	468b      	mov	fp, r1
 800967a:	4640      	mov	r0, r8
 800967c:	4649      	mov	r1, r9
 800967e:	2200      	movs	r2, #0
 8009680:	f7f6 ffc2 	bl	8000608 <__aeabi_dmul>
 8009684:	4680      	mov	r8, r0
 8009686:	4689      	mov	r9, r1
 8009688:	e7c6      	b.n	8009618 <_dtoa_r+0x510>
 800968a:	4650      	mov	r0, sl
 800968c:	4659      	mov	r1, fp
 800968e:	f7f6 ffbb 	bl	8000608 <__aeabi_dmul>
 8009692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009694:	9d01      	ldr	r5, [sp, #4]
 8009696:	930f      	str	r3, [sp, #60]	; 0x3c
 8009698:	4682      	mov	sl, r0
 800969a:	468b      	mov	fp, r1
 800969c:	4649      	mov	r1, r9
 800969e:	4640      	mov	r0, r8
 80096a0:	f7f7 fa62 	bl	8000b68 <__aeabi_d2iz>
 80096a4:	4606      	mov	r6, r0
 80096a6:	f7f6 ff45 	bl	8000534 <__aeabi_i2d>
 80096aa:	3630      	adds	r6, #48	; 0x30
 80096ac:	4602      	mov	r2, r0
 80096ae:	460b      	mov	r3, r1
 80096b0:	4640      	mov	r0, r8
 80096b2:	4649      	mov	r1, r9
 80096b4:	f7f6 fdf0 	bl	8000298 <__aeabi_dsub>
 80096b8:	f805 6b01 	strb.w	r6, [r5], #1
 80096bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096be:	429d      	cmp	r5, r3
 80096c0:	4680      	mov	r8, r0
 80096c2:	4689      	mov	r9, r1
 80096c4:	f04f 0200 	mov.w	r2, #0
 80096c8:	d124      	bne.n	8009714 <_dtoa_r+0x60c>
 80096ca:	4b1b      	ldr	r3, [pc, #108]	; (8009738 <_dtoa_r+0x630>)
 80096cc:	4650      	mov	r0, sl
 80096ce:	4659      	mov	r1, fp
 80096d0:	f7f6 fde4 	bl	800029c <__adddf3>
 80096d4:	4602      	mov	r2, r0
 80096d6:	460b      	mov	r3, r1
 80096d8:	4640      	mov	r0, r8
 80096da:	4649      	mov	r1, r9
 80096dc:	f7f7 fa24 	bl	8000b28 <__aeabi_dcmpgt>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d173      	bne.n	80097cc <_dtoa_r+0x6c4>
 80096e4:	4652      	mov	r2, sl
 80096e6:	465b      	mov	r3, fp
 80096e8:	4913      	ldr	r1, [pc, #76]	; (8009738 <_dtoa_r+0x630>)
 80096ea:	2000      	movs	r0, #0
 80096ec:	f7f6 fdd4 	bl	8000298 <__aeabi_dsub>
 80096f0:	4602      	mov	r2, r0
 80096f2:	460b      	mov	r3, r1
 80096f4:	4640      	mov	r0, r8
 80096f6:	4649      	mov	r1, r9
 80096f8:	f7f7 f9f8 	bl	8000aec <__aeabi_dcmplt>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	f43f af35 	beq.w	800956c <_dtoa_r+0x464>
 8009702:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009704:	1e6b      	subs	r3, r5, #1
 8009706:	930f      	str	r3, [sp, #60]	; 0x3c
 8009708:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800970c:	2b30      	cmp	r3, #48	; 0x30
 800970e:	d0f8      	beq.n	8009702 <_dtoa_r+0x5fa>
 8009710:	9700      	str	r7, [sp, #0]
 8009712:	e049      	b.n	80097a8 <_dtoa_r+0x6a0>
 8009714:	4b05      	ldr	r3, [pc, #20]	; (800972c <_dtoa_r+0x624>)
 8009716:	f7f6 ff77 	bl	8000608 <__aeabi_dmul>
 800971a:	4680      	mov	r8, r0
 800971c:	4689      	mov	r9, r1
 800971e:	e7bd      	b.n	800969c <_dtoa_r+0x594>
 8009720:	0800b828 	.word	0x0800b828
 8009724:	0800b800 	.word	0x0800b800
 8009728:	3ff00000 	.word	0x3ff00000
 800972c:	40240000 	.word	0x40240000
 8009730:	401c0000 	.word	0x401c0000
 8009734:	40140000 	.word	0x40140000
 8009738:	3fe00000 	.word	0x3fe00000
 800973c:	9d01      	ldr	r5, [sp, #4]
 800973e:	4656      	mov	r6, sl
 8009740:	465f      	mov	r7, fp
 8009742:	4642      	mov	r2, r8
 8009744:	464b      	mov	r3, r9
 8009746:	4630      	mov	r0, r6
 8009748:	4639      	mov	r1, r7
 800974a:	f7f7 f887 	bl	800085c <__aeabi_ddiv>
 800974e:	f7f7 fa0b 	bl	8000b68 <__aeabi_d2iz>
 8009752:	4682      	mov	sl, r0
 8009754:	f7f6 feee 	bl	8000534 <__aeabi_i2d>
 8009758:	4642      	mov	r2, r8
 800975a:	464b      	mov	r3, r9
 800975c:	f7f6 ff54 	bl	8000608 <__aeabi_dmul>
 8009760:	4602      	mov	r2, r0
 8009762:	460b      	mov	r3, r1
 8009764:	4630      	mov	r0, r6
 8009766:	4639      	mov	r1, r7
 8009768:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800976c:	f7f6 fd94 	bl	8000298 <__aeabi_dsub>
 8009770:	f805 6b01 	strb.w	r6, [r5], #1
 8009774:	9e01      	ldr	r6, [sp, #4]
 8009776:	9f03      	ldr	r7, [sp, #12]
 8009778:	1bae      	subs	r6, r5, r6
 800977a:	42b7      	cmp	r7, r6
 800977c:	4602      	mov	r2, r0
 800977e:	460b      	mov	r3, r1
 8009780:	d135      	bne.n	80097ee <_dtoa_r+0x6e6>
 8009782:	f7f6 fd8b 	bl	800029c <__adddf3>
 8009786:	4642      	mov	r2, r8
 8009788:	464b      	mov	r3, r9
 800978a:	4606      	mov	r6, r0
 800978c:	460f      	mov	r7, r1
 800978e:	f7f7 f9cb 	bl	8000b28 <__aeabi_dcmpgt>
 8009792:	b9d0      	cbnz	r0, 80097ca <_dtoa_r+0x6c2>
 8009794:	4642      	mov	r2, r8
 8009796:	464b      	mov	r3, r9
 8009798:	4630      	mov	r0, r6
 800979a:	4639      	mov	r1, r7
 800979c:	f7f7 f99c 	bl	8000ad8 <__aeabi_dcmpeq>
 80097a0:	b110      	cbz	r0, 80097a8 <_dtoa_r+0x6a0>
 80097a2:	f01a 0f01 	tst.w	sl, #1
 80097a6:	d110      	bne.n	80097ca <_dtoa_r+0x6c2>
 80097a8:	4620      	mov	r0, r4
 80097aa:	ee18 1a10 	vmov	r1, s16
 80097ae:	f000 faf3 	bl	8009d98 <_Bfree>
 80097b2:	2300      	movs	r3, #0
 80097b4:	9800      	ldr	r0, [sp, #0]
 80097b6:	702b      	strb	r3, [r5, #0]
 80097b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097ba:	3001      	adds	r0, #1
 80097bc:	6018      	str	r0, [r3, #0]
 80097be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f43f acf1 	beq.w	80091a8 <_dtoa_r+0xa0>
 80097c6:	601d      	str	r5, [r3, #0]
 80097c8:	e4ee      	b.n	80091a8 <_dtoa_r+0xa0>
 80097ca:	9f00      	ldr	r7, [sp, #0]
 80097cc:	462b      	mov	r3, r5
 80097ce:	461d      	mov	r5, r3
 80097d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097d4:	2a39      	cmp	r2, #57	; 0x39
 80097d6:	d106      	bne.n	80097e6 <_dtoa_r+0x6de>
 80097d8:	9a01      	ldr	r2, [sp, #4]
 80097da:	429a      	cmp	r2, r3
 80097dc:	d1f7      	bne.n	80097ce <_dtoa_r+0x6c6>
 80097de:	9901      	ldr	r1, [sp, #4]
 80097e0:	2230      	movs	r2, #48	; 0x30
 80097e2:	3701      	adds	r7, #1
 80097e4:	700a      	strb	r2, [r1, #0]
 80097e6:	781a      	ldrb	r2, [r3, #0]
 80097e8:	3201      	adds	r2, #1
 80097ea:	701a      	strb	r2, [r3, #0]
 80097ec:	e790      	b.n	8009710 <_dtoa_r+0x608>
 80097ee:	4ba6      	ldr	r3, [pc, #664]	; (8009a88 <_dtoa_r+0x980>)
 80097f0:	2200      	movs	r2, #0
 80097f2:	f7f6 ff09 	bl	8000608 <__aeabi_dmul>
 80097f6:	2200      	movs	r2, #0
 80097f8:	2300      	movs	r3, #0
 80097fa:	4606      	mov	r6, r0
 80097fc:	460f      	mov	r7, r1
 80097fe:	f7f7 f96b 	bl	8000ad8 <__aeabi_dcmpeq>
 8009802:	2800      	cmp	r0, #0
 8009804:	d09d      	beq.n	8009742 <_dtoa_r+0x63a>
 8009806:	e7cf      	b.n	80097a8 <_dtoa_r+0x6a0>
 8009808:	9a08      	ldr	r2, [sp, #32]
 800980a:	2a00      	cmp	r2, #0
 800980c:	f000 80d7 	beq.w	80099be <_dtoa_r+0x8b6>
 8009810:	9a06      	ldr	r2, [sp, #24]
 8009812:	2a01      	cmp	r2, #1
 8009814:	f300 80ba 	bgt.w	800998c <_dtoa_r+0x884>
 8009818:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800981a:	2a00      	cmp	r2, #0
 800981c:	f000 80b2 	beq.w	8009984 <_dtoa_r+0x87c>
 8009820:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009824:	9e07      	ldr	r6, [sp, #28]
 8009826:	9d04      	ldr	r5, [sp, #16]
 8009828:	9a04      	ldr	r2, [sp, #16]
 800982a:	441a      	add	r2, r3
 800982c:	9204      	str	r2, [sp, #16]
 800982e:	9a05      	ldr	r2, [sp, #20]
 8009830:	2101      	movs	r1, #1
 8009832:	441a      	add	r2, r3
 8009834:	4620      	mov	r0, r4
 8009836:	9205      	str	r2, [sp, #20]
 8009838:	f000 fb66 	bl	8009f08 <__i2b>
 800983c:	4607      	mov	r7, r0
 800983e:	2d00      	cmp	r5, #0
 8009840:	dd0c      	ble.n	800985c <_dtoa_r+0x754>
 8009842:	9b05      	ldr	r3, [sp, #20]
 8009844:	2b00      	cmp	r3, #0
 8009846:	dd09      	ble.n	800985c <_dtoa_r+0x754>
 8009848:	42ab      	cmp	r3, r5
 800984a:	9a04      	ldr	r2, [sp, #16]
 800984c:	bfa8      	it	ge
 800984e:	462b      	movge	r3, r5
 8009850:	1ad2      	subs	r2, r2, r3
 8009852:	9204      	str	r2, [sp, #16]
 8009854:	9a05      	ldr	r2, [sp, #20]
 8009856:	1aed      	subs	r5, r5, r3
 8009858:	1ad3      	subs	r3, r2, r3
 800985a:	9305      	str	r3, [sp, #20]
 800985c:	9b07      	ldr	r3, [sp, #28]
 800985e:	b31b      	cbz	r3, 80098a8 <_dtoa_r+0x7a0>
 8009860:	9b08      	ldr	r3, [sp, #32]
 8009862:	2b00      	cmp	r3, #0
 8009864:	f000 80af 	beq.w	80099c6 <_dtoa_r+0x8be>
 8009868:	2e00      	cmp	r6, #0
 800986a:	dd13      	ble.n	8009894 <_dtoa_r+0x78c>
 800986c:	4639      	mov	r1, r7
 800986e:	4632      	mov	r2, r6
 8009870:	4620      	mov	r0, r4
 8009872:	f000 fc09 	bl	800a088 <__pow5mult>
 8009876:	ee18 2a10 	vmov	r2, s16
 800987a:	4601      	mov	r1, r0
 800987c:	4607      	mov	r7, r0
 800987e:	4620      	mov	r0, r4
 8009880:	f000 fb58 	bl	8009f34 <__multiply>
 8009884:	ee18 1a10 	vmov	r1, s16
 8009888:	4680      	mov	r8, r0
 800988a:	4620      	mov	r0, r4
 800988c:	f000 fa84 	bl	8009d98 <_Bfree>
 8009890:	ee08 8a10 	vmov	s16, r8
 8009894:	9b07      	ldr	r3, [sp, #28]
 8009896:	1b9a      	subs	r2, r3, r6
 8009898:	d006      	beq.n	80098a8 <_dtoa_r+0x7a0>
 800989a:	ee18 1a10 	vmov	r1, s16
 800989e:	4620      	mov	r0, r4
 80098a0:	f000 fbf2 	bl	800a088 <__pow5mult>
 80098a4:	ee08 0a10 	vmov	s16, r0
 80098a8:	2101      	movs	r1, #1
 80098aa:	4620      	mov	r0, r4
 80098ac:	f000 fb2c 	bl	8009f08 <__i2b>
 80098b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	4606      	mov	r6, r0
 80098b6:	f340 8088 	ble.w	80099ca <_dtoa_r+0x8c2>
 80098ba:	461a      	mov	r2, r3
 80098bc:	4601      	mov	r1, r0
 80098be:	4620      	mov	r0, r4
 80098c0:	f000 fbe2 	bl	800a088 <__pow5mult>
 80098c4:	9b06      	ldr	r3, [sp, #24]
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	4606      	mov	r6, r0
 80098ca:	f340 8081 	ble.w	80099d0 <_dtoa_r+0x8c8>
 80098ce:	f04f 0800 	mov.w	r8, #0
 80098d2:	6933      	ldr	r3, [r6, #16]
 80098d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80098d8:	6918      	ldr	r0, [r3, #16]
 80098da:	f000 fac5 	bl	8009e68 <__hi0bits>
 80098de:	f1c0 0020 	rsb	r0, r0, #32
 80098e2:	9b05      	ldr	r3, [sp, #20]
 80098e4:	4418      	add	r0, r3
 80098e6:	f010 001f 	ands.w	r0, r0, #31
 80098ea:	f000 8092 	beq.w	8009a12 <_dtoa_r+0x90a>
 80098ee:	f1c0 0320 	rsb	r3, r0, #32
 80098f2:	2b04      	cmp	r3, #4
 80098f4:	f340 808a 	ble.w	8009a0c <_dtoa_r+0x904>
 80098f8:	f1c0 001c 	rsb	r0, r0, #28
 80098fc:	9b04      	ldr	r3, [sp, #16]
 80098fe:	4403      	add	r3, r0
 8009900:	9304      	str	r3, [sp, #16]
 8009902:	9b05      	ldr	r3, [sp, #20]
 8009904:	4403      	add	r3, r0
 8009906:	4405      	add	r5, r0
 8009908:	9305      	str	r3, [sp, #20]
 800990a:	9b04      	ldr	r3, [sp, #16]
 800990c:	2b00      	cmp	r3, #0
 800990e:	dd07      	ble.n	8009920 <_dtoa_r+0x818>
 8009910:	ee18 1a10 	vmov	r1, s16
 8009914:	461a      	mov	r2, r3
 8009916:	4620      	mov	r0, r4
 8009918:	f000 fc10 	bl	800a13c <__lshift>
 800991c:	ee08 0a10 	vmov	s16, r0
 8009920:	9b05      	ldr	r3, [sp, #20]
 8009922:	2b00      	cmp	r3, #0
 8009924:	dd05      	ble.n	8009932 <_dtoa_r+0x82a>
 8009926:	4631      	mov	r1, r6
 8009928:	461a      	mov	r2, r3
 800992a:	4620      	mov	r0, r4
 800992c:	f000 fc06 	bl	800a13c <__lshift>
 8009930:	4606      	mov	r6, r0
 8009932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009934:	2b00      	cmp	r3, #0
 8009936:	d06e      	beq.n	8009a16 <_dtoa_r+0x90e>
 8009938:	ee18 0a10 	vmov	r0, s16
 800993c:	4631      	mov	r1, r6
 800993e:	f000 fc6d 	bl	800a21c <__mcmp>
 8009942:	2800      	cmp	r0, #0
 8009944:	da67      	bge.n	8009a16 <_dtoa_r+0x90e>
 8009946:	9b00      	ldr	r3, [sp, #0]
 8009948:	3b01      	subs	r3, #1
 800994a:	ee18 1a10 	vmov	r1, s16
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	220a      	movs	r2, #10
 8009952:	2300      	movs	r3, #0
 8009954:	4620      	mov	r0, r4
 8009956:	f000 fa41 	bl	8009ddc <__multadd>
 800995a:	9b08      	ldr	r3, [sp, #32]
 800995c:	ee08 0a10 	vmov	s16, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	f000 81b1 	beq.w	8009cc8 <_dtoa_r+0xbc0>
 8009966:	2300      	movs	r3, #0
 8009968:	4639      	mov	r1, r7
 800996a:	220a      	movs	r2, #10
 800996c:	4620      	mov	r0, r4
 800996e:	f000 fa35 	bl	8009ddc <__multadd>
 8009972:	9b02      	ldr	r3, [sp, #8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	4607      	mov	r7, r0
 8009978:	f300 808e 	bgt.w	8009a98 <_dtoa_r+0x990>
 800997c:	9b06      	ldr	r3, [sp, #24]
 800997e:	2b02      	cmp	r3, #2
 8009980:	dc51      	bgt.n	8009a26 <_dtoa_r+0x91e>
 8009982:	e089      	b.n	8009a98 <_dtoa_r+0x990>
 8009984:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009986:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800998a:	e74b      	b.n	8009824 <_dtoa_r+0x71c>
 800998c:	9b03      	ldr	r3, [sp, #12]
 800998e:	1e5e      	subs	r6, r3, #1
 8009990:	9b07      	ldr	r3, [sp, #28]
 8009992:	42b3      	cmp	r3, r6
 8009994:	bfbf      	itttt	lt
 8009996:	9b07      	ldrlt	r3, [sp, #28]
 8009998:	9607      	strlt	r6, [sp, #28]
 800999a:	1af2      	sublt	r2, r6, r3
 800999c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800999e:	bfb6      	itet	lt
 80099a0:	189b      	addlt	r3, r3, r2
 80099a2:	1b9e      	subge	r6, r3, r6
 80099a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80099a6:	9b03      	ldr	r3, [sp, #12]
 80099a8:	bfb8      	it	lt
 80099aa:	2600      	movlt	r6, #0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	bfb7      	itett	lt
 80099b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80099b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80099b8:	1a9d      	sublt	r5, r3, r2
 80099ba:	2300      	movlt	r3, #0
 80099bc:	e734      	b.n	8009828 <_dtoa_r+0x720>
 80099be:	9e07      	ldr	r6, [sp, #28]
 80099c0:	9d04      	ldr	r5, [sp, #16]
 80099c2:	9f08      	ldr	r7, [sp, #32]
 80099c4:	e73b      	b.n	800983e <_dtoa_r+0x736>
 80099c6:	9a07      	ldr	r2, [sp, #28]
 80099c8:	e767      	b.n	800989a <_dtoa_r+0x792>
 80099ca:	9b06      	ldr	r3, [sp, #24]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	dc18      	bgt.n	8009a02 <_dtoa_r+0x8fa>
 80099d0:	f1ba 0f00 	cmp.w	sl, #0
 80099d4:	d115      	bne.n	8009a02 <_dtoa_r+0x8fa>
 80099d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099da:	b993      	cbnz	r3, 8009a02 <_dtoa_r+0x8fa>
 80099dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099e0:	0d1b      	lsrs	r3, r3, #20
 80099e2:	051b      	lsls	r3, r3, #20
 80099e4:	b183      	cbz	r3, 8009a08 <_dtoa_r+0x900>
 80099e6:	9b04      	ldr	r3, [sp, #16]
 80099e8:	3301      	adds	r3, #1
 80099ea:	9304      	str	r3, [sp, #16]
 80099ec:	9b05      	ldr	r3, [sp, #20]
 80099ee:	3301      	adds	r3, #1
 80099f0:	9305      	str	r3, [sp, #20]
 80099f2:	f04f 0801 	mov.w	r8, #1
 80099f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f47f af6a 	bne.w	80098d2 <_dtoa_r+0x7ca>
 80099fe:	2001      	movs	r0, #1
 8009a00:	e76f      	b.n	80098e2 <_dtoa_r+0x7da>
 8009a02:	f04f 0800 	mov.w	r8, #0
 8009a06:	e7f6      	b.n	80099f6 <_dtoa_r+0x8ee>
 8009a08:	4698      	mov	r8, r3
 8009a0a:	e7f4      	b.n	80099f6 <_dtoa_r+0x8ee>
 8009a0c:	f43f af7d 	beq.w	800990a <_dtoa_r+0x802>
 8009a10:	4618      	mov	r0, r3
 8009a12:	301c      	adds	r0, #28
 8009a14:	e772      	b.n	80098fc <_dtoa_r+0x7f4>
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	dc37      	bgt.n	8009a8c <_dtoa_r+0x984>
 8009a1c:	9b06      	ldr	r3, [sp, #24]
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	dd34      	ble.n	8009a8c <_dtoa_r+0x984>
 8009a22:	9b03      	ldr	r3, [sp, #12]
 8009a24:	9302      	str	r3, [sp, #8]
 8009a26:	9b02      	ldr	r3, [sp, #8]
 8009a28:	b96b      	cbnz	r3, 8009a46 <_dtoa_r+0x93e>
 8009a2a:	4631      	mov	r1, r6
 8009a2c:	2205      	movs	r2, #5
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f000 f9d4 	bl	8009ddc <__multadd>
 8009a34:	4601      	mov	r1, r0
 8009a36:	4606      	mov	r6, r0
 8009a38:	ee18 0a10 	vmov	r0, s16
 8009a3c:	f000 fbee 	bl	800a21c <__mcmp>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	f73f adbb 	bgt.w	80095bc <_dtoa_r+0x4b4>
 8009a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a48:	9d01      	ldr	r5, [sp, #4]
 8009a4a:	43db      	mvns	r3, r3
 8009a4c:	9300      	str	r3, [sp, #0]
 8009a4e:	f04f 0800 	mov.w	r8, #0
 8009a52:	4631      	mov	r1, r6
 8009a54:	4620      	mov	r0, r4
 8009a56:	f000 f99f 	bl	8009d98 <_Bfree>
 8009a5a:	2f00      	cmp	r7, #0
 8009a5c:	f43f aea4 	beq.w	80097a8 <_dtoa_r+0x6a0>
 8009a60:	f1b8 0f00 	cmp.w	r8, #0
 8009a64:	d005      	beq.n	8009a72 <_dtoa_r+0x96a>
 8009a66:	45b8      	cmp	r8, r7
 8009a68:	d003      	beq.n	8009a72 <_dtoa_r+0x96a>
 8009a6a:	4641      	mov	r1, r8
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f000 f993 	bl	8009d98 <_Bfree>
 8009a72:	4639      	mov	r1, r7
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 f98f 	bl	8009d98 <_Bfree>
 8009a7a:	e695      	b.n	80097a8 <_dtoa_r+0x6a0>
 8009a7c:	2600      	movs	r6, #0
 8009a7e:	4637      	mov	r7, r6
 8009a80:	e7e1      	b.n	8009a46 <_dtoa_r+0x93e>
 8009a82:	9700      	str	r7, [sp, #0]
 8009a84:	4637      	mov	r7, r6
 8009a86:	e599      	b.n	80095bc <_dtoa_r+0x4b4>
 8009a88:	40240000 	.word	0x40240000
 8009a8c:	9b08      	ldr	r3, [sp, #32]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 80ca 	beq.w	8009c28 <_dtoa_r+0xb20>
 8009a94:	9b03      	ldr	r3, [sp, #12]
 8009a96:	9302      	str	r3, [sp, #8]
 8009a98:	2d00      	cmp	r5, #0
 8009a9a:	dd05      	ble.n	8009aa8 <_dtoa_r+0x9a0>
 8009a9c:	4639      	mov	r1, r7
 8009a9e:	462a      	mov	r2, r5
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	f000 fb4b 	bl	800a13c <__lshift>
 8009aa6:	4607      	mov	r7, r0
 8009aa8:	f1b8 0f00 	cmp.w	r8, #0
 8009aac:	d05b      	beq.n	8009b66 <_dtoa_r+0xa5e>
 8009aae:	6879      	ldr	r1, [r7, #4]
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	f000 f931 	bl	8009d18 <_Balloc>
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	b928      	cbnz	r0, 8009ac6 <_dtoa_r+0x9be>
 8009aba:	4b87      	ldr	r3, [pc, #540]	; (8009cd8 <_dtoa_r+0xbd0>)
 8009abc:	4602      	mov	r2, r0
 8009abe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009ac2:	f7ff bb3b 	b.w	800913c <_dtoa_r+0x34>
 8009ac6:	693a      	ldr	r2, [r7, #16]
 8009ac8:	3202      	adds	r2, #2
 8009aca:	0092      	lsls	r2, r2, #2
 8009acc:	f107 010c 	add.w	r1, r7, #12
 8009ad0:	300c      	adds	r0, #12
 8009ad2:	f000 f913 	bl	8009cfc <memcpy>
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	4629      	mov	r1, r5
 8009ada:	4620      	mov	r0, r4
 8009adc:	f000 fb2e 	bl	800a13c <__lshift>
 8009ae0:	9b01      	ldr	r3, [sp, #4]
 8009ae2:	f103 0901 	add.w	r9, r3, #1
 8009ae6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009aea:	4413      	add	r3, r2
 8009aec:	9305      	str	r3, [sp, #20]
 8009aee:	f00a 0301 	and.w	r3, sl, #1
 8009af2:	46b8      	mov	r8, r7
 8009af4:	9304      	str	r3, [sp, #16]
 8009af6:	4607      	mov	r7, r0
 8009af8:	4631      	mov	r1, r6
 8009afa:	ee18 0a10 	vmov	r0, s16
 8009afe:	f7ff fa75 	bl	8008fec <quorem>
 8009b02:	4641      	mov	r1, r8
 8009b04:	9002      	str	r0, [sp, #8]
 8009b06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009b0a:	ee18 0a10 	vmov	r0, s16
 8009b0e:	f000 fb85 	bl	800a21c <__mcmp>
 8009b12:	463a      	mov	r2, r7
 8009b14:	9003      	str	r0, [sp, #12]
 8009b16:	4631      	mov	r1, r6
 8009b18:	4620      	mov	r0, r4
 8009b1a:	f000 fb9b 	bl	800a254 <__mdiff>
 8009b1e:	68c2      	ldr	r2, [r0, #12]
 8009b20:	f109 3bff 	add.w	fp, r9, #4294967295
 8009b24:	4605      	mov	r5, r0
 8009b26:	bb02      	cbnz	r2, 8009b6a <_dtoa_r+0xa62>
 8009b28:	4601      	mov	r1, r0
 8009b2a:	ee18 0a10 	vmov	r0, s16
 8009b2e:	f000 fb75 	bl	800a21c <__mcmp>
 8009b32:	4602      	mov	r2, r0
 8009b34:	4629      	mov	r1, r5
 8009b36:	4620      	mov	r0, r4
 8009b38:	9207      	str	r2, [sp, #28]
 8009b3a:	f000 f92d 	bl	8009d98 <_Bfree>
 8009b3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009b42:	ea43 0102 	orr.w	r1, r3, r2
 8009b46:	9b04      	ldr	r3, [sp, #16]
 8009b48:	430b      	orrs	r3, r1
 8009b4a:	464d      	mov	r5, r9
 8009b4c:	d10f      	bne.n	8009b6e <_dtoa_r+0xa66>
 8009b4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b52:	d02a      	beq.n	8009baa <_dtoa_r+0xaa2>
 8009b54:	9b03      	ldr	r3, [sp, #12]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	dd02      	ble.n	8009b60 <_dtoa_r+0xa58>
 8009b5a:	9b02      	ldr	r3, [sp, #8]
 8009b5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009b60:	f88b a000 	strb.w	sl, [fp]
 8009b64:	e775      	b.n	8009a52 <_dtoa_r+0x94a>
 8009b66:	4638      	mov	r0, r7
 8009b68:	e7ba      	b.n	8009ae0 <_dtoa_r+0x9d8>
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	e7e2      	b.n	8009b34 <_dtoa_r+0xa2c>
 8009b6e:	9b03      	ldr	r3, [sp, #12]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	db04      	blt.n	8009b7e <_dtoa_r+0xa76>
 8009b74:	9906      	ldr	r1, [sp, #24]
 8009b76:	430b      	orrs	r3, r1
 8009b78:	9904      	ldr	r1, [sp, #16]
 8009b7a:	430b      	orrs	r3, r1
 8009b7c:	d122      	bne.n	8009bc4 <_dtoa_r+0xabc>
 8009b7e:	2a00      	cmp	r2, #0
 8009b80:	ddee      	ble.n	8009b60 <_dtoa_r+0xa58>
 8009b82:	ee18 1a10 	vmov	r1, s16
 8009b86:	2201      	movs	r2, #1
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f000 fad7 	bl	800a13c <__lshift>
 8009b8e:	4631      	mov	r1, r6
 8009b90:	ee08 0a10 	vmov	s16, r0
 8009b94:	f000 fb42 	bl	800a21c <__mcmp>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	dc03      	bgt.n	8009ba4 <_dtoa_r+0xa9c>
 8009b9c:	d1e0      	bne.n	8009b60 <_dtoa_r+0xa58>
 8009b9e:	f01a 0f01 	tst.w	sl, #1
 8009ba2:	d0dd      	beq.n	8009b60 <_dtoa_r+0xa58>
 8009ba4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009ba8:	d1d7      	bne.n	8009b5a <_dtoa_r+0xa52>
 8009baa:	2339      	movs	r3, #57	; 0x39
 8009bac:	f88b 3000 	strb.w	r3, [fp]
 8009bb0:	462b      	mov	r3, r5
 8009bb2:	461d      	mov	r5, r3
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009bba:	2a39      	cmp	r2, #57	; 0x39
 8009bbc:	d071      	beq.n	8009ca2 <_dtoa_r+0xb9a>
 8009bbe:	3201      	adds	r2, #1
 8009bc0:	701a      	strb	r2, [r3, #0]
 8009bc2:	e746      	b.n	8009a52 <_dtoa_r+0x94a>
 8009bc4:	2a00      	cmp	r2, #0
 8009bc6:	dd07      	ble.n	8009bd8 <_dtoa_r+0xad0>
 8009bc8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009bcc:	d0ed      	beq.n	8009baa <_dtoa_r+0xaa2>
 8009bce:	f10a 0301 	add.w	r3, sl, #1
 8009bd2:	f88b 3000 	strb.w	r3, [fp]
 8009bd6:	e73c      	b.n	8009a52 <_dtoa_r+0x94a>
 8009bd8:	9b05      	ldr	r3, [sp, #20]
 8009bda:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009bde:	4599      	cmp	r9, r3
 8009be0:	d047      	beq.n	8009c72 <_dtoa_r+0xb6a>
 8009be2:	ee18 1a10 	vmov	r1, s16
 8009be6:	2300      	movs	r3, #0
 8009be8:	220a      	movs	r2, #10
 8009bea:	4620      	mov	r0, r4
 8009bec:	f000 f8f6 	bl	8009ddc <__multadd>
 8009bf0:	45b8      	cmp	r8, r7
 8009bf2:	ee08 0a10 	vmov	s16, r0
 8009bf6:	f04f 0300 	mov.w	r3, #0
 8009bfa:	f04f 020a 	mov.w	r2, #10
 8009bfe:	4641      	mov	r1, r8
 8009c00:	4620      	mov	r0, r4
 8009c02:	d106      	bne.n	8009c12 <_dtoa_r+0xb0a>
 8009c04:	f000 f8ea 	bl	8009ddc <__multadd>
 8009c08:	4680      	mov	r8, r0
 8009c0a:	4607      	mov	r7, r0
 8009c0c:	f109 0901 	add.w	r9, r9, #1
 8009c10:	e772      	b.n	8009af8 <_dtoa_r+0x9f0>
 8009c12:	f000 f8e3 	bl	8009ddc <__multadd>
 8009c16:	4639      	mov	r1, r7
 8009c18:	4680      	mov	r8, r0
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	220a      	movs	r2, #10
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f000 f8dc 	bl	8009ddc <__multadd>
 8009c24:	4607      	mov	r7, r0
 8009c26:	e7f1      	b.n	8009c0c <_dtoa_r+0xb04>
 8009c28:	9b03      	ldr	r3, [sp, #12]
 8009c2a:	9302      	str	r3, [sp, #8]
 8009c2c:	9d01      	ldr	r5, [sp, #4]
 8009c2e:	ee18 0a10 	vmov	r0, s16
 8009c32:	4631      	mov	r1, r6
 8009c34:	f7ff f9da 	bl	8008fec <quorem>
 8009c38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c3c:	9b01      	ldr	r3, [sp, #4]
 8009c3e:	f805 ab01 	strb.w	sl, [r5], #1
 8009c42:	1aea      	subs	r2, r5, r3
 8009c44:	9b02      	ldr	r3, [sp, #8]
 8009c46:	4293      	cmp	r3, r2
 8009c48:	dd09      	ble.n	8009c5e <_dtoa_r+0xb56>
 8009c4a:	ee18 1a10 	vmov	r1, s16
 8009c4e:	2300      	movs	r3, #0
 8009c50:	220a      	movs	r2, #10
 8009c52:	4620      	mov	r0, r4
 8009c54:	f000 f8c2 	bl	8009ddc <__multadd>
 8009c58:	ee08 0a10 	vmov	s16, r0
 8009c5c:	e7e7      	b.n	8009c2e <_dtoa_r+0xb26>
 8009c5e:	9b02      	ldr	r3, [sp, #8]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	bfc8      	it	gt
 8009c64:	461d      	movgt	r5, r3
 8009c66:	9b01      	ldr	r3, [sp, #4]
 8009c68:	bfd8      	it	le
 8009c6a:	2501      	movle	r5, #1
 8009c6c:	441d      	add	r5, r3
 8009c6e:	f04f 0800 	mov.w	r8, #0
 8009c72:	ee18 1a10 	vmov	r1, s16
 8009c76:	2201      	movs	r2, #1
 8009c78:	4620      	mov	r0, r4
 8009c7a:	f000 fa5f 	bl	800a13c <__lshift>
 8009c7e:	4631      	mov	r1, r6
 8009c80:	ee08 0a10 	vmov	s16, r0
 8009c84:	f000 faca 	bl	800a21c <__mcmp>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	dc91      	bgt.n	8009bb0 <_dtoa_r+0xaa8>
 8009c8c:	d102      	bne.n	8009c94 <_dtoa_r+0xb8c>
 8009c8e:	f01a 0f01 	tst.w	sl, #1
 8009c92:	d18d      	bne.n	8009bb0 <_dtoa_r+0xaa8>
 8009c94:	462b      	mov	r3, r5
 8009c96:	461d      	mov	r5, r3
 8009c98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c9c:	2a30      	cmp	r2, #48	; 0x30
 8009c9e:	d0fa      	beq.n	8009c96 <_dtoa_r+0xb8e>
 8009ca0:	e6d7      	b.n	8009a52 <_dtoa_r+0x94a>
 8009ca2:	9a01      	ldr	r2, [sp, #4]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d184      	bne.n	8009bb2 <_dtoa_r+0xaaa>
 8009ca8:	9b00      	ldr	r3, [sp, #0]
 8009caa:	3301      	adds	r3, #1
 8009cac:	9300      	str	r3, [sp, #0]
 8009cae:	2331      	movs	r3, #49	; 0x31
 8009cb0:	7013      	strb	r3, [r2, #0]
 8009cb2:	e6ce      	b.n	8009a52 <_dtoa_r+0x94a>
 8009cb4:	4b09      	ldr	r3, [pc, #36]	; (8009cdc <_dtoa_r+0xbd4>)
 8009cb6:	f7ff ba95 	b.w	80091e4 <_dtoa_r+0xdc>
 8009cba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f47f aa6e 	bne.w	800919e <_dtoa_r+0x96>
 8009cc2:	4b07      	ldr	r3, [pc, #28]	; (8009ce0 <_dtoa_r+0xbd8>)
 8009cc4:	f7ff ba8e 	b.w	80091e4 <_dtoa_r+0xdc>
 8009cc8:	9b02      	ldr	r3, [sp, #8]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	dcae      	bgt.n	8009c2c <_dtoa_r+0xb24>
 8009cce:	9b06      	ldr	r3, [sp, #24]
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	f73f aea8 	bgt.w	8009a26 <_dtoa_r+0x91e>
 8009cd6:	e7a9      	b.n	8009c2c <_dtoa_r+0xb24>
 8009cd8:	0800b78c 	.word	0x0800b78c
 8009cdc:	0800b5e8 	.word	0x0800b5e8
 8009ce0:	0800b70d 	.word	0x0800b70d

08009ce4 <_localeconv_r>:
 8009ce4:	4800      	ldr	r0, [pc, #0]	; (8009ce8 <_localeconv_r+0x4>)
 8009ce6:	4770      	bx	lr
 8009ce8:	2000016c 	.word	0x2000016c

08009cec <malloc>:
 8009cec:	4b02      	ldr	r3, [pc, #8]	; (8009cf8 <malloc+0xc>)
 8009cee:	4601      	mov	r1, r0
 8009cf0:	6818      	ldr	r0, [r3, #0]
 8009cf2:	f000 bc17 	b.w	800a524 <_malloc_r>
 8009cf6:	bf00      	nop
 8009cf8:	20000018 	.word	0x20000018

08009cfc <memcpy>:
 8009cfc:	440a      	add	r2, r1
 8009cfe:	4291      	cmp	r1, r2
 8009d00:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d04:	d100      	bne.n	8009d08 <memcpy+0xc>
 8009d06:	4770      	bx	lr
 8009d08:	b510      	push	{r4, lr}
 8009d0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d12:	4291      	cmp	r1, r2
 8009d14:	d1f9      	bne.n	8009d0a <memcpy+0xe>
 8009d16:	bd10      	pop	{r4, pc}

08009d18 <_Balloc>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d1c:	4604      	mov	r4, r0
 8009d1e:	460d      	mov	r5, r1
 8009d20:	b976      	cbnz	r6, 8009d40 <_Balloc+0x28>
 8009d22:	2010      	movs	r0, #16
 8009d24:	f7ff ffe2 	bl	8009cec <malloc>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	6260      	str	r0, [r4, #36]	; 0x24
 8009d2c:	b920      	cbnz	r0, 8009d38 <_Balloc+0x20>
 8009d2e:	4b18      	ldr	r3, [pc, #96]	; (8009d90 <_Balloc+0x78>)
 8009d30:	4818      	ldr	r0, [pc, #96]	; (8009d94 <_Balloc+0x7c>)
 8009d32:	2166      	movs	r1, #102	; 0x66
 8009d34:	f000 fdd6 	bl	800a8e4 <__assert_func>
 8009d38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d3c:	6006      	str	r6, [r0, #0]
 8009d3e:	60c6      	str	r6, [r0, #12]
 8009d40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009d42:	68f3      	ldr	r3, [r6, #12]
 8009d44:	b183      	cbz	r3, 8009d68 <_Balloc+0x50>
 8009d46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009d4e:	b9b8      	cbnz	r0, 8009d80 <_Balloc+0x68>
 8009d50:	2101      	movs	r1, #1
 8009d52:	fa01 f605 	lsl.w	r6, r1, r5
 8009d56:	1d72      	adds	r2, r6, #5
 8009d58:	0092      	lsls	r2, r2, #2
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f000 fb60 	bl	800a420 <_calloc_r>
 8009d60:	b160      	cbz	r0, 8009d7c <_Balloc+0x64>
 8009d62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009d66:	e00e      	b.n	8009d86 <_Balloc+0x6e>
 8009d68:	2221      	movs	r2, #33	; 0x21
 8009d6a:	2104      	movs	r1, #4
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f000 fb57 	bl	800a420 <_calloc_r>
 8009d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d74:	60f0      	str	r0, [r6, #12]
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d1e4      	bne.n	8009d46 <_Balloc+0x2e>
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	bd70      	pop	{r4, r5, r6, pc}
 8009d80:	6802      	ldr	r2, [r0, #0]
 8009d82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d86:	2300      	movs	r3, #0
 8009d88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009d8c:	e7f7      	b.n	8009d7e <_Balloc+0x66>
 8009d8e:	bf00      	nop
 8009d90:	0800b71a 	.word	0x0800b71a
 8009d94:	0800b79d 	.word	0x0800b79d

08009d98 <_Bfree>:
 8009d98:	b570      	push	{r4, r5, r6, lr}
 8009d9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	460c      	mov	r4, r1
 8009da0:	b976      	cbnz	r6, 8009dc0 <_Bfree+0x28>
 8009da2:	2010      	movs	r0, #16
 8009da4:	f7ff ffa2 	bl	8009cec <malloc>
 8009da8:	4602      	mov	r2, r0
 8009daa:	6268      	str	r0, [r5, #36]	; 0x24
 8009dac:	b920      	cbnz	r0, 8009db8 <_Bfree+0x20>
 8009dae:	4b09      	ldr	r3, [pc, #36]	; (8009dd4 <_Bfree+0x3c>)
 8009db0:	4809      	ldr	r0, [pc, #36]	; (8009dd8 <_Bfree+0x40>)
 8009db2:	218a      	movs	r1, #138	; 0x8a
 8009db4:	f000 fd96 	bl	800a8e4 <__assert_func>
 8009db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dbc:	6006      	str	r6, [r0, #0]
 8009dbe:	60c6      	str	r6, [r0, #12]
 8009dc0:	b13c      	cbz	r4, 8009dd2 <_Bfree+0x3a>
 8009dc2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009dc4:	6862      	ldr	r2, [r4, #4]
 8009dc6:	68db      	ldr	r3, [r3, #12]
 8009dc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009dcc:	6021      	str	r1, [r4, #0]
 8009dce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009dd2:	bd70      	pop	{r4, r5, r6, pc}
 8009dd4:	0800b71a 	.word	0x0800b71a
 8009dd8:	0800b79d 	.word	0x0800b79d

08009ddc <__multadd>:
 8009ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de0:	690d      	ldr	r5, [r1, #16]
 8009de2:	4607      	mov	r7, r0
 8009de4:	460c      	mov	r4, r1
 8009de6:	461e      	mov	r6, r3
 8009de8:	f101 0c14 	add.w	ip, r1, #20
 8009dec:	2000      	movs	r0, #0
 8009dee:	f8dc 3000 	ldr.w	r3, [ip]
 8009df2:	b299      	uxth	r1, r3
 8009df4:	fb02 6101 	mla	r1, r2, r1, r6
 8009df8:	0c1e      	lsrs	r6, r3, #16
 8009dfa:	0c0b      	lsrs	r3, r1, #16
 8009dfc:	fb02 3306 	mla	r3, r2, r6, r3
 8009e00:	b289      	uxth	r1, r1
 8009e02:	3001      	adds	r0, #1
 8009e04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e08:	4285      	cmp	r5, r0
 8009e0a:	f84c 1b04 	str.w	r1, [ip], #4
 8009e0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e12:	dcec      	bgt.n	8009dee <__multadd+0x12>
 8009e14:	b30e      	cbz	r6, 8009e5a <__multadd+0x7e>
 8009e16:	68a3      	ldr	r3, [r4, #8]
 8009e18:	42ab      	cmp	r3, r5
 8009e1a:	dc19      	bgt.n	8009e50 <__multadd+0x74>
 8009e1c:	6861      	ldr	r1, [r4, #4]
 8009e1e:	4638      	mov	r0, r7
 8009e20:	3101      	adds	r1, #1
 8009e22:	f7ff ff79 	bl	8009d18 <_Balloc>
 8009e26:	4680      	mov	r8, r0
 8009e28:	b928      	cbnz	r0, 8009e36 <__multadd+0x5a>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	4b0c      	ldr	r3, [pc, #48]	; (8009e60 <__multadd+0x84>)
 8009e2e:	480d      	ldr	r0, [pc, #52]	; (8009e64 <__multadd+0x88>)
 8009e30:	21b5      	movs	r1, #181	; 0xb5
 8009e32:	f000 fd57 	bl	800a8e4 <__assert_func>
 8009e36:	6922      	ldr	r2, [r4, #16]
 8009e38:	3202      	adds	r2, #2
 8009e3a:	f104 010c 	add.w	r1, r4, #12
 8009e3e:	0092      	lsls	r2, r2, #2
 8009e40:	300c      	adds	r0, #12
 8009e42:	f7ff ff5b 	bl	8009cfc <memcpy>
 8009e46:	4621      	mov	r1, r4
 8009e48:	4638      	mov	r0, r7
 8009e4a:	f7ff ffa5 	bl	8009d98 <_Bfree>
 8009e4e:	4644      	mov	r4, r8
 8009e50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009e54:	3501      	adds	r5, #1
 8009e56:	615e      	str	r6, [r3, #20]
 8009e58:	6125      	str	r5, [r4, #16]
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e60:	0800b78c 	.word	0x0800b78c
 8009e64:	0800b79d 	.word	0x0800b79d

08009e68 <__hi0bits>:
 8009e68:	0c03      	lsrs	r3, r0, #16
 8009e6a:	041b      	lsls	r3, r3, #16
 8009e6c:	b9d3      	cbnz	r3, 8009ea4 <__hi0bits+0x3c>
 8009e6e:	0400      	lsls	r0, r0, #16
 8009e70:	2310      	movs	r3, #16
 8009e72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009e76:	bf04      	itt	eq
 8009e78:	0200      	lsleq	r0, r0, #8
 8009e7a:	3308      	addeq	r3, #8
 8009e7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009e80:	bf04      	itt	eq
 8009e82:	0100      	lsleq	r0, r0, #4
 8009e84:	3304      	addeq	r3, #4
 8009e86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009e8a:	bf04      	itt	eq
 8009e8c:	0080      	lsleq	r0, r0, #2
 8009e8e:	3302      	addeq	r3, #2
 8009e90:	2800      	cmp	r0, #0
 8009e92:	db05      	blt.n	8009ea0 <__hi0bits+0x38>
 8009e94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009e98:	f103 0301 	add.w	r3, r3, #1
 8009e9c:	bf08      	it	eq
 8009e9e:	2320      	moveq	r3, #32
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	4770      	bx	lr
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	e7e4      	b.n	8009e72 <__hi0bits+0xa>

08009ea8 <__lo0bits>:
 8009ea8:	6803      	ldr	r3, [r0, #0]
 8009eaa:	f013 0207 	ands.w	r2, r3, #7
 8009eae:	4601      	mov	r1, r0
 8009eb0:	d00b      	beq.n	8009eca <__lo0bits+0x22>
 8009eb2:	07da      	lsls	r2, r3, #31
 8009eb4:	d423      	bmi.n	8009efe <__lo0bits+0x56>
 8009eb6:	0798      	lsls	r0, r3, #30
 8009eb8:	bf49      	itett	mi
 8009eba:	085b      	lsrmi	r3, r3, #1
 8009ebc:	089b      	lsrpl	r3, r3, #2
 8009ebe:	2001      	movmi	r0, #1
 8009ec0:	600b      	strmi	r3, [r1, #0]
 8009ec2:	bf5c      	itt	pl
 8009ec4:	600b      	strpl	r3, [r1, #0]
 8009ec6:	2002      	movpl	r0, #2
 8009ec8:	4770      	bx	lr
 8009eca:	b298      	uxth	r0, r3
 8009ecc:	b9a8      	cbnz	r0, 8009efa <__lo0bits+0x52>
 8009ece:	0c1b      	lsrs	r3, r3, #16
 8009ed0:	2010      	movs	r0, #16
 8009ed2:	b2da      	uxtb	r2, r3
 8009ed4:	b90a      	cbnz	r2, 8009eda <__lo0bits+0x32>
 8009ed6:	3008      	adds	r0, #8
 8009ed8:	0a1b      	lsrs	r3, r3, #8
 8009eda:	071a      	lsls	r2, r3, #28
 8009edc:	bf04      	itt	eq
 8009ede:	091b      	lsreq	r3, r3, #4
 8009ee0:	3004      	addeq	r0, #4
 8009ee2:	079a      	lsls	r2, r3, #30
 8009ee4:	bf04      	itt	eq
 8009ee6:	089b      	lsreq	r3, r3, #2
 8009ee8:	3002      	addeq	r0, #2
 8009eea:	07da      	lsls	r2, r3, #31
 8009eec:	d403      	bmi.n	8009ef6 <__lo0bits+0x4e>
 8009eee:	085b      	lsrs	r3, r3, #1
 8009ef0:	f100 0001 	add.w	r0, r0, #1
 8009ef4:	d005      	beq.n	8009f02 <__lo0bits+0x5a>
 8009ef6:	600b      	str	r3, [r1, #0]
 8009ef8:	4770      	bx	lr
 8009efa:	4610      	mov	r0, r2
 8009efc:	e7e9      	b.n	8009ed2 <__lo0bits+0x2a>
 8009efe:	2000      	movs	r0, #0
 8009f00:	4770      	bx	lr
 8009f02:	2020      	movs	r0, #32
 8009f04:	4770      	bx	lr
	...

08009f08 <__i2b>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	2101      	movs	r1, #1
 8009f0e:	f7ff ff03 	bl	8009d18 <_Balloc>
 8009f12:	4602      	mov	r2, r0
 8009f14:	b928      	cbnz	r0, 8009f22 <__i2b+0x1a>
 8009f16:	4b05      	ldr	r3, [pc, #20]	; (8009f2c <__i2b+0x24>)
 8009f18:	4805      	ldr	r0, [pc, #20]	; (8009f30 <__i2b+0x28>)
 8009f1a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009f1e:	f000 fce1 	bl	800a8e4 <__assert_func>
 8009f22:	2301      	movs	r3, #1
 8009f24:	6144      	str	r4, [r0, #20]
 8009f26:	6103      	str	r3, [r0, #16]
 8009f28:	bd10      	pop	{r4, pc}
 8009f2a:	bf00      	nop
 8009f2c:	0800b78c 	.word	0x0800b78c
 8009f30:	0800b79d 	.word	0x0800b79d

08009f34 <__multiply>:
 8009f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f38:	4691      	mov	r9, r2
 8009f3a:	690a      	ldr	r2, [r1, #16]
 8009f3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	bfb8      	it	lt
 8009f44:	460b      	movlt	r3, r1
 8009f46:	460c      	mov	r4, r1
 8009f48:	bfbc      	itt	lt
 8009f4a:	464c      	movlt	r4, r9
 8009f4c:	4699      	movlt	r9, r3
 8009f4e:	6927      	ldr	r7, [r4, #16]
 8009f50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009f54:	68a3      	ldr	r3, [r4, #8]
 8009f56:	6861      	ldr	r1, [r4, #4]
 8009f58:	eb07 060a 	add.w	r6, r7, sl
 8009f5c:	42b3      	cmp	r3, r6
 8009f5e:	b085      	sub	sp, #20
 8009f60:	bfb8      	it	lt
 8009f62:	3101      	addlt	r1, #1
 8009f64:	f7ff fed8 	bl	8009d18 <_Balloc>
 8009f68:	b930      	cbnz	r0, 8009f78 <__multiply+0x44>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	4b44      	ldr	r3, [pc, #272]	; (800a080 <__multiply+0x14c>)
 8009f6e:	4845      	ldr	r0, [pc, #276]	; (800a084 <__multiply+0x150>)
 8009f70:	f240 115d 	movw	r1, #349	; 0x15d
 8009f74:	f000 fcb6 	bl	800a8e4 <__assert_func>
 8009f78:	f100 0514 	add.w	r5, r0, #20
 8009f7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009f80:	462b      	mov	r3, r5
 8009f82:	2200      	movs	r2, #0
 8009f84:	4543      	cmp	r3, r8
 8009f86:	d321      	bcc.n	8009fcc <__multiply+0x98>
 8009f88:	f104 0314 	add.w	r3, r4, #20
 8009f8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009f90:	f109 0314 	add.w	r3, r9, #20
 8009f94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009f98:	9202      	str	r2, [sp, #8]
 8009f9a:	1b3a      	subs	r2, r7, r4
 8009f9c:	3a15      	subs	r2, #21
 8009f9e:	f022 0203 	bic.w	r2, r2, #3
 8009fa2:	3204      	adds	r2, #4
 8009fa4:	f104 0115 	add.w	r1, r4, #21
 8009fa8:	428f      	cmp	r7, r1
 8009faa:	bf38      	it	cc
 8009fac:	2204      	movcc	r2, #4
 8009fae:	9201      	str	r2, [sp, #4]
 8009fb0:	9a02      	ldr	r2, [sp, #8]
 8009fb2:	9303      	str	r3, [sp, #12]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d80c      	bhi.n	8009fd2 <__multiply+0x9e>
 8009fb8:	2e00      	cmp	r6, #0
 8009fba:	dd03      	ble.n	8009fc4 <__multiply+0x90>
 8009fbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d05a      	beq.n	800a07a <__multiply+0x146>
 8009fc4:	6106      	str	r6, [r0, #16]
 8009fc6:	b005      	add	sp, #20
 8009fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fcc:	f843 2b04 	str.w	r2, [r3], #4
 8009fd0:	e7d8      	b.n	8009f84 <__multiply+0x50>
 8009fd2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009fd6:	f1ba 0f00 	cmp.w	sl, #0
 8009fda:	d024      	beq.n	800a026 <__multiply+0xf2>
 8009fdc:	f104 0e14 	add.w	lr, r4, #20
 8009fe0:	46a9      	mov	r9, r5
 8009fe2:	f04f 0c00 	mov.w	ip, #0
 8009fe6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009fea:	f8d9 1000 	ldr.w	r1, [r9]
 8009fee:	fa1f fb82 	uxth.w	fp, r2
 8009ff2:	b289      	uxth	r1, r1
 8009ff4:	fb0a 110b 	mla	r1, sl, fp, r1
 8009ff8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009ffc:	f8d9 2000 	ldr.w	r2, [r9]
 800a000:	4461      	add	r1, ip
 800a002:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a006:	fb0a c20b 	mla	r2, sl, fp, ip
 800a00a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a00e:	b289      	uxth	r1, r1
 800a010:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a014:	4577      	cmp	r7, lr
 800a016:	f849 1b04 	str.w	r1, [r9], #4
 800a01a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a01e:	d8e2      	bhi.n	8009fe6 <__multiply+0xb2>
 800a020:	9a01      	ldr	r2, [sp, #4]
 800a022:	f845 c002 	str.w	ip, [r5, r2]
 800a026:	9a03      	ldr	r2, [sp, #12]
 800a028:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a02c:	3304      	adds	r3, #4
 800a02e:	f1b9 0f00 	cmp.w	r9, #0
 800a032:	d020      	beq.n	800a076 <__multiply+0x142>
 800a034:	6829      	ldr	r1, [r5, #0]
 800a036:	f104 0c14 	add.w	ip, r4, #20
 800a03a:	46ae      	mov	lr, r5
 800a03c:	f04f 0a00 	mov.w	sl, #0
 800a040:	f8bc b000 	ldrh.w	fp, [ip]
 800a044:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a048:	fb09 220b 	mla	r2, r9, fp, r2
 800a04c:	4492      	add	sl, r2
 800a04e:	b289      	uxth	r1, r1
 800a050:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a054:	f84e 1b04 	str.w	r1, [lr], #4
 800a058:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a05c:	f8be 1000 	ldrh.w	r1, [lr]
 800a060:	0c12      	lsrs	r2, r2, #16
 800a062:	fb09 1102 	mla	r1, r9, r2, r1
 800a066:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a06a:	4567      	cmp	r7, ip
 800a06c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a070:	d8e6      	bhi.n	800a040 <__multiply+0x10c>
 800a072:	9a01      	ldr	r2, [sp, #4]
 800a074:	50a9      	str	r1, [r5, r2]
 800a076:	3504      	adds	r5, #4
 800a078:	e79a      	b.n	8009fb0 <__multiply+0x7c>
 800a07a:	3e01      	subs	r6, #1
 800a07c:	e79c      	b.n	8009fb8 <__multiply+0x84>
 800a07e:	bf00      	nop
 800a080:	0800b78c 	.word	0x0800b78c
 800a084:	0800b79d 	.word	0x0800b79d

0800a088 <__pow5mult>:
 800a088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a08c:	4615      	mov	r5, r2
 800a08e:	f012 0203 	ands.w	r2, r2, #3
 800a092:	4606      	mov	r6, r0
 800a094:	460f      	mov	r7, r1
 800a096:	d007      	beq.n	800a0a8 <__pow5mult+0x20>
 800a098:	4c25      	ldr	r4, [pc, #148]	; (800a130 <__pow5mult+0xa8>)
 800a09a:	3a01      	subs	r2, #1
 800a09c:	2300      	movs	r3, #0
 800a09e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a0a2:	f7ff fe9b 	bl	8009ddc <__multadd>
 800a0a6:	4607      	mov	r7, r0
 800a0a8:	10ad      	asrs	r5, r5, #2
 800a0aa:	d03d      	beq.n	800a128 <__pow5mult+0xa0>
 800a0ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a0ae:	b97c      	cbnz	r4, 800a0d0 <__pow5mult+0x48>
 800a0b0:	2010      	movs	r0, #16
 800a0b2:	f7ff fe1b 	bl	8009cec <malloc>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	6270      	str	r0, [r6, #36]	; 0x24
 800a0ba:	b928      	cbnz	r0, 800a0c8 <__pow5mult+0x40>
 800a0bc:	4b1d      	ldr	r3, [pc, #116]	; (800a134 <__pow5mult+0xac>)
 800a0be:	481e      	ldr	r0, [pc, #120]	; (800a138 <__pow5mult+0xb0>)
 800a0c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a0c4:	f000 fc0e 	bl	800a8e4 <__assert_func>
 800a0c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a0cc:	6004      	str	r4, [r0, #0]
 800a0ce:	60c4      	str	r4, [r0, #12]
 800a0d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a0d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a0d8:	b94c      	cbnz	r4, 800a0ee <__pow5mult+0x66>
 800a0da:	f240 2171 	movw	r1, #625	; 0x271
 800a0de:	4630      	mov	r0, r6
 800a0e0:	f7ff ff12 	bl	8009f08 <__i2b>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0ea:	4604      	mov	r4, r0
 800a0ec:	6003      	str	r3, [r0, #0]
 800a0ee:	f04f 0900 	mov.w	r9, #0
 800a0f2:	07eb      	lsls	r3, r5, #31
 800a0f4:	d50a      	bpl.n	800a10c <__pow5mult+0x84>
 800a0f6:	4639      	mov	r1, r7
 800a0f8:	4622      	mov	r2, r4
 800a0fa:	4630      	mov	r0, r6
 800a0fc:	f7ff ff1a 	bl	8009f34 <__multiply>
 800a100:	4639      	mov	r1, r7
 800a102:	4680      	mov	r8, r0
 800a104:	4630      	mov	r0, r6
 800a106:	f7ff fe47 	bl	8009d98 <_Bfree>
 800a10a:	4647      	mov	r7, r8
 800a10c:	106d      	asrs	r5, r5, #1
 800a10e:	d00b      	beq.n	800a128 <__pow5mult+0xa0>
 800a110:	6820      	ldr	r0, [r4, #0]
 800a112:	b938      	cbnz	r0, 800a124 <__pow5mult+0x9c>
 800a114:	4622      	mov	r2, r4
 800a116:	4621      	mov	r1, r4
 800a118:	4630      	mov	r0, r6
 800a11a:	f7ff ff0b 	bl	8009f34 <__multiply>
 800a11e:	6020      	str	r0, [r4, #0]
 800a120:	f8c0 9000 	str.w	r9, [r0]
 800a124:	4604      	mov	r4, r0
 800a126:	e7e4      	b.n	800a0f2 <__pow5mult+0x6a>
 800a128:	4638      	mov	r0, r7
 800a12a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a12e:	bf00      	nop
 800a130:	0800b8f0 	.word	0x0800b8f0
 800a134:	0800b71a 	.word	0x0800b71a
 800a138:	0800b79d 	.word	0x0800b79d

0800a13c <__lshift>:
 800a13c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a140:	460c      	mov	r4, r1
 800a142:	6849      	ldr	r1, [r1, #4]
 800a144:	6923      	ldr	r3, [r4, #16]
 800a146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a14a:	68a3      	ldr	r3, [r4, #8]
 800a14c:	4607      	mov	r7, r0
 800a14e:	4691      	mov	r9, r2
 800a150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a154:	f108 0601 	add.w	r6, r8, #1
 800a158:	42b3      	cmp	r3, r6
 800a15a:	db0b      	blt.n	800a174 <__lshift+0x38>
 800a15c:	4638      	mov	r0, r7
 800a15e:	f7ff fddb 	bl	8009d18 <_Balloc>
 800a162:	4605      	mov	r5, r0
 800a164:	b948      	cbnz	r0, 800a17a <__lshift+0x3e>
 800a166:	4602      	mov	r2, r0
 800a168:	4b2a      	ldr	r3, [pc, #168]	; (800a214 <__lshift+0xd8>)
 800a16a:	482b      	ldr	r0, [pc, #172]	; (800a218 <__lshift+0xdc>)
 800a16c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a170:	f000 fbb8 	bl	800a8e4 <__assert_func>
 800a174:	3101      	adds	r1, #1
 800a176:	005b      	lsls	r3, r3, #1
 800a178:	e7ee      	b.n	800a158 <__lshift+0x1c>
 800a17a:	2300      	movs	r3, #0
 800a17c:	f100 0114 	add.w	r1, r0, #20
 800a180:	f100 0210 	add.w	r2, r0, #16
 800a184:	4618      	mov	r0, r3
 800a186:	4553      	cmp	r3, sl
 800a188:	db37      	blt.n	800a1fa <__lshift+0xbe>
 800a18a:	6920      	ldr	r0, [r4, #16]
 800a18c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a190:	f104 0314 	add.w	r3, r4, #20
 800a194:	f019 091f 	ands.w	r9, r9, #31
 800a198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a19c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a1a0:	d02f      	beq.n	800a202 <__lshift+0xc6>
 800a1a2:	f1c9 0e20 	rsb	lr, r9, #32
 800a1a6:	468a      	mov	sl, r1
 800a1a8:	f04f 0c00 	mov.w	ip, #0
 800a1ac:	681a      	ldr	r2, [r3, #0]
 800a1ae:	fa02 f209 	lsl.w	r2, r2, r9
 800a1b2:	ea42 020c 	orr.w	r2, r2, ip
 800a1b6:	f84a 2b04 	str.w	r2, [sl], #4
 800a1ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1be:	4298      	cmp	r0, r3
 800a1c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a1c4:	d8f2      	bhi.n	800a1ac <__lshift+0x70>
 800a1c6:	1b03      	subs	r3, r0, r4
 800a1c8:	3b15      	subs	r3, #21
 800a1ca:	f023 0303 	bic.w	r3, r3, #3
 800a1ce:	3304      	adds	r3, #4
 800a1d0:	f104 0215 	add.w	r2, r4, #21
 800a1d4:	4290      	cmp	r0, r2
 800a1d6:	bf38      	it	cc
 800a1d8:	2304      	movcc	r3, #4
 800a1da:	f841 c003 	str.w	ip, [r1, r3]
 800a1de:	f1bc 0f00 	cmp.w	ip, #0
 800a1e2:	d001      	beq.n	800a1e8 <__lshift+0xac>
 800a1e4:	f108 0602 	add.w	r6, r8, #2
 800a1e8:	3e01      	subs	r6, #1
 800a1ea:	4638      	mov	r0, r7
 800a1ec:	612e      	str	r6, [r5, #16]
 800a1ee:	4621      	mov	r1, r4
 800a1f0:	f7ff fdd2 	bl	8009d98 <_Bfree>
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1fe:	3301      	adds	r3, #1
 800a200:	e7c1      	b.n	800a186 <__lshift+0x4a>
 800a202:	3904      	subs	r1, #4
 800a204:	f853 2b04 	ldr.w	r2, [r3], #4
 800a208:	f841 2f04 	str.w	r2, [r1, #4]!
 800a20c:	4298      	cmp	r0, r3
 800a20e:	d8f9      	bhi.n	800a204 <__lshift+0xc8>
 800a210:	e7ea      	b.n	800a1e8 <__lshift+0xac>
 800a212:	bf00      	nop
 800a214:	0800b78c 	.word	0x0800b78c
 800a218:	0800b79d 	.word	0x0800b79d

0800a21c <__mcmp>:
 800a21c:	b530      	push	{r4, r5, lr}
 800a21e:	6902      	ldr	r2, [r0, #16]
 800a220:	690c      	ldr	r4, [r1, #16]
 800a222:	1b12      	subs	r2, r2, r4
 800a224:	d10e      	bne.n	800a244 <__mcmp+0x28>
 800a226:	f100 0314 	add.w	r3, r0, #20
 800a22a:	3114      	adds	r1, #20
 800a22c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a230:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a234:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a238:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a23c:	42a5      	cmp	r5, r4
 800a23e:	d003      	beq.n	800a248 <__mcmp+0x2c>
 800a240:	d305      	bcc.n	800a24e <__mcmp+0x32>
 800a242:	2201      	movs	r2, #1
 800a244:	4610      	mov	r0, r2
 800a246:	bd30      	pop	{r4, r5, pc}
 800a248:	4283      	cmp	r3, r0
 800a24a:	d3f3      	bcc.n	800a234 <__mcmp+0x18>
 800a24c:	e7fa      	b.n	800a244 <__mcmp+0x28>
 800a24e:	f04f 32ff 	mov.w	r2, #4294967295
 800a252:	e7f7      	b.n	800a244 <__mcmp+0x28>

0800a254 <__mdiff>:
 800a254:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a258:	460c      	mov	r4, r1
 800a25a:	4606      	mov	r6, r0
 800a25c:	4611      	mov	r1, r2
 800a25e:	4620      	mov	r0, r4
 800a260:	4690      	mov	r8, r2
 800a262:	f7ff ffdb 	bl	800a21c <__mcmp>
 800a266:	1e05      	subs	r5, r0, #0
 800a268:	d110      	bne.n	800a28c <__mdiff+0x38>
 800a26a:	4629      	mov	r1, r5
 800a26c:	4630      	mov	r0, r6
 800a26e:	f7ff fd53 	bl	8009d18 <_Balloc>
 800a272:	b930      	cbnz	r0, 800a282 <__mdiff+0x2e>
 800a274:	4b3a      	ldr	r3, [pc, #232]	; (800a360 <__mdiff+0x10c>)
 800a276:	4602      	mov	r2, r0
 800a278:	f240 2132 	movw	r1, #562	; 0x232
 800a27c:	4839      	ldr	r0, [pc, #228]	; (800a364 <__mdiff+0x110>)
 800a27e:	f000 fb31 	bl	800a8e4 <__assert_func>
 800a282:	2301      	movs	r3, #1
 800a284:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a288:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a28c:	bfa4      	itt	ge
 800a28e:	4643      	movge	r3, r8
 800a290:	46a0      	movge	r8, r4
 800a292:	4630      	mov	r0, r6
 800a294:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a298:	bfa6      	itte	ge
 800a29a:	461c      	movge	r4, r3
 800a29c:	2500      	movge	r5, #0
 800a29e:	2501      	movlt	r5, #1
 800a2a0:	f7ff fd3a 	bl	8009d18 <_Balloc>
 800a2a4:	b920      	cbnz	r0, 800a2b0 <__mdiff+0x5c>
 800a2a6:	4b2e      	ldr	r3, [pc, #184]	; (800a360 <__mdiff+0x10c>)
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a2ae:	e7e5      	b.n	800a27c <__mdiff+0x28>
 800a2b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a2b4:	6926      	ldr	r6, [r4, #16]
 800a2b6:	60c5      	str	r5, [r0, #12]
 800a2b8:	f104 0914 	add.w	r9, r4, #20
 800a2bc:	f108 0514 	add.w	r5, r8, #20
 800a2c0:	f100 0e14 	add.w	lr, r0, #20
 800a2c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a2c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a2cc:	f108 0210 	add.w	r2, r8, #16
 800a2d0:	46f2      	mov	sl, lr
 800a2d2:	2100      	movs	r1, #0
 800a2d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a2d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a2dc:	fa1f f883 	uxth.w	r8, r3
 800a2e0:	fa11 f18b 	uxtah	r1, r1, fp
 800a2e4:	0c1b      	lsrs	r3, r3, #16
 800a2e6:	eba1 0808 	sub.w	r8, r1, r8
 800a2ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a2ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a2f2:	fa1f f888 	uxth.w	r8, r8
 800a2f6:	1419      	asrs	r1, r3, #16
 800a2f8:	454e      	cmp	r6, r9
 800a2fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a2fe:	f84a 3b04 	str.w	r3, [sl], #4
 800a302:	d8e7      	bhi.n	800a2d4 <__mdiff+0x80>
 800a304:	1b33      	subs	r3, r6, r4
 800a306:	3b15      	subs	r3, #21
 800a308:	f023 0303 	bic.w	r3, r3, #3
 800a30c:	3304      	adds	r3, #4
 800a30e:	3415      	adds	r4, #21
 800a310:	42a6      	cmp	r6, r4
 800a312:	bf38      	it	cc
 800a314:	2304      	movcc	r3, #4
 800a316:	441d      	add	r5, r3
 800a318:	4473      	add	r3, lr
 800a31a:	469e      	mov	lr, r3
 800a31c:	462e      	mov	r6, r5
 800a31e:	4566      	cmp	r6, ip
 800a320:	d30e      	bcc.n	800a340 <__mdiff+0xec>
 800a322:	f10c 0203 	add.w	r2, ip, #3
 800a326:	1b52      	subs	r2, r2, r5
 800a328:	f022 0203 	bic.w	r2, r2, #3
 800a32c:	3d03      	subs	r5, #3
 800a32e:	45ac      	cmp	ip, r5
 800a330:	bf38      	it	cc
 800a332:	2200      	movcc	r2, #0
 800a334:	441a      	add	r2, r3
 800a336:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a33a:	b17b      	cbz	r3, 800a35c <__mdiff+0x108>
 800a33c:	6107      	str	r7, [r0, #16]
 800a33e:	e7a3      	b.n	800a288 <__mdiff+0x34>
 800a340:	f856 8b04 	ldr.w	r8, [r6], #4
 800a344:	fa11 f288 	uxtah	r2, r1, r8
 800a348:	1414      	asrs	r4, r2, #16
 800a34a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a34e:	b292      	uxth	r2, r2
 800a350:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a354:	f84e 2b04 	str.w	r2, [lr], #4
 800a358:	1421      	asrs	r1, r4, #16
 800a35a:	e7e0      	b.n	800a31e <__mdiff+0xca>
 800a35c:	3f01      	subs	r7, #1
 800a35e:	e7ea      	b.n	800a336 <__mdiff+0xe2>
 800a360:	0800b78c 	.word	0x0800b78c
 800a364:	0800b79d 	.word	0x0800b79d

0800a368 <__d2b>:
 800a368:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a36c:	4689      	mov	r9, r1
 800a36e:	2101      	movs	r1, #1
 800a370:	ec57 6b10 	vmov	r6, r7, d0
 800a374:	4690      	mov	r8, r2
 800a376:	f7ff fccf 	bl	8009d18 <_Balloc>
 800a37a:	4604      	mov	r4, r0
 800a37c:	b930      	cbnz	r0, 800a38c <__d2b+0x24>
 800a37e:	4602      	mov	r2, r0
 800a380:	4b25      	ldr	r3, [pc, #148]	; (800a418 <__d2b+0xb0>)
 800a382:	4826      	ldr	r0, [pc, #152]	; (800a41c <__d2b+0xb4>)
 800a384:	f240 310a 	movw	r1, #778	; 0x30a
 800a388:	f000 faac 	bl	800a8e4 <__assert_func>
 800a38c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a390:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a394:	bb35      	cbnz	r5, 800a3e4 <__d2b+0x7c>
 800a396:	2e00      	cmp	r6, #0
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	d028      	beq.n	800a3ee <__d2b+0x86>
 800a39c:	4668      	mov	r0, sp
 800a39e:	9600      	str	r6, [sp, #0]
 800a3a0:	f7ff fd82 	bl	8009ea8 <__lo0bits>
 800a3a4:	9900      	ldr	r1, [sp, #0]
 800a3a6:	b300      	cbz	r0, 800a3ea <__d2b+0x82>
 800a3a8:	9a01      	ldr	r2, [sp, #4]
 800a3aa:	f1c0 0320 	rsb	r3, r0, #32
 800a3ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b2:	430b      	orrs	r3, r1
 800a3b4:	40c2      	lsrs	r2, r0
 800a3b6:	6163      	str	r3, [r4, #20]
 800a3b8:	9201      	str	r2, [sp, #4]
 800a3ba:	9b01      	ldr	r3, [sp, #4]
 800a3bc:	61a3      	str	r3, [r4, #24]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	bf14      	ite	ne
 800a3c2:	2202      	movne	r2, #2
 800a3c4:	2201      	moveq	r2, #1
 800a3c6:	6122      	str	r2, [r4, #16]
 800a3c8:	b1d5      	cbz	r5, 800a400 <__d2b+0x98>
 800a3ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a3ce:	4405      	add	r5, r0
 800a3d0:	f8c9 5000 	str.w	r5, [r9]
 800a3d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a3d8:	f8c8 0000 	str.w	r0, [r8]
 800a3dc:	4620      	mov	r0, r4
 800a3de:	b003      	add	sp, #12
 800a3e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3e8:	e7d5      	b.n	800a396 <__d2b+0x2e>
 800a3ea:	6161      	str	r1, [r4, #20]
 800a3ec:	e7e5      	b.n	800a3ba <__d2b+0x52>
 800a3ee:	a801      	add	r0, sp, #4
 800a3f0:	f7ff fd5a 	bl	8009ea8 <__lo0bits>
 800a3f4:	9b01      	ldr	r3, [sp, #4]
 800a3f6:	6163      	str	r3, [r4, #20]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	6122      	str	r2, [r4, #16]
 800a3fc:	3020      	adds	r0, #32
 800a3fe:	e7e3      	b.n	800a3c8 <__d2b+0x60>
 800a400:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a404:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a408:	f8c9 0000 	str.w	r0, [r9]
 800a40c:	6918      	ldr	r0, [r3, #16]
 800a40e:	f7ff fd2b 	bl	8009e68 <__hi0bits>
 800a412:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a416:	e7df      	b.n	800a3d8 <__d2b+0x70>
 800a418:	0800b78c 	.word	0x0800b78c
 800a41c:	0800b79d 	.word	0x0800b79d

0800a420 <_calloc_r>:
 800a420:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a422:	fba1 2402 	umull	r2, r4, r1, r2
 800a426:	b94c      	cbnz	r4, 800a43c <_calloc_r+0x1c>
 800a428:	4611      	mov	r1, r2
 800a42a:	9201      	str	r2, [sp, #4]
 800a42c:	f000 f87a 	bl	800a524 <_malloc_r>
 800a430:	9a01      	ldr	r2, [sp, #4]
 800a432:	4605      	mov	r5, r0
 800a434:	b930      	cbnz	r0, 800a444 <_calloc_r+0x24>
 800a436:	4628      	mov	r0, r5
 800a438:	b003      	add	sp, #12
 800a43a:	bd30      	pop	{r4, r5, pc}
 800a43c:	220c      	movs	r2, #12
 800a43e:	6002      	str	r2, [r0, #0]
 800a440:	2500      	movs	r5, #0
 800a442:	e7f8      	b.n	800a436 <_calloc_r+0x16>
 800a444:	4621      	mov	r1, r4
 800a446:	f7fe f8b3 	bl	80085b0 <memset>
 800a44a:	e7f4      	b.n	800a436 <_calloc_r+0x16>

0800a44c <_free_r>:
 800a44c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a44e:	2900      	cmp	r1, #0
 800a450:	d044      	beq.n	800a4dc <_free_r+0x90>
 800a452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a456:	9001      	str	r0, [sp, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	f1a1 0404 	sub.w	r4, r1, #4
 800a45e:	bfb8      	it	lt
 800a460:	18e4      	addlt	r4, r4, r3
 800a462:	f000 fa9b 	bl	800a99c <__malloc_lock>
 800a466:	4a1e      	ldr	r2, [pc, #120]	; (800a4e0 <_free_r+0x94>)
 800a468:	9801      	ldr	r0, [sp, #4]
 800a46a:	6813      	ldr	r3, [r2, #0]
 800a46c:	b933      	cbnz	r3, 800a47c <_free_r+0x30>
 800a46e:	6063      	str	r3, [r4, #4]
 800a470:	6014      	str	r4, [r2, #0]
 800a472:	b003      	add	sp, #12
 800a474:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a478:	f000 ba96 	b.w	800a9a8 <__malloc_unlock>
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	d908      	bls.n	800a492 <_free_r+0x46>
 800a480:	6825      	ldr	r5, [r4, #0]
 800a482:	1961      	adds	r1, r4, r5
 800a484:	428b      	cmp	r3, r1
 800a486:	bf01      	itttt	eq
 800a488:	6819      	ldreq	r1, [r3, #0]
 800a48a:	685b      	ldreq	r3, [r3, #4]
 800a48c:	1949      	addeq	r1, r1, r5
 800a48e:	6021      	streq	r1, [r4, #0]
 800a490:	e7ed      	b.n	800a46e <_free_r+0x22>
 800a492:	461a      	mov	r2, r3
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	b10b      	cbz	r3, 800a49c <_free_r+0x50>
 800a498:	42a3      	cmp	r3, r4
 800a49a:	d9fa      	bls.n	800a492 <_free_r+0x46>
 800a49c:	6811      	ldr	r1, [r2, #0]
 800a49e:	1855      	adds	r5, r2, r1
 800a4a0:	42a5      	cmp	r5, r4
 800a4a2:	d10b      	bne.n	800a4bc <_free_r+0x70>
 800a4a4:	6824      	ldr	r4, [r4, #0]
 800a4a6:	4421      	add	r1, r4
 800a4a8:	1854      	adds	r4, r2, r1
 800a4aa:	42a3      	cmp	r3, r4
 800a4ac:	6011      	str	r1, [r2, #0]
 800a4ae:	d1e0      	bne.n	800a472 <_free_r+0x26>
 800a4b0:	681c      	ldr	r4, [r3, #0]
 800a4b2:	685b      	ldr	r3, [r3, #4]
 800a4b4:	6053      	str	r3, [r2, #4]
 800a4b6:	4421      	add	r1, r4
 800a4b8:	6011      	str	r1, [r2, #0]
 800a4ba:	e7da      	b.n	800a472 <_free_r+0x26>
 800a4bc:	d902      	bls.n	800a4c4 <_free_r+0x78>
 800a4be:	230c      	movs	r3, #12
 800a4c0:	6003      	str	r3, [r0, #0]
 800a4c2:	e7d6      	b.n	800a472 <_free_r+0x26>
 800a4c4:	6825      	ldr	r5, [r4, #0]
 800a4c6:	1961      	adds	r1, r4, r5
 800a4c8:	428b      	cmp	r3, r1
 800a4ca:	bf04      	itt	eq
 800a4cc:	6819      	ldreq	r1, [r3, #0]
 800a4ce:	685b      	ldreq	r3, [r3, #4]
 800a4d0:	6063      	str	r3, [r4, #4]
 800a4d2:	bf04      	itt	eq
 800a4d4:	1949      	addeq	r1, r1, r5
 800a4d6:	6021      	streq	r1, [r4, #0]
 800a4d8:	6054      	str	r4, [r2, #4]
 800a4da:	e7ca      	b.n	800a472 <_free_r+0x26>
 800a4dc:	b003      	add	sp, #12
 800a4de:	bd30      	pop	{r4, r5, pc}
 800a4e0:	20000528 	.word	0x20000528

0800a4e4 <sbrk_aligned>:
 800a4e4:	b570      	push	{r4, r5, r6, lr}
 800a4e6:	4e0e      	ldr	r6, [pc, #56]	; (800a520 <sbrk_aligned+0x3c>)
 800a4e8:	460c      	mov	r4, r1
 800a4ea:	6831      	ldr	r1, [r6, #0]
 800a4ec:	4605      	mov	r5, r0
 800a4ee:	b911      	cbnz	r1, 800a4f6 <sbrk_aligned+0x12>
 800a4f0:	f000 f9e8 	bl	800a8c4 <_sbrk_r>
 800a4f4:	6030      	str	r0, [r6, #0]
 800a4f6:	4621      	mov	r1, r4
 800a4f8:	4628      	mov	r0, r5
 800a4fa:	f000 f9e3 	bl	800a8c4 <_sbrk_r>
 800a4fe:	1c43      	adds	r3, r0, #1
 800a500:	d00a      	beq.n	800a518 <sbrk_aligned+0x34>
 800a502:	1cc4      	adds	r4, r0, #3
 800a504:	f024 0403 	bic.w	r4, r4, #3
 800a508:	42a0      	cmp	r0, r4
 800a50a:	d007      	beq.n	800a51c <sbrk_aligned+0x38>
 800a50c:	1a21      	subs	r1, r4, r0
 800a50e:	4628      	mov	r0, r5
 800a510:	f000 f9d8 	bl	800a8c4 <_sbrk_r>
 800a514:	3001      	adds	r0, #1
 800a516:	d101      	bne.n	800a51c <sbrk_aligned+0x38>
 800a518:	f04f 34ff 	mov.w	r4, #4294967295
 800a51c:	4620      	mov	r0, r4
 800a51e:	bd70      	pop	{r4, r5, r6, pc}
 800a520:	2000052c 	.word	0x2000052c

0800a524 <_malloc_r>:
 800a524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a528:	1ccd      	adds	r5, r1, #3
 800a52a:	f025 0503 	bic.w	r5, r5, #3
 800a52e:	3508      	adds	r5, #8
 800a530:	2d0c      	cmp	r5, #12
 800a532:	bf38      	it	cc
 800a534:	250c      	movcc	r5, #12
 800a536:	2d00      	cmp	r5, #0
 800a538:	4607      	mov	r7, r0
 800a53a:	db01      	blt.n	800a540 <_malloc_r+0x1c>
 800a53c:	42a9      	cmp	r1, r5
 800a53e:	d905      	bls.n	800a54c <_malloc_r+0x28>
 800a540:	230c      	movs	r3, #12
 800a542:	603b      	str	r3, [r7, #0]
 800a544:	2600      	movs	r6, #0
 800a546:	4630      	mov	r0, r6
 800a548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a54c:	4e2e      	ldr	r6, [pc, #184]	; (800a608 <_malloc_r+0xe4>)
 800a54e:	f000 fa25 	bl	800a99c <__malloc_lock>
 800a552:	6833      	ldr	r3, [r6, #0]
 800a554:	461c      	mov	r4, r3
 800a556:	bb34      	cbnz	r4, 800a5a6 <_malloc_r+0x82>
 800a558:	4629      	mov	r1, r5
 800a55a:	4638      	mov	r0, r7
 800a55c:	f7ff ffc2 	bl	800a4e4 <sbrk_aligned>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	4604      	mov	r4, r0
 800a564:	d14d      	bne.n	800a602 <_malloc_r+0xde>
 800a566:	6834      	ldr	r4, [r6, #0]
 800a568:	4626      	mov	r6, r4
 800a56a:	2e00      	cmp	r6, #0
 800a56c:	d140      	bne.n	800a5f0 <_malloc_r+0xcc>
 800a56e:	6823      	ldr	r3, [r4, #0]
 800a570:	4631      	mov	r1, r6
 800a572:	4638      	mov	r0, r7
 800a574:	eb04 0803 	add.w	r8, r4, r3
 800a578:	f000 f9a4 	bl	800a8c4 <_sbrk_r>
 800a57c:	4580      	cmp	r8, r0
 800a57e:	d13a      	bne.n	800a5f6 <_malloc_r+0xd2>
 800a580:	6821      	ldr	r1, [r4, #0]
 800a582:	3503      	adds	r5, #3
 800a584:	1a6d      	subs	r5, r5, r1
 800a586:	f025 0503 	bic.w	r5, r5, #3
 800a58a:	3508      	adds	r5, #8
 800a58c:	2d0c      	cmp	r5, #12
 800a58e:	bf38      	it	cc
 800a590:	250c      	movcc	r5, #12
 800a592:	4629      	mov	r1, r5
 800a594:	4638      	mov	r0, r7
 800a596:	f7ff ffa5 	bl	800a4e4 <sbrk_aligned>
 800a59a:	3001      	adds	r0, #1
 800a59c:	d02b      	beq.n	800a5f6 <_malloc_r+0xd2>
 800a59e:	6823      	ldr	r3, [r4, #0]
 800a5a0:	442b      	add	r3, r5
 800a5a2:	6023      	str	r3, [r4, #0]
 800a5a4:	e00e      	b.n	800a5c4 <_malloc_r+0xa0>
 800a5a6:	6822      	ldr	r2, [r4, #0]
 800a5a8:	1b52      	subs	r2, r2, r5
 800a5aa:	d41e      	bmi.n	800a5ea <_malloc_r+0xc6>
 800a5ac:	2a0b      	cmp	r2, #11
 800a5ae:	d916      	bls.n	800a5de <_malloc_r+0xba>
 800a5b0:	1961      	adds	r1, r4, r5
 800a5b2:	42a3      	cmp	r3, r4
 800a5b4:	6025      	str	r5, [r4, #0]
 800a5b6:	bf18      	it	ne
 800a5b8:	6059      	strne	r1, [r3, #4]
 800a5ba:	6863      	ldr	r3, [r4, #4]
 800a5bc:	bf08      	it	eq
 800a5be:	6031      	streq	r1, [r6, #0]
 800a5c0:	5162      	str	r2, [r4, r5]
 800a5c2:	604b      	str	r3, [r1, #4]
 800a5c4:	4638      	mov	r0, r7
 800a5c6:	f104 060b 	add.w	r6, r4, #11
 800a5ca:	f000 f9ed 	bl	800a9a8 <__malloc_unlock>
 800a5ce:	f026 0607 	bic.w	r6, r6, #7
 800a5d2:	1d23      	adds	r3, r4, #4
 800a5d4:	1af2      	subs	r2, r6, r3
 800a5d6:	d0b6      	beq.n	800a546 <_malloc_r+0x22>
 800a5d8:	1b9b      	subs	r3, r3, r6
 800a5da:	50a3      	str	r3, [r4, r2]
 800a5dc:	e7b3      	b.n	800a546 <_malloc_r+0x22>
 800a5de:	6862      	ldr	r2, [r4, #4]
 800a5e0:	42a3      	cmp	r3, r4
 800a5e2:	bf0c      	ite	eq
 800a5e4:	6032      	streq	r2, [r6, #0]
 800a5e6:	605a      	strne	r2, [r3, #4]
 800a5e8:	e7ec      	b.n	800a5c4 <_malloc_r+0xa0>
 800a5ea:	4623      	mov	r3, r4
 800a5ec:	6864      	ldr	r4, [r4, #4]
 800a5ee:	e7b2      	b.n	800a556 <_malloc_r+0x32>
 800a5f0:	4634      	mov	r4, r6
 800a5f2:	6876      	ldr	r6, [r6, #4]
 800a5f4:	e7b9      	b.n	800a56a <_malloc_r+0x46>
 800a5f6:	230c      	movs	r3, #12
 800a5f8:	603b      	str	r3, [r7, #0]
 800a5fa:	4638      	mov	r0, r7
 800a5fc:	f000 f9d4 	bl	800a9a8 <__malloc_unlock>
 800a600:	e7a1      	b.n	800a546 <_malloc_r+0x22>
 800a602:	6025      	str	r5, [r4, #0]
 800a604:	e7de      	b.n	800a5c4 <_malloc_r+0xa0>
 800a606:	bf00      	nop
 800a608:	20000528 	.word	0x20000528

0800a60c <__ssputs_r>:
 800a60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a610:	688e      	ldr	r6, [r1, #8]
 800a612:	429e      	cmp	r6, r3
 800a614:	4682      	mov	sl, r0
 800a616:	460c      	mov	r4, r1
 800a618:	4690      	mov	r8, r2
 800a61a:	461f      	mov	r7, r3
 800a61c:	d838      	bhi.n	800a690 <__ssputs_r+0x84>
 800a61e:	898a      	ldrh	r2, [r1, #12]
 800a620:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a624:	d032      	beq.n	800a68c <__ssputs_r+0x80>
 800a626:	6825      	ldr	r5, [r4, #0]
 800a628:	6909      	ldr	r1, [r1, #16]
 800a62a:	eba5 0901 	sub.w	r9, r5, r1
 800a62e:	6965      	ldr	r5, [r4, #20]
 800a630:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a634:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a638:	3301      	adds	r3, #1
 800a63a:	444b      	add	r3, r9
 800a63c:	106d      	asrs	r5, r5, #1
 800a63e:	429d      	cmp	r5, r3
 800a640:	bf38      	it	cc
 800a642:	461d      	movcc	r5, r3
 800a644:	0553      	lsls	r3, r2, #21
 800a646:	d531      	bpl.n	800a6ac <__ssputs_r+0xa0>
 800a648:	4629      	mov	r1, r5
 800a64a:	f7ff ff6b 	bl	800a524 <_malloc_r>
 800a64e:	4606      	mov	r6, r0
 800a650:	b950      	cbnz	r0, 800a668 <__ssputs_r+0x5c>
 800a652:	230c      	movs	r3, #12
 800a654:	f8ca 3000 	str.w	r3, [sl]
 800a658:	89a3      	ldrh	r3, [r4, #12]
 800a65a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a65e:	81a3      	strh	r3, [r4, #12]
 800a660:	f04f 30ff 	mov.w	r0, #4294967295
 800a664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a668:	6921      	ldr	r1, [r4, #16]
 800a66a:	464a      	mov	r2, r9
 800a66c:	f7ff fb46 	bl	8009cfc <memcpy>
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a676:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a67a:	81a3      	strh	r3, [r4, #12]
 800a67c:	6126      	str	r6, [r4, #16]
 800a67e:	6165      	str	r5, [r4, #20]
 800a680:	444e      	add	r6, r9
 800a682:	eba5 0509 	sub.w	r5, r5, r9
 800a686:	6026      	str	r6, [r4, #0]
 800a688:	60a5      	str	r5, [r4, #8]
 800a68a:	463e      	mov	r6, r7
 800a68c:	42be      	cmp	r6, r7
 800a68e:	d900      	bls.n	800a692 <__ssputs_r+0x86>
 800a690:	463e      	mov	r6, r7
 800a692:	6820      	ldr	r0, [r4, #0]
 800a694:	4632      	mov	r2, r6
 800a696:	4641      	mov	r1, r8
 800a698:	f000 f966 	bl	800a968 <memmove>
 800a69c:	68a3      	ldr	r3, [r4, #8]
 800a69e:	1b9b      	subs	r3, r3, r6
 800a6a0:	60a3      	str	r3, [r4, #8]
 800a6a2:	6823      	ldr	r3, [r4, #0]
 800a6a4:	4433      	add	r3, r6
 800a6a6:	6023      	str	r3, [r4, #0]
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	e7db      	b.n	800a664 <__ssputs_r+0x58>
 800a6ac:	462a      	mov	r2, r5
 800a6ae:	f000 f981 	bl	800a9b4 <_realloc_r>
 800a6b2:	4606      	mov	r6, r0
 800a6b4:	2800      	cmp	r0, #0
 800a6b6:	d1e1      	bne.n	800a67c <__ssputs_r+0x70>
 800a6b8:	6921      	ldr	r1, [r4, #16]
 800a6ba:	4650      	mov	r0, sl
 800a6bc:	f7ff fec6 	bl	800a44c <_free_r>
 800a6c0:	e7c7      	b.n	800a652 <__ssputs_r+0x46>
	...

0800a6c4 <_svfiprintf_r>:
 800a6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c8:	4698      	mov	r8, r3
 800a6ca:	898b      	ldrh	r3, [r1, #12]
 800a6cc:	061b      	lsls	r3, r3, #24
 800a6ce:	b09d      	sub	sp, #116	; 0x74
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	460d      	mov	r5, r1
 800a6d4:	4614      	mov	r4, r2
 800a6d6:	d50e      	bpl.n	800a6f6 <_svfiprintf_r+0x32>
 800a6d8:	690b      	ldr	r3, [r1, #16]
 800a6da:	b963      	cbnz	r3, 800a6f6 <_svfiprintf_r+0x32>
 800a6dc:	2140      	movs	r1, #64	; 0x40
 800a6de:	f7ff ff21 	bl	800a524 <_malloc_r>
 800a6e2:	6028      	str	r0, [r5, #0]
 800a6e4:	6128      	str	r0, [r5, #16]
 800a6e6:	b920      	cbnz	r0, 800a6f2 <_svfiprintf_r+0x2e>
 800a6e8:	230c      	movs	r3, #12
 800a6ea:	603b      	str	r3, [r7, #0]
 800a6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f0:	e0d1      	b.n	800a896 <_svfiprintf_r+0x1d2>
 800a6f2:	2340      	movs	r3, #64	; 0x40
 800a6f4:	616b      	str	r3, [r5, #20]
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6fa:	2320      	movs	r3, #32
 800a6fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a700:	f8cd 800c 	str.w	r8, [sp, #12]
 800a704:	2330      	movs	r3, #48	; 0x30
 800a706:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a8b0 <_svfiprintf_r+0x1ec>
 800a70a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a70e:	f04f 0901 	mov.w	r9, #1
 800a712:	4623      	mov	r3, r4
 800a714:	469a      	mov	sl, r3
 800a716:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a71a:	b10a      	cbz	r2, 800a720 <_svfiprintf_r+0x5c>
 800a71c:	2a25      	cmp	r2, #37	; 0x25
 800a71e:	d1f9      	bne.n	800a714 <_svfiprintf_r+0x50>
 800a720:	ebba 0b04 	subs.w	fp, sl, r4
 800a724:	d00b      	beq.n	800a73e <_svfiprintf_r+0x7a>
 800a726:	465b      	mov	r3, fp
 800a728:	4622      	mov	r2, r4
 800a72a:	4629      	mov	r1, r5
 800a72c:	4638      	mov	r0, r7
 800a72e:	f7ff ff6d 	bl	800a60c <__ssputs_r>
 800a732:	3001      	adds	r0, #1
 800a734:	f000 80aa 	beq.w	800a88c <_svfiprintf_r+0x1c8>
 800a738:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a73a:	445a      	add	r2, fp
 800a73c:	9209      	str	r2, [sp, #36]	; 0x24
 800a73e:	f89a 3000 	ldrb.w	r3, [sl]
 800a742:	2b00      	cmp	r3, #0
 800a744:	f000 80a2 	beq.w	800a88c <_svfiprintf_r+0x1c8>
 800a748:	2300      	movs	r3, #0
 800a74a:	f04f 32ff 	mov.w	r2, #4294967295
 800a74e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a752:	f10a 0a01 	add.w	sl, sl, #1
 800a756:	9304      	str	r3, [sp, #16]
 800a758:	9307      	str	r3, [sp, #28]
 800a75a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a75e:	931a      	str	r3, [sp, #104]	; 0x68
 800a760:	4654      	mov	r4, sl
 800a762:	2205      	movs	r2, #5
 800a764:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a768:	4851      	ldr	r0, [pc, #324]	; (800a8b0 <_svfiprintf_r+0x1ec>)
 800a76a:	f7f5 fd41 	bl	80001f0 <memchr>
 800a76e:	9a04      	ldr	r2, [sp, #16]
 800a770:	b9d8      	cbnz	r0, 800a7aa <_svfiprintf_r+0xe6>
 800a772:	06d0      	lsls	r0, r2, #27
 800a774:	bf44      	itt	mi
 800a776:	2320      	movmi	r3, #32
 800a778:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a77c:	0711      	lsls	r1, r2, #28
 800a77e:	bf44      	itt	mi
 800a780:	232b      	movmi	r3, #43	; 0x2b
 800a782:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a786:	f89a 3000 	ldrb.w	r3, [sl]
 800a78a:	2b2a      	cmp	r3, #42	; 0x2a
 800a78c:	d015      	beq.n	800a7ba <_svfiprintf_r+0xf6>
 800a78e:	9a07      	ldr	r2, [sp, #28]
 800a790:	4654      	mov	r4, sl
 800a792:	2000      	movs	r0, #0
 800a794:	f04f 0c0a 	mov.w	ip, #10
 800a798:	4621      	mov	r1, r4
 800a79a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a79e:	3b30      	subs	r3, #48	; 0x30
 800a7a0:	2b09      	cmp	r3, #9
 800a7a2:	d94e      	bls.n	800a842 <_svfiprintf_r+0x17e>
 800a7a4:	b1b0      	cbz	r0, 800a7d4 <_svfiprintf_r+0x110>
 800a7a6:	9207      	str	r2, [sp, #28]
 800a7a8:	e014      	b.n	800a7d4 <_svfiprintf_r+0x110>
 800a7aa:	eba0 0308 	sub.w	r3, r0, r8
 800a7ae:	fa09 f303 	lsl.w	r3, r9, r3
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	9304      	str	r3, [sp, #16]
 800a7b6:	46a2      	mov	sl, r4
 800a7b8:	e7d2      	b.n	800a760 <_svfiprintf_r+0x9c>
 800a7ba:	9b03      	ldr	r3, [sp, #12]
 800a7bc:	1d19      	adds	r1, r3, #4
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	9103      	str	r1, [sp, #12]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	bfbb      	ittet	lt
 800a7c6:	425b      	neglt	r3, r3
 800a7c8:	f042 0202 	orrlt.w	r2, r2, #2
 800a7cc:	9307      	strge	r3, [sp, #28]
 800a7ce:	9307      	strlt	r3, [sp, #28]
 800a7d0:	bfb8      	it	lt
 800a7d2:	9204      	strlt	r2, [sp, #16]
 800a7d4:	7823      	ldrb	r3, [r4, #0]
 800a7d6:	2b2e      	cmp	r3, #46	; 0x2e
 800a7d8:	d10c      	bne.n	800a7f4 <_svfiprintf_r+0x130>
 800a7da:	7863      	ldrb	r3, [r4, #1]
 800a7dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a7de:	d135      	bne.n	800a84c <_svfiprintf_r+0x188>
 800a7e0:	9b03      	ldr	r3, [sp, #12]
 800a7e2:	1d1a      	adds	r2, r3, #4
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	9203      	str	r2, [sp, #12]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	bfb8      	it	lt
 800a7ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7f0:	3402      	adds	r4, #2
 800a7f2:	9305      	str	r3, [sp, #20]
 800a7f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a8c0 <_svfiprintf_r+0x1fc>
 800a7f8:	7821      	ldrb	r1, [r4, #0]
 800a7fa:	2203      	movs	r2, #3
 800a7fc:	4650      	mov	r0, sl
 800a7fe:	f7f5 fcf7 	bl	80001f0 <memchr>
 800a802:	b140      	cbz	r0, 800a816 <_svfiprintf_r+0x152>
 800a804:	2340      	movs	r3, #64	; 0x40
 800a806:	eba0 000a 	sub.w	r0, r0, sl
 800a80a:	fa03 f000 	lsl.w	r0, r3, r0
 800a80e:	9b04      	ldr	r3, [sp, #16]
 800a810:	4303      	orrs	r3, r0
 800a812:	3401      	adds	r4, #1
 800a814:	9304      	str	r3, [sp, #16]
 800a816:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a81a:	4826      	ldr	r0, [pc, #152]	; (800a8b4 <_svfiprintf_r+0x1f0>)
 800a81c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a820:	2206      	movs	r2, #6
 800a822:	f7f5 fce5 	bl	80001f0 <memchr>
 800a826:	2800      	cmp	r0, #0
 800a828:	d038      	beq.n	800a89c <_svfiprintf_r+0x1d8>
 800a82a:	4b23      	ldr	r3, [pc, #140]	; (800a8b8 <_svfiprintf_r+0x1f4>)
 800a82c:	bb1b      	cbnz	r3, 800a876 <_svfiprintf_r+0x1b2>
 800a82e:	9b03      	ldr	r3, [sp, #12]
 800a830:	3307      	adds	r3, #7
 800a832:	f023 0307 	bic.w	r3, r3, #7
 800a836:	3308      	adds	r3, #8
 800a838:	9303      	str	r3, [sp, #12]
 800a83a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a83c:	4433      	add	r3, r6
 800a83e:	9309      	str	r3, [sp, #36]	; 0x24
 800a840:	e767      	b.n	800a712 <_svfiprintf_r+0x4e>
 800a842:	fb0c 3202 	mla	r2, ip, r2, r3
 800a846:	460c      	mov	r4, r1
 800a848:	2001      	movs	r0, #1
 800a84a:	e7a5      	b.n	800a798 <_svfiprintf_r+0xd4>
 800a84c:	2300      	movs	r3, #0
 800a84e:	3401      	adds	r4, #1
 800a850:	9305      	str	r3, [sp, #20]
 800a852:	4619      	mov	r1, r3
 800a854:	f04f 0c0a 	mov.w	ip, #10
 800a858:	4620      	mov	r0, r4
 800a85a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a85e:	3a30      	subs	r2, #48	; 0x30
 800a860:	2a09      	cmp	r2, #9
 800a862:	d903      	bls.n	800a86c <_svfiprintf_r+0x1a8>
 800a864:	2b00      	cmp	r3, #0
 800a866:	d0c5      	beq.n	800a7f4 <_svfiprintf_r+0x130>
 800a868:	9105      	str	r1, [sp, #20]
 800a86a:	e7c3      	b.n	800a7f4 <_svfiprintf_r+0x130>
 800a86c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a870:	4604      	mov	r4, r0
 800a872:	2301      	movs	r3, #1
 800a874:	e7f0      	b.n	800a858 <_svfiprintf_r+0x194>
 800a876:	ab03      	add	r3, sp, #12
 800a878:	9300      	str	r3, [sp, #0]
 800a87a:	462a      	mov	r2, r5
 800a87c:	4b0f      	ldr	r3, [pc, #60]	; (800a8bc <_svfiprintf_r+0x1f8>)
 800a87e:	a904      	add	r1, sp, #16
 800a880:	4638      	mov	r0, r7
 800a882:	f7fd ff3d 	bl	8008700 <_printf_float>
 800a886:	1c42      	adds	r2, r0, #1
 800a888:	4606      	mov	r6, r0
 800a88a:	d1d6      	bne.n	800a83a <_svfiprintf_r+0x176>
 800a88c:	89ab      	ldrh	r3, [r5, #12]
 800a88e:	065b      	lsls	r3, r3, #25
 800a890:	f53f af2c 	bmi.w	800a6ec <_svfiprintf_r+0x28>
 800a894:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a896:	b01d      	add	sp, #116	; 0x74
 800a898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a89c:	ab03      	add	r3, sp, #12
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	462a      	mov	r2, r5
 800a8a2:	4b06      	ldr	r3, [pc, #24]	; (800a8bc <_svfiprintf_r+0x1f8>)
 800a8a4:	a904      	add	r1, sp, #16
 800a8a6:	4638      	mov	r0, r7
 800a8a8:	f7fe f9ce 	bl	8008c48 <_printf_i>
 800a8ac:	e7eb      	b.n	800a886 <_svfiprintf_r+0x1c2>
 800a8ae:	bf00      	nop
 800a8b0:	0800b8fc 	.word	0x0800b8fc
 800a8b4:	0800b906 	.word	0x0800b906
 800a8b8:	08008701 	.word	0x08008701
 800a8bc:	0800a60d 	.word	0x0800a60d
 800a8c0:	0800b902 	.word	0x0800b902

0800a8c4 <_sbrk_r>:
 800a8c4:	b538      	push	{r3, r4, r5, lr}
 800a8c6:	4d06      	ldr	r5, [pc, #24]	; (800a8e0 <_sbrk_r+0x1c>)
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	4604      	mov	r4, r0
 800a8cc:	4608      	mov	r0, r1
 800a8ce:	602b      	str	r3, [r5, #0]
 800a8d0:	f7f8 faae 	bl	8002e30 <_sbrk>
 800a8d4:	1c43      	adds	r3, r0, #1
 800a8d6:	d102      	bne.n	800a8de <_sbrk_r+0x1a>
 800a8d8:	682b      	ldr	r3, [r5, #0]
 800a8da:	b103      	cbz	r3, 800a8de <_sbrk_r+0x1a>
 800a8dc:	6023      	str	r3, [r4, #0]
 800a8de:	bd38      	pop	{r3, r4, r5, pc}
 800a8e0:	20000530 	.word	0x20000530

0800a8e4 <__assert_func>:
 800a8e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8e6:	4614      	mov	r4, r2
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	4b09      	ldr	r3, [pc, #36]	; (800a910 <__assert_func+0x2c>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4605      	mov	r5, r0
 800a8f0:	68d8      	ldr	r0, [r3, #12]
 800a8f2:	b14c      	cbz	r4, 800a908 <__assert_func+0x24>
 800a8f4:	4b07      	ldr	r3, [pc, #28]	; (800a914 <__assert_func+0x30>)
 800a8f6:	9100      	str	r1, [sp, #0]
 800a8f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a8fc:	4906      	ldr	r1, [pc, #24]	; (800a918 <__assert_func+0x34>)
 800a8fe:	462b      	mov	r3, r5
 800a900:	f000 f80e 	bl	800a920 <fiprintf>
 800a904:	f000 faac 	bl	800ae60 <abort>
 800a908:	4b04      	ldr	r3, [pc, #16]	; (800a91c <__assert_func+0x38>)
 800a90a:	461c      	mov	r4, r3
 800a90c:	e7f3      	b.n	800a8f6 <__assert_func+0x12>
 800a90e:	bf00      	nop
 800a910:	20000018 	.word	0x20000018
 800a914:	0800b90d 	.word	0x0800b90d
 800a918:	0800b91a 	.word	0x0800b91a
 800a91c:	0800b948 	.word	0x0800b948

0800a920 <fiprintf>:
 800a920:	b40e      	push	{r1, r2, r3}
 800a922:	b503      	push	{r0, r1, lr}
 800a924:	4601      	mov	r1, r0
 800a926:	ab03      	add	r3, sp, #12
 800a928:	4805      	ldr	r0, [pc, #20]	; (800a940 <fiprintf+0x20>)
 800a92a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a92e:	6800      	ldr	r0, [r0, #0]
 800a930:	9301      	str	r3, [sp, #4]
 800a932:	f000 f897 	bl	800aa64 <_vfiprintf_r>
 800a936:	b002      	add	sp, #8
 800a938:	f85d eb04 	ldr.w	lr, [sp], #4
 800a93c:	b003      	add	sp, #12
 800a93e:	4770      	bx	lr
 800a940:	20000018 	.word	0x20000018

0800a944 <__ascii_mbtowc>:
 800a944:	b082      	sub	sp, #8
 800a946:	b901      	cbnz	r1, 800a94a <__ascii_mbtowc+0x6>
 800a948:	a901      	add	r1, sp, #4
 800a94a:	b142      	cbz	r2, 800a95e <__ascii_mbtowc+0x1a>
 800a94c:	b14b      	cbz	r3, 800a962 <__ascii_mbtowc+0x1e>
 800a94e:	7813      	ldrb	r3, [r2, #0]
 800a950:	600b      	str	r3, [r1, #0]
 800a952:	7812      	ldrb	r2, [r2, #0]
 800a954:	1e10      	subs	r0, r2, #0
 800a956:	bf18      	it	ne
 800a958:	2001      	movne	r0, #1
 800a95a:	b002      	add	sp, #8
 800a95c:	4770      	bx	lr
 800a95e:	4610      	mov	r0, r2
 800a960:	e7fb      	b.n	800a95a <__ascii_mbtowc+0x16>
 800a962:	f06f 0001 	mvn.w	r0, #1
 800a966:	e7f8      	b.n	800a95a <__ascii_mbtowc+0x16>

0800a968 <memmove>:
 800a968:	4288      	cmp	r0, r1
 800a96a:	b510      	push	{r4, lr}
 800a96c:	eb01 0402 	add.w	r4, r1, r2
 800a970:	d902      	bls.n	800a978 <memmove+0x10>
 800a972:	4284      	cmp	r4, r0
 800a974:	4623      	mov	r3, r4
 800a976:	d807      	bhi.n	800a988 <memmove+0x20>
 800a978:	1e43      	subs	r3, r0, #1
 800a97a:	42a1      	cmp	r1, r4
 800a97c:	d008      	beq.n	800a990 <memmove+0x28>
 800a97e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a982:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a986:	e7f8      	b.n	800a97a <memmove+0x12>
 800a988:	4402      	add	r2, r0
 800a98a:	4601      	mov	r1, r0
 800a98c:	428a      	cmp	r2, r1
 800a98e:	d100      	bne.n	800a992 <memmove+0x2a>
 800a990:	bd10      	pop	{r4, pc}
 800a992:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a996:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a99a:	e7f7      	b.n	800a98c <memmove+0x24>

0800a99c <__malloc_lock>:
 800a99c:	4801      	ldr	r0, [pc, #4]	; (800a9a4 <__malloc_lock+0x8>)
 800a99e:	f000 bc1f 	b.w	800b1e0 <__retarget_lock_acquire_recursive>
 800a9a2:	bf00      	nop
 800a9a4:	20000534 	.word	0x20000534

0800a9a8 <__malloc_unlock>:
 800a9a8:	4801      	ldr	r0, [pc, #4]	; (800a9b0 <__malloc_unlock+0x8>)
 800a9aa:	f000 bc1a 	b.w	800b1e2 <__retarget_lock_release_recursive>
 800a9ae:	bf00      	nop
 800a9b0:	20000534 	.word	0x20000534

0800a9b4 <_realloc_r>:
 800a9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b8:	4680      	mov	r8, r0
 800a9ba:	4614      	mov	r4, r2
 800a9bc:	460e      	mov	r6, r1
 800a9be:	b921      	cbnz	r1, 800a9ca <_realloc_r+0x16>
 800a9c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c4:	4611      	mov	r1, r2
 800a9c6:	f7ff bdad 	b.w	800a524 <_malloc_r>
 800a9ca:	b92a      	cbnz	r2, 800a9d8 <_realloc_r+0x24>
 800a9cc:	f7ff fd3e 	bl	800a44c <_free_r>
 800a9d0:	4625      	mov	r5, r4
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9d8:	f000 fc6a 	bl	800b2b0 <_malloc_usable_size_r>
 800a9dc:	4284      	cmp	r4, r0
 800a9de:	4607      	mov	r7, r0
 800a9e0:	d802      	bhi.n	800a9e8 <_realloc_r+0x34>
 800a9e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a9e6:	d812      	bhi.n	800aa0e <_realloc_r+0x5a>
 800a9e8:	4621      	mov	r1, r4
 800a9ea:	4640      	mov	r0, r8
 800a9ec:	f7ff fd9a 	bl	800a524 <_malloc_r>
 800a9f0:	4605      	mov	r5, r0
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	d0ed      	beq.n	800a9d2 <_realloc_r+0x1e>
 800a9f6:	42bc      	cmp	r4, r7
 800a9f8:	4622      	mov	r2, r4
 800a9fa:	4631      	mov	r1, r6
 800a9fc:	bf28      	it	cs
 800a9fe:	463a      	movcs	r2, r7
 800aa00:	f7ff f97c 	bl	8009cfc <memcpy>
 800aa04:	4631      	mov	r1, r6
 800aa06:	4640      	mov	r0, r8
 800aa08:	f7ff fd20 	bl	800a44c <_free_r>
 800aa0c:	e7e1      	b.n	800a9d2 <_realloc_r+0x1e>
 800aa0e:	4635      	mov	r5, r6
 800aa10:	e7df      	b.n	800a9d2 <_realloc_r+0x1e>

0800aa12 <__sfputc_r>:
 800aa12:	6893      	ldr	r3, [r2, #8]
 800aa14:	3b01      	subs	r3, #1
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	b410      	push	{r4}
 800aa1a:	6093      	str	r3, [r2, #8]
 800aa1c:	da08      	bge.n	800aa30 <__sfputc_r+0x1e>
 800aa1e:	6994      	ldr	r4, [r2, #24]
 800aa20:	42a3      	cmp	r3, r4
 800aa22:	db01      	blt.n	800aa28 <__sfputc_r+0x16>
 800aa24:	290a      	cmp	r1, #10
 800aa26:	d103      	bne.n	800aa30 <__sfputc_r+0x1e>
 800aa28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa2c:	f000 b94a 	b.w	800acc4 <__swbuf_r>
 800aa30:	6813      	ldr	r3, [r2, #0]
 800aa32:	1c58      	adds	r0, r3, #1
 800aa34:	6010      	str	r0, [r2, #0]
 800aa36:	7019      	strb	r1, [r3, #0]
 800aa38:	4608      	mov	r0, r1
 800aa3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <__sfputs_r>:
 800aa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa42:	4606      	mov	r6, r0
 800aa44:	460f      	mov	r7, r1
 800aa46:	4614      	mov	r4, r2
 800aa48:	18d5      	adds	r5, r2, r3
 800aa4a:	42ac      	cmp	r4, r5
 800aa4c:	d101      	bne.n	800aa52 <__sfputs_r+0x12>
 800aa4e:	2000      	movs	r0, #0
 800aa50:	e007      	b.n	800aa62 <__sfputs_r+0x22>
 800aa52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa56:	463a      	mov	r2, r7
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7ff ffda 	bl	800aa12 <__sfputc_r>
 800aa5e:	1c43      	adds	r3, r0, #1
 800aa60:	d1f3      	bne.n	800aa4a <__sfputs_r+0xa>
 800aa62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aa64 <_vfiprintf_r>:
 800aa64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa68:	460d      	mov	r5, r1
 800aa6a:	b09d      	sub	sp, #116	; 0x74
 800aa6c:	4614      	mov	r4, r2
 800aa6e:	4698      	mov	r8, r3
 800aa70:	4606      	mov	r6, r0
 800aa72:	b118      	cbz	r0, 800aa7c <_vfiprintf_r+0x18>
 800aa74:	6983      	ldr	r3, [r0, #24]
 800aa76:	b90b      	cbnz	r3, 800aa7c <_vfiprintf_r+0x18>
 800aa78:	f000 fb14 	bl	800b0a4 <__sinit>
 800aa7c:	4b89      	ldr	r3, [pc, #548]	; (800aca4 <_vfiprintf_r+0x240>)
 800aa7e:	429d      	cmp	r5, r3
 800aa80:	d11b      	bne.n	800aaba <_vfiprintf_r+0x56>
 800aa82:	6875      	ldr	r5, [r6, #4]
 800aa84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa86:	07d9      	lsls	r1, r3, #31
 800aa88:	d405      	bmi.n	800aa96 <_vfiprintf_r+0x32>
 800aa8a:	89ab      	ldrh	r3, [r5, #12]
 800aa8c:	059a      	lsls	r2, r3, #22
 800aa8e:	d402      	bmi.n	800aa96 <_vfiprintf_r+0x32>
 800aa90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa92:	f000 fba5 	bl	800b1e0 <__retarget_lock_acquire_recursive>
 800aa96:	89ab      	ldrh	r3, [r5, #12]
 800aa98:	071b      	lsls	r3, r3, #28
 800aa9a:	d501      	bpl.n	800aaa0 <_vfiprintf_r+0x3c>
 800aa9c:	692b      	ldr	r3, [r5, #16]
 800aa9e:	b9eb      	cbnz	r3, 800aadc <_vfiprintf_r+0x78>
 800aaa0:	4629      	mov	r1, r5
 800aaa2:	4630      	mov	r0, r6
 800aaa4:	f000 f96e 	bl	800ad84 <__swsetup_r>
 800aaa8:	b1c0      	cbz	r0, 800aadc <_vfiprintf_r+0x78>
 800aaaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aaac:	07dc      	lsls	r4, r3, #31
 800aaae:	d50e      	bpl.n	800aace <_vfiprintf_r+0x6a>
 800aab0:	f04f 30ff 	mov.w	r0, #4294967295
 800aab4:	b01d      	add	sp, #116	; 0x74
 800aab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaba:	4b7b      	ldr	r3, [pc, #492]	; (800aca8 <_vfiprintf_r+0x244>)
 800aabc:	429d      	cmp	r5, r3
 800aabe:	d101      	bne.n	800aac4 <_vfiprintf_r+0x60>
 800aac0:	68b5      	ldr	r5, [r6, #8]
 800aac2:	e7df      	b.n	800aa84 <_vfiprintf_r+0x20>
 800aac4:	4b79      	ldr	r3, [pc, #484]	; (800acac <_vfiprintf_r+0x248>)
 800aac6:	429d      	cmp	r5, r3
 800aac8:	bf08      	it	eq
 800aaca:	68f5      	ldreq	r5, [r6, #12]
 800aacc:	e7da      	b.n	800aa84 <_vfiprintf_r+0x20>
 800aace:	89ab      	ldrh	r3, [r5, #12]
 800aad0:	0598      	lsls	r0, r3, #22
 800aad2:	d4ed      	bmi.n	800aab0 <_vfiprintf_r+0x4c>
 800aad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aad6:	f000 fb84 	bl	800b1e2 <__retarget_lock_release_recursive>
 800aada:	e7e9      	b.n	800aab0 <_vfiprintf_r+0x4c>
 800aadc:	2300      	movs	r3, #0
 800aade:	9309      	str	r3, [sp, #36]	; 0x24
 800aae0:	2320      	movs	r3, #32
 800aae2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aae6:	f8cd 800c 	str.w	r8, [sp, #12]
 800aaea:	2330      	movs	r3, #48	; 0x30
 800aaec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800acb0 <_vfiprintf_r+0x24c>
 800aaf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aaf4:	f04f 0901 	mov.w	r9, #1
 800aaf8:	4623      	mov	r3, r4
 800aafa:	469a      	mov	sl, r3
 800aafc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab00:	b10a      	cbz	r2, 800ab06 <_vfiprintf_r+0xa2>
 800ab02:	2a25      	cmp	r2, #37	; 0x25
 800ab04:	d1f9      	bne.n	800aafa <_vfiprintf_r+0x96>
 800ab06:	ebba 0b04 	subs.w	fp, sl, r4
 800ab0a:	d00b      	beq.n	800ab24 <_vfiprintf_r+0xc0>
 800ab0c:	465b      	mov	r3, fp
 800ab0e:	4622      	mov	r2, r4
 800ab10:	4629      	mov	r1, r5
 800ab12:	4630      	mov	r0, r6
 800ab14:	f7ff ff94 	bl	800aa40 <__sfputs_r>
 800ab18:	3001      	adds	r0, #1
 800ab1a:	f000 80aa 	beq.w	800ac72 <_vfiprintf_r+0x20e>
 800ab1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab20:	445a      	add	r2, fp
 800ab22:	9209      	str	r2, [sp, #36]	; 0x24
 800ab24:	f89a 3000 	ldrb.w	r3, [sl]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f000 80a2 	beq.w	800ac72 <_vfiprintf_r+0x20e>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	f04f 32ff 	mov.w	r2, #4294967295
 800ab34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab38:	f10a 0a01 	add.w	sl, sl, #1
 800ab3c:	9304      	str	r3, [sp, #16]
 800ab3e:	9307      	str	r3, [sp, #28]
 800ab40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab44:	931a      	str	r3, [sp, #104]	; 0x68
 800ab46:	4654      	mov	r4, sl
 800ab48:	2205      	movs	r2, #5
 800ab4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab4e:	4858      	ldr	r0, [pc, #352]	; (800acb0 <_vfiprintf_r+0x24c>)
 800ab50:	f7f5 fb4e 	bl	80001f0 <memchr>
 800ab54:	9a04      	ldr	r2, [sp, #16]
 800ab56:	b9d8      	cbnz	r0, 800ab90 <_vfiprintf_r+0x12c>
 800ab58:	06d1      	lsls	r1, r2, #27
 800ab5a:	bf44      	itt	mi
 800ab5c:	2320      	movmi	r3, #32
 800ab5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab62:	0713      	lsls	r3, r2, #28
 800ab64:	bf44      	itt	mi
 800ab66:	232b      	movmi	r3, #43	; 0x2b
 800ab68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ab70:	2b2a      	cmp	r3, #42	; 0x2a
 800ab72:	d015      	beq.n	800aba0 <_vfiprintf_r+0x13c>
 800ab74:	9a07      	ldr	r2, [sp, #28]
 800ab76:	4654      	mov	r4, sl
 800ab78:	2000      	movs	r0, #0
 800ab7a:	f04f 0c0a 	mov.w	ip, #10
 800ab7e:	4621      	mov	r1, r4
 800ab80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab84:	3b30      	subs	r3, #48	; 0x30
 800ab86:	2b09      	cmp	r3, #9
 800ab88:	d94e      	bls.n	800ac28 <_vfiprintf_r+0x1c4>
 800ab8a:	b1b0      	cbz	r0, 800abba <_vfiprintf_r+0x156>
 800ab8c:	9207      	str	r2, [sp, #28]
 800ab8e:	e014      	b.n	800abba <_vfiprintf_r+0x156>
 800ab90:	eba0 0308 	sub.w	r3, r0, r8
 800ab94:	fa09 f303 	lsl.w	r3, r9, r3
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	9304      	str	r3, [sp, #16]
 800ab9c:	46a2      	mov	sl, r4
 800ab9e:	e7d2      	b.n	800ab46 <_vfiprintf_r+0xe2>
 800aba0:	9b03      	ldr	r3, [sp, #12]
 800aba2:	1d19      	adds	r1, r3, #4
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	9103      	str	r1, [sp, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	bfbb      	ittet	lt
 800abac:	425b      	neglt	r3, r3
 800abae:	f042 0202 	orrlt.w	r2, r2, #2
 800abb2:	9307      	strge	r3, [sp, #28]
 800abb4:	9307      	strlt	r3, [sp, #28]
 800abb6:	bfb8      	it	lt
 800abb8:	9204      	strlt	r2, [sp, #16]
 800abba:	7823      	ldrb	r3, [r4, #0]
 800abbc:	2b2e      	cmp	r3, #46	; 0x2e
 800abbe:	d10c      	bne.n	800abda <_vfiprintf_r+0x176>
 800abc0:	7863      	ldrb	r3, [r4, #1]
 800abc2:	2b2a      	cmp	r3, #42	; 0x2a
 800abc4:	d135      	bne.n	800ac32 <_vfiprintf_r+0x1ce>
 800abc6:	9b03      	ldr	r3, [sp, #12]
 800abc8:	1d1a      	adds	r2, r3, #4
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	9203      	str	r2, [sp, #12]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bfb8      	it	lt
 800abd2:	f04f 33ff 	movlt.w	r3, #4294967295
 800abd6:	3402      	adds	r4, #2
 800abd8:	9305      	str	r3, [sp, #20]
 800abda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800acc0 <_vfiprintf_r+0x25c>
 800abde:	7821      	ldrb	r1, [r4, #0]
 800abe0:	2203      	movs	r2, #3
 800abe2:	4650      	mov	r0, sl
 800abe4:	f7f5 fb04 	bl	80001f0 <memchr>
 800abe8:	b140      	cbz	r0, 800abfc <_vfiprintf_r+0x198>
 800abea:	2340      	movs	r3, #64	; 0x40
 800abec:	eba0 000a 	sub.w	r0, r0, sl
 800abf0:	fa03 f000 	lsl.w	r0, r3, r0
 800abf4:	9b04      	ldr	r3, [sp, #16]
 800abf6:	4303      	orrs	r3, r0
 800abf8:	3401      	adds	r4, #1
 800abfa:	9304      	str	r3, [sp, #16]
 800abfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac00:	482c      	ldr	r0, [pc, #176]	; (800acb4 <_vfiprintf_r+0x250>)
 800ac02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac06:	2206      	movs	r2, #6
 800ac08:	f7f5 faf2 	bl	80001f0 <memchr>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d03f      	beq.n	800ac90 <_vfiprintf_r+0x22c>
 800ac10:	4b29      	ldr	r3, [pc, #164]	; (800acb8 <_vfiprintf_r+0x254>)
 800ac12:	bb1b      	cbnz	r3, 800ac5c <_vfiprintf_r+0x1f8>
 800ac14:	9b03      	ldr	r3, [sp, #12]
 800ac16:	3307      	adds	r3, #7
 800ac18:	f023 0307 	bic.w	r3, r3, #7
 800ac1c:	3308      	adds	r3, #8
 800ac1e:	9303      	str	r3, [sp, #12]
 800ac20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac22:	443b      	add	r3, r7
 800ac24:	9309      	str	r3, [sp, #36]	; 0x24
 800ac26:	e767      	b.n	800aaf8 <_vfiprintf_r+0x94>
 800ac28:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac2c:	460c      	mov	r4, r1
 800ac2e:	2001      	movs	r0, #1
 800ac30:	e7a5      	b.n	800ab7e <_vfiprintf_r+0x11a>
 800ac32:	2300      	movs	r3, #0
 800ac34:	3401      	adds	r4, #1
 800ac36:	9305      	str	r3, [sp, #20]
 800ac38:	4619      	mov	r1, r3
 800ac3a:	f04f 0c0a 	mov.w	ip, #10
 800ac3e:	4620      	mov	r0, r4
 800ac40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac44:	3a30      	subs	r2, #48	; 0x30
 800ac46:	2a09      	cmp	r2, #9
 800ac48:	d903      	bls.n	800ac52 <_vfiprintf_r+0x1ee>
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d0c5      	beq.n	800abda <_vfiprintf_r+0x176>
 800ac4e:	9105      	str	r1, [sp, #20]
 800ac50:	e7c3      	b.n	800abda <_vfiprintf_r+0x176>
 800ac52:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac56:	4604      	mov	r4, r0
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e7f0      	b.n	800ac3e <_vfiprintf_r+0x1da>
 800ac5c:	ab03      	add	r3, sp, #12
 800ac5e:	9300      	str	r3, [sp, #0]
 800ac60:	462a      	mov	r2, r5
 800ac62:	4b16      	ldr	r3, [pc, #88]	; (800acbc <_vfiprintf_r+0x258>)
 800ac64:	a904      	add	r1, sp, #16
 800ac66:	4630      	mov	r0, r6
 800ac68:	f7fd fd4a 	bl	8008700 <_printf_float>
 800ac6c:	4607      	mov	r7, r0
 800ac6e:	1c78      	adds	r0, r7, #1
 800ac70:	d1d6      	bne.n	800ac20 <_vfiprintf_r+0x1bc>
 800ac72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac74:	07d9      	lsls	r1, r3, #31
 800ac76:	d405      	bmi.n	800ac84 <_vfiprintf_r+0x220>
 800ac78:	89ab      	ldrh	r3, [r5, #12]
 800ac7a:	059a      	lsls	r2, r3, #22
 800ac7c:	d402      	bmi.n	800ac84 <_vfiprintf_r+0x220>
 800ac7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac80:	f000 faaf 	bl	800b1e2 <__retarget_lock_release_recursive>
 800ac84:	89ab      	ldrh	r3, [r5, #12]
 800ac86:	065b      	lsls	r3, r3, #25
 800ac88:	f53f af12 	bmi.w	800aab0 <_vfiprintf_r+0x4c>
 800ac8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac8e:	e711      	b.n	800aab4 <_vfiprintf_r+0x50>
 800ac90:	ab03      	add	r3, sp, #12
 800ac92:	9300      	str	r3, [sp, #0]
 800ac94:	462a      	mov	r2, r5
 800ac96:	4b09      	ldr	r3, [pc, #36]	; (800acbc <_vfiprintf_r+0x258>)
 800ac98:	a904      	add	r1, sp, #16
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f7fd ffd4 	bl	8008c48 <_printf_i>
 800aca0:	e7e4      	b.n	800ac6c <_vfiprintf_r+0x208>
 800aca2:	bf00      	nop
 800aca4:	0800b974 	.word	0x0800b974
 800aca8:	0800b994 	.word	0x0800b994
 800acac:	0800b954 	.word	0x0800b954
 800acb0:	0800b8fc 	.word	0x0800b8fc
 800acb4:	0800b906 	.word	0x0800b906
 800acb8:	08008701 	.word	0x08008701
 800acbc:	0800aa41 	.word	0x0800aa41
 800acc0:	0800b902 	.word	0x0800b902

0800acc4 <__swbuf_r>:
 800acc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acc6:	460e      	mov	r6, r1
 800acc8:	4614      	mov	r4, r2
 800acca:	4605      	mov	r5, r0
 800accc:	b118      	cbz	r0, 800acd6 <__swbuf_r+0x12>
 800acce:	6983      	ldr	r3, [r0, #24]
 800acd0:	b90b      	cbnz	r3, 800acd6 <__swbuf_r+0x12>
 800acd2:	f000 f9e7 	bl	800b0a4 <__sinit>
 800acd6:	4b21      	ldr	r3, [pc, #132]	; (800ad5c <__swbuf_r+0x98>)
 800acd8:	429c      	cmp	r4, r3
 800acda:	d12b      	bne.n	800ad34 <__swbuf_r+0x70>
 800acdc:	686c      	ldr	r4, [r5, #4]
 800acde:	69a3      	ldr	r3, [r4, #24]
 800ace0:	60a3      	str	r3, [r4, #8]
 800ace2:	89a3      	ldrh	r3, [r4, #12]
 800ace4:	071a      	lsls	r2, r3, #28
 800ace6:	d52f      	bpl.n	800ad48 <__swbuf_r+0x84>
 800ace8:	6923      	ldr	r3, [r4, #16]
 800acea:	b36b      	cbz	r3, 800ad48 <__swbuf_r+0x84>
 800acec:	6923      	ldr	r3, [r4, #16]
 800acee:	6820      	ldr	r0, [r4, #0]
 800acf0:	1ac0      	subs	r0, r0, r3
 800acf2:	6963      	ldr	r3, [r4, #20]
 800acf4:	b2f6      	uxtb	r6, r6
 800acf6:	4283      	cmp	r3, r0
 800acf8:	4637      	mov	r7, r6
 800acfa:	dc04      	bgt.n	800ad06 <__swbuf_r+0x42>
 800acfc:	4621      	mov	r1, r4
 800acfe:	4628      	mov	r0, r5
 800ad00:	f000 f93c 	bl	800af7c <_fflush_r>
 800ad04:	bb30      	cbnz	r0, 800ad54 <__swbuf_r+0x90>
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	3b01      	subs	r3, #1
 800ad0a:	60a3      	str	r3, [r4, #8]
 800ad0c:	6823      	ldr	r3, [r4, #0]
 800ad0e:	1c5a      	adds	r2, r3, #1
 800ad10:	6022      	str	r2, [r4, #0]
 800ad12:	701e      	strb	r6, [r3, #0]
 800ad14:	6963      	ldr	r3, [r4, #20]
 800ad16:	3001      	adds	r0, #1
 800ad18:	4283      	cmp	r3, r0
 800ad1a:	d004      	beq.n	800ad26 <__swbuf_r+0x62>
 800ad1c:	89a3      	ldrh	r3, [r4, #12]
 800ad1e:	07db      	lsls	r3, r3, #31
 800ad20:	d506      	bpl.n	800ad30 <__swbuf_r+0x6c>
 800ad22:	2e0a      	cmp	r6, #10
 800ad24:	d104      	bne.n	800ad30 <__swbuf_r+0x6c>
 800ad26:	4621      	mov	r1, r4
 800ad28:	4628      	mov	r0, r5
 800ad2a:	f000 f927 	bl	800af7c <_fflush_r>
 800ad2e:	b988      	cbnz	r0, 800ad54 <__swbuf_r+0x90>
 800ad30:	4638      	mov	r0, r7
 800ad32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad34:	4b0a      	ldr	r3, [pc, #40]	; (800ad60 <__swbuf_r+0x9c>)
 800ad36:	429c      	cmp	r4, r3
 800ad38:	d101      	bne.n	800ad3e <__swbuf_r+0x7a>
 800ad3a:	68ac      	ldr	r4, [r5, #8]
 800ad3c:	e7cf      	b.n	800acde <__swbuf_r+0x1a>
 800ad3e:	4b09      	ldr	r3, [pc, #36]	; (800ad64 <__swbuf_r+0xa0>)
 800ad40:	429c      	cmp	r4, r3
 800ad42:	bf08      	it	eq
 800ad44:	68ec      	ldreq	r4, [r5, #12]
 800ad46:	e7ca      	b.n	800acde <__swbuf_r+0x1a>
 800ad48:	4621      	mov	r1, r4
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	f000 f81a 	bl	800ad84 <__swsetup_r>
 800ad50:	2800      	cmp	r0, #0
 800ad52:	d0cb      	beq.n	800acec <__swbuf_r+0x28>
 800ad54:	f04f 37ff 	mov.w	r7, #4294967295
 800ad58:	e7ea      	b.n	800ad30 <__swbuf_r+0x6c>
 800ad5a:	bf00      	nop
 800ad5c:	0800b974 	.word	0x0800b974
 800ad60:	0800b994 	.word	0x0800b994
 800ad64:	0800b954 	.word	0x0800b954

0800ad68 <__ascii_wctomb>:
 800ad68:	b149      	cbz	r1, 800ad7e <__ascii_wctomb+0x16>
 800ad6a:	2aff      	cmp	r2, #255	; 0xff
 800ad6c:	bf85      	ittet	hi
 800ad6e:	238a      	movhi	r3, #138	; 0x8a
 800ad70:	6003      	strhi	r3, [r0, #0]
 800ad72:	700a      	strbls	r2, [r1, #0]
 800ad74:	f04f 30ff 	movhi.w	r0, #4294967295
 800ad78:	bf98      	it	ls
 800ad7a:	2001      	movls	r0, #1
 800ad7c:	4770      	bx	lr
 800ad7e:	4608      	mov	r0, r1
 800ad80:	4770      	bx	lr
	...

0800ad84 <__swsetup_r>:
 800ad84:	4b32      	ldr	r3, [pc, #200]	; (800ae50 <__swsetup_r+0xcc>)
 800ad86:	b570      	push	{r4, r5, r6, lr}
 800ad88:	681d      	ldr	r5, [r3, #0]
 800ad8a:	4606      	mov	r6, r0
 800ad8c:	460c      	mov	r4, r1
 800ad8e:	b125      	cbz	r5, 800ad9a <__swsetup_r+0x16>
 800ad90:	69ab      	ldr	r3, [r5, #24]
 800ad92:	b913      	cbnz	r3, 800ad9a <__swsetup_r+0x16>
 800ad94:	4628      	mov	r0, r5
 800ad96:	f000 f985 	bl	800b0a4 <__sinit>
 800ad9a:	4b2e      	ldr	r3, [pc, #184]	; (800ae54 <__swsetup_r+0xd0>)
 800ad9c:	429c      	cmp	r4, r3
 800ad9e:	d10f      	bne.n	800adc0 <__swsetup_r+0x3c>
 800ada0:	686c      	ldr	r4, [r5, #4]
 800ada2:	89a3      	ldrh	r3, [r4, #12]
 800ada4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ada8:	0719      	lsls	r1, r3, #28
 800adaa:	d42c      	bmi.n	800ae06 <__swsetup_r+0x82>
 800adac:	06dd      	lsls	r5, r3, #27
 800adae:	d411      	bmi.n	800add4 <__swsetup_r+0x50>
 800adb0:	2309      	movs	r3, #9
 800adb2:	6033      	str	r3, [r6, #0]
 800adb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800adb8:	81a3      	strh	r3, [r4, #12]
 800adba:	f04f 30ff 	mov.w	r0, #4294967295
 800adbe:	e03e      	b.n	800ae3e <__swsetup_r+0xba>
 800adc0:	4b25      	ldr	r3, [pc, #148]	; (800ae58 <__swsetup_r+0xd4>)
 800adc2:	429c      	cmp	r4, r3
 800adc4:	d101      	bne.n	800adca <__swsetup_r+0x46>
 800adc6:	68ac      	ldr	r4, [r5, #8]
 800adc8:	e7eb      	b.n	800ada2 <__swsetup_r+0x1e>
 800adca:	4b24      	ldr	r3, [pc, #144]	; (800ae5c <__swsetup_r+0xd8>)
 800adcc:	429c      	cmp	r4, r3
 800adce:	bf08      	it	eq
 800add0:	68ec      	ldreq	r4, [r5, #12]
 800add2:	e7e6      	b.n	800ada2 <__swsetup_r+0x1e>
 800add4:	0758      	lsls	r0, r3, #29
 800add6:	d512      	bpl.n	800adfe <__swsetup_r+0x7a>
 800add8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adda:	b141      	cbz	r1, 800adee <__swsetup_r+0x6a>
 800addc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ade0:	4299      	cmp	r1, r3
 800ade2:	d002      	beq.n	800adea <__swsetup_r+0x66>
 800ade4:	4630      	mov	r0, r6
 800ade6:	f7ff fb31 	bl	800a44c <_free_r>
 800adea:	2300      	movs	r3, #0
 800adec:	6363      	str	r3, [r4, #52]	; 0x34
 800adee:	89a3      	ldrh	r3, [r4, #12]
 800adf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800adf4:	81a3      	strh	r3, [r4, #12]
 800adf6:	2300      	movs	r3, #0
 800adf8:	6063      	str	r3, [r4, #4]
 800adfa:	6923      	ldr	r3, [r4, #16]
 800adfc:	6023      	str	r3, [r4, #0]
 800adfe:	89a3      	ldrh	r3, [r4, #12]
 800ae00:	f043 0308 	orr.w	r3, r3, #8
 800ae04:	81a3      	strh	r3, [r4, #12]
 800ae06:	6923      	ldr	r3, [r4, #16]
 800ae08:	b94b      	cbnz	r3, 800ae1e <__swsetup_r+0x9a>
 800ae0a:	89a3      	ldrh	r3, [r4, #12]
 800ae0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae14:	d003      	beq.n	800ae1e <__swsetup_r+0x9a>
 800ae16:	4621      	mov	r1, r4
 800ae18:	4630      	mov	r0, r6
 800ae1a:	f000 fa09 	bl	800b230 <__smakebuf_r>
 800ae1e:	89a0      	ldrh	r0, [r4, #12]
 800ae20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae24:	f010 0301 	ands.w	r3, r0, #1
 800ae28:	d00a      	beq.n	800ae40 <__swsetup_r+0xbc>
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	60a3      	str	r3, [r4, #8]
 800ae2e:	6963      	ldr	r3, [r4, #20]
 800ae30:	425b      	negs	r3, r3
 800ae32:	61a3      	str	r3, [r4, #24]
 800ae34:	6923      	ldr	r3, [r4, #16]
 800ae36:	b943      	cbnz	r3, 800ae4a <__swsetup_r+0xc6>
 800ae38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ae3c:	d1ba      	bne.n	800adb4 <__swsetup_r+0x30>
 800ae3e:	bd70      	pop	{r4, r5, r6, pc}
 800ae40:	0781      	lsls	r1, r0, #30
 800ae42:	bf58      	it	pl
 800ae44:	6963      	ldrpl	r3, [r4, #20]
 800ae46:	60a3      	str	r3, [r4, #8]
 800ae48:	e7f4      	b.n	800ae34 <__swsetup_r+0xb0>
 800ae4a:	2000      	movs	r0, #0
 800ae4c:	e7f7      	b.n	800ae3e <__swsetup_r+0xba>
 800ae4e:	bf00      	nop
 800ae50:	20000018 	.word	0x20000018
 800ae54:	0800b974 	.word	0x0800b974
 800ae58:	0800b994 	.word	0x0800b994
 800ae5c:	0800b954 	.word	0x0800b954

0800ae60 <abort>:
 800ae60:	b508      	push	{r3, lr}
 800ae62:	2006      	movs	r0, #6
 800ae64:	f000 fa54 	bl	800b310 <raise>
 800ae68:	2001      	movs	r0, #1
 800ae6a:	f7f7 ff69 	bl	8002d40 <_exit>
	...

0800ae70 <__sflush_r>:
 800ae70:	898a      	ldrh	r2, [r1, #12]
 800ae72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae76:	4605      	mov	r5, r0
 800ae78:	0710      	lsls	r0, r2, #28
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	d458      	bmi.n	800af30 <__sflush_r+0xc0>
 800ae7e:	684b      	ldr	r3, [r1, #4]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	dc05      	bgt.n	800ae90 <__sflush_r+0x20>
 800ae84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	dc02      	bgt.n	800ae90 <__sflush_r+0x20>
 800ae8a:	2000      	movs	r0, #0
 800ae8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae92:	2e00      	cmp	r6, #0
 800ae94:	d0f9      	beq.n	800ae8a <__sflush_r+0x1a>
 800ae96:	2300      	movs	r3, #0
 800ae98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae9c:	682f      	ldr	r7, [r5, #0]
 800ae9e:	602b      	str	r3, [r5, #0]
 800aea0:	d032      	beq.n	800af08 <__sflush_r+0x98>
 800aea2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aea4:	89a3      	ldrh	r3, [r4, #12]
 800aea6:	075a      	lsls	r2, r3, #29
 800aea8:	d505      	bpl.n	800aeb6 <__sflush_r+0x46>
 800aeaa:	6863      	ldr	r3, [r4, #4]
 800aeac:	1ac0      	subs	r0, r0, r3
 800aeae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aeb0:	b10b      	cbz	r3, 800aeb6 <__sflush_r+0x46>
 800aeb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aeb4:	1ac0      	subs	r0, r0, r3
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	4602      	mov	r2, r0
 800aeba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aebc:	6a21      	ldr	r1, [r4, #32]
 800aebe:	4628      	mov	r0, r5
 800aec0:	47b0      	blx	r6
 800aec2:	1c43      	adds	r3, r0, #1
 800aec4:	89a3      	ldrh	r3, [r4, #12]
 800aec6:	d106      	bne.n	800aed6 <__sflush_r+0x66>
 800aec8:	6829      	ldr	r1, [r5, #0]
 800aeca:	291d      	cmp	r1, #29
 800aecc:	d82c      	bhi.n	800af28 <__sflush_r+0xb8>
 800aece:	4a2a      	ldr	r2, [pc, #168]	; (800af78 <__sflush_r+0x108>)
 800aed0:	40ca      	lsrs	r2, r1
 800aed2:	07d6      	lsls	r6, r2, #31
 800aed4:	d528      	bpl.n	800af28 <__sflush_r+0xb8>
 800aed6:	2200      	movs	r2, #0
 800aed8:	6062      	str	r2, [r4, #4]
 800aeda:	04d9      	lsls	r1, r3, #19
 800aedc:	6922      	ldr	r2, [r4, #16]
 800aede:	6022      	str	r2, [r4, #0]
 800aee0:	d504      	bpl.n	800aeec <__sflush_r+0x7c>
 800aee2:	1c42      	adds	r2, r0, #1
 800aee4:	d101      	bne.n	800aeea <__sflush_r+0x7a>
 800aee6:	682b      	ldr	r3, [r5, #0]
 800aee8:	b903      	cbnz	r3, 800aeec <__sflush_r+0x7c>
 800aeea:	6560      	str	r0, [r4, #84]	; 0x54
 800aeec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeee:	602f      	str	r7, [r5, #0]
 800aef0:	2900      	cmp	r1, #0
 800aef2:	d0ca      	beq.n	800ae8a <__sflush_r+0x1a>
 800aef4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aef8:	4299      	cmp	r1, r3
 800aefa:	d002      	beq.n	800af02 <__sflush_r+0x92>
 800aefc:	4628      	mov	r0, r5
 800aefe:	f7ff faa5 	bl	800a44c <_free_r>
 800af02:	2000      	movs	r0, #0
 800af04:	6360      	str	r0, [r4, #52]	; 0x34
 800af06:	e7c1      	b.n	800ae8c <__sflush_r+0x1c>
 800af08:	6a21      	ldr	r1, [r4, #32]
 800af0a:	2301      	movs	r3, #1
 800af0c:	4628      	mov	r0, r5
 800af0e:	47b0      	blx	r6
 800af10:	1c41      	adds	r1, r0, #1
 800af12:	d1c7      	bne.n	800aea4 <__sflush_r+0x34>
 800af14:	682b      	ldr	r3, [r5, #0]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d0c4      	beq.n	800aea4 <__sflush_r+0x34>
 800af1a:	2b1d      	cmp	r3, #29
 800af1c:	d001      	beq.n	800af22 <__sflush_r+0xb2>
 800af1e:	2b16      	cmp	r3, #22
 800af20:	d101      	bne.n	800af26 <__sflush_r+0xb6>
 800af22:	602f      	str	r7, [r5, #0]
 800af24:	e7b1      	b.n	800ae8a <__sflush_r+0x1a>
 800af26:	89a3      	ldrh	r3, [r4, #12]
 800af28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af2c:	81a3      	strh	r3, [r4, #12]
 800af2e:	e7ad      	b.n	800ae8c <__sflush_r+0x1c>
 800af30:	690f      	ldr	r7, [r1, #16]
 800af32:	2f00      	cmp	r7, #0
 800af34:	d0a9      	beq.n	800ae8a <__sflush_r+0x1a>
 800af36:	0793      	lsls	r3, r2, #30
 800af38:	680e      	ldr	r6, [r1, #0]
 800af3a:	bf08      	it	eq
 800af3c:	694b      	ldreq	r3, [r1, #20]
 800af3e:	600f      	str	r7, [r1, #0]
 800af40:	bf18      	it	ne
 800af42:	2300      	movne	r3, #0
 800af44:	eba6 0807 	sub.w	r8, r6, r7
 800af48:	608b      	str	r3, [r1, #8]
 800af4a:	f1b8 0f00 	cmp.w	r8, #0
 800af4e:	dd9c      	ble.n	800ae8a <__sflush_r+0x1a>
 800af50:	6a21      	ldr	r1, [r4, #32]
 800af52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af54:	4643      	mov	r3, r8
 800af56:	463a      	mov	r2, r7
 800af58:	4628      	mov	r0, r5
 800af5a:	47b0      	blx	r6
 800af5c:	2800      	cmp	r0, #0
 800af5e:	dc06      	bgt.n	800af6e <__sflush_r+0xfe>
 800af60:	89a3      	ldrh	r3, [r4, #12]
 800af62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af66:	81a3      	strh	r3, [r4, #12]
 800af68:	f04f 30ff 	mov.w	r0, #4294967295
 800af6c:	e78e      	b.n	800ae8c <__sflush_r+0x1c>
 800af6e:	4407      	add	r7, r0
 800af70:	eba8 0800 	sub.w	r8, r8, r0
 800af74:	e7e9      	b.n	800af4a <__sflush_r+0xda>
 800af76:	bf00      	nop
 800af78:	20400001 	.word	0x20400001

0800af7c <_fflush_r>:
 800af7c:	b538      	push	{r3, r4, r5, lr}
 800af7e:	690b      	ldr	r3, [r1, #16]
 800af80:	4605      	mov	r5, r0
 800af82:	460c      	mov	r4, r1
 800af84:	b913      	cbnz	r3, 800af8c <_fflush_r+0x10>
 800af86:	2500      	movs	r5, #0
 800af88:	4628      	mov	r0, r5
 800af8a:	bd38      	pop	{r3, r4, r5, pc}
 800af8c:	b118      	cbz	r0, 800af96 <_fflush_r+0x1a>
 800af8e:	6983      	ldr	r3, [r0, #24]
 800af90:	b90b      	cbnz	r3, 800af96 <_fflush_r+0x1a>
 800af92:	f000 f887 	bl	800b0a4 <__sinit>
 800af96:	4b14      	ldr	r3, [pc, #80]	; (800afe8 <_fflush_r+0x6c>)
 800af98:	429c      	cmp	r4, r3
 800af9a:	d11b      	bne.n	800afd4 <_fflush_r+0x58>
 800af9c:	686c      	ldr	r4, [r5, #4]
 800af9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d0ef      	beq.n	800af86 <_fflush_r+0xa>
 800afa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afa8:	07d0      	lsls	r0, r2, #31
 800afaa:	d404      	bmi.n	800afb6 <_fflush_r+0x3a>
 800afac:	0599      	lsls	r1, r3, #22
 800afae:	d402      	bmi.n	800afb6 <_fflush_r+0x3a>
 800afb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afb2:	f000 f915 	bl	800b1e0 <__retarget_lock_acquire_recursive>
 800afb6:	4628      	mov	r0, r5
 800afb8:	4621      	mov	r1, r4
 800afba:	f7ff ff59 	bl	800ae70 <__sflush_r>
 800afbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afc0:	07da      	lsls	r2, r3, #31
 800afc2:	4605      	mov	r5, r0
 800afc4:	d4e0      	bmi.n	800af88 <_fflush_r+0xc>
 800afc6:	89a3      	ldrh	r3, [r4, #12]
 800afc8:	059b      	lsls	r3, r3, #22
 800afca:	d4dd      	bmi.n	800af88 <_fflush_r+0xc>
 800afcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afce:	f000 f908 	bl	800b1e2 <__retarget_lock_release_recursive>
 800afd2:	e7d9      	b.n	800af88 <_fflush_r+0xc>
 800afd4:	4b05      	ldr	r3, [pc, #20]	; (800afec <_fflush_r+0x70>)
 800afd6:	429c      	cmp	r4, r3
 800afd8:	d101      	bne.n	800afde <_fflush_r+0x62>
 800afda:	68ac      	ldr	r4, [r5, #8]
 800afdc:	e7df      	b.n	800af9e <_fflush_r+0x22>
 800afde:	4b04      	ldr	r3, [pc, #16]	; (800aff0 <_fflush_r+0x74>)
 800afe0:	429c      	cmp	r4, r3
 800afe2:	bf08      	it	eq
 800afe4:	68ec      	ldreq	r4, [r5, #12]
 800afe6:	e7da      	b.n	800af9e <_fflush_r+0x22>
 800afe8:	0800b974 	.word	0x0800b974
 800afec:	0800b994 	.word	0x0800b994
 800aff0:	0800b954 	.word	0x0800b954

0800aff4 <std>:
 800aff4:	2300      	movs	r3, #0
 800aff6:	b510      	push	{r4, lr}
 800aff8:	4604      	mov	r4, r0
 800affa:	e9c0 3300 	strd	r3, r3, [r0]
 800affe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b002:	6083      	str	r3, [r0, #8]
 800b004:	8181      	strh	r1, [r0, #12]
 800b006:	6643      	str	r3, [r0, #100]	; 0x64
 800b008:	81c2      	strh	r2, [r0, #14]
 800b00a:	6183      	str	r3, [r0, #24]
 800b00c:	4619      	mov	r1, r3
 800b00e:	2208      	movs	r2, #8
 800b010:	305c      	adds	r0, #92	; 0x5c
 800b012:	f7fd facd 	bl	80085b0 <memset>
 800b016:	4b05      	ldr	r3, [pc, #20]	; (800b02c <std+0x38>)
 800b018:	6263      	str	r3, [r4, #36]	; 0x24
 800b01a:	4b05      	ldr	r3, [pc, #20]	; (800b030 <std+0x3c>)
 800b01c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b01e:	4b05      	ldr	r3, [pc, #20]	; (800b034 <std+0x40>)
 800b020:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b022:	4b05      	ldr	r3, [pc, #20]	; (800b038 <std+0x44>)
 800b024:	6224      	str	r4, [r4, #32]
 800b026:	6323      	str	r3, [r4, #48]	; 0x30
 800b028:	bd10      	pop	{r4, pc}
 800b02a:	bf00      	nop
 800b02c:	0800b349 	.word	0x0800b349
 800b030:	0800b36b 	.word	0x0800b36b
 800b034:	0800b3a3 	.word	0x0800b3a3
 800b038:	0800b3c7 	.word	0x0800b3c7

0800b03c <_cleanup_r>:
 800b03c:	4901      	ldr	r1, [pc, #4]	; (800b044 <_cleanup_r+0x8>)
 800b03e:	f000 b8af 	b.w	800b1a0 <_fwalk_reent>
 800b042:	bf00      	nop
 800b044:	0800af7d 	.word	0x0800af7d

0800b048 <__sfmoreglue>:
 800b048:	b570      	push	{r4, r5, r6, lr}
 800b04a:	2268      	movs	r2, #104	; 0x68
 800b04c:	1e4d      	subs	r5, r1, #1
 800b04e:	4355      	muls	r5, r2
 800b050:	460e      	mov	r6, r1
 800b052:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b056:	f7ff fa65 	bl	800a524 <_malloc_r>
 800b05a:	4604      	mov	r4, r0
 800b05c:	b140      	cbz	r0, 800b070 <__sfmoreglue+0x28>
 800b05e:	2100      	movs	r1, #0
 800b060:	e9c0 1600 	strd	r1, r6, [r0]
 800b064:	300c      	adds	r0, #12
 800b066:	60a0      	str	r0, [r4, #8]
 800b068:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b06c:	f7fd faa0 	bl	80085b0 <memset>
 800b070:	4620      	mov	r0, r4
 800b072:	bd70      	pop	{r4, r5, r6, pc}

0800b074 <__sfp_lock_acquire>:
 800b074:	4801      	ldr	r0, [pc, #4]	; (800b07c <__sfp_lock_acquire+0x8>)
 800b076:	f000 b8b3 	b.w	800b1e0 <__retarget_lock_acquire_recursive>
 800b07a:	bf00      	nop
 800b07c:	20000535 	.word	0x20000535

0800b080 <__sfp_lock_release>:
 800b080:	4801      	ldr	r0, [pc, #4]	; (800b088 <__sfp_lock_release+0x8>)
 800b082:	f000 b8ae 	b.w	800b1e2 <__retarget_lock_release_recursive>
 800b086:	bf00      	nop
 800b088:	20000535 	.word	0x20000535

0800b08c <__sinit_lock_acquire>:
 800b08c:	4801      	ldr	r0, [pc, #4]	; (800b094 <__sinit_lock_acquire+0x8>)
 800b08e:	f000 b8a7 	b.w	800b1e0 <__retarget_lock_acquire_recursive>
 800b092:	bf00      	nop
 800b094:	20000536 	.word	0x20000536

0800b098 <__sinit_lock_release>:
 800b098:	4801      	ldr	r0, [pc, #4]	; (800b0a0 <__sinit_lock_release+0x8>)
 800b09a:	f000 b8a2 	b.w	800b1e2 <__retarget_lock_release_recursive>
 800b09e:	bf00      	nop
 800b0a0:	20000536 	.word	0x20000536

0800b0a4 <__sinit>:
 800b0a4:	b510      	push	{r4, lr}
 800b0a6:	4604      	mov	r4, r0
 800b0a8:	f7ff fff0 	bl	800b08c <__sinit_lock_acquire>
 800b0ac:	69a3      	ldr	r3, [r4, #24]
 800b0ae:	b11b      	cbz	r3, 800b0b8 <__sinit+0x14>
 800b0b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0b4:	f7ff bff0 	b.w	800b098 <__sinit_lock_release>
 800b0b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b0bc:	6523      	str	r3, [r4, #80]	; 0x50
 800b0be:	4b13      	ldr	r3, [pc, #76]	; (800b10c <__sinit+0x68>)
 800b0c0:	4a13      	ldr	r2, [pc, #76]	; (800b110 <__sinit+0x6c>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b0c6:	42a3      	cmp	r3, r4
 800b0c8:	bf04      	itt	eq
 800b0ca:	2301      	moveq	r3, #1
 800b0cc:	61a3      	streq	r3, [r4, #24]
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f000 f820 	bl	800b114 <__sfp>
 800b0d4:	6060      	str	r0, [r4, #4]
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f000 f81c 	bl	800b114 <__sfp>
 800b0dc:	60a0      	str	r0, [r4, #8]
 800b0de:	4620      	mov	r0, r4
 800b0e0:	f000 f818 	bl	800b114 <__sfp>
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	60e0      	str	r0, [r4, #12]
 800b0e8:	2104      	movs	r1, #4
 800b0ea:	6860      	ldr	r0, [r4, #4]
 800b0ec:	f7ff ff82 	bl	800aff4 <std>
 800b0f0:	68a0      	ldr	r0, [r4, #8]
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	2109      	movs	r1, #9
 800b0f6:	f7ff ff7d 	bl	800aff4 <std>
 800b0fa:	68e0      	ldr	r0, [r4, #12]
 800b0fc:	2202      	movs	r2, #2
 800b0fe:	2112      	movs	r1, #18
 800b100:	f7ff ff78 	bl	800aff4 <std>
 800b104:	2301      	movs	r3, #1
 800b106:	61a3      	str	r3, [r4, #24]
 800b108:	e7d2      	b.n	800b0b0 <__sinit+0xc>
 800b10a:	bf00      	nop
 800b10c:	0800b5d4 	.word	0x0800b5d4
 800b110:	0800b03d 	.word	0x0800b03d

0800b114 <__sfp>:
 800b114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b116:	4607      	mov	r7, r0
 800b118:	f7ff ffac 	bl	800b074 <__sfp_lock_acquire>
 800b11c:	4b1e      	ldr	r3, [pc, #120]	; (800b198 <__sfp+0x84>)
 800b11e:	681e      	ldr	r6, [r3, #0]
 800b120:	69b3      	ldr	r3, [r6, #24]
 800b122:	b913      	cbnz	r3, 800b12a <__sfp+0x16>
 800b124:	4630      	mov	r0, r6
 800b126:	f7ff ffbd 	bl	800b0a4 <__sinit>
 800b12a:	3648      	adds	r6, #72	; 0x48
 800b12c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b130:	3b01      	subs	r3, #1
 800b132:	d503      	bpl.n	800b13c <__sfp+0x28>
 800b134:	6833      	ldr	r3, [r6, #0]
 800b136:	b30b      	cbz	r3, 800b17c <__sfp+0x68>
 800b138:	6836      	ldr	r6, [r6, #0]
 800b13a:	e7f7      	b.n	800b12c <__sfp+0x18>
 800b13c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b140:	b9d5      	cbnz	r5, 800b178 <__sfp+0x64>
 800b142:	4b16      	ldr	r3, [pc, #88]	; (800b19c <__sfp+0x88>)
 800b144:	60e3      	str	r3, [r4, #12]
 800b146:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b14a:	6665      	str	r5, [r4, #100]	; 0x64
 800b14c:	f000 f847 	bl	800b1de <__retarget_lock_init_recursive>
 800b150:	f7ff ff96 	bl	800b080 <__sfp_lock_release>
 800b154:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b158:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b15c:	6025      	str	r5, [r4, #0]
 800b15e:	61a5      	str	r5, [r4, #24]
 800b160:	2208      	movs	r2, #8
 800b162:	4629      	mov	r1, r5
 800b164:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b168:	f7fd fa22 	bl	80085b0 <memset>
 800b16c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b170:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b174:	4620      	mov	r0, r4
 800b176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b178:	3468      	adds	r4, #104	; 0x68
 800b17a:	e7d9      	b.n	800b130 <__sfp+0x1c>
 800b17c:	2104      	movs	r1, #4
 800b17e:	4638      	mov	r0, r7
 800b180:	f7ff ff62 	bl	800b048 <__sfmoreglue>
 800b184:	4604      	mov	r4, r0
 800b186:	6030      	str	r0, [r6, #0]
 800b188:	2800      	cmp	r0, #0
 800b18a:	d1d5      	bne.n	800b138 <__sfp+0x24>
 800b18c:	f7ff ff78 	bl	800b080 <__sfp_lock_release>
 800b190:	230c      	movs	r3, #12
 800b192:	603b      	str	r3, [r7, #0]
 800b194:	e7ee      	b.n	800b174 <__sfp+0x60>
 800b196:	bf00      	nop
 800b198:	0800b5d4 	.word	0x0800b5d4
 800b19c:	ffff0001 	.word	0xffff0001

0800b1a0 <_fwalk_reent>:
 800b1a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1a4:	4606      	mov	r6, r0
 800b1a6:	4688      	mov	r8, r1
 800b1a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b1ac:	2700      	movs	r7, #0
 800b1ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1b2:	f1b9 0901 	subs.w	r9, r9, #1
 800b1b6:	d505      	bpl.n	800b1c4 <_fwalk_reent+0x24>
 800b1b8:	6824      	ldr	r4, [r4, #0]
 800b1ba:	2c00      	cmp	r4, #0
 800b1bc:	d1f7      	bne.n	800b1ae <_fwalk_reent+0xe>
 800b1be:	4638      	mov	r0, r7
 800b1c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1c4:	89ab      	ldrh	r3, [r5, #12]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d907      	bls.n	800b1da <_fwalk_reent+0x3a>
 800b1ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	d003      	beq.n	800b1da <_fwalk_reent+0x3a>
 800b1d2:	4629      	mov	r1, r5
 800b1d4:	4630      	mov	r0, r6
 800b1d6:	47c0      	blx	r8
 800b1d8:	4307      	orrs	r7, r0
 800b1da:	3568      	adds	r5, #104	; 0x68
 800b1dc:	e7e9      	b.n	800b1b2 <_fwalk_reent+0x12>

0800b1de <__retarget_lock_init_recursive>:
 800b1de:	4770      	bx	lr

0800b1e0 <__retarget_lock_acquire_recursive>:
 800b1e0:	4770      	bx	lr

0800b1e2 <__retarget_lock_release_recursive>:
 800b1e2:	4770      	bx	lr

0800b1e4 <__swhatbuf_r>:
 800b1e4:	b570      	push	{r4, r5, r6, lr}
 800b1e6:	460e      	mov	r6, r1
 800b1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ec:	2900      	cmp	r1, #0
 800b1ee:	b096      	sub	sp, #88	; 0x58
 800b1f0:	4614      	mov	r4, r2
 800b1f2:	461d      	mov	r5, r3
 800b1f4:	da08      	bge.n	800b208 <__swhatbuf_r+0x24>
 800b1f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	602a      	str	r2, [r5, #0]
 800b1fe:	061a      	lsls	r2, r3, #24
 800b200:	d410      	bmi.n	800b224 <__swhatbuf_r+0x40>
 800b202:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b206:	e00e      	b.n	800b226 <__swhatbuf_r+0x42>
 800b208:	466a      	mov	r2, sp
 800b20a:	f000 f903 	bl	800b414 <_fstat_r>
 800b20e:	2800      	cmp	r0, #0
 800b210:	dbf1      	blt.n	800b1f6 <__swhatbuf_r+0x12>
 800b212:	9a01      	ldr	r2, [sp, #4]
 800b214:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b218:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b21c:	425a      	negs	r2, r3
 800b21e:	415a      	adcs	r2, r3
 800b220:	602a      	str	r2, [r5, #0]
 800b222:	e7ee      	b.n	800b202 <__swhatbuf_r+0x1e>
 800b224:	2340      	movs	r3, #64	; 0x40
 800b226:	2000      	movs	r0, #0
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	b016      	add	sp, #88	; 0x58
 800b22c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b230 <__smakebuf_r>:
 800b230:	898b      	ldrh	r3, [r1, #12]
 800b232:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b234:	079d      	lsls	r5, r3, #30
 800b236:	4606      	mov	r6, r0
 800b238:	460c      	mov	r4, r1
 800b23a:	d507      	bpl.n	800b24c <__smakebuf_r+0x1c>
 800b23c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	6123      	str	r3, [r4, #16]
 800b244:	2301      	movs	r3, #1
 800b246:	6163      	str	r3, [r4, #20]
 800b248:	b002      	add	sp, #8
 800b24a:	bd70      	pop	{r4, r5, r6, pc}
 800b24c:	ab01      	add	r3, sp, #4
 800b24e:	466a      	mov	r2, sp
 800b250:	f7ff ffc8 	bl	800b1e4 <__swhatbuf_r>
 800b254:	9900      	ldr	r1, [sp, #0]
 800b256:	4605      	mov	r5, r0
 800b258:	4630      	mov	r0, r6
 800b25a:	f7ff f963 	bl	800a524 <_malloc_r>
 800b25e:	b948      	cbnz	r0, 800b274 <__smakebuf_r+0x44>
 800b260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b264:	059a      	lsls	r2, r3, #22
 800b266:	d4ef      	bmi.n	800b248 <__smakebuf_r+0x18>
 800b268:	f023 0303 	bic.w	r3, r3, #3
 800b26c:	f043 0302 	orr.w	r3, r3, #2
 800b270:	81a3      	strh	r3, [r4, #12]
 800b272:	e7e3      	b.n	800b23c <__smakebuf_r+0xc>
 800b274:	4b0d      	ldr	r3, [pc, #52]	; (800b2ac <__smakebuf_r+0x7c>)
 800b276:	62b3      	str	r3, [r6, #40]	; 0x28
 800b278:	89a3      	ldrh	r3, [r4, #12]
 800b27a:	6020      	str	r0, [r4, #0]
 800b27c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b280:	81a3      	strh	r3, [r4, #12]
 800b282:	9b00      	ldr	r3, [sp, #0]
 800b284:	6163      	str	r3, [r4, #20]
 800b286:	9b01      	ldr	r3, [sp, #4]
 800b288:	6120      	str	r0, [r4, #16]
 800b28a:	b15b      	cbz	r3, 800b2a4 <__smakebuf_r+0x74>
 800b28c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b290:	4630      	mov	r0, r6
 800b292:	f000 f8d1 	bl	800b438 <_isatty_r>
 800b296:	b128      	cbz	r0, 800b2a4 <__smakebuf_r+0x74>
 800b298:	89a3      	ldrh	r3, [r4, #12]
 800b29a:	f023 0303 	bic.w	r3, r3, #3
 800b29e:	f043 0301 	orr.w	r3, r3, #1
 800b2a2:	81a3      	strh	r3, [r4, #12]
 800b2a4:	89a0      	ldrh	r0, [r4, #12]
 800b2a6:	4305      	orrs	r5, r0
 800b2a8:	81a5      	strh	r5, [r4, #12]
 800b2aa:	e7cd      	b.n	800b248 <__smakebuf_r+0x18>
 800b2ac:	0800b03d 	.word	0x0800b03d

0800b2b0 <_malloc_usable_size_r>:
 800b2b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2b4:	1f18      	subs	r0, r3, #4
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	bfbc      	itt	lt
 800b2ba:	580b      	ldrlt	r3, [r1, r0]
 800b2bc:	18c0      	addlt	r0, r0, r3
 800b2be:	4770      	bx	lr

0800b2c0 <_raise_r>:
 800b2c0:	291f      	cmp	r1, #31
 800b2c2:	b538      	push	{r3, r4, r5, lr}
 800b2c4:	4604      	mov	r4, r0
 800b2c6:	460d      	mov	r5, r1
 800b2c8:	d904      	bls.n	800b2d4 <_raise_r+0x14>
 800b2ca:	2316      	movs	r3, #22
 800b2cc:	6003      	str	r3, [r0, #0]
 800b2ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d2:	bd38      	pop	{r3, r4, r5, pc}
 800b2d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b2d6:	b112      	cbz	r2, 800b2de <_raise_r+0x1e>
 800b2d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2dc:	b94b      	cbnz	r3, 800b2f2 <_raise_r+0x32>
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f000 f830 	bl	800b344 <_getpid_r>
 800b2e4:	462a      	mov	r2, r5
 800b2e6:	4601      	mov	r1, r0
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2ee:	f000 b817 	b.w	800b320 <_kill_r>
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d00a      	beq.n	800b30c <_raise_r+0x4c>
 800b2f6:	1c59      	adds	r1, r3, #1
 800b2f8:	d103      	bne.n	800b302 <_raise_r+0x42>
 800b2fa:	2316      	movs	r3, #22
 800b2fc:	6003      	str	r3, [r0, #0]
 800b2fe:	2001      	movs	r0, #1
 800b300:	e7e7      	b.n	800b2d2 <_raise_r+0x12>
 800b302:	2400      	movs	r4, #0
 800b304:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b308:	4628      	mov	r0, r5
 800b30a:	4798      	blx	r3
 800b30c:	2000      	movs	r0, #0
 800b30e:	e7e0      	b.n	800b2d2 <_raise_r+0x12>

0800b310 <raise>:
 800b310:	4b02      	ldr	r3, [pc, #8]	; (800b31c <raise+0xc>)
 800b312:	4601      	mov	r1, r0
 800b314:	6818      	ldr	r0, [r3, #0]
 800b316:	f7ff bfd3 	b.w	800b2c0 <_raise_r>
 800b31a:	bf00      	nop
 800b31c:	20000018 	.word	0x20000018

0800b320 <_kill_r>:
 800b320:	b538      	push	{r3, r4, r5, lr}
 800b322:	4d07      	ldr	r5, [pc, #28]	; (800b340 <_kill_r+0x20>)
 800b324:	2300      	movs	r3, #0
 800b326:	4604      	mov	r4, r0
 800b328:	4608      	mov	r0, r1
 800b32a:	4611      	mov	r1, r2
 800b32c:	602b      	str	r3, [r5, #0]
 800b32e:	f7f7 fcf7 	bl	8002d20 <_kill>
 800b332:	1c43      	adds	r3, r0, #1
 800b334:	d102      	bne.n	800b33c <_kill_r+0x1c>
 800b336:	682b      	ldr	r3, [r5, #0]
 800b338:	b103      	cbz	r3, 800b33c <_kill_r+0x1c>
 800b33a:	6023      	str	r3, [r4, #0]
 800b33c:	bd38      	pop	{r3, r4, r5, pc}
 800b33e:	bf00      	nop
 800b340:	20000530 	.word	0x20000530

0800b344 <_getpid_r>:
 800b344:	f7f7 bce4 	b.w	8002d10 <_getpid>

0800b348 <__sread>:
 800b348:	b510      	push	{r4, lr}
 800b34a:	460c      	mov	r4, r1
 800b34c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b350:	f000 f894 	bl	800b47c <_read_r>
 800b354:	2800      	cmp	r0, #0
 800b356:	bfab      	itete	ge
 800b358:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b35a:	89a3      	ldrhlt	r3, [r4, #12]
 800b35c:	181b      	addge	r3, r3, r0
 800b35e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b362:	bfac      	ite	ge
 800b364:	6563      	strge	r3, [r4, #84]	; 0x54
 800b366:	81a3      	strhlt	r3, [r4, #12]
 800b368:	bd10      	pop	{r4, pc}

0800b36a <__swrite>:
 800b36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b36e:	461f      	mov	r7, r3
 800b370:	898b      	ldrh	r3, [r1, #12]
 800b372:	05db      	lsls	r3, r3, #23
 800b374:	4605      	mov	r5, r0
 800b376:	460c      	mov	r4, r1
 800b378:	4616      	mov	r6, r2
 800b37a:	d505      	bpl.n	800b388 <__swrite+0x1e>
 800b37c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b380:	2302      	movs	r3, #2
 800b382:	2200      	movs	r2, #0
 800b384:	f000 f868 	bl	800b458 <_lseek_r>
 800b388:	89a3      	ldrh	r3, [r4, #12]
 800b38a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b38e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b392:	81a3      	strh	r3, [r4, #12]
 800b394:	4632      	mov	r2, r6
 800b396:	463b      	mov	r3, r7
 800b398:	4628      	mov	r0, r5
 800b39a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b39e:	f000 b817 	b.w	800b3d0 <_write_r>

0800b3a2 <__sseek>:
 800b3a2:	b510      	push	{r4, lr}
 800b3a4:	460c      	mov	r4, r1
 800b3a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3aa:	f000 f855 	bl	800b458 <_lseek_r>
 800b3ae:	1c43      	adds	r3, r0, #1
 800b3b0:	89a3      	ldrh	r3, [r4, #12]
 800b3b2:	bf15      	itete	ne
 800b3b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b3b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b3ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b3be:	81a3      	strheq	r3, [r4, #12]
 800b3c0:	bf18      	it	ne
 800b3c2:	81a3      	strhne	r3, [r4, #12]
 800b3c4:	bd10      	pop	{r4, pc}

0800b3c6 <__sclose>:
 800b3c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3ca:	f000 b813 	b.w	800b3f4 <_close_r>
	...

0800b3d0 <_write_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4d07      	ldr	r5, [pc, #28]	; (800b3f0 <_write_r+0x20>)
 800b3d4:	4604      	mov	r4, r0
 800b3d6:	4608      	mov	r0, r1
 800b3d8:	4611      	mov	r1, r2
 800b3da:	2200      	movs	r2, #0
 800b3dc:	602a      	str	r2, [r5, #0]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f7f7 fcd5 	bl	8002d8e <_write>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_write_r+0x1e>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_write_r+0x1e>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	20000530 	.word	0x20000530

0800b3f4 <_close_r>:
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	4d06      	ldr	r5, [pc, #24]	; (800b410 <_close_r+0x1c>)
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	4604      	mov	r4, r0
 800b3fc:	4608      	mov	r0, r1
 800b3fe:	602b      	str	r3, [r5, #0]
 800b400:	f7f7 fce1 	bl	8002dc6 <_close>
 800b404:	1c43      	adds	r3, r0, #1
 800b406:	d102      	bne.n	800b40e <_close_r+0x1a>
 800b408:	682b      	ldr	r3, [r5, #0]
 800b40a:	b103      	cbz	r3, 800b40e <_close_r+0x1a>
 800b40c:	6023      	str	r3, [r4, #0]
 800b40e:	bd38      	pop	{r3, r4, r5, pc}
 800b410:	20000530 	.word	0x20000530

0800b414 <_fstat_r>:
 800b414:	b538      	push	{r3, r4, r5, lr}
 800b416:	4d07      	ldr	r5, [pc, #28]	; (800b434 <_fstat_r+0x20>)
 800b418:	2300      	movs	r3, #0
 800b41a:	4604      	mov	r4, r0
 800b41c:	4608      	mov	r0, r1
 800b41e:	4611      	mov	r1, r2
 800b420:	602b      	str	r3, [r5, #0]
 800b422:	f7f7 fcdc 	bl	8002dde <_fstat>
 800b426:	1c43      	adds	r3, r0, #1
 800b428:	d102      	bne.n	800b430 <_fstat_r+0x1c>
 800b42a:	682b      	ldr	r3, [r5, #0]
 800b42c:	b103      	cbz	r3, 800b430 <_fstat_r+0x1c>
 800b42e:	6023      	str	r3, [r4, #0]
 800b430:	bd38      	pop	{r3, r4, r5, pc}
 800b432:	bf00      	nop
 800b434:	20000530 	.word	0x20000530

0800b438 <_isatty_r>:
 800b438:	b538      	push	{r3, r4, r5, lr}
 800b43a:	4d06      	ldr	r5, [pc, #24]	; (800b454 <_isatty_r+0x1c>)
 800b43c:	2300      	movs	r3, #0
 800b43e:	4604      	mov	r4, r0
 800b440:	4608      	mov	r0, r1
 800b442:	602b      	str	r3, [r5, #0]
 800b444:	f7f7 fcdb 	bl	8002dfe <_isatty>
 800b448:	1c43      	adds	r3, r0, #1
 800b44a:	d102      	bne.n	800b452 <_isatty_r+0x1a>
 800b44c:	682b      	ldr	r3, [r5, #0]
 800b44e:	b103      	cbz	r3, 800b452 <_isatty_r+0x1a>
 800b450:	6023      	str	r3, [r4, #0]
 800b452:	bd38      	pop	{r3, r4, r5, pc}
 800b454:	20000530 	.word	0x20000530

0800b458 <_lseek_r>:
 800b458:	b538      	push	{r3, r4, r5, lr}
 800b45a:	4d07      	ldr	r5, [pc, #28]	; (800b478 <_lseek_r+0x20>)
 800b45c:	4604      	mov	r4, r0
 800b45e:	4608      	mov	r0, r1
 800b460:	4611      	mov	r1, r2
 800b462:	2200      	movs	r2, #0
 800b464:	602a      	str	r2, [r5, #0]
 800b466:	461a      	mov	r2, r3
 800b468:	f7f7 fcd4 	bl	8002e14 <_lseek>
 800b46c:	1c43      	adds	r3, r0, #1
 800b46e:	d102      	bne.n	800b476 <_lseek_r+0x1e>
 800b470:	682b      	ldr	r3, [r5, #0]
 800b472:	b103      	cbz	r3, 800b476 <_lseek_r+0x1e>
 800b474:	6023      	str	r3, [r4, #0]
 800b476:	bd38      	pop	{r3, r4, r5, pc}
 800b478:	20000530 	.word	0x20000530

0800b47c <_read_r>:
 800b47c:	b538      	push	{r3, r4, r5, lr}
 800b47e:	4d07      	ldr	r5, [pc, #28]	; (800b49c <_read_r+0x20>)
 800b480:	4604      	mov	r4, r0
 800b482:	4608      	mov	r0, r1
 800b484:	4611      	mov	r1, r2
 800b486:	2200      	movs	r2, #0
 800b488:	602a      	str	r2, [r5, #0]
 800b48a:	461a      	mov	r2, r3
 800b48c:	f7f7 fc62 	bl	8002d54 <_read>
 800b490:	1c43      	adds	r3, r0, #1
 800b492:	d102      	bne.n	800b49a <_read_r+0x1e>
 800b494:	682b      	ldr	r3, [r5, #0]
 800b496:	b103      	cbz	r3, 800b49a <_read_r+0x1e>
 800b498:	6023      	str	r3, [r4, #0]
 800b49a:	bd38      	pop	{r3, r4, r5, pc}
 800b49c:	20000530 	.word	0x20000530

0800b4a0 <_init>:
 800b4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4a2:	bf00      	nop
 800b4a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4a6:	bc08      	pop	{r3}
 800b4a8:	469e      	mov	lr, r3
 800b4aa:	4770      	bx	lr

0800b4ac <_fini>:
 800b4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ae:	bf00      	nop
 800b4b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4b2:	bc08      	pop	{r3}
 800b4b4:	469e      	mov	lr, r3
 800b4b6:	4770      	bx	lr
