

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 21:53:18 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          715
LUT:           1907
FF:            2894
DSP:              4
BRAM:             0
SRL:             34
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.975
CP achieved post-implementation:    2.558
Timing not met
