Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 10:52:21 2024
| Host         : ZA-WASADIE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adc_tech_wrapper_control_sets_placed.rpt
| Design       : adc_tech_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   315 |
|    Minimum number of control sets                        |   315 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   338 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   315 |
| >= 0 to < 4        |    77 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |   157 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             765 |          169 |
| No           | No                    | Yes                    |             141 |           33 |
| No           | Yes                   | No                     |             431 |          121 |
| Yes          | No                    | No                     |            1201 |          261 |
| Yes          | No                    | Yes                    |              84 |           13 |
| Yes          | Yes                   | No                     |            1460 |          283 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                      |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                  | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                              |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                              | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                              | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                     | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                    |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                 |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                 |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                              |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__1_n_0                                                                                                              |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[0][0]                                              | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[0][0]                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[8][0]                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__1_n_0                                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.m_valid_i_reg_inv[0]                                                                                                     |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                 |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                               | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                           | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                               | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                  | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                        | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                    | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                            |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[17][0]                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[57][0]                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_1[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_3[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_5[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                              | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0][0]                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_6[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_4[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_2[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                              | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_0[0]                                                 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                           | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                        |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                        | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                           | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_1[0]                                                                                                                                                       | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                             |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                       | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                3 |              5 |         1.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                       | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                5 |              6 |         1.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |                4 |              6 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                        |                4 |              6 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                         |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                        |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                              | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                          |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                6 |             12 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |               10 |             15 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                6 |             17 |         2.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/st_mr_bvalid[2]                                                                                                            |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             17 |         8.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                6 |             17 |         2.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                            |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[16]_i_1_n_0                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                9 |             17 |         1.89 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[16]_i_1_n_0                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             26 |         4.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |         9.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               10 |             32 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                            |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                            |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                           | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                   |               15 |             32 |         2.13 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                   |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                              | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                   |                5 |             32 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |         6.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |               10 |             38 |         3.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |               12 |             38 |         3.17 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |                8 |             38 |         4.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |               12 |             38 |         3.17 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                           |               10 |             38 |         3.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |               10 |             38 |         3.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             39 |         3.55 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_4                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_6                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_3                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_4                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_9                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_3                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_7                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_6                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_5                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_11                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_8                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_10                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_5                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_5                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_13                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_7                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_15                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_16                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_3                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_8                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_14                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_9                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_6                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_12                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_4                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_6                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_8                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_7                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_10                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_1                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_7                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_2                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_1                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_9                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_11                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_8                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_7                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_11                                                                                |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_3                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_6                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_5                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_10                                                                                |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_5                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_7                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_4                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_5                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_2                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_4                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_12                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_9                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_2                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_4                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_6                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_10                                                                                 |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_8                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_3                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_2                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |               13 |             42 |         3.23 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                           | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               14 |             42 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |               17 |             42 |         2.47 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |               16 |             42 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                           | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               10 |             42 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               11 |             45 |         4.09 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                   |               11 |             45 |         4.09 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |               15 |             46 |         3.07 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                           |               17 |             46 |         2.71 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               12 |             50 |         4.17 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             50 |         3.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             50 |         4.55 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |               16 |             50 |         3.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             60 |         3.53 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                              | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                   |               12 |             64 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                           | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                   |               10 |             64 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                              |               13 |             68 |         5.23 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                               |                                                                                                                                                                                                                                         |               64 |            177 |         2.77 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              145 |            705 |         4.86 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


