// Seed: 3213484144
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    output tri1 id_10,
    input wire id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wor id_15,
    input wor id_16,
    input tri0 id_17
);
  assign id_6 = -1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  logic id_3, id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
