

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s'
================================================================
* Date:           Mon Apr 22 19:29:18 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_V_read)"   --->   Operation 4 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i12 %tmp to i13" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_V_read_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i16 %data_V_read_1 to i4"   --->   Operation 8 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_2 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_2, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 9 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.43ns)   --->   "%tmp_5 = icmp eq i10 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.77ns)   --->   "%ret_V = add i13 1, %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'add' 'ret_V' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_s = select i1 %tmp_5, i13 %ret_V_cast, i13 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_2 = select i1 %tmp_1, i13 %p_s, i13 %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'p_2' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i13 %p_2 to i12" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 14 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.79ns)   --->   "%index = add i13 512, %p_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.77ns)   --->   "%index_cast = add i12 512, %tmp_3" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'index_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %index, i32 12)" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 17 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.59ns)   --->   "%p_1 = select i1 %tmp_4, i12 0, i12 %index_cast" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 18 'select' 'p_1' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %p_1 to i10" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 19 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %p_1, i32 10, i32 11)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 20 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp = icmp ne i2 %tmp_7, 0" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 21 'icmp' 'icmp' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "%index_1 = select i1 %icmp, i10 -1, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 22 'select' 'index_1' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %index_1 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 23 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.77ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 27 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "ret i10 %p_Val2_s" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1       (read          ) [ 0000]
tmp                 (partselect    ) [ 0000]
ret_V_cast          (sext          ) [ 0000]
tmp_1               (bitselect     ) [ 0000]
tmp_2               (trunc         ) [ 0000]
p_Result_2          (bitconcatenate) [ 0000]
tmp_5               (icmp          ) [ 0000]
ret_V               (add           ) [ 0000]
p_s                 (select        ) [ 0000]
p_2                 (select        ) [ 0000]
tmp_3               (trunc         ) [ 0000]
index               (add           ) [ 0000]
index_cast          (add           ) [ 0000]
tmp_4               (bitselect     ) [ 0000]
p_1                 (select        ) [ 0000]
tmp_6               (trunc         ) [ 0000]
tmp_7               (partselect    ) [ 0000]
icmp                (icmp          ) [ 0000]
index_1             (select        ) [ 0110]
tmp_s               (zext          ) [ 0000]
sigmoid_table1_addr (getelementptr ) [ 0101]
StgValue_26         (specpipeline  ) [ 0000]
p_Val2_s            (load          ) [ 0000]
StgValue_28         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="data_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sigmoid_table1_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="0" index="3" bw="5" slack="0"/>
<pin id="78" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="ret_V_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="5" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_Result_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_5_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="ret_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="12" slack="0"/>
<pin id="116" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="12" slack="0"/>
<pin id="122" dir="0" index="2" bw="13" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="13" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_3_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="index_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="13" slack="0"/>
<pin id="142" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="index_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="13" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="12" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="index_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="index_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="sigmoid_table1_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="54" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="86"><net_src comp="73" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="54" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="98"><net_src comp="54" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="83" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="107" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="83" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="113" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="87" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="119" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="83" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="127" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="135" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="139" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="145" pin="2"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="159" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="185"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="167" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="202"><net_src comp="187" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="60" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config7> : data_V_read | {1 }
	Port: sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config7> : sigmoid_table1 | {2 3 }
  - Chain level:
	State 1
		ret_V_cast : 1
		p_Result_2 : 1
		tmp_5 : 2
		ret_V : 2
		p_s : 3
		p_2 : 4
		tmp_3 : 5
		index : 5
		index_cast : 6
		tmp_4 : 6
		p_1 : 7
		tmp_6 : 8
		tmp_7 : 8
		icmp : 9
		index_1 : 10
	State 2
		sigmoid_table1_addr : 1
		p_Val2_s : 2
	State 3
		StgValue_28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       ret_V_fu_113       |    0    |    19   |
|    add   |       index_fu_139       |    0    |    20   |
|          |     index_cast_fu_145    |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |        p_s_fu_119        |    0    |    13   |
|  select  |        p_2_fu_127        |    0    |    13   |
|          |        p_1_fu_159        |    0    |    12   |
|          |      index_1_fu_187      |    0    |    10   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_5_fu_107       |    0    |    13   |
|          |        icmp_fu_181       |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | data_V_read_1_read_fu_54 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|         tmp_fu_73        |    0    |    0    |
|          |       tmp_7_fu_171       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     ret_V_cast_fu_83     |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_1_fu_87       |    0    |    0    |
|          |       tmp_4_fu_151       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_2_fu_95       |    0    |    0    |
|   trunc  |       tmp_3_fu_135       |    0    |    0    |
|          |       tmp_6_fu_167       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_2_fu_99     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       tmp_s_fu_195       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   127   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      index_1_reg_199      |   10   |
|sigmoid_table1_addr_reg_204|   10   |
+---------------------------+--------+
|           Total           |   20   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   20   |   136  |
+-----------+--------+--------+--------+
