# Building-a-RISC-V-CPU-Core
Building a RISC-V CPU Core using TL-Verilog 

![image](https://github.com/Nithin9741/Building-a-RISC-V-CPU-Core/assets/101901668/b5f0b737-1dd9-4b9f-b94a-19aef0386436)
