<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="ban_interface" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="rw" src_name="b_op1" src_type="Ban&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="b_op1" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="b_op2" src_type="Ban const &amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="b_op2" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="f_op" src_type="float" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="f_op" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="op" src_type="op_type" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="op" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="output" src_bitwidth="128" offset="0x0">
      <hw hw_usage="data" hw_interface="Register" hw_name="return" hw_bitwidth="128"/>
    </return>
  </kernel>
</root>
