INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/Homework/Homework 1/pbl_1_and_or/pbl_1_and_or.srcs/sources_1/new/and_or_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_or_combinational
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/Homework/Homework 1/pbl_1_and_or/pbl_1_and_or.srcs/sim_1/new/and_or_combinational_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_or_combinational_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/Homework/Homework 1/pbl_1_and_or/pbl_1_and_or.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
