INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/CS31105/mux81/mux81.srcs/sources_1/new/mux81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux81
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/CS31105/mux81/mux81.srcs/sim_1/new/sim_mux81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux81
