#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov 18 14:55:10 2025
# Process ID         : 35192
# Current directory  : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent4260 C:\Users\ralph\Vivado projects\Digital systems\Term_Project\build\layer_tb\pool_tb\pool_tb.xpr
# Log file           : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/vivado.log
# Journal file       : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb\vivado.jou
# Running On         : BOOK-PDMLPL2P14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 256V
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16687 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28498 MB
# Available Virtual  : 9710 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb'
INFO: [Project 1-313] Project file moved from 'C:/Users/ralph/문서/대학교/3학년/2학기/디지털 시스템 설계 및 실험/Project/Term_Project_Skeleton/build/layer_tb/pool_tb' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1241.129 ; gain = 171.750
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_vdma_0/sim/axi_vdma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_vdma_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1312.434 ; gain = 39.758
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
POOL starts to calculate
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1374.797 ; gain = 62.363
close_sim
INFO: xsimkernel Simulation Memory Usage: 53560 KB (Peak: 53560 KB), Simulation CPU Usage: 28687 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1374.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1374.797 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
POOL starts to calculate
POOL finishes to calculate

- Comparing result starts -

input file :                                                                                                         pool_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f597f7f
Output value: 7f59007f

Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15
Index:          16
Index:          17
Index:          18
Index:          19
Index:          20
Index:          21
Index:          22
Index:          23
Index:          24
Index:          25
Index:          26
Index:          27
Index:          28
Index:          29
Index:          30
Index:          31
- Comparing result is done!! -

$finish called at time : 4105 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" Line 292
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1383.055 ; gain = 1.832
close_sim
INFO: xsimkernel Simulation Memory Usage: 53928 KB (Peak: 53928 KB), Simulation CPU Usage: 42421 ms
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.055 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
POOL starts to calculate
POOL finishes to calculate

- Comparing result starts -

input file :                                                                                                         pool_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f597f7f
Output value: 7f59007f

Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15
Index:          16
Index:          17
Index:          18
Index:          19
Index:          20
Index:          21
Index:          22
Index:          23
Index:          24
Index:          25
Index:          26
Index:          27
Index:          28
Index:          29
Index:          30
Index:          31
- Comparing result is done!! -

$finish called at time : 4187500 ps : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" Line 292
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\tb\pool\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ralph\Vivado projects\Digital systems\Term_Project\src\modules\pool_module\pool_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1393.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1393.699 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
POOL starts to calculate
POOL finishes to calculate

- Comparing result starts -

input file :                                                                                                         pool_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f597f7f
Output value: 7f59007f

Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15
Index:          16
Index:          17
Index:          18
Index:          19
Index:          20
Index:          21
Index:          22
Index:          23
Index:          24
Index:          25
Index:          26
Index:          27
Index:          28
Index:          29
Index:          30
Index:          31
- Comparing result is done!! -

$finish called at time : 4187500 ps : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" Line 292
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1393.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1393.699 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
POOL starts to calculate
POOL finishes to calculate

- Comparing result starts -

input file :                                                                                                            pool_output_32bits.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f597f7f
Output value: 7f59007f

Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15
Index:          16
Index:          17
Index:          18
Index:          19
Index:          20
Index:          21
Index:          22
Index:          23
Index:          24
Index:          25
Index:          26
Index:          27
Index:          28
Index:          29
Index:          30
Index:          31
- Comparing result is done!! -

$finish called at time : 4187500 ps : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" Line 292
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1393.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/pool_tb/pool_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1393.699 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
POOL starts to calculate
POOL finishes to calculate

- Comparing result starts -

input file :                                                                                                         pool_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f597f7f
Output value: 7f59007f

Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15
Index:          16
Index:          17
Index:          18
Index:          19
Index:          20
Index:          21
Index:          22
Index:          23
Index:          24
Index:          25
Index:          26
Index:          27
Index:          28
Index:          29
Index:          30
Index:          31
- Comparing result is done!! -

$finish called at time : 4187500 ps : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/tb.v" Line 292
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 18 17:45:15 2025...
