Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e7cfa176e3b943149f693948fd1b5b50 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_test_behav xil_defaultlib.pipeline_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sub [F:/vhdl_project/project/project.srcs/sources_1/new/pipeline.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sub [F:/vhdl_project/project/project.srcs/sources_1/new/pipeline.v:72]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Sa [F:/vhdl_project/project/project.srcs/sources_1/new/ALU4.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Right [F:/vhdl_project/project/project.srcs/sources_1/new/ALU4.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Arith [F:/vhdl_project/project/project.srcs/sources_1/new/ALU4.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Arith [F:/vhdl_project/project/project.srcs/sources_1/new/ALU4.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX4X32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.ADDSUB_32
Compiling module xil_defaultlib.INSTMEM_pipeline
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.CONUNIT_pipeline
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_FF_down
Compiling module xil_defaultlib.D_FFEC_down
Compiling module xil_defaultlib.D_FFEC32_down
Compiling module xil_defaultlib.REG32_down
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.REGFILE_down
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.EXT16T32
Compiling module xil_defaultlib.SHIFTER32_L2
Compiling module xil_defaultlib.CONNECT
Compiling module xil_defaultlib.D_FFEC1
Compiling module xil_defaultlib.D_FFEC2
Compiling module xil_defaultlib.D_FFEC4
Compiling module xil_defaultlib.D_FFEC5
Compiling module xil_defaultlib.D_FFEC6
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.SHIFTER_32
Compiling module xil_defaultlib.ALU4
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_test_behav
