// Seed: 3193557550
module module_0 (
    output reg   id_0,
    output logic id_1,
    input  logic id_2
);
  always @(negedge 1) id_0 <= ~id_2;
  logic id_3;
  type_9(
      id_4, id_0
  ); type_10(
      1, id_3
  );
  logic id_5;
endmodule
