{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590869294255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590869294275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 17:08:14 2020 " "Processing started: Sat May 30 17:08:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590869294275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869294275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869294275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590869297225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590869297225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC-1 " "Found entity 1: UC-1" {  } { { "UC-1.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/ALU.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.v 1 1 " "Found 1 design units, including 1 entities, in source file mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_word_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_word_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register " "Found entity 1: Control_Word_Register" {  } { { "Control_Word_Register.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Unit " "Found entity 1: Decode_Unit" {  } { { "Decode_Unit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Decode_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318975 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decode_Test.bdf " "Can't analyze file -- file Decode_Test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590869318985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5b_to_6b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5b_to_6b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5B_to_6B " "Found entity 1: 5B_to_6B" {  } { { "5B_to_6B.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/5B_to_6B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_load_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_load_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Load_Block " "Found entity 1: Pre_Load_Block" {  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869318995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869318995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_Block " "Found entity 1: Carry_Block" {  } { { "Carry_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Carry_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND16 " "Found entity 1: AND16" {  } { { "AND16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/AND16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_when_16_zeros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file on_when_16_zeros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ON_When_16_Zeros " "Found entity 1: ON_When_16_Zeros" {  } { { "ON_When_16_Zeros.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ON_When_16_Zeros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Reg " "Found entity 1: Instruction_Reg" {  } { { "Instruction_Reg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instruction_Reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_separator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instr_separator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Separator " "Found entity 1: Instr_Separator" {  } { { "Instr_Separator.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmux " "Found entity 1: Kmux" {  } { { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subroutine_control_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subroutine_control_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutine_Control_Block " "Found entity 1: SubRoutine_Control_Block" {  } { { "SubRoutine_Control_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/SubRoutine_Control_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_word_register2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_word_register2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register2 " "Found entity 1: Control_Word_Register2" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc-2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC-2 " "Found entity 1: UC-2" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Comp " "Found entity 1: Reg_Comp" {  } { { "Reg_Comp.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Reg_Comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD3bits " "Found entity 1: FFD3bits" {  } { { "FFD3bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD3bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD16bits " "Found entity 1: FFD16bits" {  } { { "FFD16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd10bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd10bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD10bits " "Found entity 1: FFD10bits" {  } { { "FFD10bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD10bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd11bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd11bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD11bits " "Found entity 1: FFD11bits" {  } { { "FFD11bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD11bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD5bits " "Found entity 1: FFD5bits" {  } { { "FFD5bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD5bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file program_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Mem " "Found entity 1: Program_Mem" {  } { { "Program_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_COUNTER " "Found entity 1: PC_COUNTER" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_DECODE " "Found entity 1: MIR_DECODE" {  } { { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319295 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/TP2_E5.bdf " "Can't analyze file -- file ../../../Desktop/TP2_E5.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590869319295 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/panchito.bdf " "Can't analyze file -- file ../../../Desktop/panchito.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590869319315 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/debug.bdf " "Can't analyze file -- file ../../../Desktop/debug.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590869319325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bitregen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bitregen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bitRegEn " "Found entity 1: 16bitRegEn" {  } { { "16bitRegEn.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitRegEn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/desktop/el_posta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/manuel/desktop/el_posta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EL_POSTA " "Found entity 1: EL_POSTA" {  } { { "../../../Desktop/EL_POSTA.bdf" "" { Schematic "C:/Users/Manuel/Desktop/EL_POSTA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869319335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869319335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590869320255 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst7 " "Primitive \"VCC\" of instance \"inst7\" not used" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 888 2184 2216 904 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1590869320255 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 1456 3048 3096 1488 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1590869320255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre_Load_Block Pre_Load_Block:inst10 " "Elaborating entity \"Pre_Load_Block\" for hierarchy \"Pre_Load_Block:inst10\"" {  } { { "TP2_E5.bdf" "inst10" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 808 1936 2136 904 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869320255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Pre_Load_Block:inst10\|MUX:inst2 " "Elaborating entity \"MUX\" for hierarchy \"Pre_Load_Block:inst10\|MUX:inst2\"" {  } { { "Pre_Load_Block.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869320515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pre_Load_Block:inst10\|MUX:inst2 " "Elaborated megafunction instantiation \"Pre_Load_Block:inst10\|MUX:inst2\"" {  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869320515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pre_Load_Block:inst10\|MUX:inst2 " "Instantiated megafunction \"Pre_Load_Block:inst10\|MUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869320515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869320515 ""}  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869320515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869320875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001 Pre_Load_Block:inst10\|MUX:inst2 " "Elaborated megafunction instantiation \"Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Pre_Load_Block:inst10\|MUX:inst2\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869320885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869320985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869320985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_When_16_Zeros Pre_Load_Block:inst10\|ON_When_16_Zeros:inst6 " "Elaborating entity \"ON_When_16_Zeros\" for hierarchy \"Pre_Load_Block:inst10\|ON_When_16_Zeros:inst6\"" {  } { { "Pre_Load_Block.bdf" "inst6" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 344 464 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Block Carry_Block:inst5 " "Elaborating entity \"Carry_Block\" for hierarchy \"Carry_Block:inst5\"" {  } { { "TP2_E5.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 896 3920 4096 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst3 " "Elaborating entity \"alu\" for hierarchy \"alu:inst3\"" {  } { { "TP2_E5.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 1032 3648 3872 1176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16bitreg.bdf 1 1 " "Using design file 16bitreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16bitReg " "Found entity 1: 16bitReg" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869321115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590869321115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bitReg 16bitReg:inst1 " "Elaborating entity \"16bitReg\" for hierarchy \"16bitReg:inst1\"" {  } { { "TP2_E5.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 960 3440 3608 1056 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmux Kmux:inst " "Elaborating entity \"Kmux\" for hierarchy \"Kmux:inst\"" {  } { { "TP2_E5.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 1032 2872 3144 1160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Kmux:inst\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"Kmux:inst\|BUSMUX:inst2\"" {  } { { "Kmux.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmux:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"Kmux:inst\|BUSMUX:inst2\"" {  } { { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmux:inst\|BUSMUX:inst2 " "Instantiated megafunction \"Kmux:inst\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869321405 ""}  } { { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869321405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000 Kmux:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Kmux:inst\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869321635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869321635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bitRegEn Kmux:inst\|16bitRegEn:inst " "Elaborating entity \"16bitRegEn\" for hierarchy \"Kmux:inst\|16bitRegEn:inst\"" {  } { { "Kmux.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 344 280 448 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Word_Register2 Control_Word_Register2:inst8 " "Elaborating entity \"Control_Word_Register2\" for hierarchy \"Control_Word_Register2:inst8\"" {  } { { "TP2_E5.bdf" "inst8" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 552 2912 3208 744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC-2 Control_Word_Register2:inst8\|UC-2:inst146 " "Elaborating entity \"UC-2\" for hierarchy \"Control_Word_Register2:inst8\|UC-2:inst146\"" {  } { { "Control_Word_Register2.bdf" "inst146" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 968 1496 1656 1160 "inst146" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321705 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 472 384 440 472 "" "" } { 360 472 544 360 "" "" } { 472 440 472 472 "" "" } { 360 456 473 472 "T4_IN\[1\]" "" } { 0 784 792 0 "" "" } { 0 784 784 64 "" "" } { 48 440 784 65 "T4_IN\[3\]" "" } { 432 440 632 449 "T3_IN\[5\]" "" } { 448 440 440 472 "" "" } { 64 440 440 448 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1590869321705 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 368 504 544 368 "" "" } { 368 488 505 568 "T5_IN\[1\]" "" } { 464 480 480 544 "" "" } { 544 408 480 544 "" "" } { 544 408 408 568 "" "" } { 448 480 632 465 "T4_IN\[5\]" "" } { -128 776 784 -128 "" "" } { -128 776 776 -64 "" "" } { -80 232 776 -63 "T5_IN\[3\]" "" } { -64 232 232 504 "" "" } { 504 232 392 504 "" "" } { 504 392 392 568 "" "" } { 568 384 392 568 "" "" } { 568 392 408 568 "" "" } { 568 408 504 568 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1590869321705 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B2_IN " "Pin \"B2_IN\" not connected" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 184 224 392 200 "B2_IN\[5..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1590869321705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Comp Control_Word_Register2:inst8\|UC-2:inst146\|Reg_Comp:inst5 " "Elaborating entity \"Reg_Comp\" for hierarchy \"Control_Word_Register2:inst8\|UC-2:inst146\|Reg_Comp:inst5\"" {  } { { "UC-2.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { -176 584 744 -80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC-1 Control_Word_Register2:inst8\|UC-1:inst151 " "Elaborating entity \"UC-1\" for hierarchy \"Control_Word_Register2:inst8\|UC-1:inst151\"" {  } { { "Control_Word_Register2.bdf" "inst151" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4720 672 832 4848 "inst151" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Unit Decode_Unit:inst21 " "Elaborating entity \"Decode_Unit\" for hierarchy \"Decode_Unit:inst21\"" {  } { { "TP2_E5.bdf" "inst21" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 520 2344 2656 744 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_DECODE Decode_Unit:inst21\|MIR_DECODE:inst3 " "Elaborating entity \"MIR_DECODE\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\"" {  } { { "Decode_Unit.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Decode_Unit.bdf" { { 384 1256 1528 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst " "Elaborating entity \"MIR\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\"" {  } { { "MIR_DECODE.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 312 504 720 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869321745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\"" {  } { { "MIR.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\"" {  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MIR.mif " "Parameter \"init_file\" = \"MIR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 28 " "Parameter \"width_a\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322215 ""}  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869322215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_laa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_laa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_laa1 " "Found entity 1: altsyncram_laa1" {  } { { "db/altsyncram_laa1.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_laa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869322345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869322345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_laa1 Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_laa1:auto_generated " "Elaborating entity \"altsyncram_laa1\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_laa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\"" {  } { { "MIR_DECODE.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\"" {  } { { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Instantiated megafunction \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869322616 ""}  } { { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869322616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000 Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_crc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869322835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869322835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5B_to_6B Decode_Unit:inst21\|MIR_DECODE:inst3\|5B_to_6B:inst8 " "Elaborating entity \"5B_to_6B\" for hierarchy \"Decode_Unit:inst21\|MIR_DECODE:inst3\|5B_to_6B:inst8\"" {  } { { "MIR_DECODE.bdf" "inst8" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 456 648 816 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Separator Decode_Unit:inst21\|Instr_Separator:inst " "Elaborating entity \"Instr_Separator\" for hierarchy \"Decode_Unit:inst21\|Instr_Separator:inst\"" {  } { { "Decode_Unit.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Decode_Unit.bdf" { { 384 872 1168 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD10bits Decode_Unit:inst21\|Instr_Separator:inst\|FFD10bits:inst2 " "Elaborating entity \"FFD10bits\" for hierarchy \"Decode_Unit:inst21\|Instr_Separator:inst\|FFD10bits:inst2\"" {  } { { "Instr_Separator.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { { 320 488 648 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD5bits Decode_Unit:inst21\|Instr_Separator:inst\|FFD5bits:inst4 " "Elaborating entity \"FFD5bits\" for hierarchy \"Decode_Unit:inst21\|Instr_Separator:inst\|FFD5bits:inst4\"" {  } { { "Instr_Separator.bdf" "inst4" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { { 576 496 656 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD3bits Decode_Unit:inst21\|Instr_Separator:inst\|FFD3bits:inst " "Elaborating entity \"FFD3bits\" for hierarchy \"Decode_Unit:inst21\|Instr_Separator:inst\|FFD3bits:inst\"" {  } { { "Instr_Separator.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { { 64 488 648 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD11bits Decode_Unit:inst21\|Instr_Separator:inst\|FFD11bits:inst3 " "Elaborating entity \"FFD11bits\" for hierarchy \"Decode_Unit:inst21\|Instr_Separator:inst\|FFD11bits:inst3\"" {  } { { "Instr_Separator.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { { 440 488 656 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD16bits Decode_Unit:inst21\|Instr_Separator:inst\|FFD16bits:inst1 " "Elaborating entity \"FFD16bits\" for hierarchy \"Decode_Unit:inst21\|Instr_Separator:inst\|FFD16bits:inst1\"" {  } { { "Instr_Separator.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { { 208 488 656 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Mem Program_Mem:inst14 " "Elaborating entity \"Program_Mem\" for hierarchy \"Program_Mem:inst14\"" {  } { { "TP2_E5.bdf" "inst14" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 608 1392 1608 736 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869322955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Program_Mem:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Program_Mem:inst14\|altsyncram:altsyncram_component\"" {  } { { "Program_Mem.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Program_Mem:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Program_Mem:inst14\|altsyncram:altsyncram_component\"" {  } { { "Program_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Program_Mem:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"Program_Mem:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Program_Mem.mif " "Parameter \"init_file\" = \"Program_Mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323085 ""}  } { { "Program_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869323085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b1 " "Found entity 1: altsyncram_r7b1" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_r7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869323200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869323200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b1 Program_Mem:inst14\|altsyncram:altsyncram_component\|altsyncram_r7b1:auto_generated " "Elaborating entity \"altsyncram_r7b1\" for hierarchy \"Program_Mem:inst14\|altsyncram:altsyncram_component\|altsyncram_r7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_COUNTER PC_COUNTER:inst2 " "Elaborating entity \"PC_COUNTER\" for hierarchy \"PC_COUNTER:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 872 2232 2424 984 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC_counter.v(16) " "Verilog HDL assignment warning at PC_counter.v(16): truncated value with size 32 to match size of target (11)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590869323355 "|TP2_E5|PC_COUNTER:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "registerbank.bdf 1 1 " "Using design file registerbank.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "registerbank.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/registerbank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869323395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590869323395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerbank registerbank:inst6 " "Elaborating entity \"registerbank\" for hierarchy \"registerbank:inst6\"" {  } { { "TP2_E5.bdf" "inst6" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 1120 2472 2720 1280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block2.bdf 1 1 " "Using design file block2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869323435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590869323435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block2 registerbank:inst6\|block2:inst70 " "Elaborating entity \"block2\" for hierarchy \"registerbank:inst6\|block2:inst70\"" {  } { { "registerbank.bdf" "inst70" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/registerbank.bdf" { { 248 -320 -24 1400 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE registerbank:inst6\|block2:inst70\|LPM_DECODE:inst " "Elaborating entity \"LPM_DECODE\" for hierarchy \"registerbank:inst6\|block2:inst70\|LPM_DECODE:inst\"" {  } { { "block2.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { 880 112 232 992 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registerbank:inst6\|block2:inst70\|LPM_DECODE:inst " "Elaborated megafunction instantiation \"registerbank:inst6\|block2:inst70\|LPM_DECODE:inst\"" {  } { { "block2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { 880 112 232 992 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869323865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registerbank:inst6\|block2:inst70\|LPM_DECODE:inst " "Instantiated megafunction \"registerbank:inst6\|block2:inst70\|LPM_DECODE:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 64 " "Parameter \"LPM_DECODES\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869323865 ""}  } { { "block2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { 880 112 232 992 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869323865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3df.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3df.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3df " "Found entity 1: decode_3df" {  } { { "db/decode_3df.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/decode_3df.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869323985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869323985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3df registerbank:inst6\|block2:inst70\|LPM_DECODE:inst\|decode_3df:auto_generated " "Elaborating entity \"decode_3df\" for hierarchy \"registerbank:inst6\|block2:inst70\|LPM_DECODE:inst\|decode_3df:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869324000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer16b.v 1 1 " "Using design file multiplexer16b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer16b " "Found entity 1: multiplexer16b" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869324100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590869324100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer16b registerbank:inst6\|block2:inst70\|multiplexer16b:inst1 " "Elaborating entity \"multiplexer16b\" for hierarchy \"registerbank:inst6\|block2:inst70\|multiplexer16b:inst1\"" {  } { { "block2.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { -2656 96 208 -2480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869324105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri16.bdf 1 1 " "Using design file tri16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TRI16 " "Found entity 1: TRI16" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869324145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590869324145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRI16 registerbank:inst6\|block2:inst70\|TRI16:inst2 " "Elaborating entity \"TRI16\" for hierarchy \"registerbank:inst6\|block2:inst70\|TRI16:inst2\"" {  } { { "block2.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { -2656 -16 80 -2488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869324145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block3 " "Found entity 1: block3" {  } { { "block3.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869324195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590869324195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block3 registerbank:inst6\|block3:inst71 " "Elaborating entity \"block3\" for hierarchy \"registerbank:inst6\|block3:inst71\"" {  } { { "registerbank.bdf" "inst71" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/registerbank.bdf" { { 160 1088 1352 768 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869324195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst4 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst4\"" {  } { { "TP2_E5.bdf" "inst4" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 1016 3936 4184 1112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[2\] data10 " "Bus \"data10\[2\]\" found using same base name as \"data10\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1152 360 406 1184 "data10\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[2\] data11 " "Bus \"data11\[2\]\" found using same base name as \"data11\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 968 360 406 1008 "data11\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[2\] data12 " "Bus \"data12\[2\]\" found using same base name as \"data12\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 784 368 414 824 "data12\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[1\] data10 " "Bus \"data10\[1\]\" found using same base name as \"data10\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[1\] data11 " "Bus \"data11\[1\]\" found using same base name as \"data11\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[1\] data12 " "Bus \"data12\[1\]\" found using same base name as \"data12\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[0\] data10 " "Converted element name(s) from \"data1\[0\]\" to \"data10\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2832 192 384 2849 "data1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[2..0\] data12..0 " "Converted element name(s) from \"data1\[2..0\]\" to \"data12..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2808 384 520 2825 "data1\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[1\] data11 " "Converted element name(s) from \"data1\[1\]\" to \"data11\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2856 368 408 2873 "data1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[2\] data12 " "Converted element name(s) from \"data1\[2\]\" to \"data12\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2808 360 400 2825 "data1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2832 192 384 2849 "data1\[0\]" "" } { 2808 384 520 2825 "data1\[2 .. 0\]" "" } { 2856 368 408 2873 "data1\[1\]" "" } { 2808 360 400 2825 "data1\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[0\] data100 " "Converted element name(s) from \"data10\[0\]\" to \"data100\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1192 264 400 1209 "data10\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[2..0\] data102..0 " "Converted element name(s) from \"data10\[2..0\]\" to \"data102..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1168 400 504 1185 "data10\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[2\] data102 " "Converted element name(s) from \"data10\[2\]\" to \"data102\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1152 360 406 1184 "data10\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[1\] data101 " "Converted element name(s) from \"data10\[1\]\" to \"data101\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1192 264 400 1209 "data10\[0\]" "" } { 1168 400 504 1185 "data10\[2 .. 0\]" "" } { 1152 360 406 1184 "data10\[2\]" "" } { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[0\] data110 " "Converted element name(s) from \"data11\[0\]\" to \"data110\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1016 272 392 1033 "data11\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[2..0\] data112..0 " "Converted element name(s) from \"data11\[2..0\]\" to \"data112..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 992 392 504 1009 "data11\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[2\] data112 " "Converted element name(s) from \"data11\[2\]\" to \"data112\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 968 360 406 1008 "data11\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[1\] data111 " "Converted element name(s) from \"data11\[1\]\" to \"data111\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1016 272 392 1033 "data11\[0\]" "" } { 992 392 504 1009 "data11\[2 .. 0\]" "" } { 968 360 406 1008 "data11\[2\]" "" } { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[2..0\] data122..0 " "Converted element name(s) from \"data12\[2..0\]\" to \"data122..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 808 408 504 825 "data12\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[0\] data120 " "Converted element name(s) from \"data12\[0\]\" to \"data120\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 832 280 408 849 "data12\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[2\] data122 " "Converted element name(s) from \"data12\[2\]\" to \"data122\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 784 368 414 824 "data12\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[1\] data121 " "Converted element name(s) from \"data12\[1\]\" to \"data121\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325475 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 808 408 504 825 "data12\[2 .. 0\]" "" } { 832 280 408 849 "data12\[0\]" "" } { 784 368 414 824 "data12\[2\]" "" } { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590869325475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst4\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst4\|MUX:inst\"" {  } { { "Shifter.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst4\|MUX:inst " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst4\|MUX:inst " "Instantiated megafunction \"Shifter:inst4\|MUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325545 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869325545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Shifter:inst4\|MUX:inst\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Shifter:inst4\|MUX:inst\|lpm_mux:\$00001 Shifter:inst4\|MUX:inst " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Shifter:inst4\|MUX:inst\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_9rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590869325765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869325765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst4\|MUX:inst1 " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst4\|MUX:inst1\"" {  } { { "Shifter.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst4\|MUX:inst1 " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst1\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869325885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst4\|MUX:inst1 " "Instantiated megafunction \"Shifter:inst4\|MUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869325885 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869325885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst4\|MUX:inst15 " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst4\|MUX:inst15\"" {  } { { "Shifter.bdf" "inst15" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869328825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst4\|MUX:inst15 " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst15\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869328825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst4\|MUX:inst15 " "Instantiated megafunction \"Shifter:inst4\|MUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869328825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590869328825 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590869328825 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[15\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[15\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[14\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[14\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[13\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[13\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[12\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[12\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[11\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[11\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[10\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[10\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[9\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[9\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[8\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[8\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[7\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[7\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[6\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[6\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[5\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[5\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[4\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[4\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[3\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[3\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[2\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[2\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[1\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[1\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[0\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[0\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590869330065 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590869330065 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst15 16bitReg:inst11\|inst15 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst15\" to the node \"16bitReg:inst11\|inst15\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1768 1816 144 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst14 16bitReg:inst11\|inst14 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst14\" to the node \"16bitReg:inst11\|inst14\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1672 1720 144 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst13 16bitReg:inst11\|inst13 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst13\" to the node \"16bitReg:inst11\|inst13\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1576 1624 144 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst12 16bitReg:inst11\|inst12 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst12\" to the node \"16bitReg:inst11\|inst12\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1480 1528 144 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst11 16bitReg:inst11\|inst11 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst11\" to the node \"16bitReg:inst11\|inst11\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1392 1440 144 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst10 16bitReg:inst11\|inst10 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst10\" to the node \"16bitReg:inst11\|inst10\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1296 1344 144 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst9 16bitReg:inst11\|inst9_ " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst9\" to the node \"16bitReg:inst11\|inst9_\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1200 1248 144 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst8 16bitReg:inst11\|inst8 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst8\" to the node \"16bitReg:inst11\|inst8\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1104 1152 144 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst7 16bitReg:inst11\|inst7 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst7\" to the node \"16bitReg:inst11\|inst7\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 1008 1056 144 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst6 16bitReg:inst11\|inst6 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst6\" to the node \"16bitReg:inst11\|inst6\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 912 960 144 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst5 16bitReg:inst11\|inst5 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst5\" to the node \"16bitReg:inst11\|inst5\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 816 864 144 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst4 16bitReg:inst11\|inst4 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst4\" to the node \"16bitReg:inst11\|inst4\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 720 768 144 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst3 16bitReg:inst11\|inst3 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst3\" to the node \"16bitReg:inst11\|inst3\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 632 680 144 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst2 16bitReg:inst11\|inst2 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst2\" to the node \"16bitReg:inst11\|inst2\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 536 584 144 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst1 16bitReg:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst1\" to the node \"16bitReg:inst11\|inst1\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 440 488 144 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst 16bitReg:inst11\|inst " "Converted the fan-out from the tri-state buffer \"RegisterBank:inst6\|block3:inst71\|TRI16:inst44\|inst\" to the node \"16bitReg:inst11\|inst\" into an OR gate" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { { 112 344 392 144 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590869331165 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590869331165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590869331735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590869334595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590869334595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1956 " "Implemented 1956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590869335235 ""} { "Info" "ICUT_CUT_TM_OPINS" "284 " "Implemented 284 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590869335235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1590869335235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1605 " "Implemented 1605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590869335235 ""} { "Info" "ICUT_CUT_TM_RAMS" "50 " "Implemented 50 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590869335235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590869335235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590869335365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 30 17:08:55 2020 " "Processing ended: Sat May 30 17:08:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590869335365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590869335365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590869335365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590869335365 ""}
