// Seed: 3319837720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  wor   id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9
  );
  assign id_4 = id_3;
endmodule
