
FR2_project_5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000482  00000516  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000482  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800106  00800106  0000051c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000051c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000054c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  0000058c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d97  00000000  00000000  000005fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ad2  00000000  00000000  00001393  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000689  00000000  00000000  00001e65  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000e4  00000000  00000000  000024f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000632  00000000  00000000  000025d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000000b1  00000000  00000000  00002c06  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00002cb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	49 c0       	rjmp	.+146    	; 0x94 <__ctors_end>
   2:	00 00       	nop
   4:	64 c0       	rjmp	.+200    	; 0xce <__bad_interrupt>
   6:	00 00       	nop
   8:	62 c0       	rjmp	.+196    	; 0xce <__bad_interrupt>
   a:	00 00       	nop
   c:	60 c0       	rjmp	.+192    	; 0xce <__bad_interrupt>
   e:	00 00       	nop
  10:	5e c0       	rjmp	.+188    	; 0xce <__bad_interrupt>
  12:	00 00       	nop
  14:	5c c0       	rjmp	.+184    	; 0xce <__bad_interrupt>
  16:	00 00       	nop
  18:	5a c0       	rjmp	.+180    	; 0xce <__bad_interrupt>
  1a:	00 00       	nop
  1c:	58 c0       	rjmp	.+176    	; 0xce <__bad_interrupt>
  1e:	00 00       	nop
  20:	56 c0       	rjmp	.+172    	; 0xce <__bad_interrupt>
  22:	00 00       	nop
  24:	54 c0       	rjmp	.+168    	; 0xce <__bad_interrupt>
  26:	00 00       	nop
  28:	52 c0       	rjmp	.+164    	; 0xce <__bad_interrupt>
  2a:	00 00       	nop
  2c:	50 c0       	rjmp	.+160    	; 0xce <__bad_interrupt>
  2e:	00 00       	nop
  30:	4e c0       	rjmp	.+156    	; 0xce <__bad_interrupt>
  32:	00 00       	nop
  34:	4c c0       	rjmp	.+152    	; 0xce <__bad_interrupt>
  36:	00 00       	nop
  38:	4a c0       	rjmp	.+148    	; 0xce <__bad_interrupt>
  3a:	00 00       	nop
  3c:	48 c0       	rjmp	.+144    	; 0xce <__bad_interrupt>
  3e:	00 00       	nop
  40:	82 c1       	rjmp	.+772    	; 0x346 <__vector_16>
  42:	00 00       	nop
  44:	44 c0       	rjmp	.+136    	; 0xce <__bad_interrupt>
  46:	00 00       	nop
  48:	42 c0       	rjmp	.+132    	; 0xce <__bad_interrupt>
  4a:	00 00       	nop
  4c:	40 c0       	rjmp	.+128    	; 0xce <__bad_interrupt>
  4e:	00 00       	nop
  50:	3e c0       	rjmp	.+124    	; 0xce <__bad_interrupt>
  52:	00 00       	nop
  54:	3c c0       	rjmp	.+120    	; 0xce <__bad_interrupt>
  56:	00 00       	nop
  58:	3a c0       	rjmp	.+116    	; 0xce <__bad_interrupt>
  5a:	00 00       	nop
  5c:	38 c0       	rjmp	.+112    	; 0xce <__bad_interrupt>
  5e:	00 00       	nop
  60:	36 c0       	rjmp	.+108    	; 0xce <__bad_interrupt>
  62:	00 00       	nop
  64:	34 c0       	rjmp	.+104    	; 0xce <__bad_interrupt>
  66:	00 00       	nop
  68:	32 c0       	rjmp	.+100    	; 0xce <__bad_interrupt>
  6a:	00 00       	nop
  6c:	30 c0       	rjmp	.+96     	; 0xce <__bad_interrupt>
  6e:	00 00       	nop
  70:	2e c0       	rjmp	.+92     	; 0xce <__bad_interrupt>
  72:	00 00       	nop
  74:	2c c0       	rjmp	.+88     	; 0xce <__bad_interrupt>
  76:	00 00       	nop
  78:	2a c0       	rjmp	.+84     	; 0xce <__bad_interrupt>
  7a:	00 00       	nop
  7c:	28 c0       	rjmp	.+80     	; 0xce <__bad_interrupt>
  7e:	00 00       	nop
  80:	26 c0       	rjmp	.+76     	; 0xce <__bad_interrupt>
  82:	00 00       	nop
  84:	24 c0       	rjmp	.+72     	; 0xce <__bad_interrupt>
  86:	00 00       	nop
  88:	22 c0       	rjmp	.+68     	; 0xce <__bad_interrupt>
  8a:	00 00       	nop
  8c:	20 c0       	rjmp	.+64     	; 0xce <__bad_interrupt>
  8e:	00 00       	nop
  90:	1e c0       	rjmp	.+60     	; 0xce <__bad_interrupt>
	...

00000094 <__ctors_end>:
  94:	11 24       	eor	r1, r1
  96:	1f be       	out	0x3f, r1	; 63
  98:	cf ef       	ldi	r28, 0xFF	; 255
  9a:	d0 e1       	ldi	r29, 0x10	; 16
  9c:	de bf       	out	0x3e, r29	; 62
  9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
  a0:	11 e0       	ldi	r17, 0x01	; 1
  a2:	a0 e0       	ldi	r26, 0x00	; 0
  a4:	b1 e0       	ldi	r27, 0x01	; 1
  a6:	e2 e8       	ldi	r30, 0x82	; 130
  a8:	f4 e0       	ldi	r31, 0x04	; 4
  aa:	00 e0       	ldi	r16, 0x00	; 0
  ac:	0b bf       	out	0x3b, r16	; 59
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
  b0:	07 90       	elpm	r0, Z+
  b2:	0d 92       	st	X+, r0
  b4:	a6 30       	cpi	r26, 0x06	; 6
  b6:	b1 07       	cpc	r27, r17
  b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
  ba:	21 e0       	ldi	r18, 0x01	; 1
  bc:	a6 e0       	ldi	r26, 0x06	; 6
  be:	b1 e0       	ldi	r27, 0x01	; 1
  c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
  c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
  c4:	a2 31       	cpi	r26, 0x12	; 18
  c6:	b2 07       	cpc	r27, r18
  c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
  ca:	7a d0       	rcall	.+244    	; 0x1c0 <main>
  cc:	d8 c1       	rjmp	.+944    	; 0x47e <_exit>

000000ce <__bad_interrupt>:
  ce:	98 cf       	rjmp	.-208    	; 0x0 <__vectors>

000000d0 <port_init>:
/******************************************************************************
* Local Function Definitions
******************************************************************************/
void port_init(void)
{
      DDRA = 0xff;
  d0:	8f ef       	ldi	r24, 0xFF	; 255
  d2:	81 b9       	out	0x01, r24	; 1
      DDRD = 0xff;
  d4:	8a b9       	out	0x0a, r24	; 10
      
	
	DDRB = (0<<PB0) | (0<<PB1) | (0 << PB2);
  d6:	14 b8       	out	0x04, r1	; 4
	PORTB = (1<<PB0) | (1<<PB1) | (1 << PB2);
  d8:	87 e0       	ldi	r24, 0x07	; 7
  da:	85 b9       	out	0x05, r24	; 5
  dc:	08 95       	ret

000000de <jobb_index>:
}

void jobb_index(void)
{	
	
	if (pos1 >= 0 ) PORTA = PORTA | (1<<pos1);
  de:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <pos1>
  e2:	22 23       	and	r18, r18
  e4:	54 f0       	brlt	.+20     	; 0xfa <jobb_index+0x1c>
  e6:	32 b1       	in	r19, 0x02	; 2
  e8:	81 e0       	ldi	r24, 0x01	; 1
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	02 c0       	rjmp	.+4      	; 0xf2 <jobb_index+0x14>
  ee:	88 0f       	add	r24, r24
  f0:	99 1f       	adc	r25, r25
  f2:	2a 95       	dec	r18
  f4:	e2 f7       	brpl	.-8      	; 0xee <jobb_index+0x10>
  f6:	83 2b       	or	r24, r19
  f8:	82 b9       	out	0x02, r24	; 2
	if (pos1 == -1) PORTA = PORTA & 0xf0;
  fa:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
  fe:	8f 3f       	cpi	r24, 0xFF	; 255
 100:	19 f4       	brne	.+6      	; 0x108 <jobb_index+0x2a>
 102:	82 b1       	in	r24, 0x02	; 2
 104:	80 7f       	andi	r24, 0xF0	; 240
 106:	82 b9       	out	0x02, r24	; 2
	
	if (pos1 >= 0 ) PORTD = PORTD | (1<<pos1);
 108:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <pos1>
 10c:	22 23       	and	r18, r18
 10e:	54 f0       	brlt	.+20     	; 0x124 <jobb_index+0x46>
 110:	3b b1       	in	r19, 0x0b	; 11
 112:	81 e0       	ldi	r24, 0x01	; 1
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	02 c0       	rjmp	.+4      	; 0x11c <jobb_index+0x3e>
 118:	88 0f       	add	r24, r24
 11a:	99 1f       	adc	r25, r25
 11c:	2a 95       	dec	r18
 11e:	e2 f7       	brpl	.-8      	; 0x118 <jobb_index+0x3a>
 120:	83 2b       	or	r24, r19
 122:	8b b9       	out	0x0b, r24	; 11
	if (pos1 == -1) PORTD = PORTD & 0xf0;
 124:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
 128:	8f 3f       	cpi	r24, 0xFF	; 255
 12a:	19 f4       	brne	.+6      	; 0x132 <jobb_index+0x54>
 12c:	8b b1       	in	r24, 0x0b	; 11
 12e:	80 7f       	andi	r24, 0xF0	; 240
 130:	8b b9       	out	0x0b, r24	; 11
	
	if (pos1 == -2) pos1 = 4;
 132:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
 136:	8e 3f       	cpi	r24, 0xFE	; 254
 138:	19 f4       	brne	.+6      	; 0x140 <jobb_index+0x62>
 13a:	84 e0       	ldi	r24, 0x04	; 4
 13c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
	pos1--;
 140:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos1>
 144:	81 50       	subi	r24, 0x01	; 1
 146:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos1>
 14a:	08 95       	ret

0000014c <bal_index>:
	
}

void bal_index(void)
{
	if (pos2 <= 7 ) PORTA = PORTA | (1<<pos2);
 14c:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 150:	28 30       	cpi	r18, 0x08	; 8
 152:	50 f4       	brcc	.+20     	; 0x168 <bal_index+0x1c>
 154:	32 b1       	in	r19, 0x02	; 2
 156:	81 e0       	ldi	r24, 0x01	; 1
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	02 c0       	rjmp	.+4      	; 0x160 <bal_index+0x14>
 15c:	88 0f       	add	r24, r24
 15e:	99 1f       	adc	r25, r25
 160:	2a 95       	dec	r18
 162:	e2 f7       	brpl	.-8      	; 0x15c <bal_index+0x10>
 164:	83 2b       	or	r24, r19
 166:	82 b9       	out	0x02, r24	; 2
	if (pos2 == 8) PORTA = PORTA & 0x0f;
 168:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 16c:	88 30       	cpi	r24, 0x08	; 8
 16e:	19 f4       	brne	.+6      	; 0x176 <bal_index+0x2a>
 170:	82 b1       	in	r24, 0x02	; 2
 172:	8f 70       	andi	r24, 0x0F	; 15
 174:	82 b9       	out	0x02, r24	; 2
	
	if (pos2 <= 7 ) PORTD = PORTD | (1<<pos2);
 176:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 17a:	28 30       	cpi	r18, 0x08	; 8
 17c:	50 f4       	brcc	.+20     	; 0x192 <bal_index+0x46>
 17e:	3b b1       	in	r19, 0x0b	; 11
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	02 c0       	rjmp	.+4      	; 0x18a <bal_index+0x3e>
 186:	88 0f       	add	r24, r24
 188:	99 1f       	adc	r25, r25
 18a:	2a 95       	dec	r18
 18c:	e2 f7       	brpl	.-8      	; 0x186 <bal_index+0x3a>
 18e:	83 2b       	or	r24, r19
 190:	8b b9       	out	0x0b, r24	; 11
	if (pos2 == 8) PORTD = PORTD & 0x0f;
 192:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 196:	88 30       	cpi	r24, 0x08	; 8
 198:	19 f4       	brne	.+6      	; 0x1a0 <bal_index+0x54>
 19a:	8b b1       	in	r24, 0x0b	; 11
 19c:	8f 70       	andi	r24, 0x0F	; 15
 19e:	8b b9       	out	0x0b, r24	; 11
	
	if (pos2 == 9) pos2 = 3;
 1a0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1a4:	89 30       	cpi	r24, 0x09	; 9
 1a6:	19 f4       	brne	.+6      	; 0x1ae <bal_index+0x62>
 1a8:	83 e0       	ldi	r24, 0x03	; 3
 1aa:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
	pos2++;
 1ae:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1b2:	8f 5f       	subi	r24, 0xFF	; 255
 1b4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1b8:	08 95       	ret

000001ba <veszvillogo>:
}

void veszvillogo(void)
{
	bal_index();
 1ba:	c8 df       	rcall	.-112    	; 0x14c <bal_index>
	jobb_index();
 1bc:	90 cf       	rjmp	.-224    	; 0xde <jobb_index>
 1be:	08 95       	ret

000001c0 <main>:
 1c0:	87 df       	rcall	.-242    	; 0xd0 <port_init>
* Notes:            
******************************************************************************/
int main(void)
{
	port_init();
	timer_init();
 1c2:	46 d1       	rcall	.+652    	; 0x450 <timer_init>
 1c4:	78 94       	sei
	sei();
 1c6:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <timer_task_10ms>
	/* Replace with your application code */
	while(1)
	{
		if(timer_task_10ms)
 1ca:	81 11       	cpse	r24, r1
 1cc:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <timer_task_10ms>
		{
		
			timer_task_10ms=FALSE;
 1d0:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <timer_task_50ms>
		}
		
		if(timer_task_50ms)
 1d4:	88 23       	and	r24, r24
 1d6:	09 f4       	brne	.+2      	; 0x1da <main+0x1a>
 1d8:	80 c0       	rjmp	.+256    	; 0x2da <main+0x11a>
 1da:	18 99       	sbic	0x03, 0	; 3
		{

			//PB0	***********************************************************************************************************	
			if((PINB & (1<<PB0)) == 0 && PB0_pushed == FALSE && PB0_re_enable_cnt==BTN_ENA_DELAY)
 1dc:	0d c0       	rjmp	.+26     	; 0x1f8 <main+0x38>
 1de:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
 1e2:	81 11       	cpse	r24, r1
 1e4:	09 c0       	rjmp	.+18     	; 0x1f8 <main+0x38>
 1e6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
 1ea:	8c 33       	cpi	r24, 0x3C	; 60
 1ec:	29 f4       	brne	.+10     	; 0x1f8 <main+0x38>
 1ee:	81 e0       	ldi	r24, 0x01	; 1
			{
						
				PB0_pushed = TRUE;
 1f0:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <PB0_pushed>
 1f4:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <PB0_re_enable_cnt>
				PB0_re_enable_cnt = 0;
 1f8:	18 9b       	sbis	0x03, 0	; 3
			}
			if((PINB & (1<<PB0)) == (1<<PB0) && PB0_pushed == TRUE && PB0_re_enable_cnt==BTN_ENA_DELAY)
 1fa:	0f c0       	rjmp	.+30     	; 0x21a <main+0x5a>
 1fc:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
 200:	81 30       	cpi	r24, 0x01	; 1
 202:	59 f4       	brne	.+22     	; 0x21a <main+0x5a>
 204:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
 208:	8c 33       	cpi	r24, 0x3C	; 60
 20a:	39 f4       	brne	.+14     	; 0x21a <main+0x5a>
 20c:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <PB0_pushed>
			{
				PB0_pushed=FALSE;
 210:	12 b8       	out	0x02, r1	; 2
				PORTA = 0;
 212:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 214:	87 e3       	ldi	r24, 0x37	; 55
				
				
				PB0_re_enable_cnt = 55;
 216:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <PB0_re_enable_cnt>
 21a:	19 99       	sbic	0x03, 1	; 3
			}
			//*****************************************************************************************************************							
					
			// PB1
			if((PINB & (1<<PB1)) == 0 && PB1_pushed == FALSE && PB1_re_enable_cnt == PB1_ENA_DELAY)
 21c:	19 c0       	rjmp	.+50     	; 0x250 <main+0x90>
 21e:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 222:	81 11       	cpse	r24, r1
 224:	15 c0       	rjmp	.+42     	; 0x250 <main+0x90>
 226:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <PB1_re_enable_cnt>
 22a:	85 30       	cpi	r24, 0x05	; 5
 22c:	89 f4       	brne	.+34     	; 0x250 <main+0x90>
 22e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
			{
				if( vesz_toggle == FALSE )
 232:	81 11       	cpse	r24, r1
 234:	04 c0       	rjmp	.+8      	; 0x23e <main+0x7e>
 236:	81 e0       	ldi	r24, 0x01	; 1
				{
					vesz_toggle = TRUE;
 238:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <__data_end>
 23c:	02 c0       	rjmp	.+4      	; 0x242 <main+0x82>
 23e:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <__data_end>
				}
				
				else
				{
					vesz_toggle = FALSE;
 242:	12 b8       	out	0x02, r1	; 2
				}
				
				PORTA = 0;
 244:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 246:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <PB1_re_enable_cnt>
				PB1_re_enable_cnt = 0;
 24a:	81 e0       	ldi	r24, 0x01	; 1
				PB1_pushed = TRUE;
 24c:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <PB1_pushed>
 250:	19 9b       	sbis	0x03, 1	; 3
				
			}
				
			if((PINB & (1<<PB1)) == (1<<PB1) && PB1_pushed == TRUE && PB1_re_enable_cnt == PB1_ENA_DELAY)
 252:	0c c0       	rjmp	.+24     	; 0x26c <main+0xac>
 254:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 258:	81 30       	cpi	r24, 0x01	; 1
 25a:	41 f4       	brne	.+16     	; 0x26c <main+0xac>
 25c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <PB1_re_enable_cnt>
 260:	85 30       	cpi	r24, 0x05	; 5
 262:	21 f4       	brne	.+8      	; 0x26c <main+0xac>
 264:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <PB1_re_enable_cnt>
			{
					
				PB1_re_enable_cnt = 0;
 268:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <PB1_pushed>
				PB1_pushed=FALSE;
 26c:	1a 99       	sbic	0x03, 2	; 3
			}
			
			//*****************************************************************************************************************		
			// PB2
			if((PINB & (1<<PB2)) == 0 && PB2_pushed == FALSE && PB2_re_enable_cnt==BTN_ENA_DELAY)
 26e:	0d c0       	rjmp	.+26     	; 0x28a <main+0xca>
 270:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 274:	81 11       	cpse	r24, r1
 276:	09 c0       	rjmp	.+18     	; 0x28a <main+0xca>
 278:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
 27c:	8c 33       	cpi	r24, 0x3C	; 60
 27e:	29 f4       	brne	.+10     	; 0x28a <main+0xca>
 280:	81 e0       	ldi	r24, 0x01	; 1
			{
				
				PB2_pushed = TRUE;
 282:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <PB2_pushed>
 286:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <PB2_re_enable_cnt>
				PB2_re_enable_cnt = 0;
 28a:	1a 9b       	sbis	0x03, 2	; 3
			}
			if((PINB & (1<<PB2)) == (1<<PB2) && PB2_pushed == TRUE && PB2_re_enable_cnt==BTN_ENA_DELAY)
 28c:	0f c0       	rjmp	.+30     	; 0x2ac <main+0xec>
 28e:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 292:	81 30       	cpi	r24, 0x01	; 1
 294:	59 f4       	brne	.+22     	; 0x2ac <main+0xec>
 296:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
 29a:	8c 33       	cpi	r24, 0x3C	; 60
 29c:	39 f4       	brne	.+14     	; 0x2ac <main+0xec>
 29e:	12 b8       	out	0x02, r1	; 2
			{
				PORTA = 0;
 2a0:	1b b8       	out	0x0b, r1	; 11
				PORTD = 0;
 2a2:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <PB2_pushed>
				
				
				PB2_pushed=FALSE;
 2a6:	87 e3       	ldi	r24, 0x37	; 55
				PB2_re_enable_cnt = 55;
 2a8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <PB2_re_enable_cnt>
 2ac:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <PB0_re_enable_cnt>
			}
			//*****************************************************************************************************************		
			
			//gomb tiltasok
			if(PB0_re_enable_cnt<BTN_ENA_DELAY) PB0_re_enable_cnt += 1;
 2b0:	8c 33       	cpi	r24, 0x3C	; 60
 2b2:	18 f4       	brcc	.+6      	; 0x2ba <main+0xfa>
 2b4:	8f 5f       	subi	r24, 0xFF	; 255
 2b6:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <PB0_re_enable_cnt>
 2ba:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <PB1_re_enable_cnt>
			if(PB1_re_enable_cnt<PB1_ENA_DELAY) PB1_re_enable_cnt += 1;
 2be:	85 30       	cpi	r24, 0x05	; 5
 2c0:	18 f4       	brcc	.+6      	; 0x2c8 <main+0x108>
 2c2:	8f 5f       	subi	r24, 0xFF	; 255
 2c4:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <PB1_re_enable_cnt>
 2c8:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <PB2_re_enable_cnt>
			if(PB2_re_enable_cnt<BTN_ENA_DELAY) PB2_re_enable_cnt += 1;
 2cc:	8c 33       	cpi	r24, 0x3C	; 60
 2ce:	18 f4       	brcc	.+6      	; 0x2d6 <main+0x116>
 2d0:	8f 5f       	subi	r24, 0xFF	; 255
 2d2:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <PB2_re_enable_cnt>
 2d6:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <timer_task_50ms>
			
			timer_task_50ms=FALSE;
 2da:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <timer_task_100ms>
			}
		
		
		if(timer_task_100ms)
 2de:	88 23       	and	r24, r24
 2e0:	71 f0       	breq	.+28     	; 0x2fe <main+0x13e>
 2e2:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
		{
			if (PB0_pushed) jobb_index();
 2e6:	81 11       	cpse	r24, r1
 2e8:	fa de       	rcall	.-524    	; 0xde <jobb_index>
 2ea:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
			
			if (vesz_toggle) veszvillogo();
 2ee:	81 11       	cpse	r24, r1
 2f0:	64 df       	rcall	.-312    	; 0x1ba <veszvillogo>
			
			if(PB2_pushed) bal_index();
 2f2:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 2f6:	81 11       	cpse	r24, r1
 2f8:	29 df       	rcall	.-430    	; 0x14c <bal_index>
 2fa:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <timer_task_100ms>
			
			
			timer_task_100ms=FALSE;
 2fe:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <timer_task_500ms>
		}
		
		if(timer_task_500ms)
 302:	81 11       	cpse	r24, r1
 304:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <timer_task_500ms>
		{
			
			timer_task_500ms=FALSE;
 308:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <timer_task_1s>
		}
		if(timer_task_1s)
 30c:	88 23       	and	r24, r24
 30e:	09 f4       	brne	.+2      	; 0x312 <main+0x152>
 310:	5a cf       	rjmp	.-332    	; 0x1c6 <main+0x6>
 312:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <PB0_pushed>
		{
			if(PB0_pushed || PB1_pushed || PB2_pushed)
 316:	81 11       	cpse	r24, r1
 318:	08 c0       	rjmp	.+16     	; 0x32a <main+0x16a>
 31a:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <PB1_pushed>
 31e:	81 11       	cpse	r24, r1
 320:	04 c0       	rjmp	.+8      	; 0x32a <main+0x16a>
 322:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <PB2_pushed>
 326:	88 23       	and	r24, r24
 328:	29 f0       	breq	.+10     	; 0x334 <main+0x174>
 32a:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ciklus>
			{
				ciklus++;
 32e:	8f 5f       	subi	r24, 0xFF	; 255
 330:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <ciklus>
 334:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ciklus>
			}
			
			if(ciklus == 3) ciklus = 0;
 338:	83 30       	cpi	r24, 0x03	; 3
 33a:	11 f4       	brne	.+4      	; 0x340 <main+0x180>
 33c:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <ciklus>
 340:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <timer_task_1s>
			
			timer_task_1s=FALSE;
 344:	40 cf       	rjmp	.-384    	; 0x1c6 <main+0x6>

00000346 <__vector_16>:
 346:	1f 92       	push	r1

/******************************************************************************
* Interrupt Routines
******************************************************************************/
ISR(TIMER0_COMP_vect)
{
 348:	0f 92       	push	r0
 34a:	0f b6       	in	r0, 0x3f	; 63
 34c:	0f 92       	push	r0
 34e:	11 24       	eor	r1, r1
 350:	2f 93       	push	r18
 352:	3f 93       	push	r19
 354:	4f 93       	push	r20
 356:	5f 93       	push	r21
 358:	6f 93       	push	r22
 35a:	7f 93       	push	r23
 35c:	8f 93       	push	r24
 35e:	9f 93       	push	r25
 360:	af 93       	push	r26
 362:	bf 93       	push	r27
	timer_cnt++;
 364:	40 91 10 01 	lds	r20, 0x0110	; 0x800110 <timer_cnt>
 368:	50 91 11 01 	lds	r21, 0x0111	; 0x800111 <timer_cnt+0x1>
 36c:	4f 5f       	subi	r20, 0xFF	; 255
 36e:	5f 4f       	sbci	r21, 0xFF	; 255
 370:	50 93 11 01 	sts	0x0111, r21	; 0x800111 <timer_cnt+0x1>
 374:	40 93 10 01 	sts	0x0110, r20	; 0x800110 <timer_cnt>
	if((timer_cnt % 1) == 0) timer_task_10ms = TRUE;
 378:	81 e0       	ldi	r24, 0x01	; 1
 37a:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <timer_task_10ms>
	if((timer_cnt % 5) == 0) timer_task_50ms = TRUE;
 37e:	9a 01       	movw	r18, r20
 380:	ad ec       	ldi	r26, 0xCD	; 205
 382:	bc ec       	ldi	r27, 0xCC	; 204
 384:	6d d0       	rcall	.+218    	; 0x460 <__umulhisi3>
 386:	96 95       	lsr	r25
 388:	87 95       	ror	r24
 38a:	96 95       	lsr	r25
 38c:	87 95       	ror	r24
 38e:	9c 01       	movw	r18, r24
 390:	22 0f       	add	r18, r18
 392:	33 1f       	adc	r19, r19
 394:	22 0f       	add	r18, r18
 396:	33 1f       	adc	r19, r19
 398:	82 0f       	add	r24, r18
 39a:	93 1f       	adc	r25, r19
 39c:	48 17       	cp	r20, r24
 39e:	59 07       	cpc	r21, r25
 3a0:	19 f4       	brne	.+6      	; 0x3a8 <__vector_16+0x62>
 3a2:	81 e0       	ldi	r24, 0x01	; 1
 3a4:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <timer_task_50ms>
 	if((timer_cnt % 10) == 0) timer_task_100ms = TRUE;
 3a8:	9a 01       	movw	r18, r20
 3aa:	ad ec       	ldi	r26, 0xCD	; 205
 3ac:	bc ec       	ldi	r27, 0xCC	; 204
 3ae:	58 d0       	rcall	.+176    	; 0x460 <__umulhisi3>
 3b0:	96 95       	lsr	r25
 3b2:	87 95       	ror	r24
 3b4:	96 95       	lsr	r25
 3b6:	87 95       	ror	r24
 3b8:	96 95       	lsr	r25
 3ba:	87 95       	ror	r24
 3bc:	9c 01       	movw	r18, r24
 3be:	22 0f       	add	r18, r18
 3c0:	33 1f       	adc	r19, r19
 3c2:	88 0f       	add	r24, r24
 3c4:	99 1f       	adc	r25, r25
 3c6:	88 0f       	add	r24, r24
 3c8:	99 1f       	adc	r25, r25
 3ca:	88 0f       	add	r24, r24
 3cc:	99 1f       	adc	r25, r25
 3ce:	82 0f       	add	r24, r18
 3d0:	93 1f       	adc	r25, r19
 3d2:	48 17       	cp	r20, r24
 3d4:	59 07       	cpc	r21, r25
 3d6:	19 f4       	brne	.+6      	; 0x3de <__vector_16+0x98>
 3d8:	81 e0       	ldi	r24, 0x01	; 1
 3da:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <timer_task_100ms>
 	if((timer_cnt % 50) == 0) timer_task_500ms = TRUE;
 3de:	9a 01       	movw	r18, r20
 3e0:	36 95       	lsr	r19
 3e2:	27 95       	ror	r18
 3e4:	ab e7       	ldi	r26, 0x7B	; 123
 3e6:	b4 e1       	ldi	r27, 0x14	; 20
 3e8:	3b d0       	rcall	.+118    	; 0x460 <__umulhisi3>
 3ea:	96 95       	lsr	r25
 3ec:	87 95       	ror	r24
 3ee:	62 e3       	ldi	r22, 0x32	; 50
 3f0:	68 9f       	mul	r22, r24
 3f2:	90 01       	movw	r18, r0
 3f4:	69 9f       	mul	r22, r25
 3f6:	30 0d       	add	r19, r0
 3f8:	11 24       	eor	r1, r1
 3fa:	42 17       	cp	r20, r18
 3fc:	53 07       	cpc	r21, r19
 3fe:	19 f4       	brne	.+6      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
 400:	81 e0       	ldi	r24, 0x01	; 1
 402:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <timer_task_500ms>
	if((timer_cnt % 100) == 0) timer_task_1s = TRUE;
 406:	9a 01       	movw	r18, r20
 408:	36 95       	lsr	r19
 40a:	27 95       	ror	r18
 40c:	36 95       	lsr	r19
 40e:	27 95       	ror	r18
 410:	ab e7       	ldi	r26, 0x7B	; 123
 412:	b4 e1       	ldi	r27, 0x14	; 20
 414:	25 d0       	rcall	.+74     	; 0x460 <__umulhisi3>
 416:	96 95       	lsr	r25
 418:	87 95       	ror	r24
 41a:	64 e6       	ldi	r22, 0x64	; 100
 41c:	68 9f       	mul	r22, r24
 41e:	90 01       	movw	r18, r0
 420:	69 9f       	mul	r22, r25
 422:	30 0d       	add	r19, r0
 424:	11 24       	eor	r1, r1
 426:	42 17       	cp	r20, r18
 428:	53 07       	cpc	r21, r19
 42a:	19 f4       	brne	.+6      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
 42c:	81 e0       	ldi	r24, 0x01	; 1
 42e:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <timer_task_1s>
}
 432:	bf 91       	pop	r27
 434:	af 91       	pop	r26
 436:	9f 91       	pop	r25
 438:	8f 91       	pop	r24
 43a:	7f 91       	pop	r23
 43c:	6f 91       	pop	r22
 43e:	5f 91       	pop	r21
 440:	4f 91       	pop	r20
 442:	3f 91       	pop	r19
 444:	2f 91       	pop	r18
 446:	0f 90       	pop	r0
 448:	0f be       	out	0x3f, r0	; 63
 44a:	0f 90       	pop	r0
 44c:	1f 90       	pop	r1
 44e:	18 95       	reti

00000450 <timer_init>:
* Notes:
******************************************************************************/
void timer_init(void)
{
	//Timer0 100Hz, 10 ms
	TCCR0A = (0<<WGM00) | (1<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
 450:	8d e0       	ldi	r24, 0x0D	; 13
 452:	84 bd       	out	0x24, r24	; 36
	OCR0A = 77;
 454:	8d e4       	ldi	r24, 0x4D	; 77
 456:	87 bd       	out	0x27, r24	; 39
	TIMSK0 = (1<<OCIE0A);
 458:	82 e0       	ldi	r24, 0x02	; 2
 45a:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
 45e:	08 95       	ret

00000460 <__umulhisi3>:
 460:	a2 9f       	mul	r26, r18
 462:	b0 01       	movw	r22, r0
 464:	b3 9f       	mul	r27, r19
 466:	c0 01       	movw	r24, r0
 468:	a3 9f       	mul	r26, r19
 46a:	70 0d       	add	r23, r0
 46c:	81 1d       	adc	r24, r1
 46e:	11 24       	eor	r1, r1
 470:	91 1d       	adc	r25, r1
 472:	b2 9f       	mul	r27, r18
 474:	70 0d       	add	r23, r0
 476:	81 1d       	adc	r24, r1
 478:	11 24       	eor	r1, r1
 47a:	91 1d       	adc	r25, r1
 47c:	08 95       	ret

0000047e <_exit>:
 47e:	f8 94       	cli

00000480 <__stop_program>:
 480:	ff cf       	rjmp	.-2      	; 0x480 <__stop_program>
