
---------- Begin Simulation Statistics ----------
final_tick                                 1078724400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150822                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402732                       # Number of bytes of host memory used
host_op_rate                                   261804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.79                       # Real time elapsed on the host
host_tick_rate                               78220710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2079933                       # Number of instructions simulated
sim_ops                                       3610470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001079                       # Number of seconds simulated
sim_ticks                                  1078724400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               426485                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22698                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454641                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237697                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          426485                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188788                       # Number of indirect misses.
system.cpu.branchPred.lookups                  481660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11817                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11335                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2358956                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1949641                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22762                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     346347                       # Number of branches committed
system.cpu.commit.bw_lim_events                601858                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          840145                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2079933                       # Number of instructions committed
system.cpu.commit.committedOps                3610470                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2318635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.557153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1138254     49.09%     49.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181941      7.85%     56.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168649      7.27%     64.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227933      9.83%     74.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       601858     25.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2318635                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73256                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10076                       # Number of function calls committed.
system.cpu.commit.int_insts                   3556273                       # Number of committed integer instructions.
system.cpu.commit.loads                        491524                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19888      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2849024     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            35767      0.99%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6214      0.17%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11190      0.31%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12110      0.34%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6509      0.18%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1139      0.03%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472404     13.08%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159709      4.42%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19120      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3610470                       # Class of committed instruction
system.cpu.commit.refs                         663302                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2079933                       # Number of Instructions Simulated
system.cpu.committedOps                       3610470                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.296586                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.296586                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8451                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34576                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50788                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4784                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1017451                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4653570                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   288327                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1129455                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  22826                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89457                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      569650                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2087                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189427                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           148                       # TLB misses on write requests
system.cpu.fetch.Branches                      481660                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    235296                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2202836                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4354                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2810517                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           545                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   45652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178603                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             321208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249514                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042163                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2547516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.929027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1215360     47.71%     47.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73754      2.90%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57483      2.26%     52.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78168      3.07%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1122751     44.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2547516                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118106                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65029                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216971600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216971200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216971200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216971200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216971200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216971200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8090800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8090400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       558000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       558000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4530800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4465600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4316400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77214400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77268400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77302800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77286800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1647012400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27070                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   374084                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.524315                       # Inst execution rate
system.cpu.iew.exec_refs                       760533                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189416                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695817                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                600459                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                918                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               500                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199249                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4450567                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                571117                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32219                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4110792                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3402                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9890                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  22826                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16187                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39196                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       108933                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27470                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19233                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7837                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5783378                       # num instructions consuming a value
system.cpu.iew.wb_count                       4090135                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566508                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3276328                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.516656                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4096664                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6369798                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3532836                       # number of integer regfile writes
system.cpu.ipc                               0.771256                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.771256                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25480      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3254570     78.56%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1293      0.03%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39160      0.95%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4342      0.10%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6768      0.16%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14681      0.35%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13688      0.33%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7016      0.17%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2093      0.05%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               555796     13.42%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178667      4.31%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24990      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13230      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4143014                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89049                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85473                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             130298                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4028485                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10671524                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4004662                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5160430                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4449472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4143014                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1095                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          840086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17495                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            363                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1262618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2547516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.626296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1146782     45.02%     45.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173178      6.80%     51.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301166     11.82%     63.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338056     13.27%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              588334     23.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2547516                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.536264                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      235380                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           321                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13489                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4694                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               600459                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199249                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1545003                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2696812                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  831536                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4958231                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               24                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48595                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   338436                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14672                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3779                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11949874                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4583559                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6282534                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1160495                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73993                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  22826                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175040                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1324280                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154594                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7267118                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19183                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                859                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    211601                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            905                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6167392                       # The number of ROB reads
system.cpu.rob.rob_writes                     9130932                       # The number of ROB writes
system.cpu.timesIdled                            1462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37922                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              412                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          638                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            638                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               86                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1334                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7961                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1358                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12055                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       943808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       943808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  943808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13413                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11243508                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29108992                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17497                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4123                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23571                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                921                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2104                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2104                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17497                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49976                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57521                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1266496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1432832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10296                       # Total snoops (count)
system.l2bus.snoopTraffic                       85504                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29895                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014116                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118255                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29474     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      420      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29895                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20400399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18882530                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3121599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       232002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232002                       # number of overall hits
system.cpu.icache.overall_hits::total          232002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3293                       # number of overall misses
system.cpu.icache.overall_misses::total          3293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165883600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165883600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165883600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165883600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       235295                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235295                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235295                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235295                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50374.612815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50374.612815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50374.612815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50374.612815                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132222400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132222400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132222400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132222400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50835.217224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50835.217224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50835.217224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50835.217224                       # average overall mshr miss latency
system.cpu.icache.replacements                   2345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       232002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165883600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165883600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50374.612815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50374.612815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132222400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132222400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50835.217224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50835.217224                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.484604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206611                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.107036                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.484604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            473191                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           473191                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       666078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           666078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       666078                       # number of overall hits
system.cpu.dcache.overall_hits::total          666078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34939                       # number of overall misses
system.cpu.dcache.overall_misses::total         34939                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1694206799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1694206799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1694206799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1694206799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       701017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       701017                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       701017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       701017                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48490.420418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48490.420418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48490.420418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48490.420418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26061                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.654008                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1886                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2789                       # number of writebacks
system.cpu.dcache.writebacks::total              2789                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22447                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17000                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573102399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573102399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573102399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    256517990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829620389                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024250                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45877.553554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45877.553554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45877.553554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56902.837178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48801.199353                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15976                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48417.855836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48417.855836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    469899600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    469899600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45234.847901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45234.847901                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106294799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106294799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012475                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012475                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49600.932804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49600.932804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103202799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103202799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49050.759981                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49050.759981                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4508                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4508                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    256517990                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    256517990                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56902.837178                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56902.837178                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.219683                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              627059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15976                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.250063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   734.854137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   242.365547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.717631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.236685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1419034                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1419034                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             790                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4959                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          953                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6702                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            790                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4959                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          953                       # number of overall hits
system.l2cache.overall_hits::total               6702                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7533                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3555                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12897                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7533                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3555                       # number of overall misses
system.l2cache.overall_misses::total            12897                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122440800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516136000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    246016299                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    884593099                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122440800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516136000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    246016299                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    884593099                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12492                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4508                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19599                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12492                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4508                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19599                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.696037                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603026                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.788598                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.658044                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.696037                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603026                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.788598                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.658044                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67684.245439                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68516.660029                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69202.897046                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68589.059394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67684.245439                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68516.660029                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69202.897046                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68589.059394                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1334                       # number of writebacks
system.l2cache.writebacks::total                 1334                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7520                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3544                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12873                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7520                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3544                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          540                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13413                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107968800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455487600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    217302310                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    780758710                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107968800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455487600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    217302310                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32184687                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    812943397                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.696037                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601985                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.786158                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656819                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.696037                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601985                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.786158                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684372                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59684.245439                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60570.159574                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61315.550226                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60650.874699                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59684.245439                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60570.159574                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61315.550226                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59601.272222                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60608.618281                       # average overall mshr miss latency
system.l2cache.replacements                      9373                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2789                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2789                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2789                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2789                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          540                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          540                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32184687                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32184687                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59601.272222                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59601.272222                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          742                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              742                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94369600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94369600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2104                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2104                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647338                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647338                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69287.518355                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69287.518355                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1358                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1358                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83438800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83438800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645437                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645437                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61442.415317                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61442.415317                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          790                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4217                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          953                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5960                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6171                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3555                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11535                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122440800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421766400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    246016299                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    790223499                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10388                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4508                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17495                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.696037                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594051                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.788598                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659331                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67684.245439                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68346.524064                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69202.897046                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68506.588557                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6162                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3544                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11515                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107968800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    372048800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    217302310                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    697319910                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.696037                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593184                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.786158                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658188                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59684.245439                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60377.929244                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61315.550226                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60557.525836                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3710.678122                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25628                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9373                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.734237                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.500321                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   279.840829                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2314.657280                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   966.661252                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.018441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003296                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068321                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565102                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033208                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905927                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1230                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2866                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          148                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1072                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          872                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1916                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.300293                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.699707                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               316765                       # Number of tag accesses
system.l2cache.tags.data_accesses              316765                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1078724400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          481280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       226816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              858432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7520                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          540                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13413                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107326765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          446156590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    210263159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32037840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              795784354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107326765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107326765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79145331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79145331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79145331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107326765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         446156590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    210263159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32037840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             874929685                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                40652501200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4410924                       # Number of bytes of host memory used
host_op_rate                                   460441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   511.31                       # Real time elapsed on the host
host_tick_rate                               77397534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   138119115                       # Number of instructions simulated
sim_ops                                     235425961                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039574                       # Number of seconds simulated
sim_ticks                                 39573776800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12855864                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            704416                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13999498                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10119710                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12855864                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2736154                       # Number of indirect misses.
system.cpu.branchPred.lookups                17822763                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1871697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23616                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 102635797                       # number of cc regfile reads
system.cpu.cc_regfile_writes                138734721                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            704436                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16613666                       # Number of branches committed
system.cpu.commit.bw_lim_events              39435888                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        11568185                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            136039182                       # Number of instructions committed
system.cpu.commit.committedOps              231815491                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     95817250                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.419350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.467424                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7200038      7.51%      7.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     30461645     31.79%     39.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12548743     13.10%     52.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6170936      6.44%     58.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     39435888     41.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     95817250                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   14896617                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1863146                       # Number of function calls committed.
system.cpu.commit.int_insts                 222499934                       # Number of committed integer instructions.
system.cpu.commit.loads                      20016565                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         6079      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        190362424     82.12%     82.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2643204      1.14%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1748      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            288      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         3723731      1.61%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1004      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        1863028      0.80%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1000      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      3721582      1.61%     87.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           40      0.00%     87.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1860266      0.80%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16293605      7.03%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7612426      3.28%     98.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3722960      1.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1988      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         231815491                       # Class of committed instruction
system.cpu.commit.refs                       27630979                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   136039182                       # Number of Instructions Simulated
system.cpu.committedOps                     231815491                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.727250                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.727250                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           38                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              16626818                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              248734252                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 14897577                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  59811923                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 704765                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6858841                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20446084                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            79                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     7627621                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.fetch.Branches                    17822763                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  15946873                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      81550646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 53822                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      147635668                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           131                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1409530                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180147                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16644360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           11991407                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.492258                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           98899924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.539055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.781236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 28071896     28.38%     28.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5994879      6.06%     34.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3779196      3.82%     38.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6656702      6.73%     45.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 54397251     55.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             98899924                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  22849257                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13298758                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  12948864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  12948864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  12948864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  12948864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  12948864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  12948864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    529232000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    529232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       388000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       388000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       388000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   1142320800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   1142365200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   1142359600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   1142316400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   2819042400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   2818834800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   2819033600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   2818874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    94598348000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           34518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               706790                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16707567                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.379861                       # Inst execution rate
system.cpu.iew.exec_refs                     28073524                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7627602                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2379680                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20886673                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                131                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7046                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              7715762                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           243383673                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20445922                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1059799                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             235450249                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   106                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 704765                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   134                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2774366                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          400                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       870108                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       101349                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            400                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       393900                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         312890                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 348225998                       # num instructions consuming a value
system.cpu.iew.wb_count                     235435467                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572296                       # average fanout of values written-back
system.cpu.iew.wb_producers                 199288320                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.379712                       # insts written-back per cycle
system.cpu.iew.wb_sent                      235440171                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                351317411                       # number of integer regfile reads
system.cpu.int_regfile_writes               198385357                       # number of integer regfile writes
system.cpu.ipc                               1.375044                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.375044                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14178      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             194232962     82.12%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2644199      1.12%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1962      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3819      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  62      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   54      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              3756067      1.59%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1219      0.00%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1873405      0.79%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 57      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            6597      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         3925540      1.66%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             200      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1860266      0.79%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16567925      7.01%     95.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7625711      3.22%     98.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3987970      1.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7855      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              236510048                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15423832                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30848244                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15360347                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           17065123                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              221072038                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          541096603                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    220075120                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         237887095                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  243383383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 236510048                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 290                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11568182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24827                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            261                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20503073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      98899924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.391408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.275896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7108183      7.19%      7.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20883436     21.12%     28.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23611057     23.87%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20784494     21.02%     73.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            26512754     26.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        98899924                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.390573                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15946895                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2332980                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2309070                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20886673                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7715762                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70857983                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                         98934442                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      1                       # Number of system calls
system.cpu.rename.BlockCycles                 6631850                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             345549180                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                8682658                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 18931256                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             577595172                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              246973873                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           370141021                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  62071053                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    666                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 704765                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              10560089                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 24591840                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          23797724                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        371563858                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            911                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 53                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  20647079                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    299765038                       # The number of ROB reads
system.cpu.rob.rob_writes                   489850678                       # The number of ROB writes
system.cpu.timesIdled                            1572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           7419                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               38                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict              355                       # Transaction distribution
system.membus.trans_dist::ReadExReq                42                       # Transaction distribution
system.membus.trans_dist::ReadExResp               42                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           373                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               415                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     415    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 415                       # Request fanout histogram
system.membus.reqLayer2.occupancy              380004                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             889796                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3663                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            72                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4054                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 46                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                46                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3664                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10696                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          432                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   11128                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       228160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   239680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               417                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4127                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009692                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.097983                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4087     99.03%     99.03% # Request fanout histogram
system.l2bus.snoop_fanout::1                       40      0.97%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4127                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              173199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2998395                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4278000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15942982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15942982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15942982                       # number of overall hits
system.cpu.icache.overall_hits::total        15942982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3891                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3891                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3891                       # number of overall misses
system.cpu.icache.overall_misses::total          3891                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61360000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15946873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15946873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15946873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15946873                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000244                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15769.725006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15769.725006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15769.725006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15769.725006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          325                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          325                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3566                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52964000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52964000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14852.495794                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14852.495794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14852.495794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14852.495794                       # average overall mshr miss latency
system.cpu.icache.replacements                   3565                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15942982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15942982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3891                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3891                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15946873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15946873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15769.725006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15769.725006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          325                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14852.495794                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14852.495794                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9478286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3565                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2658.705750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31897311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31897311                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25285866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25285866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25285866                       # number of overall hits
system.cpu.dcache.overall_hits::total        25285866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          224                       # number of overall misses
system.cpu.dcache.overall_misses::total           224                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10787600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10787600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10787600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10787600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     25286090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25286090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     25286090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25286090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48158.928571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48158.928571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48158.928571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48158.928571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                13                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           36                       # number of writebacks
system.cpu.dcache.writebacks::total                36                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           87                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           87                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          137                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          144                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7177600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7177600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7177600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       279993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7457593                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52391.240876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52391.240876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52391.240876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        39999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51788.840278                       # average overall mshr miss latency
system.cpu.dcache.replacements                    144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17671480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17671480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17671657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17671657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44406.779661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44406.779661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4351200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4351200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47815.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47815.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7614386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7614386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2927600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2927600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7614433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7614433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62289.361702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62289.361702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2826400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2826400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61443.478261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61443.478261                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       279993                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       279993                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        39999                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        39999                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.048611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.388610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.611390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          813                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50572324                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50572324                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            3254                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              37                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3294                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3254                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             37                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total               3294                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           312                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           100                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               416                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          312                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          100                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total              416                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     21346800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6699200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       250796                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28296796                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     21346800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6699200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       250796                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28296796                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3566                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          137                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3710                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3566                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          137                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3710                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.087493                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.729927                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112129                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.087493                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.729927                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112129                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68419.230769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        66992                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        62699                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68021.144231                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68419.230769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        66992                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        62699                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68021.144231                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             36                       # number of writebacks
system.l2cache.writebacks::total                   36                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          312                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           99                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          312                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           99                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     18858800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5850800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       218796                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24928396                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     18858800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5850800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       218796                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24928396                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.087493                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.722628                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.111860                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.087493                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.722628                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.111860                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60444.871795                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59098.989899                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54699                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60068.424096                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60444.871795                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59098.989899                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54699                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60068.424096                       # average overall mshr miss latency
system.l2cache.replacements                       417                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           36                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           36                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           36                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           36                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           42                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             42                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2737600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2737600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.913043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.913043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65180.952381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65180.952381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           42                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           42                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2401600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2401600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.913043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.913043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57180.952381                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57180.952381                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         3254                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3290                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          312                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           58                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          374                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     21346800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      3961600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       250796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25559196                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3566                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3664                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.087493                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.637363                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.102074                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68419.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68303.448276                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        62699                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68340.096257                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          312                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          373                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     18858800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3449200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       218796                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22526796                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.087493                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.626374                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.101801                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60444.871795                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60512.280702                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54699                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60393.554960                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1440                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  417                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.453237                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.000089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1166.235582                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1791.311853                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   983.742291                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   117.710185                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.284725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.437332                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240171                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028738                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1091                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3005                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2996                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266357                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733643                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                59769                       # Number of tag accesses
system.l2cache.tags.data_accesses               59769                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  39573776800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           19904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        19904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2304                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              311                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               99                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  414                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            36                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  36                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             502959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             160106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         6469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 669534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        502959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            502959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           58220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 58220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           58220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            502959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            160106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         6469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                727755                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                40680348800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              518633771                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416044                       # Number of bytes of host memory used
host_op_rate                                883789923                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              104516851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   138136770                       # Number of instructions simulated
sim_ops                                     235461291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27847600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6566                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6319                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1812                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6566                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4754                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     348                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          818                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     23072                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15807                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               989                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3386                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5208                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20091                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17655                       # Number of instructions committed
system.cpu.commit.committedOps                  35330                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.879228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.450036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27183     67.65%     67.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3242      8.07%     75.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2394      5.96%     81.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2156      5.37%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5208     12.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40183                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2562                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.int_insts                     34299                       # Number of committed integer instructions.
system.cpu.commit.loads                          5394                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          282      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            25428     71.97%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.03%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              193      0.55%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            136      0.38%     73.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.63%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.31%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             178      0.50%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             248      0.70%     75.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            188      0.53%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           106      0.30%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4590     12.99%     89.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2290      6.48%     96.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          804      2.28%     98.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          544      1.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35330                       # Class of committed instruction
system.cpu.commit.refs                           8228                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17655                       # Number of Instructions Simulated
system.cpu.committedOps                         35330                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.943302                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.943302                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           52                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          143                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          251                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            29                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17842                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  62863                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10823                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     15060                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1002                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1324                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7192                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           103                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3656                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        7235                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3942                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   347                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          34791                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.103923                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2160                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.499734                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.523572                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.887631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27087     58.82%     58.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      898      1.95%     60.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1013      2.20%     62.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      974      2.12%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16079     34.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46051                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3769                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2366                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2348400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2348400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2348400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2348400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2348400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        50400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       129600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       127200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       125200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       128400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1127600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1133600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       19423600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1212                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4247                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.687643                       # Inst execution rate
system.cpu.iew.exec_refs                        10835                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3652                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10956                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8163                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                204                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                20                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4169                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               55411                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1411                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 47873                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1002                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    70                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              309                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2771                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1335                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1101                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     54619                       # num instructions consuming a value
system.cpu.iew.wb_count                         47200                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607939                       # average fanout of values written-back
system.cpu.iew.wb_producers                     33205                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.677976                       # insts written-back per cycle
system.cpu.iew.wb_sent                          47477                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    68582                       # number of integer regfile reads
system.cpu.int_regfile_writes                   37026                       # number of integer regfile writes
system.cpu.ipc                               0.253595                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.253595                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               725      1.47%      1.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 35225     71.48%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.02%     72.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   229      0.46%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 265      0.54%     73.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.48%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  149      0.30%     74.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  334      0.68%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  353      0.72%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 228      0.46%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                212      0.43%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6372     12.93%     89.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3184      6.46%     96.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1133      2.30%     98.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            624      1.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  49281                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3572                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7185                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3384                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5702                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  44984                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             137823                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43816                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             69815                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      55101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     49281                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 310                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               392                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            182                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.070140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.533693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28430     61.74%     61.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3410      7.40%     69.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3541      7.69%     76.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3891      8.45%     85.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6779     14.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46051                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.707867                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3967                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               130                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              135                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8163                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4169                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   20332                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69619                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12743                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 42403                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    330                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11741                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    242                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                152098                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  60287                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               70441                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15352                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1624                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1002                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2611                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28062                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5531                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            88438                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2602                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2527                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        90396                       # The number of ROB reads
system.cpu.rob.rob_writes                      116752                       # The number of ROB writes
system.cpu.timesIdled                             272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           57                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1432                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               57                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              364                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               415                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     415    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 415                       # Request fanout histogram
system.membus.reqLayer2.occupancy              367634                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             901966                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 702                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           131                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1015                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            702                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1302                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2148                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               430                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1146                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.049738                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.217499                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1089     95.03%     95.03% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      4.97%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1146                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              338400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               668758                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              520800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27847600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3399                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3399                       # number of overall hits
system.cpu.icache.overall_hits::total            3399                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            543                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          543                       # number of overall misses
system.cpu.icache.overall_misses::total           543                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24112800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24112800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24112800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24112800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137747                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137747                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137747                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137747                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44406.629834                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44406.629834                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44406.629834                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44406.629834                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18684400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18684400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18684400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18684400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.110096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.110096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.110096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.110096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43051.612903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43051.612903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43051.612903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43051.612903                       # average overall mshr miss latency
system.cpu.icache.replacements                    434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3399                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3399                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24112800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24112800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44406.629834                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44406.629834                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18684400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18684400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.110096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.110096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43051.612903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43051.612903                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6500086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9420.414493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8318                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9191                       # number of overall hits
system.cpu.dcache.overall_hits::total            9191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          487                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            487                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          487                       # number of overall misses
system.cpu.dcache.overall_misses::total           487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22349200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22349200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22349200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22349200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9678                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9678                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45891.581109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45891.581109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45891.581109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45891.581109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          103                       # number of writebacks
system.cpu.dcache.writebacks::total               103                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10558800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10558800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10558800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2205558                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12764358                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43451.851852                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43451.851852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43451.851852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56552.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45263.680851                       # average overall mshr miss latency
system.cpu.dcache.replacements                    282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21742400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21742400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45967.019027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45967.019027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9963200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9963200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43507.423581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43507.423581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       606800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       606800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43342.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43342.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       595600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       595600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42542.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42542.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2205558                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2205558                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56552.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56552.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25347175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          19408.250383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   837.946754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   186.053246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.818307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.181693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          634                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19638                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             183                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 300                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            183                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            110                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                300                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           251                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           133                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               416                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          251                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          133                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              416                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16621200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9337200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2125566                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28083966                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16621200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9337200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2125566                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28083966                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          434                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          243                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             716                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          434                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          243                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            716                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.578341                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.547325                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.820513                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.581006                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.578341                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.547325                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.820513                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.581006                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66219.920319                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70204.511278                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66423.937500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67509.533654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66219.920319                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70204.511278                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66423.937500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67509.533654                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          251                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          133                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          251                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          133                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14613200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8273200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1869566                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24755966                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14613200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8273200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1869566                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24755966                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.578341                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.547325                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.820513                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.581006                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.578341                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.547325                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.820513                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.581006                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58219.920319                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62204.511278                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58423.937500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59509.533654                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58219.920319                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62204.511278                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58423.937500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59509.533654                       # average overall mshr miss latency
system.l2cache.replacements                       430                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          103                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          103                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          103                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          103                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       520000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       520000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74285.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74285.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       464000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       464000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66285.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66285.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          183                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          103                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          293                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          251                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16621200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8817200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2125566                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27563966                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          702                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.578341                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.550218                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.820513                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.582621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66219.920319                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69977.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66423.937500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67393.559902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          251                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14613200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7809200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1869566                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24291966                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.578341                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.550218                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.582621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58219.920319                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61977.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58423.937500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59393.559902                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19842                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4526                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.384004                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.934644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1264.785666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1747.652866                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   927.471220                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   114.155604                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010238                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.308786                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.426673                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226433                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027870                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          978                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          945                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2712                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238770                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761230                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11870                       # Number of tag accesses
system.l2cache.tags.data_accesses               11870                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27847600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              251                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          576854020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          305663684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     73543142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              956060845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     576854020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         576854020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        64350249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              64350249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        64350249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         576854020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         305663684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     73543142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1020411095                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
