|buffer_fifo
clk_can => fifo80:inst_fifo.wrclk
clk_can => controlador_can:inst_buffer.clk
clk_nios => fifo80:inst_fifo.rdclk
reset => fifo80:inst_fifo.aclr
reset => controlador_can:inst_buffer.reset
data_in => controlador_can:inst_buffer.data_in
fifo_rdrq => fifo80:inst_fifo.rdreq
fifo_empty <= fifo80:inst_fifo.rdempty
fifo_full <= fifo80:inst_fifo.rdfull
fifo_data_out[0] <= fifo80:inst_fifo.q[0]
fifo_data_out[1] <= fifo80:inst_fifo.q[1]
fifo_data_out[2] <= fifo80:inst_fifo.q[2]
fifo_data_out[3] <= fifo80:inst_fifo.q[3]
fifo_data_out[4] <= fifo80:inst_fifo.q[4]
fifo_data_out[5] <= fifo80:inst_fifo.q[5]
fifo_data_out[6] <= fifo80:inst_fifo.q[6]
fifo_data_out[7] <= fifo80:inst_fifo.q[7]
fifo_data_out[8] <= fifo80:inst_fifo.q[8]
fifo_data_out[9] <= fifo80:inst_fifo.q[9]
fifo_data_out[10] <= fifo80:inst_fifo.q[10]
fifo_data_out[11] <= fifo80:inst_fifo.q[11]
fifo_data_out[12] <= fifo80:inst_fifo.q[12]
fifo_data_out[13] <= fifo80:inst_fifo.q[13]
fifo_data_out[14] <= fifo80:inst_fifo.q[14]
fifo_data_out[15] <= fifo80:inst_fifo.q[15]
fifo_data_out[16] <= fifo80:inst_fifo.q[16]
fifo_data_out[17] <= fifo80:inst_fifo.q[17]
fifo_data_out[18] <= fifo80:inst_fifo.q[18]
fifo_data_out[19] <= fifo80:inst_fifo.q[19]
fifo_data_out[20] <= fifo80:inst_fifo.q[20]
fifo_data_out[21] <= fifo80:inst_fifo.q[21]
fifo_data_out[22] <= fifo80:inst_fifo.q[22]
fifo_data_out[23] <= fifo80:inst_fifo.q[23]
fifo_data_out[24] <= fifo80:inst_fifo.q[24]
fifo_data_out[25] <= fifo80:inst_fifo.q[25]
fifo_data_out[26] <= fifo80:inst_fifo.q[26]
fifo_data_out[27] <= fifo80:inst_fifo.q[27]
fifo_data_out[28] <= fifo80:inst_fifo.q[28]
fifo_data_out[29] <= fifo80:inst_fifo.q[29]
fifo_data_out[30] <= fifo80:inst_fifo.q[30]
fifo_data_out[31] <= fifo80:inst_fifo.q[31]
fifo_data_out[32] <= fifo80:inst_fifo.q[32]
fifo_data_out[33] <= fifo80:inst_fifo.q[33]
fifo_data_out[34] <= fifo80:inst_fifo.q[34]
fifo_data_out[35] <= fifo80:inst_fifo.q[35]
fifo_data_out[36] <= fifo80:inst_fifo.q[36]
fifo_data_out[37] <= fifo80:inst_fifo.q[37]
fifo_data_out[38] <= fifo80:inst_fifo.q[38]
fifo_data_out[39] <= fifo80:inst_fifo.q[39]
fifo_data_out[40] <= fifo80:inst_fifo.q[40]
fifo_data_out[41] <= fifo80:inst_fifo.q[41]
fifo_data_out[42] <= fifo80:inst_fifo.q[42]
fifo_data_out[43] <= fifo80:inst_fifo.q[43]
fifo_data_out[44] <= fifo80:inst_fifo.q[44]
fifo_data_out[45] <= fifo80:inst_fifo.q[45]
fifo_data_out[46] <= fifo80:inst_fifo.q[46]
fifo_data_out[47] <= fifo80:inst_fifo.q[47]
fifo_data_out[48] <= fifo80:inst_fifo.q[48]
fifo_data_out[49] <= fifo80:inst_fifo.q[49]
fifo_data_out[50] <= fifo80:inst_fifo.q[50]
fifo_data_out[51] <= fifo80:inst_fifo.q[51]
fifo_data_out[52] <= fifo80:inst_fifo.q[52]
fifo_data_out[53] <= fifo80:inst_fifo.q[53]
fifo_data_out[54] <= fifo80:inst_fifo.q[54]
fifo_data_out[55] <= fifo80:inst_fifo.q[55]
fifo_data_out[56] <= fifo80:inst_fifo.q[56]
fifo_data_out[57] <= fifo80:inst_fifo.q[57]
fifo_data_out[58] <= fifo80:inst_fifo.q[58]
fifo_data_out[59] <= fifo80:inst_fifo.q[59]
fifo_data_out[60] <= fifo80:inst_fifo.q[60]
fifo_data_out[61] <= fifo80:inst_fifo.q[61]
fifo_data_out[62] <= fifo80:inst_fifo.q[62]
fifo_data_out[63] <= fifo80:inst_fifo.q[63]
fifo_data_out[64] <= fifo80:inst_fifo.q[64]
fifo_data_out[65] <= fifo80:inst_fifo.q[65]
fifo_data_out[66] <= fifo80:inst_fifo.q[66]
fifo_data_out[67] <= fifo80:inst_fifo.q[67]
fifo_data_out[68] <= fifo80:inst_fifo.q[68]
fifo_data_out[69] <= fifo80:inst_fifo.q[69]
fifo_data_out[70] <= fifo80:inst_fifo.q[70]
fifo_data_out[71] <= fifo80:inst_fifo.q[71]
fifo_data_out[72] <= fifo80:inst_fifo.q[72]
fifo_data_out[73] <= fifo80:inst_fifo.q[73]
fifo_data_out[74] <= fifo80:inst_fifo.q[74]
fifo_data_out[75] <= fifo80:inst_fifo.q[75]
fifo_data_out[76] <= fifo80:inst_fifo.q[76]
fifo_data_out[77] <= fifo80:inst_fifo.q[77]
fifo_data_out[78] <= fifo80:inst_fifo.q[78]
fifo_data_out[79] <= fifo80:inst_fifo.q[79]


|buffer_fifo|controlador_can:inst_buffer
clk => calculador_crc[15].CLK
clk => calculador_crc[14].CLK
clk => calculador_crc[13].CLK
clk => calculador_crc[12].CLK
clk => calculador_crc[11].CLK
clk => calculador_crc[10].CLK
clk => calculador_crc[9].CLK
clk => calculador_crc[8].CLK
clk => calculador_crc[7].CLK
clk => calculador_crc[6].CLK
clk => calculador_crc[5].CLK
clk => calculador_crc[4].CLK
clk => calculador_crc[3].CLK
clk => calculador_crc[2].CLK
clk => calculador_crc[1].CLK
clk => calculador_crc[0].CLK
clk => contador_de_unos_para_stuffing[6].CLK
clk => contador_de_unos_para_stuffing[5].CLK
clk => contador_de_unos_para_stuffing[4].CLK
clk => contador_de_unos_para_stuffing[3].CLK
clk => contador_de_unos_para_stuffing[2].CLK
clk => contador_de_unos_para_stuffing[1].CLK
clk => contador_de_unos_para_stuffing[0].CLK
clk => contador_de_ceros_para_stuffing[6].CLK
clk => contador_de_ceros_para_stuffing[5].CLK
clk => contador_de_ceros_para_stuffing[4].CLK
clk => contador_de_ceros_para_stuffing[3].CLK
clk => contador_de_ceros_para_stuffing[2].CLK
clk => contador_de_ceros_para_stuffing[1].CLK
clk => contador_de_ceros_para_stuffing[0].CLK
clk => fifo_we~reg0.CLK
clk => contador_de_unos[6].CLK
clk => contador_de_unos[5].CLK
clk => contador_de_unos[4].CLK
clk => contador_de_unos[3].CLK
clk => contador_de_unos[2].CLK
clk => contador_de_unos[1].CLK
clk => contador_de_unos[0].CLK
clk => contador_de_arbitraje[6].CLK
clk => contador_de_arbitraje[5].CLK
clk => contador_de_arbitraje[4].CLK
clk => contador_de_arbitraje[3].CLK
clk => contador_de_arbitraje[2].CLK
clk => contador_de_arbitraje[1].CLK
clk => contador_de_arbitraje[0].CLK
clk => registro_arbitraje[11].CLK
clk => registro_arbitraje[10].CLK
clk => registro_arbitraje[9].CLK
clk => registro_arbitraje[8].CLK
clk => registro_arbitraje[7].CLK
clk => registro_arbitraje[6].CLK
clk => registro_arbitraje[5].CLK
clk => registro_arbitraje[4].CLK
clk => registro_arbitraje[3].CLK
clk => registro_arbitraje[2].CLK
clk => registro_arbitraje[1].CLK
clk => registro_arbitraje[0].CLK
clk => contador_de_control[6].CLK
clk => contador_de_control[5].CLK
clk => contador_de_control[4].CLK
clk => contador_de_control[3].CLK
clk => contador_de_control[2].CLK
clk => contador_de_control[1].CLK
clk => contador_de_control[0].CLK
clk => registro_control[3].CLK
clk => registro_control[2].CLK
clk => registro_control[1].CLK
clk => registro_control[0].CLK
clk => contador_de_data[6].CLK
clk => contador_de_data[5].CLK
clk => contador_de_data[4].CLK
clk => contador_de_data[3].CLK
clk => contador_de_data[2].CLK
clk => contador_de_data[1].CLK
clk => contador_de_data[0].CLK
clk => registro_data[63].CLK
clk => registro_data[62].CLK
clk => registro_data[61].CLK
clk => registro_data[60].CLK
clk => registro_data[59].CLK
clk => registro_data[58].CLK
clk => registro_data[57].CLK
clk => registro_data[56].CLK
clk => registro_data[55].CLK
clk => registro_data[54].CLK
clk => registro_data[53].CLK
clk => registro_data[52].CLK
clk => registro_data[51].CLK
clk => registro_data[50].CLK
clk => registro_data[49].CLK
clk => registro_data[48].CLK
clk => registro_data[47].CLK
clk => registro_data[46].CLK
clk => registro_data[45].CLK
clk => registro_data[44].CLK
clk => registro_data[43].CLK
clk => registro_data[42].CLK
clk => registro_data[41].CLK
clk => registro_data[40].CLK
clk => registro_data[39].CLK
clk => registro_data[38].CLK
clk => registro_data[37].CLK
clk => registro_data[36].CLK
clk => registro_data[35].CLK
clk => registro_data[34].CLK
clk => registro_data[33].CLK
clk => registro_data[32].CLK
clk => registro_data[31].CLK
clk => registro_data[30].CLK
clk => registro_data[29].CLK
clk => registro_data[28].CLK
clk => registro_data[27].CLK
clk => registro_data[26].CLK
clk => registro_data[25].CLK
clk => registro_data[24].CLK
clk => registro_data[23].CLK
clk => registro_data[22].CLK
clk => registro_data[21].CLK
clk => registro_data[20].CLK
clk => registro_data[19].CLK
clk => registro_data[18].CLK
clk => registro_data[17].CLK
clk => registro_data[16].CLK
clk => registro_data[15].CLK
clk => registro_data[14].CLK
clk => registro_data[13].CLK
clk => registro_data[12].CLK
clk => registro_data[11].CLK
clk => registro_data[10].CLK
clk => registro_data[9].CLK
clk => registro_data[8].CLK
clk => registro_data[7].CLK
clk => registro_data[6].CLK
clk => registro_data[5].CLK
clk => registro_data[4].CLK
clk => registro_data[3].CLK
clk => registro_data[2].CLK
clk => registro_data[1].CLK
clk => registro_data[0].CLK
clk => contador_de_crc[6].CLK
clk => contador_de_crc[5].CLK
clk => contador_de_crc[4].CLK
clk => contador_de_crc[3].CLK
clk => contador_de_crc[2].CLK
clk => contador_de_crc[1].CLK
clk => contador_de_crc[0].CLK
clk => contador_de_end_of_frame[6].CLK
clk => contador_de_end_of_frame[5].CLK
clk => contador_de_end_of_frame[4].CLK
clk => contador_de_end_of_frame[3].CLK
clk => contador_de_end_of_frame[2].CLK
clk => contador_de_end_of_frame[1].CLK
clk => contador_de_end_of_frame[0].CLK
clk => flg_crc_ok.CLK
clk => fifo_data[79]~reg0.CLK
clk => fifo_data[78]~reg0.CLK
clk => fifo_data[77]~reg0.CLK
clk => fifo_data[76]~reg0.CLK
clk => fifo_data[75]~reg0.CLK
clk => fifo_data[74]~reg0.CLK
clk => fifo_data[73]~reg0.CLK
clk => fifo_data[72]~reg0.CLK
clk => fifo_data[71]~reg0.CLK
clk => fifo_data[70]~reg0.CLK
clk => fifo_data[69]~reg0.CLK
clk => fifo_data[68]~reg0.CLK
clk => fifo_data[67]~reg0.CLK
clk => fifo_data[66]~reg0.CLK
clk => fifo_data[65]~reg0.CLK
clk => fifo_data[64]~reg0.CLK
clk => fifo_data[63]~reg0.CLK
clk => fifo_data[62]~reg0.CLK
clk => fifo_data[61]~reg0.CLK
clk => fifo_data[60]~reg0.CLK
clk => fifo_data[59]~reg0.CLK
clk => fifo_data[58]~reg0.CLK
clk => fifo_data[57]~reg0.CLK
clk => fifo_data[56]~reg0.CLK
clk => fifo_data[55]~reg0.CLK
clk => fifo_data[54]~reg0.CLK
clk => fifo_data[53]~reg0.CLK
clk => fifo_data[52]~reg0.CLK
clk => fifo_data[51]~reg0.CLK
clk => fifo_data[50]~reg0.CLK
clk => fifo_data[49]~reg0.CLK
clk => fifo_data[48]~reg0.CLK
clk => fifo_data[47]~reg0.CLK
clk => fifo_data[46]~reg0.CLK
clk => fifo_data[45]~reg0.CLK
clk => fifo_data[44]~reg0.CLK
clk => fifo_data[43]~reg0.CLK
clk => fifo_data[42]~reg0.CLK
clk => fifo_data[41]~reg0.CLK
clk => fifo_data[40]~reg0.CLK
clk => fifo_data[39]~reg0.CLK
clk => fifo_data[38]~reg0.CLK
clk => fifo_data[37]~reg0.CLK
clk => fifo_data[36]~reg0.CLK
clk => fifo_data[35]~reg0.CLK
clk => fifo_data[34]~reg0.CLK
clk => fifo_data[33]~reg0.CLK
clk => fifo_data[32]~reg0.CLK
clk => fifo_data[31]~reg0.CLK
clk => fifo_data[30]~reg0.CLK
clk => fifo_data[29]~reg0.CLK
clk => fifo_data[28]~reg0.CLK
clk => fifo_data[27]~reg0.CLK
clk => fifo_data[26]~reg0.CLK
clk => fifo_data[25]~reg0.CLK
clk => fifo_data[24]~reg0.CLK
clk => fifo_data[23]~reg0.CLK
clk => fifo_data[22]~reg0.CLK
clk => fifo_data[21]~reg0.CLK
clk => fifo_data[20]~reg0.CLK
clk => fifo_data[19]~reg0.CLK
clk => fifo_data[18]~reg0.CLK
clk => fifo_data[17]~reg0.CLK
clk => fifo_data[16]~reg0.CLK
clk => fifo_data[15]~reg0.CLK
clk => fifo_data[14]~reg0.CLK
clk => fifo_data[13]~reg0.CLK
clk => fifo_data[12]~reg0.CLK
clk => fifo_data[11]~reg0.CLK
clk => fifo_data[10]~reg0.CLK
clk => fifo_data[9]~reg0.CLK
clk => fifo_data[8]~reg0.CLK
clk => fifo_data[7]~reg0.CLK
clk => fifo_data[6]~reg0.CLK
clk => fifo_data[5]~reg0.CLK
clk => fifo_data[4]~reg0.CLK
clk => fifo_data[3]~reg0.CLK
clk => fifo_data[2]~reg0.CLK
clk => fifo_data[1]~reg0.CLK
clk => fifo_data[0]~reg0.CLK
reset => calculador_crc[15].ENA
reset => calculador_crc[14].ENA
reset => calculador_crc[13].ENA
reset => calculador_crc[12].ENA
reset => calculador_crc[11].ENA
reset => calculador_crc[10].ENA
reset => calculador_crc[9].ENA
reset => calculador_crc[8].ENA
reset => calculador_crc[7].ENA
reset => calculador_crc[6].ENA
reset => calculador_crc[5].ENA
reset => calculador_crc[4].ENA
reset => calculador_crc[3].ENA
reset => calculador_crc[2].ENA
reset => calculador_crc[1].ENA
reset => calculador_crc[0].ENA
reset => contador_de_unos_para_stuffing[6].ENA
reset => contador_de_unos_para_stuffing[5].ENA
reset => contador_de_unos_para_stuffing[4].ENA
reset => contador_de_unos_para_stuffing[3].ENA
reset => contador_de_unos_para_stuffing[2].ENA
reset => contador_de_unos_para_stuffing[1].ENA
reset => contador_de_unos_para_stuffing[0].ENA
reset => contador_de_ceros_para_stuffing[6].ENA
reset => contador_de_ceros_para_stuffing[5].ENA
reset => contador_de_ceros_para_stuffing[4].ENA
reset => contador_de_ceros_para_stuffing[3].ENA
reset => contador_de_ceros_para_stuffing[2].ENA
reset => contador_de_ceros_para_stuffing[1].ENA
reset => contador_de_ceros_para_stuffing[0].ENA
reset => fifo_we~reg0.ENA
reset => contador_de_unos[6].ENA
reset => contador_de_unos[5].ENA
reset => contador_de_unos[4].ENA
reset => contador_de_unos[3].ENA
reset => contador_de_unos[2].ENA
reset => contador_de_unos[1].ENA
reset => contador_de_unos[0].ENA
reset => contador_de_arbitraje[6].ENA
reset => contador_de_arbitraje[5].ENA
reset => contador_de_arbitraje[4].ENA
reset => contador_de_arbitraje[3].ENA
reset => contador_de_arbitraje[2].ENA
reset => contador_de_arbitraje[1].ENA
reset => contador_de_arbitraje[0].ENA
reset => registro_arbitraje[11].ENA
reset => registro_arbitraje[10].ENA
reset => registro_arbitraje[9].ENA
reset => registro_arbitraje[8].ENA
reset => registro_arbitraje[7].ENA
reset => registro_arbitraje[6].ENA
reset => registro_arbitraje[5].ENA
reset => registro_arbitraje[4].ENA
reset => registro_arbitraje[3].ENA
reset => registro_arbitraje[2].ENA
reset => registro_arbitraje[1].ENA
reset => registro_arbitraje[0].ENA
reset => contador_de_control[6].ENA
reset => contador_de_control[5].ENA
reset => contador_de_control[4].ENA
reset => contador_de_control[3].ENA
reset => contador_de_control[2].ENA
reset => contador_de_control[1].ENA
reset => contador_de_control[0].ENA
reset => registro_control[3].ENA
reset => registro_control[2].ENA
reset => registro_control[1].ENA
reset => registro_control[0].ENA
reset => contador_de_data[6].ENA
reset => contador_de_data[5].ENA
reset => contador_de_data[4].ENA
reset => contador_de_data[3].ENA
reset => contador_de_data[2].ENA
reset => contador_de_data[1].ENA
reset => contador_de_data[0].ENA
reset => registro_data[63].ENA
reset => registro_data[62].ENA
reset => registro_data[61].ENA
reset => registro_data[60].ENA
reset => registro_data[59].ENA
reset => registro_data[58].ENA
reset => registro_data[57].ENA
reset => registro_data[56].ENA
reset => registro_data[55].ENA
reset => registro_data[54].ENA
reset => registro_data[53].ENA
reset => registro_data[52].ENA
reset => registro_data[51].ENA
reset => registro_data[50].ENA
reset => registro_data[49].ENA
reset => registro_data[48].ENA
reset => registro_data[47].ENA
reset => registro_data[46].ENA
reset => registro_data[45].ENA
reset => registro_data[44].ENA
reset => registro_data[43].ENA
reset => registro_data[42].ENA
reset => registro_data[41].ENA
reset => registro_data[40].ENA
reset => registro_data[39].ENA
reset => registro_data[38].ENA
reset => registro_data[37].ENA
reset => registro_data[36].ENA
reset => registro_data[35].ENA
reset => registro_data[34].ENA
reset => registro_data[33].ENA
reset => registro_data[32].ENA
reset => registro_data[31].ENA
reset => registro_data[30].ENA
reset => registro_data[29].ENA
reset => registro_data[28].ENA
reset => registro_data[27].ENA
reset => registro_data[26].ENA
reset => registro_data[25].ENA
reset => registro_data[24].ENA
reset => registro_data[23].ENA
reset => registro_data[22].ENA
reset => registro_data[21].ENA
reset => registro_data[20].ENA
reset => registro_data[19].ENA
reset => registro_data[18].ENA
reset => registro_data[17].ENA
reset => registro_data[16].ENA
reset => registro_data[15].ENA
reset => registro_data[14].ENA
reset => registro_data[13].ENA
reset => registro_data[12].ENA
reset => registro_data[11].ENA
reset => registro_data[10].ENA
reset => registro_data[9].ENA
reset => registro_data[8].ENA
reset => registro_data[7].ENA
reset => registro_data[6].ENA
reset => registro_data[5].ENA
reset => registro_data[4].ENA
reset => registro_data[3].ENA
reset => registro_data[2].ENA
reset => registro_data[1].ENA
reset => registro_data[0].ENA
reset => contador_de_crc[6].ENA
reset => contador_de_crc[5].ENA
reset => contador_de_crc[4].ENA
reset => contador_de_crc[3].ENA
reset => contador_de_crc[2].ENA
reset => contador_de_crc[1].ENA
reset => fifo_data[0]~reg0.ENA
reset => contador_de_crc[0].ENA
reset => contador_de_end_of_frame[6].ENA
reset => contador_de_end_of_frame[5].ENA
reset => contador_de_end_of_frame[4].ENA
reset => contador_de_end_of_frame[3].ENA
reset => contador_de_end_of_frame[2].ENA
reset => contador_de_end_of_frame[1].ENA
reset => contador_de_end_of_frame[0].ENA
reset => flg_crc_ok.ENA
reset => fifo_data[79]~reg0.ENA
reset => fifo_data[78]~reg0.ENA
reset => fifo_data[77]~reg0.ENA
reset => fifo_data[76]~reg0.ENA
reset => fifo_data[75]~reg0.ENA
reset => fifo_data[74]~reg0.ENA
reset => fifo_data[73]~reg0.ENA
reset => fifo_data[72]~reg0.ENA
reset => fifo_data[71]~reg0.ENA
reset => fifo_data[70]~reg0.ENA
reset => fifo_data[69]~reg0.ENA
reset => fifo_data[68]~reg0.ENA
reset => fifo_data[67]~reg0.ENA
reset => fifo_data[66]~reg0.ENA
reset => fifo_data[65]~reg0.ENA
reset => fifo_data[64]~reg0.ENA
reset => fifo_data[63]~reg0.ENA
reset => fifo_data[62]~reg0.ENA
reset => fifo_data[61]~reg0.ENA
reset => fifo_data[60]~reg0.ENA
reset => fifo_data[59]~reg0.ENA
reset => fifo_data[58]~reg0.ENA
reset => fifo_data[57]~reg0.ENA
reset => fifo_data[56]~reg0.ENA
reset => fifo_data[55]~reg0.ENA
reset => fifo_data[54]~reg0.ENA
reset => fifo_data[53]~reg0.ENA
reset => fifo_data[52]~reg0.ENA
reset => fifo_data[51]~reg0.ENA
reset => fifo_data[50]~reg0.ENA
reset => fifo_data[49]~reg0.ENA
reset => fifo_data[48]~reg0.ENA
reset => fifo_data[47]~reg0.ENA
reset => fifo_data[46]~reg0.ENA
reset => fifo_data[45]~reg0.ENA
reset => fifo_data[44]~reg0.ENA
reset => fifo_data[43]~reg0.ENA
reset => fifo_data[42]~reg0.ENA
reset => fifo_data[41]~reg0.ENA
reset => fifo_data[40]~reg0.ENA
reset => fifo_data[39]~reg0.ENA
reset => fifo_data[38]~reg0.ENA
reset => fifo_data[37]~reg0.ENA
reset => fifo_data[36]~reg0.ENA
reset => fifo_data[35]~reg0.ENA
reset => fifo_data[34]~reg0.ENA
reset => fifo_data[33]~reg0.ENA
reset => fifo_data[32]~reg0.ENA
reset => fifo_data[31]~reg0.ENA
reset => fifo_data[30]~reg0.ENA
reset => fifo_data[29]~reg0.ENA
reset => fifo_data[28]~reg0.ENA
reset => fifo_data[27]~reg0.ENA
reset => fifo_data[26]~reg0.ENA
reset => fifo_data[25]~reg0.ENA
reset => fifo_data[24]~reg0.ENA
reset => fifo_data[23]~reg0.ENA
reset => fifo_data[22]~reg0.ENA
reset => fifo_data[21]~reg0.ENA
reset => fifo_data[20]~reg0.ENA
reset => fifo_data[19]~reg0.ENA
reset => fifo_data[18]~reg0.ENA
reset => fifo_data[17]~reg0.ENA
reset => fifo_data[16]~reg0.ENA
reset => fifo_data[15]~reg0.ENA
reset => fifo_data[14]~reg0.ENA
reset => fifo_data[13]~reg0.ENA
reset => fifo_data[12]~reg0.ENA
reset => fifo_data[11]~reg0.ENA
reset => fifo_data[10]~reg0.ENA
reset => fifo_data[9]~reg0.ENA
reset => fifo_data[8]~reg0.ENA
reset => fifo_data[7]~reg0.ENA
reset => fifo_data[6]~reg0.ENA
reset => fifo_data[5]~reg0.ENA
reset => fifo_data[4]~reg0.ENA
reset => fifo_data[3]~reg0.ENA
reset => fifo_data[2]~reg0.ENA
reset => fifo_data[1]~reg0.ENA
data_in => calculador_crc~47.DATAB
data_in => contador_de_ceros_para_stuffing~13.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~12.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~11.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~10.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~9.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~8.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~7.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~13.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~12.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~11.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~10.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~9.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~8.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~7.OUTPUTSELECT
data_in => registro_data~63.DATAB
data_in => registro_control~3.DATAB
data_in => registro_arbitraje~11.DATAB
data_in => contador_de_unos~6.OUTPUTSELECT
data_in => contador_de_unos~5.OUTPUTSELECT
data_in => contador_de_unos~4.OUTPUTSELECT
data_in => contador_de_unos~3.OUTPUTSELECT
data_in => contador_de_unos~2.OUTPUTSELECT
data_in => contador_de_unos~1.OUTPUTSELECT
data_in => contador_de_unos~0.OUTPUTSELECT
data_in => Selector1.IN3
data_in => nxstate~0.DATAB
data_in => calculador_crc~31.DATAB
data_in => transiciones~14.IN0
data_in => transiciones~11.IN1
data_in => Selector2.IN1
data_in => nxstate~1.DATAB
fifo_we <= fifo_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[0] <= fifo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[1] <= fifo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[2] <= fifo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[3] <= fifo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[4] <= fifo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[5] <= fifo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[6] <= fifo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[7] <= fifo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[8] <= fifo_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[9] <= fifo_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[10] <= fifo_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[11] <= fifo_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[12] <= fifo_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[13] <= fifo_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[14] <= fifo_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[15] <= fifo_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[16] <= fifo_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[17] <= fifo_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[18] <= fifo_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[19] <= fifo_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[20] <= fifo_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[21] <= fifo_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[22] <= fifo_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[23] <= fifo_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[24] <= fifo_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[25] <= fifo_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[26] <= fifo_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[27] <= fifo_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[28] <= fifo_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[29] <= fifo_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[30] <= fifo_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[31] <= fifo_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[32] <= fifo_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[33] <= fifo_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[34] <= fifo_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[35] <= fifo_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[36] <= fifo_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[37] <= fifo_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[38] <= fifo_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[39] <= fifo_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[40] <= fifo_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[41] <= fifo_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[42] <= fifo_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[43] <= fifo_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[44] <= fifo_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[45] <= fifo_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[46] <= fifo_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[47] <= fifo_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[48] <= fifo_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[49] <= fifo_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[50] <= fifo_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[51] <= fifo_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[52] <= fifo_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[53] <= fifo_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[54] <= fifo_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[55] <= fifo_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[56] <= fifo_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[57] <= fifo_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[58] <= fifo_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[59] <= fifo_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[60] <= fifo_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[61] <= fifo_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[62] <= fifo_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[63] <= fifo_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[64] <= fifo_data[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[65] <= fifo_data[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[66] <= fifo_data[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[67] <= fifo_data[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[68] <= fifo_data[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[69] <= fifo_data[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[70] <= fifo_data[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[71] <= fifo_data[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[72] <= fifo_data[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[73] <= fifo_data[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[74] <= fifo_data[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[75] <= fifo_data[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[76] <= fifo_data[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[77] <= fifo_data[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[78] <= fifo_data[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[79] <= fifo_data[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
data[38] => dcfifo:dcfifo_component.data[38]
data[39] => dcfifo:dcfifo_component.data[39]
data[40] => dcfifo:dcfifo_component.data[40]
data[41] => dcfifo:dcfifo_component.data[41]
data[42] => dcfifo:dcfifo_component.data[42]
data[43] => dcfifo:dcfifo_component.data[43]
data[44] => dcfifo:dcfifo_component.data[44]
data[45] => dcfifo:dcfifo_component.data[45]
data[46] => dcfifo:dcfifo_component.data[46]
data[47] => dcfifo:dcfifo_component.data[47]
data[48] => dcfifo:dcfifo_component.data[48]
data[49] => dcfifo:dcfifo_component.data[49]
data[50] => dcfifo:dcfifo_component.data[50]
data[51] => dcfifo:dcfifo_component.data[51]
data[52] => dcfifo:dcfifo_component.data[52]
data[53] => dcfifo:dcfifo_component.data[53]
data[54] => dcfifo:dcfifo_component.data[54]
data[55] => dcfifo:dcfifo_component.data[55]
data[56] => dcfifo:dcfifo_component.data[56]
data[57] => dcfifo:dcfifo_component.data[57]
data[58] => dcfifo:dcfifo_component.data[58]
data[59] => dcfifo:dcfifo_component.data[59]
data[60] => dcfifo:dcfifo_component.data[60]
data[61] => dcfifo:dcfifo_component.data[61]
data[62] => dcfifo:dcfifo_component.data[62]
data[63] => dcfifo:dcfifo_component.data[63]
data[64] => dcfifo:dcfifo_component.data[64]
data[65] => dcfifo:dcfifo_component.data[65]
data[66] => dcfifo:dcfifo_component.data[66]
data[67] => dcfifo:dcfifo_component.data[67]
data[68] => dcfifo:dcfifo_component.data[68]
data[69] => dcfifo:dcfifo_component.data[69]
data[70] => dcfifo:dcfifo_component.data[70]
data[71] => dcfifo:dcfifo_component.data[71]
data[72] => dcfifo:dcfifo_component.data[72]
data[73] => dcfifo:dcfifo_component.data[73]
data[74] => dcfifo:dcfifo_component.data[74]
data[75] => dcfifo:dcfifo_component.data[75]
data[76] => dcfifo:dcfifo_component.data[76]
data[77] => dcfifo:dcfifo_component.data[77]
data[78] => dcfifo:dcfifo_component.data[78]
data[79] => dcfifo:dcfifo_component.data[79]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
q[38] <= dcfifo:dcfifo_component.q[38]
q[39] <= dcfifo:dcfifo_component.q[39]
q[40] <= dcfifo:dcfifo_component.q[40]
q[41] <= dcfifo:dcfifo_component.q[41]
q[42] <= dcfifo:dcfifo_component.q[42]
q[43] <= dcfifo:dcfifo_component.q[43]
q[44] <= dcfifo:dcfifo_component.q[44]
q[45] <= dcfifo:dcfifo_component.q[45]
q[46] <= dcfifo:dcfifo_component.q[46]
q[47] <= dcfifo:dcfifo_component.q[47]
q[48] <= dcfifo:dcfifo_component.q[48]
q[49] <= dcfifo:dcfifo_component.q[49]
q[50] <= dcfifo:dcfifo_component.q[50]
q[51] <= dcfifo:dcfifo_component.q[51]
q[52] <= dcfifo:dcfifo_component.q[52]
q[53] <= dcfifo:dcfifo_component.q[53]
q[54] <= dcfifo:dcfifo_component.q[54]
q[55] <= dcfifo:dcfifo_component.q[55]
q[56] <= dcfifo:dcfifo_component.q[56]
q[57] <= dcfifo:dcfifo_component.q[57]
q[58] <= dcfifo:dcfifo_component.q[58]
q[59] <= dcfifo:dcfifo_component.q[59]
q[60] <= dcfifo:dcfifo_component.q[60]
q[61] <= dcfifo:dcfifo_component.q[61]
q[62] <= dcfifo:dcfifo_component.q[62]
q[63] <= dcfifo:dcfifo_component.q[63]
q[64] <= dcfifo:dcfifo_component.q[64]
q[65] <= dcfifo:dcfifo_component.q[65]
q[66] <= dcfifo:dcfifo_component.q[66]
q[67] <= dcfifo:dcfifo_component.q[67]
q[68] <= dcfifo:dcfifo_component.q[68]
q[69] <= dcfifo:dcfifo_component.q[69]
q[70] <= dcfifo:dcfifo_component.q[70]
q[71] <= dcfifo:dcfifo_component.q[71]
q[72] <= dcfifo:dcfifo_component.q[72]
q[73] <= dcfifo:dcfifo_component.q[73]
q[74] <= dcfifo:dcfifo_component.q[74]
q[75] <= dcfifo:dcfifo_component.q[75]
q[76] <= dcfifo:dcfifo_component.q[76]
q[77] <= dcfifo:dcfifo_component.q[77]
q[78] <= dcfifo:dcfifo_component.q[78]
q[79] <= dcfifo:dcfifo_component.q[79]
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_17m1:auto_generated.data[0]
data[1] => dcfifo_17m1:auto_generated.data[1]
data[2] => dcfifo_17m1:auto_generated.data[2]
data[3] => dcfifo_17m1:auto_generated.data[3]
data[4] => dcfifo_17m1:auto_generated.data[4]
data[5] => dcfifo_17m1:auto_generated.data[5]
data[6] => dcfifo_17m1:auto_generated.data[6]
data[7] => dcfifo_17m1:auto_generated.data[7]
data[8] => dcfifo_17m1:auto_generated.data[8]
data[9] => dcfifo_17m1:auto_generated.data[9]
data[10] => dcfifo_17m1:auto_generated.data[10]
data[11] => dcfifo_17m1:auto_generated.data[11]
data[12] => dcfifo_17m1:auto_generated.data[12]
data[13] => dcfifo_17m1:auto_generated.data[13]
data[14] => dcfifo_17m1:auto_generated.data[14]
data[15] => dcfifo_17m1:auto_generated.data[15]
data[16] => dcfifo_17m1:auto_generated.data[16]
data[17] => dcfifo_17m1:auto_generated.data[17]
data[18] => dcfifo_17m1:auto_generated.data[18]
data[19] => dcfifo_17m1:auto_generated.data[19]
data[20] => dcfifo_17m1:auto_generated.data[20]
data[21] => dcfifo_17m1:auto_generated.data[21]
data[22] => dcfifo_17m1:auto_generated.data[22]
data[23] => dcfifo_17m1:auto_generated.data[23]
data[24] => dcfifo_17m1:auto_generated.data[24]
data[25] => dcfifo_17m1:auto_generated.data[25]
data[26] => dcfifo_17m1:auto_generated.data[26]
data[27] => dcfifo_17m1:auto_generated.data[27]
data[28] => dcfifo_17m1:auto_generated.data[28]
data[29] => dcfifo_17m1:auto_generated.data[29]
data[30] => dcfifo_17m1:auto_generated.data[30]
data[31] => dcfifo_17m1:auto_generated.data[31]
data[32] => dcfifo_17m1:auto_generated.data[32]
data[33] => dcfifo_17m1:auto_generated.data[33]
data[34] => dcfifo_17m1:auto_generated.data[34]
data[35] => dcfifo_17m1:auto_generated.data[35]
data[36] => dcfifo_17m1:auto_generated.data[36]
data[37] => dcfifo_17m1:auto_generated.data[37]
data[38] => dcfifo_17m1:auto_generated.data[38]
data[39] => dcfifo_17m1:auto_generated.data[39]
data[40] => dcfifo_17m1:auto_generated.data[40]
data[41] => dcfifo_17m1:auto_generated.data[41]
data[42] => dcfifo_17m1:auto_generated.data[42]
data[43] => dcfifo_17m1:auto_generated.data[43]
data[44] => dcfifo_17m1:auto_generated.data[44]
data[45] => dcfifo_17m1:auto_generated.data[45]
data[46] => dcfifo_17m1:auto_generated.data[46]
data[47] => dcfifo_17m1:auto_generated.data[47]
data[48] => dcfifo_17m1:auto_generated.data[48]
data[49] => dcfifo_17m1:auto_generated.data[49]
data[50] => dcfifo_17m1:auto_generated.data[50]
data[51] => dcfifo_17m1:auto_generated.data[51]
data[52] => dcfifo_17m1:auto_generated.data[52]
data[53] => dcfifo_17m1:auto_generated.data[53]
data[54] => dcfifo_17m1:auto_generated.data[54]
data[55] => dcfifo_17m1:auto_generated.data[55]
data[56] => dcfifo_17m1:auto_generated.data[56]
data[57] => dcfifo_17m1:auto_generated.data[57]
data[58] => dcfifo_17m1:auto_generated.data[58]
data[59] => dcfifo_17m1:auto_generated.data[59]
data[60] => dcfifo_17m1:auto_generated.data[60]
data[61] => dcfifo_17m1:auto_generated.data[61]
data[62] => dcfifo_17m1:auto_generated.data[62]
data[63] => dcfifo_17m1:auto_generated.data[63]
data[64] => dcfifo_17m1:auto_generated.data[64]
data[65] => dcfifo_17m1:auto_generated.data[65]
data[66] => dcfifo_17m1:auto_generated.data[66]
data[67] => dcfifo_17m1:auto_generated.data[67]
data[68] => dcfifo_17m1:auto_generated.data[68]
data[69] => dcfifo_17m1:auto_generated.data[69]
data[70] => dcfifo_17m1:auto_generated.data[70]
data[71] => dcfifo_17m1:auto_generated.data[71]
data[72] => dcfifo_17m1:auto_generated.data[72]
data[73] => dcfifo_17m1:auto_generated.data[73]
data[74] => dcfifo_17m1:auto_generated.data[74]
data[75] => dcfifo_17m1:auto_generated.data[75]
data[76] => dcfifo_17m1:auto_generated.data[76]
data[77] => dcfifo_17m1:auto_generated.data[77]
data[78] => dcfifo_17m1:auto_generated.data[78]
data[79] => dcfifo_17m1:auto_generated.data[79]
q[0] <= dcfifo_17m1:auto_generated.q[0]
q[1] <= dcfifo_17m1:auto_generated.q[1]
q[2] <= dcfifo_17m1:auto_generated.q[2]
q[3] <= dcfifo_17m1:auto_generated.q[3]
q[4] <= dcfifo_17m1:auto_generated.q[4]
q[5] <= dcfifo_17m1:auto_generated.q[5]
q[6] <= dcfifo_17m1:auto_generated.q[6]
q[7] <= dcfifo_17m1:auto_generated.q[7]
q[8] <= dcfifo_17m1:auto_generated.q[8]
q[9] <= dcfifo_17m1:auto_generated.q[9]
q[10] <= dcfifo_17m1:auto_generated.q[10]
q[11] <= dcfifo_17m1:auto_generated.q[11]
q[12] <= dcfifo_17m1:auto_generated.q[12]
q[13] <= dcfifo_17m1:auto_generated.q[13]
q[14] <= dcfifo_17m1:auto_generated.q[14]
q[15] <= dcfifo_17m1:auto_generated.q[15]
q[16] <= dcfifo_17m1:auto_generated.q[16]
q[17] <= dcfifo_17m1:auto_generated.q[17]
q[18] <= dcfifo_17m1:auto_generated.q[18]
q[19] <= dcfifo_17m1:auto_generated.q[19]
q[20] <= dcfifo_17m1:auto_generated.q[20]
q[21] <= dcfifo_17m1:auto_generated.q[21]
q[22] <= dcfifo_17m1:auto_generated.q[22]
q[23] <= dcfifo_17m1:auto_generated.q[23]
q[24] <= dcfifo_17m1:auto_generated.q[24]
q[25] <= dcfifo_17m1:auto_generated.q[25]
q[26] <= dcfifo_17m1:auto_generated.q[26]
q[27] <= dcfifo_17m1:auto_generated.q[27]
q[28] <= dcfifo_17m1:auto_generated.q[28]
q[29] <= dcfifo_17m1:auto_generated.q[29]
q[30] <= dcfifo_17m1:auto_generated.q[30]
q[31] <= dcfifo_17m1:auto_generated.q[31]
q[32] <= dcfifo_17m1:auto_generated.q[32]
q[33] <= dcfifo_17m1:auto_generated.q[33]
q[34] <= dcfifo_17m1:auto_generated.q[34]
q[35] <= dcfifo_17m1:auto_generated.q[35]
q[36] <= dcfifo_17m1:auto_generated.q[36]
q[37] <= dcfifo_17m1:auto_generated.q[37]
q[38] <= dcfifo_17m1:auto_generated.q[38]
q[39] <= dcfifo_17m1:auto_generated.q[39]
q[40] <= dcfifo_17m1:auto_generated.q[40]
q[41] <= dcfifo_17m1:auto_generated.q[41]
q[42] <= dcfifo_17m1:auto_generated.q[42]
q[43] <= dcfifo_17m1:auto_generated.q[43]
q[44] <= dcfifo_17m1:auto_generated.q[44]
q[45] <= dcfifo_17m1:auto_generated.q[45]
q[46] <= dcfifo_17m1:auto_generated.q[46]
q[47] <= dcfifo_17m1:auto_generated.q[47]
q[48] <= dcfifo_17m1:auto_generated.q[48]
q[49] <= dcfifo_17m1:auto_generated.q[49]
q[50] <= dcfifo_17m1:auto_generated.q[50]
q[51] <= dcfifo_17m1:auto_generated.q[51]
q[52] <= dcfifo_17m1:auto_generated.q[52]
q[53] <= dcfifo_17m1:auto_generated.q[53]
q[54] <= dcfifo_17m1:auto_generated.q[54]
q[55] <= dcfifo_17m1:auto_generated.q[55]
q[56] <= dcfifo_17m1:auto_generated.q[56]
q[57] <= dcfifo_17m1:auto_generated.q[57]
q[58] <= dcfifo_17m1:auto_generated.q[58]
q[59] <= dcfifo_17m1:auto_generated.q[59]
q[60] <= dcfifo_17m1:auto_generated.q[60]
q[61] <= dcfifo_17m1:auto_generated.q[61]
q[62] <= dcfifo_17m1:auto_generated.q[62]
q[63] <= dcfifo_17m1:auto_generated.q[63]
q[64] <= dcfifo_17m1:auto_generated.q[64]
q[65] <= dcfifo_17m1:auto_generated.q[65]
q[66] <= dcfifo_17m1:auto_generated.q[66]
q[67] <= dcfifo_17m1:auto_generated.q[67]
q[68] <= dcfifo_17m1:auto_generated.q[68]
q[69] <= dcfifo_17m1:auto_generated.q[69]
q[70] <= dcfifo_17m1:auto_generated.q[70]
q[71] <= dcfifo_17m1:auto_generated.q[71]
q[72] <= dcfifo_17m1:auto_generated.q[72]
q[73] <= dcfifo_17m1:auto_generated.q[73]
q[74] <= dcfifo_17m1:auto_generated.q[74]
q[75] <= dcfifo_17m1:auto_generated.q[75]
q[76] <= dcfifo_17m1:auto_generated.q[76]
q[77] <= dcfifo_17m1:auto_generated.q[77]
q[78] <= dcfifo_17m1:auto_generated.q[78]
q[79] <= dcfifo_17m1:auto_generated.q[79]
rdclk => dcfifo_17m1:auto_generated.rdclk
rdreq => dcfifo_17m1:auto_generated.rdreq
wrclk => dcfifo_17m1:auto_generated.wrclk
wrreq => dcfifo_17m1:auto_generated.wrreq
aclr => dcfifo_17m1:auto_generated.aclr
rdempty <= dcfifo_17m1:auto_generated.rdempty
rdfull <= dcfifo_17m1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated
aclr => a_graycounter_9gc:wrptr_g1p.aclr
aclr => a_graycounter_8gc:wrptr_gp.aclr
aclr => altsyncram_bq61:fifo_ram.aclr1
data[0] => altsyncram_bq61:fifo_ram.data_a[0]
data[1] => altsyncram_bq61:fifo_ram.data_a[1]
data[2] => altsyncram_bq61:fifo_ram.data_a[2]
data[3] => altsyncram_bq61:fifo_ram.data_a[3]
data[4] => altsyncram_bq61:fifo_ram.data_a[4]
data[5] => altsyncram_bq61:fifo_ram.data_a[5]
data[6] => altsyncram_bq61:fifo_ram.data_a[6]
data[7] => altsyncram_bq61:fifo_ram.data_a[7]
data[8] => altsyncram_bq61:fifo_ram.data_a[8]
data[9] => altsyncram_bq61:fifo_ram.data_a[9]
data[10] => altsyncram_bq61:fifo_ram.data_a[10]
data[11] => altsyncram_bq61:fifo_ram.data_a[11]
data[12] => altsyncram_bq61:fifo_ram.data_a[12]
data[13] => altsyncram_bq61:fifo_ram.data_a[13]
data[14] => altsyncram_bq61:fifo_ram.data_a[14]
data[15] => altsyncram_bq61:fifo_ram.data_a[15]
data[16] => altsyncram_bq61:fifo_ram.data_a[16]
data[17] => altsyncram_bq61:fifo_ram.data_a[17]
data[18] => altsyncram_bq61:fifo_ram.data_a[18]
data[19] => altsyncram_bq61:fifo_ram.data_a[19]
data[20] => altsyncram_bq61:fifo_ram.data_a[20]
data[21] => altsyncram_bq61:fifo_ram.data_a[21]
data[22] => altsyncram_bq61:fifo_ram.data_a[22]
data[23] => altsyncram_bq61:fifo_ram.data_a[23]
data[24] => altsyncram_bq61:fifo_ram.data_a[24]
data[25] => altsyncram_bq61:fifo_ram.data_a[25]
data[26] => altsyncram_bq61:fifo_ram.data_a[26]
data[27] => altsyncram_bq61:fifo_ram.data_a[27]
data[28] => altsyncram_bq61:fifo_ram.data_a[28]
data[29] => altsyncram_bq61:fifo_ram.data_a[29]
data[30] => altsyncram_bq61:fifo_ram.data_a[30]
data[31] => altsyncram_bq61:fifo_ram.data_a[31]
data[32] => altsyncram_bq61:fifo_ram.data_a[32]
data[33] => altsyncram_bq61:fifo_ram.data_a[33]
data[34] => altsyncram_bq61:fifo_ram.data_a[34]
data[35] => altsyncram_bq61:fifo_ram.data_a[35]
data[36] => altsyncram_bq61:fifo_ram.data_a[36]
data[37] => altsyncram_bq61:fifo_ram.data_a[37]
data[38] => altsyncram_bq61:fifo_ram.data_a[38]
data[39] => altsyncram_bq61:fifo_ram.data_a[39]
data[40] => altsyncram_bq61:fifo_ram.data_a[40]
data[41] => altsyncram_bq61:fifo_ram.data_a[41]
data[42] => altsyncram_bq61:fifo_ram.data_a[42]
data[43] => altsyncram_bq61:fifo_ram.data_a[43]
data[44] => altsyncram_bq61:fifo_ram.data_a[44]
data[45] => altsyncram_bq61:fifo_ram.data_a[45]
data[46] => altsyncram_bq61:fifo_ram.data_a[46]
data[47] => altsyncram_bq61:fifo_ram.data_a[47]
data[48] => altsyncram_bq61:fifo_ram.data_a[48]
data[49] => altsyncram_bq61:fifo_ram.data_a[49]
data[50] => altsyncram_bq61:fifo_ram.data_a[50]
data[51] => altsyncram_bq61:fifo_ram.data_a[51]
data[52] => altsyncram_bq61:fifo_ram.data_a[52]
data[53] => altsyncram_bq61:fifo_ram.data_a[53]
data[54] => altsyncram_bq61:fifo_ram.data_a[54]
data[55] => altsyncram_bq61:fifo_ram.data_a[55]
data[56] => altsyncram_bq61:fifo_ram.data_a[56]
data[57] => altsyncram_bq61:fifo_ram.data_a[57]
data[58] => altsyncram_bq61:fifo_ram.data_a[58]
data[59] => altsyncram_bq61:fifo_ram.data_a[59]
data[60] => altsyncram_bq61:fifo_ram.data_a[60]
data[61] => altsyncram_bq61:fifo_ram.data_a[61]
data[62] => altsyncram_bq61:fifo_ram.data_a[62]
data[63] => altsyncram_bq61:fifo_ram.data_a[63]
data[64] => altsyncram_bq61:fifo_ram.data_a[64]
data[65] => altsyncram_bq61:fifo_ram.data_a[65]
data[66] => altsyncram_bq61:fifo_ram.data_a[66]
data[67] => altsyncram_bq61:fifo_ram.data_a[67]
data[68] => altsyncram_bq61:fifo_ram.data_a[68]
data[69] => altsyncram_bq61:fifo_ram.data_a[69]
data[70] => altsyncram_bq61:fifo_ram.data_a[70]
data[71] => altsyncram_bq61:fifo_ram.data_a[71]
data[72] => altsyncram_bq61:fifo_ram.data_a[72]
data[73] => altsyncram_bq61:fifo_ram.data_a[73]
data[74] => altsyncram_bq61:fifo_ram.data_a[74]
data[75] => altsyncram_bq61:fifo_ram.data_a[75]
data[76] => altsyncram_bq61:fifo_ram.data_a[76]
data[77] => altsyncram_bq61:fifo_ram.data_a[77]
data[78] => altsyncram_bq61:fifo_ram.data_a[78]
data[79] => altsyncram_bq61:fifo_ram.data_a[79]
q[0] <= altsyncram_bq61:fifo_ram.q_b[0]
q[1] <= altsyncram_bq61:fifo_ram.q_b[1]
q[2] <= altsyncram_bq61:fifo_ram.q_b[2]
q[3] <= altsyncram_bq61:fifo_ram.q_b[3]
q[4] <= altsyncram_bq61:fifo_ram.q_b[4]
q[5] <= altsyncram_bq61:fifo_ram.q_b[5]
q[6] <= altsyncram_bq61:fifo_ram.q_b[6]
q[7] <= altsyncram_bq61:fifo_ram.q_b[7]
q[8] <= altsyncram_bq61:fifo_ram.q_b[8]
q[9] <= altsyncram_bq61:fifo_ram.q_b[9]
q[10] <= altsyncram_bq61:fifo_ram.q_b[10]
q[11] <= altsyncram_bq61:fifo_ram.q_b[11]
q[12] <= altsyncram_bq61:fifo_ram.q_b[12]
q[13] <= altsyncram_bq61:fifo_ram.q_b[13]
q[14] <= altsyncram_bq61:fifo_ram.q_b[14]
q[15] <= altsyncram_bq61:fifo_ram.q_b[15]
q[16] <= altsyncram_bq61:fifo_ram.q_b[16]
q[17] <= altsyncram_bq61:fifo_ram.q_b[17]
q[18] <= altsyncram_bq61:fifo_ram.q_b[18]
q[19] <= altsyncram_bq61:fifo_ram.q_b[19]
q[20] <= altsyncram_bq61:fifo_ram.q_b[20]
q[21] <= altsyncram_bq61:fifo_ram.q_b[21]
q[22] <= altsyncram_bq61:fifo_ram.q_b[22]
q[23] <= altsyncram_bq61:fifo_ram.q_b[23]
q[24] <= altsyncram_bq61:fifo_ram.q_b[24]
q[25] <= altsyncram_bq61:fifo_ram.q_b[25]
q[26] <= altsyncram_bq61:fifo_ram.q_b[26]
q[27] <= altsyncram_bq61:fifo_ram.q_b[27]
q[28] <= altsyncram_bq61:fifo_ram.q_b[28]
q[29] <= altsyncram_bq61:fifo_ram.q_b[29]
q[30] <= altsyncram_bq61:fifo_ram.q_b[30]
q[31] <= altsyncram_bq61:fifo_ram.q_b[31]
q[32] <= altsyncram_bq61:fifo_ram.q_b[32]
q[33] <= altsyncram_bq61:fifo_ram.q_b[33]
q[34] <= altsyncram_bq61:fifo_ram.q_b[34]
q[35] <= altsyncram_bq61:fifo_ram.q_b[35]
q[36] <= altsyncram_bq61:fifo_ram.q_b[36]
q[37] <= altsyncram_bq61:fifo_ram.q_b[37]
q[38] <= altsyncram_bq61:fifo_ram.q_b[38]
q[39] <= altsyncram_bq61:fifo_ram.q_b[39]
q[40] <= altsyncram_bq61:fifo_ram.q_b[40]
q[41] <= altsyncram_bq61:fifo_ram.q_b[41]
q[42] <= altsyncram_bq61:fifo_ram.q_b[42]
q[43] <= altsyncram_bq61:fifo_ram.q_b[43]
q[44] <= altsyncram_bq61:fifo_ram.q_b[44]
q[45] <= altsyncram_bq61:fifo_ram.q_b[45]
q[46] <= altsyncram_bq61:fifo_ram.q_b[46]
q[47] <= altsyncram_bq61:fifo_ram.q_b[47]
q[48] <= altsyncram_bq61:fifo_ram.q_b[48]
q[49] <= altsyncram_bq61:fifo_ram.q_b[49]
q[50] <= altsyncram_bq61:fifo_ram.q_b[50]
q[51] <= altsyncram_bq61:fifo_ram.q_b[51]
q[52] <= altsyncram_bq61:fifo_ram.q_b[52]
q[53] <= altsyncram_bq61:fifo_ram.q_b[53]
q[54] <= altsyncram_bq61:fifo_ram.q_b[54]
q[55] <= altsyncram_bq61:fifo_ram.q_b[55]
q[56] <= altsyncram_bq61:fifo_ram.q_b[56]
q[57] <= altsyncram_bq61:fifo_ram.q_b[57]
q[58] <= altsyncram_bq61:fifo_ram.q_b[58]
q[59] <= altsyncram_bq61:fifo_ram.q_b[59]
q[60] <= altsyncram_bq61:fifo_ram.q_b[60]
q[61] <= altsyncram_bq61:fifo_ram.q_b[61]
q[62] <= altsyncram_bq61:fifo_ram.q_b[62]
q[63] <= altsyncram_bq61:fifo_ram.q_b[63]
q[64] <= altsyncram_bq61:fifo_ram.q_b[64]
q[65] <= altsyncram_bq61:fifo_ram.q_b[65]
q[66] <= altsyncram_bq61:fifo_ram.q_b[66]
q[67] <= altsyncram_bq61:fifo_ram.q_b[67]
q[68] <= altsyncram_bq61:fifo_ram.q_b[68]
q[69] <= altsyncram_bq61:fifo_ram.q_b[69]
q[70] <= altsyncram_bq61:fifo_ram.q_b[70]
q[71] <= altsyncram_bq61:fifo_ram.q_b[71]
q[72] <= altsyncram_bq61:fifo_ram.q_b[72]
q[73] <= altsyncram_bq61:fifo_ram.q_b[73]
q[74] <= altsyncram_bq61:fifo_ram.q_b[74]
q[75] <= altsyncram_bq61:fifo_ram.q_b[75]
q[76] <= altsyncram_bq61:fifo_ram.q_b[76]
q[77] <= altsyncram_bq61:fifo_ram.q_b[77]
q[78] <= altsyncram_bq61:fifo_ram.q_b[78]
q[79] <= altsyncram_bq61:fifo_ram.q_b[79]
rdclk => a_graycounter_i96:rdptr_g1p.clock
rdclk => altsyncram_bq61:fifo_ram.clock1
rdclk => alt_synch_pipe_jcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= int_rdfull.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_9gc:wrptr_g1p.clock
wrclk => a_graycounter_8gc:wrptr_gp.clock
wrclk => altsyncram_bq61:fifo_ram.clock0
wrclk => alt_synch_pipe_nc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_i96:rdptr_g1p
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_9gc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_8gc:wrptr_gp
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity9.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_bq61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
aclr1 => ram_block11a52.CLR1
aclr1 => ram_block11a53.CLR1
aclr1 => ram_block11a54.CLR1
aclr1 => ram_block11a55.CLR1
aclr1 => ram_block11a56.CLR1
aclr1 => ram_block11a57.CLR1
aclr1 => ram_block11a58.CLR1
aclr1 => ram_block11a59.CLR1
aclr1 => ram_block11a60.CLR1
aclr1 => ram_block11a61.CLR1
aclr1 => ram_block11a62.CLR1
aclr1 => ram_block11a63.CLR1
aclr1 => ram_block11a64.CLR1
aclr1 => ram_block11a65.CLR1
aclr1 => ram_block11a66.CLR1
aclr1 => ram_block11a67.CLR1
aclr1 => ram_block11a68.CLR1
aclr1 => ram_block11a69.CLR1
aclr1 => ram_block11a70.CLR1
aclr1 => ram_block11a71.CLR1
aclr1 => ram_block11a72.CLR1
aclr1 => ram_block11a73.CLR1
aclr1 => ram_block11a74.CLR1
aclr1 => ram_block11a75.CLR1
aclr1 => ram_block11a76.CLR1
aclr1 => ram_block11a77.CLR1
aclr1 => ram_block11a78.CLR1
aclr1 => ram_block11a79.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[0] => ram_block11a64.PORTAADDR
address_a[0] => ram_block11a65.PORTAADDR
address_a[0] => ram_block11a66.PORTAADDR
address_a[0] => ram_block11a67.PORTAADDR
address_a[0] => ram_block11a68.PORTAADDR
address_a[0] => ram_block11a69.PORTAADDR
address_a[0] => ram_block11a70.PORTAADDR
address_a[0] => ram_block11a71.PORTAADDR
address_a[0] => ram_block11a72.PORTAADDR
address_a[0] => ram_block11a73.PORTAADDR
address_a[0] => ram_block11a74.PORTAADDR
address_a[0] => ram_block11a75.PORTAADDR
address_a[0] => ram_block11a76.PORTAADDR
address_a[0] => ram_block11a77.PORTAADDR
address_a[0] => ram_block11a78.PORTAADDR
address_a[0] => ram_block11a79.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[1] => ram_block11a64.PORTAADDR1
address_a[1] => ram_block11a65.PORTAADDR1
address_a[1] => ram_block11a66.PORTAADDR1
address_a[1] => ram_block11a67.PORTAADDR1
address_a[1] => ram_block11a68.PORTAADDR1
address_a[1] => ram_block11a69.PORTAADDR1
address_a[1] => ram_block11a70.PORTAADDR1
address_a[1] => ram_block11a71.PORTAADDR1
address_a[1] => ram_block11a72.PORTAADDR1
address_a[1] => ram_block11a73.PORTAADDR1
address_a[1] => ram_block11a74.PORTAADDR1
address_a[1] => ram_block11a75.PORTAADDR1
address_a[1] => ram_block11a76.PORTAADDR1
address_a[1] => ram_block11a77.PORTAADDR1
address_a[1] => ram_block11a78.PORTAADDR1
address_a[1] => ram_block11a79.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[2] => ram_block11a64.PORTAADDR2
address_a[2] => ram_block11a65.PORTAADDR2
address_a[2] => ram_block11a66.PORTAADDR2
address_a[2] => ram_block11a67.PORTAADDR2
address_a[2] => ram_block11a68.PORTAADDR2
address_a[2] => ram_block11a69.PORTAADDR2
address_a[2] => ram_block11a70.PORTAADDR2
address_a[2] => ram_block11a71.PORTAADDR2
address_a[2] => ram_block11a72.PORTAADDR2
address_a[2] => ram_block11a73.PORTAADDR2
address_a[2] => ram_block11a74.PORTAADDR2
address_a[2] => ram_block11a75.PORTAADDR2
address_a[2] => ram_block11a76.PORTAADDR2
address_a[2] => ram_block11a77.PORTAADDR2
address_a[2] => ram_block11a78.PORTAADDR2
address_a[2] => ram_block11a79.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[3] => ram_block11a56.PORTAADDR3
address_a[3] => ram_block11a57.PORTAADDR3
address_a[3] => ram_block11a58.PORTAADDR3
address_a[3] => ram_block11a59.PORTAADDR3
address_a[3] => ram_block11a60.PORTAADDR3
address_a[3] => ram_block11a61.PORTAADDR3
address_a[3] => ram_block11a62.PORTAADDR3
address_a[3] => ram_block11a63.PORTAADDR3
address_a[3] => ram_block11a64.PORTAADDR3
address_a[3] => ram_block11a65.PORTAADDR3
address_a[3] => ram_block11a66.PORTAADDR3
address_a[3] => ram_block11a67.PORTAADDR3
address_a[3] => ram_block11a68.PORTAADDR3
address_a[3] => ram_block11a69.PORTAADDR3
address_a[3] => ram_block11a70.PORTAADDR3
address_a[3] => ram_block11a71.PORTAADDR3
address_a[3] => ram_block11a72.PORTAADDR3
address_a[3] => ram_block11a73.PORTAADDR3
address_a[3] => ram_block11a74.PORTAADDR3
address_a[3] => ram_block11a75.PORTAADDR3
address_a[3] => ram_block11a76.PORTAADDR3
address_a[3] => ram_block11a77.PORTAADDR3
address_a[3] => ram_block11a78.PORTAADDR3
address_a[3] => ram_block11a79.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[4] => ram_block11a44.PORTAADDR4
address_a[4] => ram_block11a45.PORTAADDR4
address_a[4] => ram_block11a46.PORTAADDR4
address_a[4] => ram_block11a47.PORTAADDR4
address_a[4] => ram_block11a48.PORTAADDR4
address_a[4] => ram_block11a49.PORTAADDR4
address_a[4] => ram_block11a50.PORTAADDR4
address_a[4] => ram_block11a51.PORTAADDR4
address_a[4] => ram_block11a52.PORTAADDR4
address_a[4] => ram_block11a53.PORTAADDR4
address_a[4] => ram_block11a54.PORTAADDR4
address_a[4] => ram_block11a55.PORTAADDR4
address_a[4] => ram_block11a56.PORTAADDR4
address_a[4] => ram_block11a57.PORTAADDR4
address_a[4] => ram_block11a58.PORTAADDR4
address_a[4] => ram_block11a59.PORTAADDR4
address_a[4] => ram_block11a60.PORTAADDR4
address_a[4] => ram_block11a61.PORTAADDR4
address_a[4] => ram_block11a62.PORTAADDR4
address_a[4] => ram_block11a63.PORTAADDR4
address_a[4] => ram_block11a64.PORTAADDR4
address_a[4] => ram_block11a65.PORTAADDR4
address_a[4] => ram_block11a66.PORTAADDR4
address_a[4] => ram_block11a67.PORTAADDR4
address_a[4] => ram_block11a68.PORTAADDR4
address_a[4] => ram_block11a69.PORTAADDR4
address_a[4] => ram_block11a70.PORTAADDR4
address_a[4] => ram_block11a71.PORTAADDR4
address_a[4] => ram_block11a72.PORTAADDR4
address_a[4] => ram_block11a73.PORTAADDR4
address_a[4] => ram_block11a74.PORTAADDR4
address_a[4] => ram_block11a75.PORTAADDR4
address_a[4] => ram_block11a76.PORTAADDR4
address_a[4] => ram_block11a77.PORTAADDR4
address_a[4] => ram_block11a78.PORTAADDR4
address_a[4] => ram_block11a79.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[5] => ram_block11a36.PORTAADDR5
address_a[5] => ram_block11a37.PORTAADDR5
address_a[5] => ram_block11a38.PORTAADDR5
address_a[5] => ram_block11a39.PORTAADDR5
address_a[5] => ram_block11a40.PORTAADDR5
address_a[5] => ram_block11a41.PORTAADDR5
address_a[5] => ram_block11a42.PORTAADDR5
address_a[5] => ram_block11a43.PORTAADDR5
address_a[5] => ram_block11a44.PORTAADDR5
address_a[5] => ram_block11a45.PORTAADDR5
address_a[5] => ram_block11a46.PORTAADDR5
address_a[5] => ram_block11a47.PORTAADDR5
address_a[5] => ram_block11a48.PORTAADDR5
address_a[5] => ram_block11a49.PORTAADDR5
address_a[5] => ram_block11a50.PORTAADDR5
address_a[5] => ram_block11a51.PORTAADDR5
address_a[5] => ram_block11a52.PORTAADDR5
address_a[5] => ram_block11a53.PORTAADDR5
address_a[5] => ram_block11a54.PORTAADDR5
address_a[5] => ram_block11a55.PORTAADDR5
address_a[5] => ram_block11a56.PORTAADDR5
address_a[5] => ram_block11a57.PORTAADDR5
address_a[5] => ram_block11a58.PORTAADDR5
address_a[5] => ram_block11a59.PORTAADDR5
address_a[5] => ram_block11a60.PORTAADDR5
address_a[5] => ram_block11a61.PORTAADDR5
address_a[5] => ram_block11a62.PORTAADDR5
address_a[5] => ram_block11a63.PORTAADDR5
address_a[5] => ram_block11a64.PORTAADDR5
address_a[5] => ram_block11a65.PORTAADDR5
address_a[5] => ram_block11a66.PORTAADDR5
address_a[5] => ram_block11a67.PORTAADDR5
address_a[5] => ram_block11a68.PORTAADDR5
address_a[5] => ram_block11a69.PORTAADDR5
address_a[5] => ram_block11a70.PORTAADDR5
address_a[5] => ram_block11a71.PORTAADDR5
address_a[5] => ram_block11a72.PORTAADDR5
address_a[5] => ram_block11a73.PORTAADDR5
address_a[5] => ram_block11a74.PORTAADDR5
address_a[5] => ram_block11a75.PORTAADDR5
address_a[5] => ram_block11a76.PORTAADDR5
address_a[5] => ram_block11a77.PORTAADDR5
address_a[5] => ram_block11a78.PORTAADDR5
address_a[5] => ram_block11a79.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[6] => ram_block11a36.PORTAADDR6
address_a[6] => ram_block11a37.PORTAADDR6
address_a[6] => ram_block11a38.PORTAADDR6
address_a[6] => ram_block11a39.PORTAADDR6
address_a[6] => ram_block11a40.PORTAADDR6
address_a[6] => ram_block11a41.PORTAADDR6
address_a[6] => ram_block11a42.PORTAADDR6
address_a[6] => ram_block11a43.PORTAADDR6
address_a[6] => ram_block11a44.PORTAADDR6
address_a[6] => ram_block11a45.PORTAADDR6
address_a[6] => ram_block11a46.PORTAADDR6
address_a[6] => ram_block11a47.PORTAADDR6
address_a[6] => ram_block11a48.PORTAADDR6
address_a[6] => ram_block11a49.PORTAADDR6
address_a[6] => ram_block11a50.PORTAADDR6
address_a[6] => ram_block11a51.PORTAADDR6
address_a[6] => ram_block11a52.PORTAADDR6
address_a[6] => ram_block11a53.PORTAADDR6
address_a[6] => ram_block11a54.PORTAADDR6
address_a[6] => ram_block11a55.PORTAADDR6
address_a[6] => ram_block11a56.PORTAADDR6
address_a[6] => ram_block11a57.PORTAADDR6
address_a[6] => ram_block11a58.PORTAADDR6
address_a[6] => ram_block11a59.PORTAADDR6
address_a[6] => ram_block11a60.PORTAADDR6
address_a[6] => ram_block11a61.PORTAADDR6
address_a[6] => ram_block11a62.PORTAADDR6
address_a[6] => ram_block11a63.PORTAADDR6
address_a[6] => ram_block11a64.PORTAADDR6
address_a[6] => ram_block11a65.PORTAADDR6
address_a[6] => ram_block11a66.PORTAADDR6
address_a[6] => ram_block11a67.PORTAADDR6
address_a[6] => ram_block11a68.PORTAADDR6
address_a[6] => ram_block11a69.PORTAADDR6
address_a[6] => ram_block11a70.PORTAADDR6
address_a[6] => ram_block11a71.PORTAADDR6
address_a[6] => ram_block11a72.PORTAADDR6
address_a[6] => ram_block11a73.PORTAADDR6
address_a[6] => ram_block11a74.PORTAADDR6
address_a[6] => ram_block11a75.PORTAADDR6
address_a[6] => ram_block11a76.PORTAADDR6
address_a[6] => ram_block11a77.PORTAADDR6
address_a[6] => ram_block11a78.PORTAADDR6
address_a[6] => ram_block11a79.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[7] => ram_block11a36.PORTAADDR7
address_a[7] => ram_block11a37.PORTAADDR7
address_a[7] => ram_block11a38.PORTAADDR7
address_a[7] => ram_block11a39.PORTAADDR7
address_a[7] => ram_block11a40.PORTAADDR7
address_a[7] => ram_block11a41.PORTAADDR7
address_a[7] => ram_block11a42.PORTAADDR7
address_a[7] => ram_block11a43.PORTAADDR7
address_a[7] => ram_block11a44.PORTAADDR7
address_a[7] => ram_block11a45.PORTAADDR7
address_a[7] => ram_block11a46.PORTAADDR7
address_a[7] => ram_block11a47.PORTAADDR7
address_a[7] => ram_block11a48.PORTAADDR7
address_a[7] => ram_block11a49.PORTAADDR7
address_a[7] => ram_block11a50.PORTAADDR7
address_a[7] => ram_block11a51.PORTAADDR7
address_a[7] => ram_block11a52.PORTAADDR7
address_a[7] => ram_block11a53.PORTAADDR7
address_a[7] => ram_block11a54.PORTAADDR7
address_a[7] => ram_block11a55.PORTAADDR7
address_a[7] => ram_block11a56.PORTAADDR7
address_a[7] => ram_block11a57.PORTAADDR7
address_a[7] => ram_block11a58.PORTAADDR7
address_a[7] => ram_block11a59.PORTAADDR7
address_a[7] => ram_block11a60.PORTAADDR7
address_a[7] => ram_block11a61.PORTAADDR7
address_a[7] => ram_block11a62.PORTAADDR7
address_a[7] => ram_block11a63.PORTAADDR7
address_a[7] => ram_block11a64.PORTAADDR7
address_a[7] => ram_block11a65.PORTAADDR7
address_a[7] => ram_block11a66.PORTAADDR7
address_a[7] => ram_block11a67.PORTAADDR7
address_a[7] => ram_block11a68.PORTAADDR7
address_a[7] => ram_block11a69.PORTAADDR7
address_a[7] => ram_block11a70.PORTAADDR7
address_a[7] => ram_block11a71.PORTAADDR7
address_a[7] => ram_block11a72.PORTAADDR7
address_a[7] => ram_block11a73.PORTAADDR7
address_a[7] => ram_block11a74.PORTAADDR7
address_a[7] => ram_block11a75.PORTAADDR7
address_a[7] => ram_block11a76.PORTAADDR7
address_a[7] => ram_block11a77.PORTAADDR7
address_a[7] => ram_block11a78.PORTAADDR7
address_a[7] => ram_block11a79.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[0] => ram_block11a64.PORTBADDR
address_b[0] => ram_block11a65.PORTBADDR
address_b[0] => ram_block11a66.PORTBADDR
address_b[0] => ram_block11a67.PORTBADDR
address_b[0] => ram_block11a68.PORTBADDR
address_b[0] => ram_block11a69.PORTBADDR
address_b[0] => ram_block11a70.PORTBADDR
address_b[0] => ram_block11a71.PORTBADDR
address_b[0] => ram_block11a72.PORTBADDR
address_b[0] => ram_block11a73.PORTBADDR
address_b[0] => ram_block11a74.PORTBADDR
address_b[0] => ram_block11a75.PORTBADDR
address_b[0] => ram_block11a76.PORTBADDR
address_b[0] => ram_block11a77.PORTBADDR
address_b[0] => ram_block11a78.PORTBADDR
address_b[0] => ram_block11a79.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[1] => ram_block11a64.PORTBADDR1
address_b[1] => ram_block11a65.PORTBADDR1
address_b[1] => ram_block11a66.PORTBADDR1
address_b[1] => ram_block11a67.PORTBADDR1
address_b[1] => ram_block11a68.PORTBADDR1
address_b[1] => ram_block11a69.PORTBADDR1
address_b[1] => ram_block11a70.PORTBADDR1
address_b[1] => ram_block11a71.PORTBADDR1
address_b[1] => ram_block11a72.PORTBADDR1
address_b[1] => ram_block11a73.PORTBADDR1
address_b[1] => ram_block11a74.PORTBADDR1
address_b[1] => ram_block11a75.PORTBADDR1
address_b[1] => ram_block11a76.PORTBADDR1
address_b[1] => ram_block11a77.PORTBADDR1
address_b[1] => ram_block11a78.PORTBADDR1
address_b[1] => ram_block11a79.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[2] => ram_block11a64.PORTBADDR2
address_b[2] => ram_block11a65.PORTBADDR2
address_b[2] => ram_block11a66.PORTBADDR2
address_b[2] => ram_block11a67.PORTBADDR2
address_b[2] => ram_block11a68.PORTBADDR2
address_b[2] => ram_block11a69.PORTBADDR2
address_b[2] => ram_block11a70.PORTBADDR2
address_b[2] => ram_block11a71.PORTBADDR2
address_b[2] => ram_block11a72.PORTBADDR2
address_b[2] => ram_block11a73.PORTBADDR2
address_b[2] => ram_block11a74.PORTBADDR2
address_b[2] => ram_block11a75.PORTBADDR2
address_b[2] => ram_block11a76.PORTBADDR2
address_b[2] => ram_block11a77.PORTBADDR2
address_b[2] => ram_block11a78.PORTBADDR2
address_b[2] => ram_block11a79.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[3] => ram_block11a56.PORTBADDR3
address_b[3] => ram_block11a57.PORTBADDR3
address_b[3] => ram_block11a58.PORTBADDR3
address_b[3] => ram_block11a59.PORTBADDR3
address_b[3] => ram_block11a60.PORTBADDR3
address_b[3] => ram_block11a61.PORTBADDR3
address_b[3] => ram_block11a62.PORTBADDR3
address_b[3] => ram_block11a63.PORTBADDR3
address_b[3] => ram_block11a64.PORTBADDR3
address_b[3] => ram_block11a65.PORTBADDR3
address_b[3] => ram_block11a66.PORTBADDR3
address_b[3] => ram_block11a67.PORTBADDR3
address_b[3] => ram_block11a68.PORTBADDR3
address_b[3] => ram_block11a69.PORTBADDR3
address_b[3] => ram_block11a70.PORTBADDR3
address_b[3] => ram_block11a71.PORTBADDR3
address_b[3] => ram_block11a72.PORTBADDR3
address_b[3] => ram_block11a73.PORTBADDR3
address_b[3] => ram_block11a74.PORTBADDR3
address_b[3] => ram_block11a75.PORTBADDR3
address_b[3] => ram_block11a76.PORTBADDR3
address_b[3] => ram_block11a77.PORTBADDR3
address_b[3] => ram_block11a78.PORTBADDR3
address_b[3] => ram_block11a79.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[4] => ram_block11a44.PORTBADDR4
address_b[4] => ram_block11a45.PORTBADDR4
address_b[4] => ram_block11a46.PORTBADDR4
address_b[4] => ram_block11a47.PORTBADDR4
address_b[4] => ram_block11a48.PORTBADDR4
address_b[4] => ram_block11a49.PORTBADDR4
address_b[4] => ram_block11a50.PORTBADDR4
address_b[4] => ram_block11a51.PORTBADDR4
address_b[4] => ram_block11a52.PORTBADDR4
address_b[4] => ram_block11a53.PORTBADDR4
address_b[4] => ram_block11a54.PORTBADDR4
address_b[4] => ram_block11a55.PORTBADDR4
address_b[4] => ram_block11a56.PORTBADDR4
address_b[4] => ram_block11a57.PORTBADDR4
address_b[4] => ram_block11a58.PORTBADDR4
address_b[4] => ram_block11a59.PORTBADDR4
address_b[4] => ram_block11a60.PORTBADDR4
address_b[4] => ram_block11a61.PORTBADDR4
address_b[4] => ram_block11a62.PORTBADDR4
address_b[4] => ram_block11a63.PORTBADDR4
address_b[4] => ram_block11a64.PORTBADDR4
address_b[4] => ram_block11a65.PORTBADDR4
address_b[4] => ram_block11a66.PORTBADDR4
address_b[4] => ram_block11a67.PORTBADDR4
address_b[4] => ram_block11a68.PORTBADDR4
address_b[4] => ram_block11a69.PORTBADDR4
address_b[4] => ram_block11a70.PORTBADDR4
address_b[4] => ram_block11a71.PORTBADDR4
address_b[4] => ram_block11a72.PORTBADDR4
address_b[4] => ram_block11a73.PORTBADDR4
address_b[4] => ram_block11a74.PORTBADDR4
address_b[4] => ram_block11a75.PORTBADDR4
address_b[4] => ram_block11a76.PORTBADDR4
address_b[4] => ram_block11a77.PORTBADDR4
address_b[4] => ram_block11a78.PORTBADDR4
address_b[4] => ram_block11a79.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[5] => ram_block11a36.PORTBADDR5
address_b[5] => ram_block11a37.PORTBADDR5
address_b[5] => ram_block11a38.PORTBADDR5
address_b[5] => ram_block11a39.PORTBADDR5
address_b[5] => ram_block11a40.PORTBADDR5
address_b[5] => ram_block11a41.PORTBADDR5
address_b[5] => ram_block11a42.PORTBADDR5
address_b[5] => ram_block11a43.PORTBADDR5
address_b[5] => ram_block11a44.PORTBADDR5
address_b[5] => ram_block11a45.PORTBADDR5
address_b[5] => ram_block11a46.PORTBADDR5
address_b[5] => ram_block11a47.PORTBADDR5
address_b[5] => ram_block11a48.PORTBADDR5
address_b[5] => ram_block11a49.PORTBADDR5
address_b[5] => ram_block11a50.PORTBADDR5
address_b[5] => ram_block11a51.PORTBADDR5
address_b[5] => ram_block11a52.PORTBADDR5
address_b[5] => ram_block11a53.PORTBADDR5
address_b[5] => ram_block11a54.PORTBADDR5
address_b[5] => ram_block11a55.PORTBADDR5
address_b[5] => ram_block11a56.PORTBADDR5
address_b[5] => ram_block11a57.PORTBADDR5
address_b[5] => ram_block11a58.PORTBADDR5
address_b[5] => ram_block11a59.PORTBADDR5
address_b[5] => ram_block11a60.PORTBADDR5
address_b[5] => ram_block11a61.PORTBADDR5
address_b[5] => ram_block11a62.PORTBADDR5
address_b[5] => ram_block11a63.PORTBADDR5
address_b[5] => ram_block11a64.PORTBADDR5
address_b[5] => ram_block11a65.PORTBADDR5
address_b[5] => ram_block11a66.PORTBADDR5
address_b[5] => ram_block11a67.PORTBADDR5
address_b[5] => ram_block11a68.PORTBADDR5
address_b[5] => ram_block11a69.PORTBADDR5
address_b[5] => ram_block11a70.PORTBADDR5
address_b[5] => ram_block11a71.PORTBADDR5
address_b[5] => ram_block11a72.PORTBADDR5
address_b[5] => ram_block11a73.PORTBADDR5
address_b[5] => ram_block11a74.PORTBADDR5
address_b[5] => ram_block11a75.PORTBADDR5
address_b[5] => ram_block11a76.PORTBADDR5
address_b[5] => ram_block11a77.PORTBADDR5
address_b[5] => ram_block11a78.PORTBADDR5
address_b[5] => ram_block11a79.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[6] => ram_block11a36.PORTBADDR6
address_b[6] => ram_block11a37.PORTBADDR6
address_b[6] => ram_block11a38.PORTBADDR6
address_b[6] => ram_block11a39.PORTBADDR6
address_b[6] => ram_block11a40.PORTBADDR6
address_b[6] => ram_block11a41.PORTBADDR6
address_b[6] => ram_block11a42.PORTBADDR6
address_b[6] => ram_block11a43.PORTBADDR6
address_b[6] => ram_block11a44.PORTBADDR6
address_b[6] => ram_block11a45.PORTBADDR6
address_b[6] => ram_block11a46.PORTBADDR6
address_b[6] => ram_block11a47.PORTBADDR6
address_b[6] => ram_block11a48.PORTBADDR6
address_b[6] => ram_block11a49.PORTBADDR6
address_b[6] => ram_block11a50.PORTBADDR6
address_b[6] => ram_block11a51.PORTBADDR6
address_b[6] => ram_block11a52.PORTBADDR6
address_b[6] => ram_block11a53.PORTBADDR6
address_b[6] => ram_block11a54.PORTBADDR6
address_b[6] => ram_block11a55.PORTBADDR6
address_b[6] => ram_block11a56.PORTBADDR6
address_b[6] => ram_block11a57.PORTBADDR6
address_b[6] => ram_block11a58.PORTBADDR6
address_b[6] => ram_block11a59.PORTBADDR6
address_b[6] => ram_block11a60.PORTBADDR6
address_b[6] => ram_block11a61.PORTBADDR6
address_b[6] => ram_block11a62.PORTBADDR6
address_b[6] => ram_block11a63.PORTBADDR6
address_b[6] => ram_block11a64.PORTBADDR6
address_b[6] => ram_block11a65.PORTBADDR6
address_b[6] => ram_block11a66.PORTBADDR6
address_b[6] => ram_block11a67.PORTBADDR6
address_b[6] => ram_block11a68.PORTBADDR6
address_b[6] => ram_block11a69.PORTBADDR6
address_b[6] => ram_block11a70.PORTBADDR6
address_b[6] => ram_block11a71.PORTBADDR6
address_b[6] => ram_block11a72.PORTBADDR6
address_b[6] => ram_block11a73.PORTBADDR6
address_b[6] => ram_block11a74.PORTBADDR6
address_b[6] => ram_block11a75.PORTBADDR6
address_b[6] => ram_block11a76.PORTBADDR6
address_b[6] => ram_block11a77.PORTBADDR6
address_b[6] => ram_block11a78.PORTBADDR6
address_b[6] => ram_block11a79.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[7] => ram_block11a36.PORTBADDR7
address_b[7] => ram_block11a37.PORTBADDR7
address_b[7] => ram_block11a38.PORTBADDR7
address_b[7] => ram_block11a39.PORTBADDR7
address_b[7] => ram_block11a40.PORTBADDR7
address_b[7] => ram_block11a41.PORTBADDR7
address_b[7] => ram_block11a42.PORTBADDR7
address_b[7] => ram_block11a43.PORTBADDR7
address_b[7] => ram_block11a44.PORTBADDR7
address_b[7] => ram_block11a45.PORTBADDR7
address_b[7] => ram_block11a46.PORTBADDR7
address_b[7] => ram_block11a47.PORTBADDR7
address_b[7] => ram_block11a48.PORTBADDR7
address_b[7] => ram_block11a49.PORTBADDR7
address_b[7] => ram_block11a50.PORTBADDR7
address_b[7] => ram_block11a51.PORTBADDR7
address_b[7] => ram_block11a52.PORTBADDR7
address_b[7] => ram_block11a53.PORTBADDR7
address_b[7] => ram_block11a54.PORTBADDR7
address_b[7] => ram_block11a55.PORTBADDR7
address_b[7] => ram_block11a56.PORTBADDR7
address_b[7] => ram_block11a57.PORTBADDR7
address_b[7] => ram_block11a58.PORTBADDR7
address_b[7] => ram_block11a59.PORTBADDR7
address_b[7] => ram_block11a60.PORTBADDR7
address_b[7] => ram_block11a61.PORTBADDR7
address_b[7] => ram_block11a62.PORTBADDR7
address_b[7] => ram_block11a63.PORTBADDR7
address_b[7] => ram_block11a64.PORTBADDR7
address_b[7] => ram_block11a65.PORTBADDR7
address_b[7] => ram_block11a66.PORTBADDR7
address_b[7] => ram_block11a67.PORTBADDR7
address_b[7] => ram_block11a68.PORTBADDR7
address_b[7] => ram_block11a69.PORTBADDR7
address_b[7] => ram_block11a70.PORTBADDR7
address_b[7] => ram_block11a71.PORTBADDR7
address_b[7] => ram_block11a72.PORTBADDR7
address_b[7] => ram_block11a73.PORTBADDR7
address_b[7] => ram_block11a74.PORTBADDR7
address_b[7] => ram_block11a75.PORTBADDR7
address_b[7] => ram_block11a76.PORTBADDR7
address_b[7] => ram_block11a77.PORTBADDR7
address_b[7] => ram_block11a78.PORTBADDR7
address_b[7] => ram_block11a79.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
addressstall_b => ram_block11a64.PORTBADDRSTALL
addressstall_b => ram_block11a65.PORTBADDRSTALL
addressstall_b => ram_block11a66.PORTBADDRSTALL
addressstall_b => ram_block11a67.PORTBADDRSTALL
addressstall_b => ram_block11a68.PORTBADDRSTALL
addressstall_b => ram_block11a69.PORTBADDRSTALL
addressstall_b => ram_block11a70.PORTBADDRSTALL
addressstall_b => ram_block11a71.PORTBADDRSTALL
addressstall_b => ram_block11a72.PORTBADDRSTALL
addressstall_b => ram_block11a73.PORTBADDRSTALL
addressstall_b => ram_block11a74.PORTBADDRSTALL
addressstall_b => ram_block11a75.PORTBADDRSTALL
addressstall_b => ram_block11a76.PORTBADDRSTALL
addressstall_b => ram_block11a77.PORTBADDRSTALL
addressstall_b => ram_block11a78.PORTBADDRSTALL
addressstall_b => ram_block11a79.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock0 => ram_block11a64.CLK0
clock0 => ram_block11a65.CLK0
clock0 => ram_block11a66.CLK0
clock0 => ram_block11a67.CLK0
clock0 => ram_block11a68.CLK0
clock0 => ram_block11a69.CLK0
clock0 => ram_block11a70.CLK0
clock0 => ram_block11a71.CLK0
clock0 => ram_block11a72.CLK0
clock0 => ram_block11a73.CLK0
clock0 => ram_block11a74.CLK0
clock0 => ram_block11a75.CLK0
clock0 => ram_block11a76.CLK0
clock0 => ram_block11a77.CLK0
clock0 => ram_block11a78.CLK0
clock0 => ram_block11a79.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
clock1 => ram_block11a64.CLK1
clock1 => ram_block11a65.CLK1
clock1 => ram_block11a66.CLK1
clock1 => ram_block11a67.CLK1
clock1 => ram_block11a68.CLK1
clock1 => ram_block11a69.CLK1
clock1 => ram_block11a70.CLK1
clock1 => ram_block11a71.CLK1
clock1 => ram_block11a72.CLK1
clock1 => ram_block11a73.CLK1
clock1 => ram_block11a74.CLK1
clock1 => ram_block11a75.CLK1
clock1 => ram_block11a76.CLK1
clock1 => ram_block11a77.CLK1
clock1 => ram_block11a78.CLK1
clock1 => ram_block11a79.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
clocken1 => ram_block11a56.ENA1
clocken1 => ram_block11a57.ENA1
clocken1 => ram_block11a58.ENA1
clocken1 => ram_block11a59.ENA1
clocken1 => ram_block11a60.ENA1
clocken1 => ram_block11a61.ENA1
clocken1 => ram_block11a62.ENA1
clocken1 => ram_block11a63.ENA1
clocken1 => ram_block11a64.ENA1
clocken1 => ram_block11a65.ENA1
clocken1 => ram_block11a66.ENA1
clocken1 => ram_block11a67.ENA1
clocken1 => ram_block11a68.ENA1
clocken1 => ram_block11a69.ENA1
clocken1 => ram_block11a70.ENA1
clocken1 => ram_block11a71.ENA1
clocken1 => ram_block11a72.ENA1
clocken1 => ram_block11a73.ENA1
clocken1 => ram_block11a74.ENA1
clocken1 => ram_block11a75.ENA1
clocken1 => ram_block11a76.ENA1
clocken1 => ram_block11a77.ENA1
clocken1 => ram_block11a78.ENA1
clocken1 => ram_block11a79.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
data_a[56] => ram_block11a56.PORTADATAIN
data_a[57] => ram_block11a57.PORTADATAIN
data_a[58] => ram_block11a58.PORTADATAIN
data_a[59] => ram_block11a59.PORTADATAIN
data_a[60] => ram_block11a60.PORTADATAIN
data_a[61] => ram_block11a61.PORTADATAIN
data_a[62] => ram_block11a62.PORTADATAIN
data_a[63] => ram_block11a63.PORTADATAIN
data_a[64] => ram_block11a64.PORTADATAIN
data_a[65] => ram_block11a65.PORTADATAIN
data_a[66] => ram_block11a66.PORTADATAIN
data_a[67] => ram_block11a67.PORTADATAIN
data_a[68] => ram_block11a68.PORTADATAIN
data_a[69] => ram_block11a69.PORTADATAIN
data_a[70] => ram_block11a70.PORTADATAIN
data_a[71] => ram_block11a71.PORTADATAIN
data_a[72] => ram_block11a72.PORTADATAIN
data_a[73] => ram_block11a73.PORTADATAIN
data_a[74] => ram_block11a74.PORTADATAIN
data_a[75] => ram_block11a75.PORTADATAIN
data_a[76] => ram_block11a76.PORTADATAIN
data_a[77] => ram_block11a77.PORTADATAIN
data_a[78] => ram_block11a78.PORTADATAIN
data_a[79] => ram_block11a79.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
q_b[44] <= ram_block11a44.PORTBDATAOUT
q_b[45] <= ram_block11a45.PORTBDATAOUT
q_b[46] <= ram_block11a46.PORTBDATAOUT
q_b[47] <= ram_block11a47.PORTBDATAOUT
q_b[48] <= ram_block11a48.PORTBDATAOUT
q_b[49] <= ram_block11a49.PORTBDATAOUT
q_b[50] <= ram_block11a50.PORTBDATAOUT
q_b[51] <= ram_block11a51.PORTBDATAOUT
q_b[52] <= ram_block11a52.PORTBDATAOUT
q_b[53] <= ram_block11a53.PORTBDATAOUT
q_b[54] <= ram_block11a54.PORTBDATAOUT
q_b[55] <= ram_block11a55.PORTBDATAOUT
q_b[56] <= ram_block11a56.PORTBDATAOUT
q_b[57] <= ram_block11a57.PORTBDATAOUT
q_b[58] <= ram_block11a58.PORTBDATAOUT
q_b[59] <= ram_block11a59.PORTBDATAOUT
q_b[60] <= ram_block11a60.PORTBDATAOUT
q_b[61] <= ram_block11a61.PORTBDATAOUT
q_b[62] <= ram_block11a62.PORTBDATAOUT
q_b[63] <= ram_block11a63.PORTBDATAOUT
q_b[64] <= ram_block11a64.PORTBDATAOUT
q_b[65] <= ram_block11a65.PORTBDATAOUT
q_b[66] <= ram_block11a66.PORTBDATAOUT
q_b[67] <= ram_block11a67.PORTBDATAOUT
q_b[68] <= ram_block11a68.PORTBDATAOUT
q_b[69] <= ram_block11a69.PORTBDATAOUT
q_b[70] <= ram_block11a70.PORTBDATAOUT
q_b[71] <= ram_block11a71.PORTBDATAOUT
q_b[72] <= ram_block11a72.PORTBDATAOUT
q_b[73] <= ram_block11a73.PORTBDATAOUT
q_b[74] <= ram_block11a74.PORTBDATAOUT
q_b[75] <= ram_block11a75.PORTBDATAOUT
q_b[76] <= ram_block11a76.PORTBDATAOUT
q_b[77] <= ram_block11a77.PORTBDATAOUT
q_b[78] <= ram_block11a78.PORTBDATAOUT
q_b[79] <= ram_block11a79.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a33.ENA0
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a34.ENA0
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a35.ENA0
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a36.ENA0
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a37.ENA0
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a38.ENA0
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a39.ENA0
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a40.ENA0
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a41.ENA0
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a42.ENA0
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a43.ENA0
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a44.ENA0
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a45.ENA0
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a46.ENA0
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a47.ENA0
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a48.ENA0
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a49.ENA0
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a50.ENA0
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a51.ENA0
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a52.ENA0
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a53.ENA0
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a54.ENA0
wren_a => ram_block11a55.PORTAWE
wren_a => ram_block11a55.ENA0
wren_a => ram_block11a56.PORTAWE
wren_a => ram_block11a56.ENA0
wren_a => ram_block11a57.PORTAWE
wren_a => ram_block11a57.ENA0
wren_a => ram_block11a58.PORTAWE
wren_a => ram_block11a58.ENA0
wren_a => ram_block11a59.PORTAWE
wren_a => ram_block11a59.ENA0
wren_a => ram_block11a60.PORTAWE
wren_a => ram_block11a60.ENA0
wren_a => ram_block11a61.PORTAWE
wren_a => ram_block11a61.ENA0
wren_a => ram_block11a62.PORTAWE
wren_a => ram_block11a62.ENA0
wren_a => ram_block11a63.PORTAWE
wren_a => ram_block11a63.ENA0
wren_a => ram_block11a64.PORTAWE
wren_a => ram_block11a64.ENA0
wren_a => ram_block11a65.PORTAWE
wren_a => ram_block11a65.ENA0
wren_a => ram_block11a66.PORTAWE
wren_a => ram_block11a66.ENA0
wren_a => ram_block11a67.PORTAWE
wren_a => ram_block11a67.ENA0
wren_a => ram_block11a68.PORTAWE
wren_a => ram_block11a68.ENA0
wren_a => ram_block11a69.PORTAWE
wren_a => ram_block11a69.ENA0
wren_a => ram_block11a70.PORTAWE
wren_a => ram_block11a70.ENA0
wren_a => ram_block11a71.PORTAWE
wren_a => ram_block11a71.ENA0
wren_a => ram_block11a72.PORTAWE
wren_a => ram_block11a72.ENA0
wren_a => ram_block11a73.PORTAWE
wren_a => ram_block11a73.ENA0
wren_a => ram_block11a74.PORTAWE
wren_a => ram_block11a74.ENA0
wren_a => ram_block11a75.PORTAWE
wren_a => ram_block11a75.ENA0
wren_a => ram_block11a76.PORTAWE
wren_a => ram_block11a76.ENA0
wren_a => ram_block11a77.PORTAWE
wren_a => ram_block11a77.ENA0
wren_a => ram_block11a78.PORTAWE
wren_a => ram_block11a78.ENA0
wren_a => ram_block11a79.PORTAWE
wren_a => ram_block11a79.ENA0


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_jcb:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|cmpr_v26:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|cmpr_v26:rdfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|buffer_fifo|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|cmpr_v26:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


