-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.3
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity read_weights is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_offset : IN STD_LOGIC_VECTOR (29 downto 0);
    curr_layer_in_ch : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_ch : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_ker_w : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_ker_h : IN STD_LOGIC_VECTOR (15 downto 0);
    to_r : IN STD_LOGIC_VECTOR (31 downto 0);
    ti : IN STD_LOGIC_VECTOR (31 downto 0);
    weightsbuf_0_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_0_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_0_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_0_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_0_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_0_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_0_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_0_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_0_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_0_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_0_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_0_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_1_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_1_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_1_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_1_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_1_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_1_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_1_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_1_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_1_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_1_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_1_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_2_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_2_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_2_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_2_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_2_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_2_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_2_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_2_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_2_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_2_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_2_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_2_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_3_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_3_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_3_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_3_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_3_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_3_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_3_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_3_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_3_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_3_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_3_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_3_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_4_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_4_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_4_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_4_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_4_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_4_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_4_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_4_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_4_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_4_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_4_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_4_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_5_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_5_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_5_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_5_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_5_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_5_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_5_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_5_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_5_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_5_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_5_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_5_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_6_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_6_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_6_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_6_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_6_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_6_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_6_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_6_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_6_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_6_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_6_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_6_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_7_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_7_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_7_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_7_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_7_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_7_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_7_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_7_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_7_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_7_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_7_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_7_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_8_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_8_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_8_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_8_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_8_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_8_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_8_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_8_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_8_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_8_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_8_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_8_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_9_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_9_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_9_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_9_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_9_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_9_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_9_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_9_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_9_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_9_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_9_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_9_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_10_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_10_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_10_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_10_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_10_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_10_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_10_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_10_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_10_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_10_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_10_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_10_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_11_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_11_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_11_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_11_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_11_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_11_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_11_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_11_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_11_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_11_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_11_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_11_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_12_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_12_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_12_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_12_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_12_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_12_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_12_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_12_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_12_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_12_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_12_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_12_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_13_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_13_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_13_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_13_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_13_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_13_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_13_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_13_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_13_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_13_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_13_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_13_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_14_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_14_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_14_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_14_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_14_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_14_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_14_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_14_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_14_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_14_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_14_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_14_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_15_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_15_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_15_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_15_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_15_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_15_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_15_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_15_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_15_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_15_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_15_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_15_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_16_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_16_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_16_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_16_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_16_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_16_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_16_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_16_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_16_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_16_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_16_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_16_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_17_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_17_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_17_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_17_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_17_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_17_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_17_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_17_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_17_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_17_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_17_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_17_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_18_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_18_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_18_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_18_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_18_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_18_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_18_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_18_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_18_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_18_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_18_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_18_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_19_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_19_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_19_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_19_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_19_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_19_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_19_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_19_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_19_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_19_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_19_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_19_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_20_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_20_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_20_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_20_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_20_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_20_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_20_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_20_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_20_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_20_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_20_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_20_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_21_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_21_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_21_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_21_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_21_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_21_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_21_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_21_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_21_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_21_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_21_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_21_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_22_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_22_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_22_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_22_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_22_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_22_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_22_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_22_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_22_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_22_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_22_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_22_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_23_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_23_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_23_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_23_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_23_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_23_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_23_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_23_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_23_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_23_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_23_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_23_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_24_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_24_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_24_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_24_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_24_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_24_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_24_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_24_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_24_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_24_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_24_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_24_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_25_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_25_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_25_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_25_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_25_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_25_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_25_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_25_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_25_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_25_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_25_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_25_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_26_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_26_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_26_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_26_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_26_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_26_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_26_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_26_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_26_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_26_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_26_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_26_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_27_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_27_0_V_ce0 : OUT STD_LOGIC;
    weightsbuf_27_0_V_we0 : OUT STD_LOGIC;
    weightsbuf_27_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_27_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_27_1_V_ce0 : OUT STD_LOGIC;
    weightsbuf_27_1_V_we0 : OUT STD_LOGIC;
    weightsbuf_27_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    weightsbuf_27_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightsbuf_27_2_V_ce0 : OUT STD_LOGIC;
    weightsbuf_27_2_V_we0 : OUT STD_LOGIC;
    weightsbuf_27_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of read_weights is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv16_1C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv12_FEF : STD_LOGIC_VECTOR (11 downto 0) := "111111101111";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal weights_blk_n_R : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter10_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_i_reg_1404 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_jj_reg_1416 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_ii_reg_1428 : STD_LOGIC_VECTOR (15 downto 0);
    signal itr_reg_1440 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_reg_1451 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_1462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_reg_1473 : STD_LOGIC_VECTOR (31 downto 0);
    signal jj_reg_1484 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_1498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_2321 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2326 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_29_fu_1523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_reg_2341 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp29_fu_2293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp29_reg_2347 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_depth_o_2_fu_1568_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_depth_o_2_reg_2352 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_depth_i_1_fu_1594_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_depth_i_1_reg_2357 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_s_fu_1602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2368 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_stack_size_fu_1606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_stack_size_reg_2373 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_size_fu_2299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_size_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_fu_1611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_1615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_reg_2391 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_31_fu_1619_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_1623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_reg_2401 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_cast_fu_1627_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_cast_reg_2406 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_41_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_weights_ARREADY : STD_LOGIC;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_41_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal itr_1_fu_1640_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_43_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_43_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1651_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_2427 : STD_LOGIC_VECTOR (15 downto 0);
    signal jj_1_fu_1666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal jj_1_reg_2432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_2_fu_1677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_2_reg_2437 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_reg_2442 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_sel_tmp6_reg_2442 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_sel_tmp9_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_1715_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_reg_2455 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_3_fu_1747_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_3_reg_2460 : STD_LOGIC_VECTOR (31 downto 0);
    signal jj_3_fu_1771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal jj_3_reg_2465 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_fu_1779_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_62_reg_2470 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_67_fu_1783_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_67_reg_2475 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_70_fu_1787_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_70_reg_2480 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp32_fu_1791_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_reg_2485 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter1_tmp32_reg_2485 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter2_tmp32_reg_2485 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_fu_1796_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter1_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter2_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter3_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter4_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter5_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter6_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter7_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter8_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter9_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter10_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter11_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter12_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter13_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter14_tmp_77_reg_2490 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_78_fu_1800_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter1_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter2_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter3_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter4_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter5_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter6_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter7_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter8_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter9_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter10_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter11_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter12_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter13_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter14_tmp_78_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_1_fu_1804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_i_1_fu_2304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_i_1_reg_2503 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_1815_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_2508 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_1819_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_reg_2513 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_1835_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter2_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter3_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter4_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter5_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter6_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter7_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter8_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter9_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter10_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter11_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter12_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter13_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter14_tmp_52_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal index_i_3_fu_1853_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_i_3_reg_2523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal index_jj_3_fu_1873_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_jj_3_reg_2528 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_ii_3_fu_1894_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_ii_3_reg_2533 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_1923_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp35_reg_2538 : STD_LOGIC_VECTOR (17 downto 0);
    signal weights_addr_reg_2543 : STD_LOGIC_VECTOR (31 downto 0);
    signal weights_addr_read_reg_2549 : STD_LOGIC_VECTOR (31 downto 0);
    signal isneg_reg_2554 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_tmp_V_reg_2560 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_fu_1987_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_73_reg_2565 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_56_fu_1991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_2570 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_4_fu_2017_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_4_reg_2576 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_fu_2048_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_2581 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_fu_2062_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_74_reg_2586 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_61_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_2591 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_2115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_reg_2596 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_2133_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sel_tmp16_reg_2601 : STD_LOGIC_VECTOR (17 downto 0);
    signal sel_tmp20_fu_2153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_2606 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge2_fu_2199_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal storemerge2_reg_2611 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_phi_mux_index_i_phi_fu_1408_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_index_jj_phi_fu_1420_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_index_ii_phi_fu_1432_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_i_phi_fu_1455_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_ii_phi_fu_1477_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_jj_phi_fu_1488_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_cast_fu_2206_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_cast_fu_1951_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_weights_ARREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_45_fu_1504_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal n_depth_o_fu_1530_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal n_depth_i_fu_1540_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1550_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_depth_o_cast_fu_1536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_1550_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_1527_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_1576_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_depth_i_cast_fu_1546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_1576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1602_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_stack_size_fu_1606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1615_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1619_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal itr_cast_fu_1631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_1655_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_4_fu_1731_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_5_fu_1739_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp2_fu_1755_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp3_fu_1763_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_3_fu_1723_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl_cast_fu_1823_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_50_fu_1830_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sel_tmp4_fu_1846_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_jj_1_fu_1840_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp_fu_1859_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp7_fu_1866_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_ii_1_fu_1843_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_ii_2_fu_1880_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_ii_4_fu_1887_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_cast_fu_1905_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_55_cast_fu_1901_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp34_fu_1913_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp86_cast_fu_1919_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_57_cast_fu_1909_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp85_cast_fu_1933_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp33_fu_1929_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_1936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_cast_fu_1942_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sum_fu_1946_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal d_assign_fu_1495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_1961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_71_fu_1965_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_55_fu_2000_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_s_fu_2007_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_3_fu_2011_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_54_fu_1997_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_2024_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2036_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_fu_2042_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp62_demorgan_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_2121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_fu_2078_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sel_tmp11_fu_2096_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sel_tmp77_demorgan_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_cast_fu_2159_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_fu_2162_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_65_fu_2166_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_66_fu_2175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_fu_2178_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp17_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_2171_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_76_fu_2184_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sel_tmp18_fu_2192_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp29_fu_2293_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_size_fu_2299_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_size_fu_2299_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_i_1_fu_2304_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component zhang_cnn_fpext_3bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component zhang_cnn_mul_muleOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component zhang_cnn_mul_mulcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    zhang_cnn_fpext_3bkb_U24 : component zhang_cnn_fpext_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => weights_addr_read_reg_2549,
        dout => d_assign_fu_1495_p1);

    zhang_cnn_mul_muleOg_U25 : component zhang_cnn_mul_muleOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => tmp29_fu_2293_p0,
        din1 => curr_layer_ker_h,
        dout => tmp29_fu_2293_p2);

    zhang_cnn_mul_muleOg_U26 : component zhang_cnn_mul_muleOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => kernel_size_fu_2299_p0,
        din1 => kernel_size_fu_2299_p1,
        dout => kernel_size_fu_2299_p2);

    zhang_cnn_mul_mulcud_U27 : component zhang_cnn_mul_mulcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => curr_layer_ker_w,
        din1 => index_i_1_fu_2304_p1,
        dout => index_i_1_fu_2304_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state5 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_weights_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_weights_ARREADY <= ap_const_logic_0;
            else
                if (((ap_reg_pp0_iter3_tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
                    if ((ap_block_pp0_stage0_11001 = ap_const_boolean_0)) then 
                        ap_reg_ioackin_m_axi_weights_ARREADY <= ap_const_logic_0;
                    elsif (((ap_const_logic_1 = m_axi_weights_ARREADY) and (ap_block_pp0_stage0_01001 = ap_const_boolean_0))) then 
                        ap_reg_ioackin_m_axi_weights_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_reg_1451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                i_reg_1451 <= i_3_reg_2455;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_reg_1451 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ii_reg_1473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                ii_reg_1473 <= ii_3_reg_2460;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                ii_reg_1473 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    index_i_reg_1404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                index_i_reg_1404 <= index_i_3_reg_2523;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                index_i_reg_1404 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    index_ii_reg_1428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                index_ii_reg_1428 <= index_ii_3_reg_2533;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                index_ii_reg_1428 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    index_jj_reg_1416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                index_jj_reg_1416 <= index_jj_3_reg_2528;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                index_jj_reg_1416 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    itr_reg_1440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_41_fu_1635_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                itr_reg_1440 <= itr_1_fu_1640_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                itr_reg_1440 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j_reg_1462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_41_fu_1635_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_1462 <= j_1_fu_1804_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_reg_1462 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    jj_reg_1484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                jj_reg_1484 <= jj_3_reg_2465;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                jj_reg_1484 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp0_stage0_11001 = ap_const_boolean_0)) then
                ap_reg_pp0_iter10_tmp_41_reg_2411 <= ap_reg_pp0_iter9_tmp_41_reg_2411;
                ap_reg_pp0_iter10_tmp_52_reg_2518 <= ap_reg_pp0_iter9_tmp_52_reg_2518;
                ap_reg_pp0_iter10_tmp_77_reg_2490 <= ap_reg_pp0_iter9_tmp_77_reg_2490;
                ap_reg_pp0_iter10_tmp_78_reg_2494 <= ap_reg_pp0_iter9_tmp_78_reg_2494;
                ap_reg_pp0_iter11_tmp_41_reg_2411 <= ap_reg_pp0_iter10_tmp_41_reg_2411;
                ap_reg_pp0_iter11_tmp_52_reg_2518 <= ap_reg_pp0_iter10_tmp_52_reg_2518;
                ap_reg_pp0_iter11_tmp_77_reg_2490 <= ap_reg_pp0_iter10_tmp_77_reg_2490;
                ap_reg_pp0_iter11_tmp_78_reg_2494 <= ap_reg_pp0_iter10_tmp_78_reg_2494;
                ap_reg_pp0_iter12_tmp_41_reg_2411 <= ap_reg_pp0_iter11_tmp_41_reg_2411;
                ap_reg_pp0_iter12_tmp_52_reg_2518 <= ap_reg_pp0_iter11_tmp_52_reg_2518;
                ap_reg_pp0_iter12_tmp_77_reg_2490 <= ap_reg_pp0_iter11_tmp_77_reg_2490;
                ap_reg_pp0_iter12_tmp_78_reg_2494 <= ap_reg_pp0_iter11_tmp_78_reg_2494;
                ap_reg_pp0_iter13_tmp_41_reg_2411 <= ap_reg_pp0_iter12_tmp_41_reg_2411;
                ap_reg_pp0_iter13_tmp_52_reg_2518 <= ap_reg_pp0_iter12_tmp_52_reg_2518;
                ap_reg_pp0_iter13_tmp_77_reg_2490 <= ap_reg_pp0_iter12_tmp_77_reg_2490;
                ap_reg_pp0_iter13_tmp_78_reg_2494 <= ap_reg_pp0_iter12_tmp_78_reg_2494;
                ap_reg_pp0_iter14_tmp_52_reg_2518 <= ap_reg_pp0_iter13_tmp_52_reg_2518;
                ap_reg_pp0_iter14_tmp_77_reg_2490 <= ap_reg_pp0_iter13_tmp_77_reg_2490;
                ap_reg_pp0_iter14_tmp_78_reg_2494 <= ap_reg_pp0_iter13_tmp_78_reg_2494;
                ap_reg_pp0_iter2_tmp32_reg_2485 <= ap_reg_pp0_iter1_tmp32_reg_2485;
                ap_reg_pp0_iter2_tmp_41_reg_2411 <= ap_reg_pp0_iter1_tmp_41_reg_2411;
                ap_reg_pp0_iter2_tmp_52_reg_2518 <= tmp_52_reg_2518;
                ap_reg_pp0_iter2_tmp_77_reg_2490 <= ap_reg_pp0_iter1_tmp_77_reg_2490;
                ap_reg_pp0_iter2_tmp_78_reg_2494 <= ap_reg_pp0_iter1_tmp_78_reg_2494;
                ap_reg_pp0_iter3_tmp_41_reg_2411 <= ap_reg_pp0_iter2_tmp_41_reg_2411;
                ap_reg_pp0_iter3_tmp_52_reg_2518 <= ap_reg_pp0_iter2_tmp_52_reg_2518;
                ap_reg_pp0_iter3_tmp_77_reg_2490 <= ap_reg_pp0_iter2_tmp_77_reg_2490;
                ap_reg_pp0_iter3_tmp_78_reg_2494 <= ap_reg_pp0_iter2_tmp_78_reg_2494;
                ap_reg_pp0_iter4_tmp_41_reg_2411 <= ap_reg_pp0_iter3_tmp_41_reg_2411;
                ap_reg_pp0_iter4_tmp_52_reg_2518 <= ap_reg_pp0_iter3_tmp_52_reg_2518;
                ap_reg_pp0_iter4_tmp_77_reg_2490 <= ap_reg_pp0_iter3_tmp_77_reg_2490;
                ap_reg_pp0_iter4_tmp_78_reg_2494 <= ap_reg_pp0_iter3_tmp_78_reg_2494;
                ap_reg_pp0_iter5_tmp_41_reg_2411 <= ap_reg_pp0_iter4_tmp_41_reg_2411;
                ap_reg_pp0_iter5_tmp_52_reg_2518 <= ap_reg_pp0_iter4_tmp_52_reg_2518;
                ap_reg_pp0_iter5_tmp_77_reg_2490 <= ap_reg_pp0_iter4_tmp_77_reg_2490;
                ap_reg_pp0_iter5_tmp_78_reg_2494 <= ap_reg_pp0_iter4_tmp_78_reg_2494;
                ap_reg_pp0_iter6_tmp_41_reg_2411 <= ap_reg_pp0_iter5_tmp_41_reg_2411;
                ap_reg_pp0_iter6_tmp_52_reg_2518 <= ap_reg_pp0_iter5_tmp_52_reg_2518;
                ap_reg_pp0_iter6_tmp_77_reg_2490 <= ap_reg_pp0_iter5_tmp_77_reg_2490;
                ap_reg_pp0_iter6_tmp_78_reg_2494 <= ap_reg_pp0_iter5_tmp_78_reg_2494;
                ap_reg_pp0_iter7_tmp_41_reg_2411 <= ap_reg_pp0_iter6_tmp_41_reg_2411;
                ap_reg_pp0_iter7_tmp_52_reg_2518 <= ap_reg_pp0_iter6_tmp_52_reg_2518;
                ap_reg_pp0_iter7_tmp_77_reg_2490 <= ap_reg_pp0_iter6_tmp_77_reg_2490;
                ap_reg_pp0_iter7_tmp_78_reg_2494 <= ap_reg_pp0_iter6_tmp_78_reg_2494;
                ap_reg_pp0_iter8_tmp_41_reg_2411 <= ap_reg_pp0_iter7_tmp_41_reg_2411;
                ap_reg_pp0_iter8_tmp_52_reg_2518 <= ap_reg_pp0_iter7_tmp_52_reg_2518;
                ap_reg_pp0_iter8_tmp_77_reg_2490 <= ap_reg_pp0_iter7_tmp_77_reg_2490;
                ap_reg_pp0_iter8_tmp_78_reg_2494 <= ap_reg_pp0_iter7_tmp_78_reg_2494;
                ap_reg_pp0_iter9_tmp_41_reg_2411 <= ap_reg_pp0_iter8_tmp_41_reg_2411;
                ap_reg_pp0_iter9_tmp_52_reg_2518 <= ap_reg_pp0_iter8_tmp_52_reg_2518;
                ap_reg_pp0_iter9_tmp_77_reg_2490 <= ap_reg_pp0_iter8_tmp_77_reg_2490;
                ap_reg_pp0_iter9_tmp_78_reg_2494 <= ap_reg_pp0_iter8_tmp_78_reg_2494;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_sel_tmp6_reg_2442 <= sel_tmp6_reg_2442;
                ap_reg_pp0_iter1_sel_tmp9_reg_2449 <= sel_tmp9_reg_2449;
                ap_reg_pp0_iter1_tmp32_reg_2485 <= tmp32_reg_2485;
                ap_reg_pp0_iter1_tmp_41_reg_2411 <= tmp_41_reg_2411;
                ap_reg_pp0_iter1_tmp_43_reg_2420 <= tmp_43_reg_2420;
                ap_reg_pp0_iter1_tmp_77_reg_2490 <= tmp_77_reg_2490;
                ap_reg_pp0_iter1_tmp_78_reg_2494 <= tmp_78_reg_2494;
                tmp_41_reg_2411 <= tmp_41_fu_1635_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter11_tmp_41_reg_2411))) then
                exp_tmp_V_reg_2560 <= ireg_V_fu_1961_p1(62 downto 52);
                isneg_reg_2554 <= ireg_V_fu_1961_p1(63 downto 63);
                tmp_56_reg_2570 <= tmp_56_fu_1991_p2;
                tmp_73_reg_2565 <= tmp_73_fu_1987_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_41_fu_1635_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_3_reg_2455 <= i_3_fu_1715_p3;
                ii_3_reg_2460 <= ii_3_fu_1747_p3;
                jj_3_reg_2465 <= jj_3_fu_1771_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                icmp_reg_2326 <= icmp_fu_1514_p2;
                tmp_32_reg_2321 <= tmp_32_fu_1498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_41_fu_1635_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ii_2_reg_2437 <= ii_2_fu_1677_p2;
                jj_1_reg_2432 <= jj_1_fu_1666_p2;
                sel_tmp6_reg_2442 <= sel_tmp6_fu_1689_p2;
                sel_tmp9_reg_2449 <= sel_tmp9_fu_1701_p2;
                tmp32_reg_2485 <= tmp32_fu_1791_p2;
                tmp_43_reg_2420 <= tmp_43_fu_1646_p2;
                tmp_51_reg_2427 <= tmp_51_fu_1651_p1;
                tmp_62_reg_2470 <= tmp_62_fu_1779_p1;
                tmp_67_reg_2475 <= tmp_67_fu_1783_p1;
                tmp_70_reg_2480 <= tmp_70_fu_1787_p1;
                tmp_77_reg_2490 <= tmp_77_fu_1796_p1;
                tmp_78_reg_2494 <= tmp_78_fu_1800_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = sel_tmp6_reg_2442) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                index_i_1_reg_2503 <= index_i_1_fu_2304_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_41_reg_2411) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                index_i_3_reg_2523 <= index_i_3_fu_1853_p3;
                index_ii_3_reg_2533 <= index_ii_3_fu_1894_p3;
                index_jj_3_reg_2528 <= index_jj_3_fu_1873_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                kernel_size_reg_2379 <= kernel_size_fu_2299_p2;
                kernel_stack_size_reg_2373 <= kernel_stack_size_fu_1606_p2;
                tmp30_reg_2386 <= tmp30_fu_1611_p2;
                tmp_s_reg_2368 <= tmp_s_fu_1602_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter12_tmp_41_reg_2411))) then
                man_V_4_reg_2576 <= man_V_4_fu_2017_p3;
                sel_tmp13_reg_2596 <= sel_tmp13_fu_2115_p2;
                sel_tmp16_reg_2601 <= sel_tmp16_fu_2133_p3;
                sel_tmp20_reg_2606 <= sel_tmp20_fu_2153_p2;
                sh_amt_reg_2581 <= sh_amt_fu_2048_p3;
                tmp_61_reg_2591 <= tmp_61_fu_2066_p2;
                tmp_74_reg_2586 <= tmp_74_fu_2062_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                n_depth_i_1_reg_2357 <= n_depth_i_1_fu_1594_p3;
                n_depth_o_2_reg_2352 <= n_depth_o_2_fu_1568_p3;
                tmp29_reg_2347 <= tmp29_fu_2293_p2;
                tmp_29_reg_2341 <= tmp_29_fu_1523_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    sext_cast_reg_2406(29 downto 0) <= sext_cast_fu_1627_p1(29 downto 0);
                tmp_30_reg_2391 <= tmp_30_fu_1615_p2;
                tmp_31_reg_2396 <= tmp_31_fu_1619_p2;
                tmp_40_reg_2401 <= tmp_40_fu_1623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter13_tmp_41_reg_2411))) then
                storemerge2_reg_2611 <= storemerge2_fu_2199_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_41_reg_2411))) then
                tmp35_reg_2538 <= tmp35_fu_1923_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = sel_tmp9_reg_2449) and (ap_const_lv1_0 = sel_tmp6_reg_2442) and (ap_const_lv1_1 = tmp_43_reg_2420) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_47_reg_2508 <= tmp_47_fu_1815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = sel_tmp6_reg_2442) and (ap_const_lv1_1 = sel_tmp9_reg_2449) and (ap_const_lv1_1 = tmp_43_reg_2420) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_49_reg_2513 <= tmp_49_fu_1819_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_52_reg_2518 <= tmp_52_fu_1835_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411))) then
                weights_addr_read_reg_2549 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411))) then
                weights_addr_reg_2543 <= sum_cast_fu_1951_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    sext_cast_reg_2406(32 downto 30) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_41_fu_1635_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_41_fu_1635_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0)) or ((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_41_fu_1635_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    F2_fu_2024_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_54_fu_1997_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(5);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(m_axi_weights_RVALID, ap_enable_reg_pp0_iter11, ap_reg_pp0_iter10_tmp_41_reg_2411)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411) and (ap_const_logic_0 = m_axi_weights_RVALID) and (ap_const_logic_1 = ap_enable_reg_pp0_iter11));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_weights_RVALID, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter11, ap_reg_pp0_iter10_tmp_41_reg_2411, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411) and (ap_const_logic_0 = m_axi_weights_RVALID) and (ap_const_logic_1 = ap_enable_reg_pp0_iter11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_boolean_1 = ap_block_state9_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_weights_RVALID, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter11, ap_reg_pp0_iter10_tmp_41_reg_2411, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411) and (ap_const_logic_0 = m_axi_weights_RVALID) and (ap_const_logic_1 = ap_enable_reg_pp0_iter11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_boolean_1 = ap_block_state9_io)));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp0_stage0_iter11_assign_proc : process(m_axi_weights_RVALID, ap_reg_pp0_iter10_tmp_41_reg_2411)
    begin
                ap_block_state16_pp0_stage0_iter11 <= ((ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411) and (ap_const_logic_0 = m_axi_weights_RVALID));
    end process;

        ap_block_state17_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(ap_reg_pp0_iter3_tmp_41_reg_2411, ap_sig_ioackin_m_axi_weights_ARREADY)
    begin
                ap_block_state9_io <= ((ap_reg_pp0_iter3_tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_0 = ap_sig_ioackin_m_axi_weights_ARREADY));
    end process;

        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state5_assign_proc : process(tmp_41_fu_1635_p2)
    begin
        if ((ap_const_lv1_0 = tmp_41_fu_1635_p2)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter11) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter15) and (ap_const_logic_0 = ap_enable_reg_pp0_iter14) and (ap_const_logic_0 = ap_enable_reg_pp0_iter13) and (ap_const_logic_0 = ap_enable_reg_pp0_iter12) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_1455_p4_assign_proc : process(ap_block_pp0_stage0, tmp_41_reg_2411, i_reg_1451, ap_CS_fsm_pp0_stage0, i_3_reg_2455, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_41_reg_2411 = ap_const_lv1_1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            ap_phi_mux_i_phi_fu_1455_p4 <= i_3_reg_2455;
        else 
            ap_phi_mux_i_phi_fu_1455_p4 <= i_reg_1451;
        end if; 
    end process;


    ap_phi_mux_ii_phi_fu_1477_p4_assign_proc : process(ap_block_pp0_stage0, tmp_41_reg_2411, ii_reg_1473, ap_CS_fsm_pp0_stage0, ii_3_reg_2460, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_41_reg_2411 = ap_const_lv1_1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            ap_phi_mux_ii_phi_fu_1477_p4 <= ii_3_reg_2460;
        else 
            ap_phi_mux_ii_phi_fu_1477_p4 <= ii_reg_1473;
        end if; 
    end process;


    ap_phi_mux_index_i_phi_fu_1408_p4_assign_proc : process(ap_block_pp0_stage0, index_i_reg_1404, ap_reg_pp0_iter2_tmp_41_reg_2411, index_i_3_reg_2523, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            ap_phi_mux_index_i_phi_fu_1408_p4 <= index_i_3_reg_2523;
        else 
            ap_phi_mux_index_i_phi_fu_1408_p4 <= index_i_reg_1404;
        end if; 
    end process;


    ap_phi_mux_index_ii_phi_fu_1432_p4_assign_proc : process(ap_block_pp0_stage0, index_ii_reg_1428, ap_reg_pp0_iter2_tmp_41_reg_2411, index_ii_3_reg_2533, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            ap_phi_mux_index_ii_phi_fu_1432_p4 <= index_ii_3_reg_2533;
        else 
            ap_phi_mux_index_ii_phi_fu_1432_p4 <= index_ii_reg_1428;
        end if; 
    end process;


    ap_phi_mux_index_jj_phi_fu_1420_p4_assign_proc : process(ap_block_pp0_stage0, index_jj_reg_1416, ap_reg_pp0_iter2_tmp_41_reg_2411, index_jj_3_reg_2528, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter2_tmp_41_reg_2411) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            ap_phi_mux_index_jj_phi_fu_1420_p4 <= index_jj_3_reg_2528;
        else 
            ap_phi_mux_index_jj_phi_fu_1420_p4 <= index_jj_reg_1416;
        end if; 
    end process;


    ap_phi_mux_jj_phi_fu_1488_p4_assign_proc : process(ap_block_pp0_stage0, tmp_41_reg_2411, jj_reg_1484, ap_CS_fsm_pp0_stage0, jj_3_reg_2465, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_41_reg_2411 = ap_const_lv1_1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            ap_phi_mux_jj_phi_fu_1488_p4 <= jj_3_reg_2465;
        else 
            ap_phi_mux_jj_phi_fu_1488_p4 <= jj_reg_1484;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_weights_ARREADY_assign_proc : process(m_axi_weights_ARREADY, ap_reg_ioackin_m_axi_weights_ARREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_m_axi_weights_ARREADY)) then 
            ap_sig_ioackin_m_axi_weights_ARREADY <= m_axi_weights_ARREADY;
        else 
            ap_sig_ioackin_m_axi_weights_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    i_1_fu_1655_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_i_phi_fu_1455_p4));
    i_3_fu_1715_p3 <= 
        i_1_fu_1655_p2 when (sel_tmp6_fu_1689_p2(0) = '1') else 
        sel_tmp1_fu_1707_p3;
    icmp_fu_1514_p2 <= "1" when (signed(tmp_45_fu_1504_p4) > signed(ap_const_lv14_0)) else "0";
    ii_2_fu_1677_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_ii_phi_fu_1477_p4));
    ii_3_fu_1747_p3 <= 
        ap_phi_mux_ii_phi_fu_1477_p4 when (sel_tmp6_fu_1689_p2(0) = '1') else 
        ii_5_fu_1739_p3;
    ii_4_fu_1731_p3 <= 
        ii_2_fu_1677_p2 when (sel_tmp9_fu_1701_p2(0) = '1') else 
        ap_phi_mux_ii_phi_fu_1477_p4;
    ii_5_fu_1739_p3 <= 
        ii_4_fu_1731_p3 when (tmp_43_fu_1646_p2(0) = '1') else 
        ap_phi_mux_ii_phi_fu_1477_p4;
    index_i_1_fu_2304_p1 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_51_reg_2427));
    index_i_3_fu_1853_p3 <= 
        index_i_1_reg_2503 when (ap_reg_pp0_iter1_sel_tmp6_reg_2442(0) = '1') else 
        sel_tmp4_fu_1846_p3;
    index_ii_1_fu_1843_p1 <= tmp_49_reg_2513(16 - 1 downto 0);
    index_ii_2_fu_1880_p3 <= 
        index_ii_1_fu_1843_p1 when (ap_reg_pp0_iter1_sel_tmp9_reg_2449(0) = '1') else 
        ap_phi_mux_index_ii_phi_fu_1432_p4;
    index_ii_3_fu_1894_p3 <= 
        ap_phi_mux_index_ii_phi_fu_1432_p4 when (ap_reg_pp0_iter1_sel_tmp6_reg_2442(0) = '1') else 
        index_ii_4_fu_1887_p3;
    index_ii_4_fu_1887_p3 <= 
        index_ii_2_fu_1880_p3 when (ap_reg_pp0_iter1_tmp_43_reg_2420(0) = '1') else 
        ap_phi_mux_index_ii_phi_fu_1432_p4;
    index_jj_1_fu_1840_p1 <= tmp_47_reg_2508(16 - 1 downto 0);
    index_jj_3_fu_1873_p3 <= 
        ap_phi_mux_index_jj_phi_fu_1420_p4 when (ap_reg_pp0_iter1_sel_tmp6_reg_2442(0) = '1') else 
        sel_tmp7_fu_1866_p3;
    ireg_V_fu_1961_p1 <= d_assign_fu_1495_p1;
    itr_1_fu_1640_p2 <= std_logic_vector(unsigned(itr_reg_1440) + unsigned(ap_const_lv31_1));
    itr_cast_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(itr_reg_1440),32));
    j_1_fu_1804_p2 <= std_logic_vector(unsigned(j_3_fu_1723_p3) + unsigned(ap_const_lv32_1));
    j_3_fu_1723_p3 <= 
        ap_const_lv32_0 when (tmp_43_fu_1646_p2(0) = '1') else 
        j_reg_1462;
    jj_1_fu_1666_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_jj_phi_fu_1488_p4));
    jj_3_fu_1771_p3 <= 
        ap_phi_mux_jj_phi_fu_1488_p4 when (sel_tmp6_fu_1689_p2(0) = '1') else 
        sel_tmp3_fu_1763_p3;
    kernel_size_fu_2299_p0 <= tmp_29_reg_2341(16 - 1 downto 0);
    kernel_size_fu_2299_p1 <= tmp_s_fu_1602_p1(16 - 1 downto 0);
    kernel_stack_size_fu_1606_p1 <= tmp_s_fu_1602_p1(16 - 1 downto 0);
    kernel_stack_size_fu_1606_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp29_reg_2347) * signed(kernel_stack_size_fu_1606_p1))), 32));
    m_axi_weights_ARADDR <= weights_addr_reg_2543;
    m_axi_weights_ARBURST <= ap_const_lv2_0;
    m_axi_weights_ARCACHE <= ap_const_lv4_0;
    m_axi_weights_ARID <= ap_const_lv1_0;
    m_axi_weights_ARLEN <= ap_const_lv32_1;
    m_axi_weights_ARLOCK <= ap_const_lv2_0;
    m_axi_weights_ARPROT <= ap_const_lv3_0;
    m_axi_weights_ARQOS <= ap_const_lv4_0;
    m_axi_weights_ARREGION <= ap_const_lv4_0;
    m_axi_weights_ARSIZE <= ap_const_lv3_0;
    m_axi_weights_ARUSER <= ap_const_lv1_0;

    m_axi_weights_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter4, ap_reg_pp0_iter3_tmp_41_reg_2411, ap_reg_ioackin_m_axi_weights_ARREADY, ap_block_pp0_stage0_01001)
    begin
        if (((ap_reg_pp0_iter3_tmp_41_reg_2411 = ap_const_lv1_1) and (ap_const_logic_0 = ap_reg_ioackin_m_axi_weights_ARREADY) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_block_pp0_stage0_01001 = ap_const_boolean_0))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv32_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_enable_reg_pp0_iter11, ap_reg_pp0_iter10_tmp_41_reg_2411, ap_block_pp0_stage0_11001)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411) and (ap_const_logic_1 = ap_enable_reg_pp0_iter11))) then 
            m_axi_weights_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv32_0;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv4_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    man_V_3_fu_2011_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_2007_p1));
    man_V_4_fu_2017_p3 <= 
        man_V_3_fu_2011_p2 when (isneg_reg_2554(0) = '1') else 
        p_Result_s_fu_2007_p1;
    n_depth_i_1_fu_1594_p3 <= 
        tmp_39_fu_1588_p2 when (tmp_38_fu_1582_p2(0) = '1') else 
        n_depth_i_cast_fu_1546_p1;
        n_depth_i_cast_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(n_depth_i_fu_1540_p3),32));

    n_depth_i_fu_1540_p3 <= 
        ap_const_lv16_3 when (icmp_reg_2326(0) = '1') else 
        curr_layer_in_ch;
    n_depth_o_2_fu_1568_p3 <= 
        tmp_36_fu_1562_p2 when (tmp_35_fu_1556_p2(0) = '1') else 
        n_depth_o_cast_fu_1536_p1;
        n_depth_o_cast_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(n_depth_o_fu_1530_p3),32));

    n_depth_o_fu_1530_p3 <= 
        ap_const_lv16_1C when (tmp_32_reg_2321(0) = '1') else 
        curr_layer_out_ch;
    p_Result_s_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_2000_p3),54));
    p_shl_cast_fu_1823_p3 <= (tmp_70_reg_2480 & ap_const_lv2_0);
    sel_tmp10_fu_2090_p2 <= (tmp_60_fu_2056_p2 and sel_tmp8_fu_2085_p2);
    sel_tmp11_fu_2096_p3 <= 
        tmp_74_fu_2062_p1 when (sel_tmp10_fu_2090_p2(0) = '1') else 
        ap_const_lv18_0;
    sel_tmp12_fu_2109_p2 <= (sel_tmp62_demorgan_fu_2104_p2 xor ap_const_lv1_1);
    sel_tmp13_fu_2115_p2 <= (tmp_57_fu_2030_p2 and sel_tmp12_fu_2109_p2);
    sel_tmp14_fu_2121_p2 <= (tmp_61_fu_2066_p2 xor ap_const_lv1_1);
    sel_tmp15_fu_2127_p2 <= (sel_tmp14_fu_2121_p2 and sel_tmp13_fu_2115_p2);
    sel_tmp16_fu_2133_p3 <= 
        storemerge_fu_2078_p3 when (sel_tmp15_fu_2127_p2(0) = '1') else 
        sel_tmp11_fu_2096_p3;
    sel_tmp17_fu_2188_p2 <= (tmp_61_reg_2591 and sel_tmp13_reg_2596);
    sel_tmp18_fu_2192_p3 <= 
        tmp_75_fu_2171_p1 when (sel_tmp17_fu_2188_p2(0) = '1') else 
        sel_tmp16_reg_2601;
    sel_tmp19_fu_2147_p2 <= (sel_tmp77_demorgan_fu_2141_p2 xor ap_const_lv1_1);
    sel_tmp1_fu_1707_p3 <= 
        ap_const_lv32_0 when (tmp_43_fu_1646_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_1455_p4;
    sel_tmp20_fu_2153_p2 <= (tmp_63_fu_2072_p2 and sel_tmp19_fu_2147_p2);
    sel_tmp2_fu_1755_p3 <= 
        ap_const_lv32_0 when (sel_tmp9_fu_1701_p2(0) = '1') else 
        jj_1_fu_1666_p2;
    sel_tmp3_fu_1763_p3 <= 
        sel_tmp2_fu_1755_p3 when (tmp_43_fu_1646_p2(0) = '1') else 
        ap_phi_mux_jj_phi_fu_1488_p4;
    sel_tmp4_fu_1846_p3 <= 
        ap_const_lv16_0 when (ap_reg_pp0_iter1_tmp_43_reg_2420(0) = '1') else 
        ap_phi_mux_index_i_phi_fu_1408_p4;
    sel_tmp5_fu_1683_p2 <= (tmp_46_fu_1661_p2 xor ap_const_lv1_1);
    sel_tmp62_demorgan_fu_2104_p2 <= (tmp_60_fu_2056_p2 or tmp_56_reg_2570);
    sel_tmp6_fu_1689_p2 <= (tmp_43_fu_1646_p2 and sel_tmp5_fu_1683_p2);
    sel_tmp77_demorgan_fu_2141_p2 <= (tmp_57_fu_2030_p2 or sel_tmp62_demorgan_fu_2104_p2);
    sel_tmp7_fu_1866_p3 <= 
        sel_tmp_fu_1859_p3 when (ap_reg_pp0_iter1_tmp_43_reg_2420(0) = '1') else 
        ap_phi_mux_index_jj_phi_fu_1420_p4;
    sel_tmp8_fu_2085_p2 <= (tmp_56_reg_2570 xor ap_const_lv1_1);
    sel_tmp9_fu_1701_p2 <= (tmp_43_fu_1646_p2 and tmp31_fu_1695_p2);
    sel_tmp_fu_1859_p3 <= 
        ap_const_lv16_0 when (ap_reg_pp0_iter1_sel_tmp9_reg_2449(0) = '1') else 
        index_jj_1_fu_1840_p1;
    sext_cast_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(weights_offset),33));
        sh_amt_cast_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_2581),32));

    sh_amt_fu_2048_p3 <= 
        tmp_58_fu_2036_p2 when (tmp_57_fu_2030_p2(0) = '1') else 
        tmp_59_fu_2042_p2;
    storemerge2_fu_2199_p3 <= 
        tmp_76_fu_2184_p1 when (sel_tmp20_reg_2606(0) = '1') else 
        sel_tmp18_fu_2192_p3;
    storemerge_fu_2078_p3 <= 
        ap_const_lv18_3FFFF when (isneg_reg_2554(0) = '1') else 
        ap_const_lv18_0;
        sum_cast_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_fu_1946_p2),64));

    sum_fu_1946_p2 <= std_logic_vector(unsigned(sext_cast_reg_2406) + unsigned(tmp_54_cast_fu_1942_p1));
    tmp29_fu_2293_p0 <= tmp_fu_1520_p1(16 - 1 downto 0);
    tmp30_fu_1611_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(n_depth_o_2_reg_2352) * signed(n_depth_i_1_reg_2357))), 32));
    tmp31_fu_1695_p2 <= (tmp_48_fu_1672_p2 and tmp_46_fu_1661_p2);
    tmp32_fu_1791_p2 <= std_logic_vector(unsigned(tmp_31_reg_2396) + unsigned(j_3_fu_1723_p3));
    tmp33_fu_1929_p2 <= std_logic_vector(unsigned(ap_reg_pp0_iter2_tmp32_reg_2485) + unsigned(tmp_30_reg_2391));
    tmp34_fu_1913_p2 <= std_logic_vector(unsigned(tmp_56_cast_fu_1905_p1) + unsigned(tmp_55_cast_fu_1901_p1));
    tmp35_fu_1923_p2 <= std_logic_vector(unsigned(tmp86_cast_fu_1919_p1) + unsigned(tmp_57_cast_fu_1909_p1));
    tmp85_cast_fu_1933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp35_reg_2538),32));
    tmp86_cast_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp34_fu_1913_p2),18));
        tmp_29_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_ker_h),32));

    tmp_30_fu_1615_p0 <= to_r;
    tmp_30_fu_1615_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_30_fu_1615_p0) * signed(kernel_stack_size_reg_2373))), 32));
    tmp_31_fu_1619_p0 <= ti;
    tmp_31_fu_1619_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_31_fu_1619_p0) * signed(kernel_size_reg_2379))), 32));
    tmp_32_fu_1498_p2 <= "1" when (signed(curr_layer_out_ch) > signed(ap_const_lv16_1C)) else "0";
        tmp_33_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_out_ch),32));

    tmp_34_fu_1550_p0 <= to_r;
    tmp_34_fu_1550_p2 <= std_logic_vector(signed(tmp_34_fu_1550_p0) + signed(n_depth_o_cast_fu_1536_p1));
    tmp_35_fu_1556_p2 <= "1" when (signed(tmp_34_fu_1550_p2) > signed(tmp_33_fu_1527_p1)) else "0";
    tmp_36_fu_1562_p1 <= to_r;
    tmp_36_fu_1562_p2 <= std_logic_vector(signed(tmp_33_fu_1527_p1) - signed(tmp_36_fu_1562_p1));
    tmp_37_fu_1576_p0 <= ti;
    tmp_37_fu_1576_p2 <= std_logic_vector(signed(tmp_37_fu_1576_p0) + signed(n_depth_i_cast_fu_1546_p1));
    tmp_38_fu_1582_p2 <= "1" when (signed(tmp_37_fu_1576_p2) > signed(tmp_fu_1520_p1)) else "0";
    tmp_39_fu_1588_p1 <= ti;
    tmp_39_fu_1588_p2 <= std_logic_vector(signed(tmp_fu_1520_p1) - signed(tmp_39_fu_1588_p1));
    tmp_40_fu_1623_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp30_reg_2386) * signed(kernel_size_reg_2379))), 32));
    tmp_41_fu_1635_p2 <= "1" when (signed(itr_cast_fu_1631_p1) < signed(tmp_40_reg_2401)) else "0";
    tmp_43_fu_1646_p2 <= "1" when (j_reg_1462 = tmp_s_reg_2368) else "0";
    tmp_45_fu_1504_p4 <= curr_layer_in_ch(15 downto 2);
    tmp_46_fu_1661_p2 <= "1" when (i_1_fu_1655_p2 = tmp_29_reg_2341) else "0";
    tmp_47_fu_1815_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(jj_1_reg_2432) * signed(kernel_size_reg_2379))), 32));
    tmp_48_fu_1672_p2 <= "1" when (jj_1_fu_1666_p2 = n_depth_i_1_reg_2357) else "0";
    tmp_49_fu_1819_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ii_2_reg_2437) * signed(kernel_stack_size_reg_2373))), 32));
    tmp_50_fu_1830_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1823_p3) - unsigned(tmp_67_reg_2475));
    tmp_51_fu_1651_p1 <= ap_phi_mux_i_phi_fu_1455_p4(16 - 1 downto 0);
    tmp_52_fu_1835_p2 <= std_logic_vector(unsigned(tmp_50_fu_1830_p2) + unsigned(tmp_62_reg_2470));
    tmp_53_fu_1936_p2 <= std_logic_vector(unsigned(tmp85_cast_fu_1933_p1) + unsigned(tmp33_fu_1929_p2));
        tmp_54_cast_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_53_fu_1936_p2),33));

    tmp_54_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_reg_2560),12));
    tmp_55_cast_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_ii_3_fu_1894_p3),17));
    tmp_55_fu_2000_p3 <= (ap_const_lv1_1 & tmp_73_reg_2565);
    tmp_56_cast_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_jj_3_fu_1873_p3),17));
    tmp_56_fu_1991_p2 <= "1" when (tmp_71_fu_1965_p1 = ap_const_lv63_0) else "0";
    tmp_57_cast_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_i_3_fu_1853_p3),18));
    tmp_57_fu_2030_p2 <= "1" when (signed(F2_fu_2024_p2) > signed(ap_const_lv12_11)) else "0";
    tmp_58_fu_2036_p2 <= std_logic_vector(signed(ap_const_lv12_FEF) + signed(F2_fu_2024_p2));
    tmp_59_fu_2042_p2 <= std_logic_vector(unsigned(ap_const_lv12_11) - unsigned(F2_fu_2024_p2));
    tmp_60_fu_2056_p2 <= "1" when (F2_fu_2024_p2 = ap_const_lv12_11) else "0";
    tmp_61_fu_2066_p2 <= "1" when (unsigned(sh_amt_fu_2048_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_62_fu_1779_p1 <= j_3_fu_1723_p3(5 - 1 downto 0);
    tmp_63_fu_2072_p2 <= "1" when (unsigned(sh_amt_fu_2048_p3) < unsigned(ap_const_lv12_12)) else "0";
    tmp_64_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_fu_2159_p1),54));
    tmp_65_fu_2166_p2 <= std_logic_vector(shift_right(signed(man_V_4_reg_2576),to_integer(unsigned('0' & tmp_64_fu_2162_p1(31-1 downto 0)))));
        tmp_66_fu_2175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_74_reg_2586),32));

    tmp_67_fu_1783_p1 <= i_3_fu_1715_p3(5 - 1 downto 0);
    tmp_68_fu_2178_p2 <= std_logic_vector(shift_left(unsigned(tmp_66_fu_2175_p1),to_integer(unsigned('0' & sh_amt_cast_fu_2159_p1(31-1 downto 0)))));
    tmp_70_fu_1787_p1 <= i_3_fu_1715_p3(3 - 1 downto 0);
    tmp_71_fu_1965_p1 <= ireg_V_fu_1961_p1(63 - 1 downto 0);
        tmp_73_cast_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_reg_pp0_iter14_tmp_52_reg_2518),64));

    tmp_73_fu_1987_p1 <= ireg_V_fu_1961_p1(52 - 1 downto 0);
    tmp_74_fu_2062_p1 <= man_V_4_fu_2017_p3(18 - 1 downto 0);
    tmp_75_fu_2171_p1 <= tmp_65_fu_2166_p2(18 - 1 downto 0);
    tmp_76_fu_2184_p1 <= tmp_68_fu_2178_p2(18 - 1 downto 0);
    tmp_77_fu_1796_p1 <= ii_3_fu_1747_p3(5 - 1 downto 0);
    tmp_78_fu_1800_p1 <= jj_3_fu_1771_p3(2 - 1 downto 0);
        tmp_fu_1520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_in_ch),32));

    tmp_s_fu_1602_p0 <= curr_layer_ker_w;
        tmp_s_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1602_p0),32));


    weights_blk_n_AR_assign_proc : process(m_axi_weights_ARREADY, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_reg_pp0_iter3_tmp_41_reg_2411)
    begin
        if (((ap_reg_pp0_iter3_tmp_41_reg_2411 = ap_const_lv1_1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights_blk_n_R_assign_proc : process(m_axi_weights_RVALID, ap_block_pp0_stage0, ap_enable_reg_pp0_iter11, ap_reg_pp0_iter10_tmp_41_reg_2411)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter10_tmp_41_reg_2411) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter11))) then 
            weights_blk_n_R <= m_axi_weights_RVALID;
        else 
            weights_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    weightsbuf_0_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_0_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_0_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_0_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_0_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_0) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_0_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_0_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_0_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_0_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_0_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_0_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_0_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_0_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_0_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_0_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_0_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_0_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_0_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_0_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_0_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_0_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_10_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_10_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_10_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_10_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_10_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_10_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_A) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_10_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_10_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_10_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_10_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_10_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_10_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_10_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_10_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_A) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_10_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_10_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_10_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_10_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_10_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_10_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_10_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_10_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_A) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_10_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_10_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_11_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_11_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_11_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_11_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_11_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_11_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_B) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_11_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_11_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_11_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_11_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_11_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_11_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_11_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_11_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_B) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_11_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_11_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_11_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_11_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_11_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_11_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_11_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_11_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_B) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_11_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_11_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_12_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_12_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_12_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_12_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_12_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_12_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_C) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_12_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_12_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_12_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_12_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_12_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_12_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_12_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_12_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_C) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_12_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_12_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_12_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_12_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_12_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_12_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_12_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_12_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_C) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_12_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_12_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_13_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_13_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_13_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_13_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_13_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_13_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_D) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_13_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_13_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_13_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_13_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_13_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_13_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_13_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_13_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_D) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_13_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_13_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_13_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_13_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_13_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_13_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_13_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_13_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_D) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_13_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_13_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_14_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_14_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_14_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_14_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_14_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_14_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_E) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_14_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_14_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_14_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_14_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_14_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_14_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_14_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_14_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_E) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_14_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_14_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_14_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_14_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_14_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_14_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_14_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_14_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_E) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_14_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_14_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_15_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_15_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_15_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_15_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_15_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_15_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_F) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_15_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_15_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_15_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_15_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_15_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_15_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_15_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_15_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_F) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_15_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_15_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_15_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_15_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_15_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_15_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_15_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_15_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_F) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_15_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_15_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_16_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_16_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_16_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_16_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_16_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_16_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_10) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_16_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_16_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_16_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_16_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_16_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_16_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_16_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_16_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_10) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_16_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_16_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_16_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_16_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_16_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_16_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_16_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_16_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_10) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_16_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_16_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_17_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_17_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_17_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_17_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_17_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_17_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_11) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_17_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_17_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_17_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_17_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_17_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_17_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_17_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_17_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_11) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_17_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_17_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_17_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_17_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_17_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_17_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_17_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_17_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_11) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_17_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_17_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_18_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_18_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_18_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_18_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_18_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_18_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_12) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_18_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_18_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_18_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_18_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_18_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_18_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_18_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_18_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_12) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_18_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_18_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_18_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_18_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_18_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_18_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_18_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_18_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_12) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_18_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_18_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_19_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_19_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_19_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_19_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_19_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_19_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_13) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_19_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_19_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_19_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_19_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_19_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_19_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_19_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_19_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_13) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_19_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_19_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_19_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_19_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_19_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_19_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_19_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_19_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_13) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_19_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_19_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_1_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_1_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_1_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_1_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_1_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_1_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_1_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_1_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_1_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_1_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_1_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_1_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_1_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_1_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_1_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_1_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_1_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_1_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_1_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_20_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_20_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_20_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_20_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_20_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_20_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_14) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_20_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_20_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_20_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_20_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_20_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_20_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_20_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_20_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_14) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_20_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_20_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_20_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_20_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_20_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_20_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_20_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_20_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_14) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_20_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_20_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_21_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_21_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_21_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_21_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_21_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_21_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_15) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_21_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_21_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_21_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_21_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_21_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_21_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_21_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_21_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_15) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_21_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_21_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_21_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_21_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_21_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_21_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_21_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_21_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_15) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_21_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_21_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_22_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_22_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_22_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_22_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_22_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_22_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_16) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_22_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_22_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_22_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_22_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_22_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_22_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_22_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_22_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_16) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_22_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_22_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_22_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_22_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_22_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_22_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_22_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_22_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_16) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_22_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_22_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_23_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_23_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_23_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_23_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_23_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_23_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_17) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_23_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_23_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_23_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_23_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_23_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_23_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_23_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_23_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_17) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_23_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_23_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_23_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_23_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_23_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_23_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_23_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_23_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_17) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_23_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_23_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_24_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_24_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_24_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_24_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_24_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_24_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_18) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_24_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_24_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_24_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_24_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_24_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_24_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_24_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_24_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_18) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_24_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_24_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_24_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_24_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_24_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_24_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_24_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_24_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_18) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_24_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_24_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_25_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_25_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_25_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_25_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_25_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_25_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_19) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_25_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_25_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_25_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_25_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_25_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_25_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_25_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_25_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_19) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_25_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_25_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_25_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_25_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_25_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_25_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_25_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_25_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_19) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_25_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_25_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_26_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_26_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_26_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_26_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_26_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_26_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1A) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_26_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_26_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_26_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_26_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_26_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_26_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_26_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_26_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1A) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_26_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_26_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_26_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_26_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_26_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_26_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_26_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_26_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1A) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_26_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_26_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_27_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_27_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_27_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_27_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_27_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_27_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15) and (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1F) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) or ((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1E) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) or ((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1D) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) or ((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1C) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) or ((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1B) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494))))) then 
            weightsbuf_27_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_27_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_27_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_27_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_27_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_27_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_27_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_27_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15) and (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1F)) or ((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1E)) or ((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1D)) or ((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1C)) or ((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1B))))) then 
            weightsbuf_27_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_27_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_27_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_27_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_27_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_27_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_27_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_27_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15) and ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1F)) or (not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1E)) or (not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1D)) or (not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1C)) or (not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_1B))))) then 
            weightsbuf_27_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_27_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_2_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_2_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_2_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_2_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_2_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_2) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_2_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_2_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_2_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_2_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_2_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_2_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_2) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_2_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_2_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_2_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_2_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_2_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_2_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_2_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_2) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_2_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_2_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_3_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_3_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_3_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_3_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_3_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_3) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_3_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_3_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_3_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_3_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_3_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_3_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_3_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_3) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_3_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_3_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_3_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_3_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_3_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_3_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_3_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_3_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_3) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_3_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_3_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_4_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_4_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_4_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_4_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_4_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_4_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_4) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_4_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_4_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_4_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_4_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_4_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_4_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_4_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_4_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_4) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_4_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_4_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_4_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_4_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_4_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_4_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_4_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_4_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_4) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_4_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_4_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_5_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_5_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_5_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_5_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_5_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_5_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_5) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_5_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_5_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_5_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_5_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_5_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_5_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_5_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_5_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_5) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_5_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_5_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_5_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_5_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_5_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_5_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_5_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_5_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_5) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_5_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_5_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_6_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_6_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_6_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_6_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_6_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_6_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_6) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_6_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_6_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_6_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_6_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_6_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_6_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_6_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_6_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_6) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_6_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_6_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_6_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_6_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_6_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_6_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_6_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_6_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_6) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_6_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_6_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_7_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_7_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_7_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_7_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_7_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_7_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_7) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_7_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_7_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_7_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_7_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_7_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_7_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_7_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_7_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_7) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_7_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_7_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_7_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_7_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_7_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_7_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_7_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_7_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_7) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_7_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_7_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_8_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_8_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_8_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_8_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_8_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_8_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_8) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_8_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_8_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_8_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_8_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_8_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_8_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_8_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_8_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_8) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_8_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_8_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_8_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_8_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_8_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_8_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_8_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_8_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_8) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_8_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_8_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_9_0_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_9_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_9_0_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_9_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_9_0_V_d0 <= storemerge2_reg_2611;

    weightsbuf_9_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_9) and (ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_9_0_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_9_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_9_1_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_9_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_9_1_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_9_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_9_1_V_d0 <= storemerge2_reg_2611;

    weightsbuf_9_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_9) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_9_1_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_9_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_9_2_V_address0 <= tmp_73_cast_fu_2206_p1(4 - 1 downto 0);

    weightsbuf_9_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_9_2_V_ce0 <= ap_const_logic_1;
        else 
            weightsbuf_9_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightsbuf_9_2_V_d0 <= storemerge2_reg_2611;

    weightsbuf_9_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter14_tmp_77_reg_2490, ap_reg_pp0_iter14_tmp_78_reg_2494, ap_enable_reg_pp0_iter15)
    begin
        if ((not((ap_const_lv2_0 = ap_reg_pp0_iter14_tmp_78_reg_2494)) and not((ap_reg_pp0_iter14_tmp_78_reg_2494 = ap_const_lv2_1)) and (ap_reg_pp0_iter14_tmp_77_reg_2490 = ap_const_lv5_9) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter15))) then 
            weightsbuf_9_2_V_we0 <= ap_const_logic_1;
        else 
            weightsbuf_9_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
