
*** Running vivado
    with args -log MIPS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS.tcl -notrace
Command: synth_design -top MIPS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 443.781 ; gain = 96.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/MIPS.v:1]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:1]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:79]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:98]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:117]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:136]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:155]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:174]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:193]
INFO: [Synth 8-226] default block is never used [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:212]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (1#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v:1]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.runs/synth_1/.Xil/Vivado-2408-LAPTOP-8ARBV8B1/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (2#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.runs/synth_1/.Xil/Vivado-2408-LAPTOP-8ARBV8B1/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v:1]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
	Parameter AND bound to: 2 - type: integer 
	Parameter OR bound to: 3 - type: integer 
	Parameter XOR bound to: 4 - type: integer 
	Parameter NOR bound to: 5 - type: integer 
	Parameter SLT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ControlUnit.v:1]
	Parameter Start bound to: 0 - type: integer 
	Parameter InsFet bound to: 1 - type: integer 
	Parameter InsDec bound to: 2 - type: integer 
	Parameter MemAdrCom bound to: 3 - type: integer 
	Parameter RExe bound to: 4 - type: integer 
	Parameter IExe bound to: 5 - type: integer 
	Parameter BeqCom bound to: 6 - type: integer 
	Parameter BneCom bound to: 7 - type: integer 
	Parameter JumCom bound to: 8 - type: integer 
	Parameter LwMemAcc bound to: 9 - type: integer 
	Parameter SwMemAcc bound to: 10 - type: integer 
	Parameter Rcom bound to: 11 - type: integer 
	Parameter Icom bound to: 12 - type: integer 
	Parameter WriBac bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (4#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Registers' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Registers.v:1]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Registers' (5#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALUContorl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (6#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALUContorl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (7#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (8#1) [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/MIPS.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 499.031 ; gain = 151.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 499.031 ; gain = 151.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 499.031 ; gain = 151.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'CPU/Mem'
Finished Parsing XDC File [d:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'CPU/Mem'
Parsing XDC File [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/constrs_1/imports/MIPS/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/constrs_1/imports/MIPS/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/constrs_1/imports/MIPS/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 852.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CPU/Mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'ControlUnit'
INFO: [Synth 8-5544] ROM "MemWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWriteCond" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v:17]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                             0000 |                             0000
                  InsFet |                             0001 |                             0001
                  InsDec |                             0010 |                             0010
               MemAdrCom |                             0011 |                             0011
                LwMemAcc |                             0100 |                             1001
                  WriBac |                             0101 |                             1101
                SwMemAcc |                             0110 |                             1010
                    RExe |                             0111 |                             0100
                    Rcom |                             1000 |                             1011
                    IExe |                             1001 |                             0101
                    Icom |                             1010 |                             1100
                  BeqCom |                             1011 |                             0110
                  BneCom |                             1100 |                             0111
                  JumCom |                             1101 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ControlUnit.v:113]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALUContorl.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	  14 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 11    
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CPU/ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CPU/ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DDU/seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (DDU/seg_reg[7]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[31]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[30]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[29]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[28]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[27]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[26]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[25]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[24]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[23]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[22]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[21]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[20]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[19]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[18]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[17]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[16]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[15]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[14]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[13]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[12]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[11]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[10]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[9]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[8]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[7]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[6]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[5]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[4]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[3]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[2]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[1]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/y_reg[0]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (CPU/ALU/zero_reg) is unused and will be removed from module MIPS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 852.801 ; gain = 505.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     4|
|3     |CARRY4         |    50|
|4     |LUT1           |    30|
|5     |LUT2           |   179|
|6     |LUT3           |    81|
|7     |LUT4           |   111|
|8     |LUT5           |    85|
|9     |LUT6           |  1014|
|10    |MUXF7          |   385|
|11    |MUXF8          |   176|
|12    |FDCE           |  1088|
|13    |FDRE           |   134|
|14    |FDSE           |    14|
|15    |LD             |     1|
|16    |LDC            |     3|
|17    |IBUF           |     7|
|18    |OBUF           |    32|
+------+---------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  3458|
|2     |  CPU    |CPU         |  3166|
|3     |    ALU  |ALU         |    67|
|4     |    ALUC |ALUControl  |    45|
|5     |    CU   |ControlUnit |   273|
|6     |    Regs |Registers   |  2609|
|7     |  DDU    |DDU         |   152|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 899.637 ; gain = 198.762
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 899.637 ; gain = 552.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 899.637 ; gain = 564.000
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.runs/synth_1/MIPS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_utilization_synth.rpt -pb MIPS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 899.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 30 22:53:12 2019...
