
Demo8_2_NotifyCounting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f24  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080070b4  080070b4  000080b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071ec  080071ec  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080071ec  080071ec  000081ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071f4  080071f4  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071f4  080071f4  000081f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071f8  080071f8  000081f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080071fc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c0c  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004c78  20004c78  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bd9b  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004056  00000000  00000000  00024e37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001788  00000000  00000000  00028e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001224  00000000  00000000  0002a618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a60  00000000  00000000  0002b83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bd1a  00000000  00000000  0005129c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de05a  00000000  00000000  0006cfb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b010  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000693c  00000000  00000000  0014b054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  00151990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800709c 	.word	0x0800709c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800709c 	.word	0x0800709c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_CheckIn */
  Task_CheckInHandle = osThreadNew(AppTask_CheckIn, NULL, &Task_CheckIn_attributes);
 80005a0:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <MX_FREERTOS_Init+0x18>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	4804      	ldr	r0, [pc, #16]	@ (80005b8 <MX_FREERTOS_Init+0x1c>)
 80005a6:	f002 ffb5 	bl	8003514 <osThreadNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a03      	ldr	r2, [pc, #12]	@ (80005bc <MX_FREERTOS_Init+0x20>)
 80005ae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	0800717c 	.word	0x0800717c
 80005b8:	080005c1 	.word	0x080005c1
 80005bc:	20000088 	.word	0x20000088

080005c0 <AppTask_CheckIn>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_CheckIn */
void AppTask_CheckIn(void *argument)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN AppTask_CheckIn */
	/* Infinite loop */
	for(;;)
	{
		KEYS curKey=ScanPressedKey(20);
 80005c8:	2014      	movs	r0, #20
 80005ca:	f002 fedf 	bl	800338c <ScanPressedKey>
 80005ce:	4603      	mov	r3, r0
 80005d0:	75fb      	strb	r3, [r7, #23]
		if (curKey==KEY_RIGHT)  //KeyRight pressed
 80005d2:	7dfb      	ldrb	r3, [r7, #23]
 80005d4:	2b02      	cmp	r3, #2
 80005d6:	d113      	bne.n	8000600 <AppTask_CheckIn+0x40>
		{
			BaseType_t clearOnExit=pdFALSE;						//退出时通知值减1
 80005d8:	2300      	movs	r3, #0
 80005da:	613b      	str	r3, [r7, #16]
			// 只是在通知值为0时才进入阻塞状态，所以可以多次读取通知值，每次使通知值减1
			BaseType_t preCount=ulTaskNotifyTake(clearOnExit, portMAX_DELAY);
 80005dc:	f04f 31ff 	mov.w	r1, #4294967295
 80005e0:	6938      	ldr	r0, [r7, #16]
 80005e2:	f004 fcf1 	bl	8004fc8 <ulTaskNotifyTake>
 80005e6:	4603      	mov	r3, r0
 80005e8:	60fb      	str	r3, [r7, #12]
			// BaseType_t preCount=ulTaskNotifyTake(clearOnExit, pdMS_TO_TICKS(500));

			printf("People in waiting= %ld\r\n",preCount-1);		// preCount是前一次的通知值
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	3b01      	subs	r3, #1
 80005ee:	4619      	mov	r1, r3
 80005f0:	4805      	ldr	r0, [pc, #20]	@ (8000608 <AppTask_CheckIn+0x48>)
 80005f2:	f005 fe7b 	bl	80062ec <iprintf>
			vTaskDelay(pdMS_TO_TICKS(300));  					//延时，消除按键抖动影响
 80005f6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005fa:	f003 ffbd 	bl	8004578 <vTaskDelay>
 80005fe:	e7e3      	b.n	80005c8 <AppTask_CheckIn+0x8>
		}
		else
			vTaskDelay(pdMS_TO_TICKS(5));
 8000600:	2005      	movs	r0, #5
 8000602:	f003 ffb9 	bl	8004578 <vTaskDelay>
	{
 8000606:	e7df      	b.n	80005c8 <AppTask_CheckIn+0x8>
 8000608:	080070c4 	.word	0x080070c4

0800060c <HAL_RTCEx_WakeUpTimerEventCallback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
/* RTC周期唤醒中断回调函数 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	LED1_Toggle();								//LED1闪烁
 8000614:	2140      	movs	r1, #64	@ 0x40
 8000616:	480e      	ldr	r0, [pc, #56]	@ (8000650 <HAL_RTCEx_WakeUpTimerEventCallback+0x44>)
 8000618:	f000 ff63 	bl	80014e2 <HAL_GPIO_TogglePin>
	BaseType_t taskWoken=pdFALSE;
 800061c:	2300      	movs	r3, #0
 800061e:	60fb      	str	r3, [r7, #12]
	vTaskNotifyGiveFromISR(Task_CheckInHandle,&taskWoken);  //发送通知，通知值加1
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <HAL_RTCEx_WakeUpTimerEventCallback+0x48>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	f107 020c 	add.w	r2, r7, #12
 8000628:	4611      	mov	r1, r2
 800062a:	4618      	mov	r0, r3
 800062c:	f004 fd18 	bl	8005060 <vTaskNotifyGiveFromISR>
	portYIELD_FROM_ISR(taskWoken); //必须执行这条语句，申请任务调度
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d007      	beq.n	8000646 <HAL_RTCEx_WakeUpTimerEventCallback+0x3a>
 8000636:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <HAL_RTCEx_WakeUpTimerEventCallback+0x4c>)
 8000638:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	f3bf 8f4f 	dsb	sy
 8000642:	f3bf 8f6f 	isb	sy
}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40020000 	.word	0x40020000
 8000654:	20000088 	.word	0x20000088
 8000658:	e000ed04 	.word	0xe000ed04

0800065c <__io_putchar>:

int __io_putchar(int ch)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000664:	1d39      	adds	r1, r7, #4
 8000666:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800066a:	2201      	movs	r2, #1
 800066c:	4803      	ldr	r0, [pc, #12]	@ (800067c <__io_putchar+0x20>)
 800066e:	f002 fad1 	bl	8002c14 <HAL_UART_Transmit>
	return ch;
 8000672:	687b      	ldr	r3, [r7, #4]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	200000f8 	.word	0x200000f8

08000680 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	@ 0x28
 8000684:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]
 8000694:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	613b      	str	r3, [r7, #16]
 800069a:	4b2c      	ldr	r3, [pc, #176]	@ (800074c <MX_GPIO_Init+0xcc>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a2b      	ldr	r2, [pc, #172]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006a0:	f043 0320 	orr.w	r3, r3, #32
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a6:	4b29      	ldr	r3, [pc, #164]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	f003 0320 	and.w	r3, r3, #32
 80006ae:	613b      	str	r3, [r7, #16]
 80006b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	4b25      	ldr	r3, [pc, #148]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a24      	ldr	r2, [pc, #144]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b22      	ldr	r3, [pc, #136]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	4b1e      	ldr	r3, [pc, #120]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	4a1d      	ldr	r2, [pc, #116]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006de:	4b1b      	ldr	r3, [pc, #108]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	4b17      	ldr	r3, [pc, #92]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	4a16      	ldr	r2, [pc, #88]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fa:	4b14      	ldr	r3, [pc, #80]	@ (800074c <MX_GPIO_Init+0xcc>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000706:	2201      	movs	r2, #1
 8000708:	2140      	movs	r1, #64	@ 0x40
 800070a:	4811      	ldr	r0, [pc, #68]	@ (8000750 <MX_GPIO_Init+0xd0>)
 800070c:	f000 fed0 	bl	80014b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KeyRight_Pin */
  GPIO_InitStruct.Pin = KeyRight_Pin;
 8000710:	2340      	movs	r3, #64	@ 0x40
 8000712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000718:	2301      	movs	r3, #1
 800071a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KeyRight_GPIO_Port, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	480c      	ldr	r0, [pc, #48]	@ (8000754 <MX_GPIO_Init+0xd4>)
 8000724:	f000 fd10 	bl	8001148 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000728:	2340      	movs	r3, #64	@ 0x40
 800072a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072c:	2301      	movs	r3, #1
 800072e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000734:	2302      	movs	r3, #2
 8000736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	4619      	mov	r1, r3
 800073e:	4804      	ldr	r0, [pc, #16]	@ (8000750 <MX_GPIO_Init+0xd0>)
 8000740:	f000 fd02 	bl	8001148 <HAL_GPIO_Init>

}
 8000744:	bf00      	nop
 8000746:	3728      	adds	r7, #40	@ 0x28
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40023800 	.word	0x40023800
 8000750:	40020000 	.word	0x40020000
 8000754:	40021400 	.word	0x40021400

08000758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000758:	b5b0      	push	{r4, r5, r7, lr}
 800075a:	b0a2      	sub	sp, #136	@ 0x88
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800075e:	f000 fbab 	bl	8000eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000762:	f000 f865 	bl	8000830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000766:	f7ff ff8b 	bl	8000680 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800076a:	f000 fb09 	bl	8000d80 <MX_USART3_UART_Init>
  MX_RTC_Init();
 800076e:	f000 f8e3 	bl	8000938 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  // Start Menu
  uint8_t startstr[] = "Demo8_2:Task Notification.\r\n";
 8000772:	4b2a      	ldr	r3, [pc, #168]	@ (800081c <main+0xc4>)
 8000774:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8000778:	461d      	mov	r5, r3
 800077a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800077c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800077e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000782:	c407      	stmia	r4!, {r0, r1, r2}
 8000784:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 8000786:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 800078a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800078e:	221d      	movs	r2, #29
 8000790:	4823      	ldr	r0, [pc, #140]	@ (8000820 <main+0xc8>)
 8000792:	f002 fa3f 	bl	8002c14 <HAL_UART_Transmit>

  uint8_t startstr1[] = "Simulating people in wait.\r\n";
 8000796:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <main+0xcc>)
 8000798:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 800079c:	461d      	mov	r5, r3
 800079e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80007a6:	c407      	stmia	r4!, {r0, r1, r2}
 80007a8:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 80007aa:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80007ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007b2:	221d      	movs	r2, #29
 80007b4:	481a      	ldr	r0, [pc, #104]	@ (8000820 <main+0xc8>)
 80007b6:	f002 fa2d 	bl	8002c14 <HAL_UART_Transmit>

  uint8_t startstr2[] = "1. People++ each 2sec.\r\n";
 80007ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <main+0xd0>)
 80007bc:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80007c0:	461d      	mov	r5, r3
 80007c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007ca:	c403      	stmia	r4!, {r0, r1}
 80007cc:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr2,sizeof(startstr2),0xFFFF);
 80007ce:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80007d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007d6:	2219      	movs	r2, #25
 80007d8:	4811      	ldr	r0, [pc, #68]	@ (8000820 <main+0xc8>)
 80007da:	f002 fa1b 	bl	8002c14 <HAL_UART_Transmit>
  uint8_t startstr3[] = "2. Press KeyRight[S5] to People--.\r\n\r\n";
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <main+0xd4>)
 80007e0:	1d3c      	adds	r4, r7, #4
 80007e2:	461d      	mov	r5, r3
 80007e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ec:	e895 0003 	ldmia.w	r5, {r0, r1}
 80007f0:	6020      	str	r0, [r4, #0]
 80007f2:	3404      	adds	r4, #4
 80007f4:	8021      	strh	r1, [r4, #0]
 80007f6:	3402      	adds	r4, #2
 80007f8:	0c0b      	lsrs	r3, r1, #16
 80007fa:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr3,sizeof(startstr3),0xFFFF);
 80007fc:	1d39      	adds	r1, r7, #4
 80007fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000802:	2227      	movs	r2, #39	@ 0x27
 8000804:	4806      	ldr	r0, [pc, #24]	@ (8000820 <main+0xc8>)
 8000806:	f002 fa05 	bl	8002c14 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800080a:	f002 fe39 	bl	8003480 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800080e:	f7ff fec5 	bl	800059c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000812:	f002 fe59 	bl	80034c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000816:	bf00      	nop
 8000818:	e7fd      	b.n	8000816 <main+0xbe>
 800081a:	bf00      	nop
 800081c:	080070e0 	.word	0x080070e0
 8000820:	200000f8 	.word	0x200000f8
 8000824:	08007100 	.word	0x08007100
 8000828:	08007120 	.word	0x08007120
 800082c:	0800713c 	.word	0x0800713c

08000830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b094      	sub	sp, #80	@ 0x50
 8000834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000836:	f107 0320 	add.w	r3, r7, #32
 800083a:	2230      	movs	r2, #48	@ 0x30
 800083c:	2100      	movs	r1, #0
 800083e:	4618      	mov	r0, r3
 8000840:	f005 fda9 	bl	8006396 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000844:	f107 030c 	add.w	r3, r7, #12
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	605a      	str	r2, [r3, #4]
 800084e:	609a      	str	r2, [r3, #8]
 8000850:	60da      	str	r2, [r3, #12]
 8000852:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	4b29      	ldr	r3, [pc, #164]	@ (8000900 <SystemClock_Config+0xd0>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	4a28      	ldr	r2, [pc, #160]	@ (8000900 <SystemClock_Config+0xd0>)
 800085e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000862:	6413      	str	r3, [r2, #64]	@ 0x40
 8000864:	4b26      	ldr	r3, [pc, #152]	@ (8000900 <SystemClock_Config+0xd0>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000870:	2300      	movs	r3, #0
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	4b23      	ldr	r3, [pc, #140]	@ (8000904 <SystemClock_Config+0xd4>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a22      	ldr	r2, [pc, #136]	@ (8000904 <SystemClock_Config+0xd4>)
 800087a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800087e:	6013      	str	r3, [r2, #0]
 8000880:	4b20      	ldr	r3, [pc, #128]	@ (8000904 <SystemClock_Config+0xd4>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800088c:	2309      	movs	r3, #9
 800088e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000890:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000896:	2301      	movs	r3, #1
 8000898:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089a:	2302      	movs	r3, #2
 800089c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800089e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80008a4:	2319      	movs	r3, #25
 80008a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ae:	2302      	movs	r3, #2
 80008b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008b2:	2304      	movs	r3, #4
 80008b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 fe2c 	bl	8001518 <HAL_RCC_OscConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008c6:	f000 f831 	bl	800092c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ca:	230f      	movs	r3, #15
 80008cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ce:	2302      	movs	r3, #2
 80008d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008e2:	f107 030c 	add.w	r3, r7, #12
 80008e6:	2105      	movs	r1, #5
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 f88d 	bl	8001a08 <HAL_RCC_ClockConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80008f4:	f000 f81a 	bl	800092c <Error_Handler>
  }
}
 80008f8:	bf00      	nop
 80008fa:	3750      	adds	r7, #80	@ 0x50
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	40007000 	.word	0x40007000

08000908 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a04      	ldr	r2, [pc, #16]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d101      	bne.n	800091e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800091a:	f000 faef 	bl	8000efc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40001000 	.word	0x40001000

0800092c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000930:	b672      	cpsid	i
}
 8000932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <Error_Handler+0x8>

08000938 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800094c:	2300      	movs	r3, #0
 800094e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000950:	4b29      	ldr	r3, [pc, #164]	@ (80009f8 <MX_RTC_Init+0xc0>)
 8000952:	4a2a      	ldr	r2, [pc, #168]	@ (80009fc <MX_RTC_Init+0xc4>)
 8000954:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000956:	4b28      	ldr	r3, [pc, #160]	@ (80009f8 <MX_RTC_Init+0xc0>)
 8000958:	2200      	movs	r2, #0
 800095a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800095c:	4b26      	ldr	r3, [pc, #152]	@ (80009f8 <MX_RTC_Init+0xc0>)
 800095e:	227f      	movs	r2, #127	@ 0x7f
 8000960:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000962:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <MX_RTC_Init+0xc0>)
 8000964:	22ff      	movs	r2, #255	@ 0xff
 8000966:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000968:	4b23      	ldr	r3, [pc, #140]	@ (80009f8 <MX_RTC_Init+0xc0>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800096e:	4b22      	ldr	r3, [pc, #136]	@ (80009f8 <MX_RTC_Init+0xc0>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000974:	4b20      	ldr	r3, [pc, #128]	@ (80009f8 <MX_RTC_Init+0xc0>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800097a:	481f      	ldr	r0, [pc, #124]	@ (80009f8 <MX_RTC_Init+0xc0>)
 800097c:	f001 fb38 	bl	8001ff0 <HAL_RTC_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000986:	f7ff ffd1 	bl	800092c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 800098a:	230f      	movs	r3, #15
 800098c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000996:	2300      	movs	r3, #0
 8000998:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2200      	movs	r2, #0
 80009a2:	4619      	mov	r1, r3
 80009a4:	4814      	ldr	r0, [pc, #80]	@ (80009f8 <MX_RTC_Init+0xc0>)
 80009a6:	f001 fba4 	bl	80020f2 <HAL_RTC_SetTime>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80009b0:	f7ff ffbc 	bl	800092c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80009b4:	2301      	movs	r3, #1
 80009b6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 80009b8:	2305      	movs	r3, #5
 80009ba:	707b      	strb	r3, [r7, #1]
  sDate.Date = 19;
 80009bc:	2313      	movs	r3, #19
 80009be:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 80009c0:	2319      	movs	r3, #25
 80009c2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80009c4:	463b      	mov	r3, r7
 80009c6:	2200      	movs	r2, #0
 80009c8:	4619      	mov	r1, r3
 80009ca:	480b      	ldr	r0, [pc, #44]	@ (80009f8 <MX_RTC_Init+0xc0>)
 80009cc:	f001 fc2b 	bl	8002226 <HAL_RTC_SetDate>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80009d6:	f7ff ffa9 	bl	800092c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 1, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80009da:	2204      	movs	r2, #4
 80009dc:	2101      	movs	r1, #1
 80009de:	4806      	ldr	r0, [pc, #24]	@ (80009f8 <MX_RTC_Init+0xc0>)
 80009e0:	f001 fd46 	bl	8002470 <HAL_RTCEx_SetWakeUpTimer_IT>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 80009ea:	f7ff ff9f 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	2000008c 	.word	0x2000008c
 80009fc:	40002800 	.word	0x40002800

08000a00 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a08:	f107 0308 	add.w	r3, r7, #8
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a10      	ldr	r2, [pc, #64]	@ (8000a5c <HAL_RTC_MspInit+0x5c>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d119      	bne.n	8000a54 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a20:	2302      	movs	r3, #2
 8000a22:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000a24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a28:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a2a:	f107 0308 	add.w	r3, r7, #8
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f001 f9fc 	bl	8001e2c <HAL_RCCEx_PeriphCLKConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000a3a:	f7ff ff77 	bl	800092c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a3e:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <HAL_RTC_MspInit+0x60>)
 8000a40:	2201      	movs	r2, #1
 8000a42:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2105      	movs	r1, #5
 8000a48:	2003      	movs	r0, #3
 8000a4a:	f000 fb53 	bl	80010f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8000a4e:	2003      	movs	r0, #3
 8000a50:	f000 fb6c 	bl	800112c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a54:	bf00      	nop
 8000a56:	3718      	adds	r7, #24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40002800 	.word	0x40002800
 8000a60:	42470e3c 	.word	0x42470e3c

08000a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a72:	4a11      	ldr	r2, [pc, #68]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	210f      	movs	r1, #15
 8000aa6:	f06f 0001 	mvn.w	r0, #1
 8000aaa:	f000 fb23 	bl	80010f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800

08000abc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	@ 0x38
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	4b33      	ldr	r3, [pc, #204]	@ (8000ba0 <HAL_InitTick+0xe4>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad4:	4a32      	ldr	r2, [pc, #200]	@ (8000ba0 <HAL_InitTick+0xe4>)
 8000ad6:	f043 0310 	orr.w	r3, r3, #16
 8000ada:	6413      	str	r3, [r2, #64]	@ 0x40
 8000adc:	4b30      	ldr	r3, [pc, #192]	@ (8000ba0 <HAL_InitTick+0xe4>)
 8000ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae0:	f003 0310 	and.w	r3, r3, #16
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ae8:	f107 0210 	add.w	r2, r7, #16
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4611      	mov	r1, r2
 8000af2:	4618      	mov	r0, r3
 8000af4:	f001 f968 	bl	8001dc8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d103      	bne.n	8000b0a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b02:	f001 f939 	bl	8001d78 <HAL_RCC_GetPCLK1Freq>
 8000b06:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b08:	e004      	b.n	8000b14 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b0a:	f001 f935 	bl	8001d78 <HAL_RCC_GetPCLK1Freq>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b16:	4a23      	ldr	r2, [pc, #140]	@ (8000ba4 <HAL_InitTick+0xe8>)
 8000b18:	fba2 2303 	umull	r2, r3, r2, r3
 8000b1c:	0c9b      	lsrs	r3, r3, #18
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b22:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b24:	4a21      	ldr	r2, [pc, #132]	@ (8000bac <HAL_InitTick+0xf0>)
 8000b26:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b2e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b30:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b34:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b42:	4b19      	ldr	r3, [pc, #100]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b48:	4817      	ldr	r0, [pc, #92]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b4a:	f001 fd77 	bl	800263c <HAL_TIM_Base_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d11b      	bne.n	8000b94 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b5c:	4812      	ldr	r0, [pc, #72]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b5e:	f001 fdc7 	bl	80026f0 <HAL_TIM_Base_Start_IT>
 8000b62:	4603      	mov	r3, r0
 8000b64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d111      	bne.n	8000b94 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b70:	2036      	movs	r0, #54	@ 0x36
 8000b72:	f000 fadb 	bl	800112c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2b0f      	cmp	r3, #15
 8000b7a:	d808      	bhi.n	8000b8e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	6879      	ldr	r1, [r7, #4]
 8000b80:	2036      	movs	r0, #54	@ 0x36
 8000b82:	f000 fab7 	bl	80010f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b86:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb0 <HAL_InitTick+0xf4>)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	e002      	b.n	8000b94 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3738      	adds	r7, #56	@ 0x38
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	431bde83 	.word	0x431bde83
 8000ba8:	200000ac 	.word	0x200000ac
 8000bac:	40001000 	.word	0x40001000
 8000bb0:	20000004 	.word	0x20000004

08000bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <NMI_Handler+0x4>

08000bbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <HardFault_Handler+0x4>

08000bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <MemManage_Handler+0x4>

08000bcc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <BusFault_Handler+0x4>

08000bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <UsageFault_Handler+0x4>

08000bdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
	...

08000bec <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000bf0:	4802      	ldr	r0, [pc, #8]	@ (8000bfc <RTC_WKUP_IRQHandler+0x10>)
 8000bf2:	f001 fcff 	bl	80025f4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	2000008c 	.word	0x2000008c

08000c00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c04:	4802      	ldr	r0, [pc, #8]	@ (8000c10 <TIM6_DAC_IRQHandler+0x10>)
 8000c06:	f001 fde3 	bl	80027d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200000ac 	.word	0x200000ac

08000c14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	e00a      	b.n	8000c3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c26:	f3af 8000 	nop.w
 8000c2a:	4601      	mov	r1, r0
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	60ba      	str	r2, [r7, #8]
 8000c32:	b2ca      	uxtb	r2, r1
 8000c34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbf0      	blt.n	8000c26 <_read+0x12>
  }

  return len;
 8000c44:	687b      	ldr	r3, [r7, #4]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b086      	sub	sp, #24
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	60f8      	str	r0, [r7, #12]
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	e009      	b.n	8000c74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	1c5a      	adds	r2, r3, #1
 8000c64:	60ba      	str	r2, [r7, #8]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fcf7 	bl	800065c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbf1      	blt.n	8000c60 <_write+0x12>
  }
  return len;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_close>:

int _close(int file)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
 8000ca6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cae:	605a      	str	r2, [r3, #4]
  return 0;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <_isatty>:

int _isatty(int file)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cf8:	4a14      	ldr	r2, [pc, #80]	@ (8000d4c <_sbrk+0x5c>)
 8000cfa:	4b15      	ldr	r3, [pc, #84]	@ (8000d50 <_sbrk+0x60>)
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d04:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <_sbrk+0x64>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d102      	bne.n	8000d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <_sbrk+0x64>)
 8000d0e:	4a12      	ldr	r2, [pc, #72]	@ (8000d58 <_sbrk+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d12:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <_sbrk+0x64>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d207      	bcs.n	8000d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d20:	f005 fbe6 	bl	80064f0 <__errno>
 8000d24:	4603      	mov	r3, r0
 8000d26:	220c      	movs	r2, #12
 8000d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2e:	e009      	b.n	8000d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d30:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d36:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	4a05      	ldr	r2, [pc, #20]	@ (8000d54 <_sbrk+0x64>)
 8000d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d42:	68fb      	ldr	r3, [r7, #12]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3718      	adds	r7, #24
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20020000 	.word	0x20020000
 8000d50:	00000400 	.word	0x00000400
 8000d54:	200000f4 	.word	0x200000f4
 8000d58:	20004c78 	.word	0x20004c78

08000d5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d60:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <SystemInit+0x20>)
 8000d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d66:	4a05      	ldr	r2, [pc, #20]	@ (8000d7c <SystemInit+0x20>)
 8000d68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d84:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000d86:	4a12      	ldr	r2, [pc, #72]	@ (8000dd0 <MX_USART3_UART_Init+0x50>)
 8000d88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d8a:	4b10      	ldr	r3, [pc, #64]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000d8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d92:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d98:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000da4:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000da6:	220c      	movs	r2, #12
 8000da8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000daa:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db0:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000db6:	4805      	ldr	r0, [pc, #20]	@ (8000dcc <MX_USART3_UART_Init+0x4c>)
 8000db8:	f001 fedc 	bl	8002b74 <HAL_UART_Init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000dc2:	f7ff fdb3 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	200000f8 	.word	0x200000f8
 8000dd0:	40004800 	.word	0x40004800

08000dd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	@ 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a19      	ldr	r2, [pc, #100]	@ (8000e58 <HAL_UART_MspInit+0x84>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d12c      	bne.n	8000e50 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <HAL_UART_MspInit+0x88>)
 8000dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfe:	4a17      	ldr	r2, [pc, #92]	@ (8000e5c <HAL_UART_MspInit+0x88>)
 8000e00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <HAL_UART_MspInit+0x88>)
 8000e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <HAL_UART_MspInit+0x88>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a10      	ldr	r2, [pc, #64]	@ (8000e5c <HAL_UART_MspInit+0x88>)
 8000e1c:	f043 0302 	orr.w	r3, r3, #2
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <HAL_UART_MspInit+0x88>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e2e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e34:	2302      	movs	r3, #2
 8000e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e40:	2307      	movs	r3, #7
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4805      	ldr	r0, [pc, #20]	@ (8000e60 <HAL_UART_MspInit+0x8c>)
 8000e4c:	f000 f97c 	bl	8001148 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e50:	bf00      	nop
 8000e52:	3728      	adds	r7, #40	@ 0x28
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40004800 	.word	0x40004800
 8000e5c:	40023800 	.word	0x40023800
 8000e60:	40020400 	.word	0x40020400

08000e64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e68:	f7ff ff78 	bl	8000d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e6c:	480c      	ldr	r0, [pc, #48]	@ (8000ea0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e6e:	490d      	ldr	r1, [pc, #52]	@ (8000ea4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e74:	e002      	b.n	8000e7c <LoopCopyDataInit>

08000e76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e7a:	3304      	adds	r3, #4

08000e7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e80:	d3f9      	bcc.n	8000e76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e82:	4a0a      	ldr	r2, [pc, #40]	@ (8000eac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e84:	4c0a      	ldr	r4, [pc, #40]	@ (8000eb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e88:	e001      	b.n	8000e8e <LoopFillZerobss>

08000e8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e8c:	3204      	adds	r2, #4

08000e8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e90:	d3fb      	bcc.n	8000e8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e92:	f005 fb33 	bl	80064fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e96:	f7ff fc5f 	bl	8000758 <main>
  bx  lr    
 8000e9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ea8:	080071fc 	.word	0x080071fc
  ldr r2, =_sbss
 8000eac:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000eb0:	20004c78 	.word	0x20004c78

08000eb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC_IRQHandler>
	...

08000eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <HAL_Init+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef8 <HAL_Init+0x40>)
 8000ec2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ec6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <HAL_Init+0x40>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <HAL_Init+0x40>)
 8000ece:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ed2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed4:	4b08      	ldr	r3, [pc, #32]	@ (8000ef8 <HAL_Init+0x40>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a07      	ldr	r2, [pc, #28]	@ (8000ef8 <HAL_Init+0x40>)
 8000eda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ede:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f8fc 	bl	80010de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff fde8 	bl	8000abc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eec:	f7ff fdba 	bl	8000a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40023c00 	.word	0x40023c00

08000efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f00:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <HAL_IncTick+0x24>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	4a04      	ldr	r2, [pc, #16]	@ (8000f20 <HAL_IncTick+0x24>)
 8000f0e:	6013      	str	r3, [r2, #0]
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000008 	.word	0x20000008
 8000f20:	20000140 	.word	0x20000140

08000f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return uwTick;
 8000f28:	4b03      	ldr	r3, [pc, #12]	@ (8000f38 <HAL_GetTick+0x14>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	20000140 	.word	0x20000140

08000f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f44:	f7ff ffee 	bl	8000f24 <HAL_GetTick>
 8000f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f54:	d005      	beq.n	8000f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f56:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <HAL_Delay+0x44>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	4413      	add	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f62:	bf00      	nop
 8000f64:	f7ff ffde 	bl	8000f24 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	68fa      	ldr	r2, [r7, #12]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d8f7      	bhi.n	8000f64 <HAL_Delay+0x28>
  {
  }
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000008 	.word	0x20000008

08000f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f94:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb6:	4a04      	ldr	r2, [pc, #16]	@ (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	60d3      	str	r3, [r2, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	0a1b      	lsrs	r3, r3, #8
 8000fd6:	f003 0307 	and.w	r3, r3, #7
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	db0b      	blt.n	8001012 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	f003 021f 	and.w	r2, r3, #31
 8001000:	4907      	ldr	r1, [pc, #28]	@ (8001020 <__NVIC_EnableIRQ+0x38>)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	2001      	movs	r0, #1
 800100a:	fa00 f202 	lsl.w	r2, r0, r2
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000e100 	.word	0xe000e100

08001024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	6039      	str	r1, [r7, #0]
 800102e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001034:	2b00      	cmp	r3, #0
 8001036:	db0a      	blt.n	800104e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	b2da      	uxtb	r2, r3
 800103c:	490c      	ldr	r1, [pc, #48]	@ (8001070 <__NVIC_SetPriority+0x4c>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	0112      	lsls	r2, r2, #4
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	440b      	add	r3, r1
 8001048:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800104c:	e00a      	b.n	8001064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4908      	ldr	r1, [pc, #32]	@ (8001074 <__NVIC_SetPriority+0x50>)
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	3b04      	subs	r3, #4
 800105c:	0112      	lsls	r2, r2, #4
 800105e:	b2d2      	uxtb	r2, r2
 8001060:	440b      	add	r3, r1
 8001062:	761a      	strb	r2, [r3, #24]
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000e100 	.word	0xe000e100
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	@ 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	f1c3 0307 	rsb	r3, r3, #7
 8001092:	2b04      	cmp	r3, #4
 8001094:	bf28      	it	cs
 8001096:	2304      	movcs	r3, #4
 8001098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3304      	adds	r3, #4
 800109e:	2b06      	cmp	r3, #6
 80010a0:	d902      	bls.n	80010a8 <NVIC_EncodePriority+0x30>
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3b03      	subs	r3, #3
 80010a6:	e000      	b.n	80010aa <NVIC_EncodePriority+0x32>
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ac:	f04f 32ff 	mov.w	r2, #4294967295
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43da      	mvns	r2, r3
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	401a      	ands	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c0:	f04f 31ff 	mov.w	r1, #4294967295
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	43d9      	mvns	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d0:	4313      	orrs	r3, r2
         );
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3724      	adds	r7, #36	@ 0x24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ff4c 	bl	8000f84 <__NVIC_SetPriorityGrouping>
}
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
 8001100:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001106:	f7ff ff61 	bl	8000fcc <__NVIC_GetPriorityGrouping>
 800110a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	68b9      	ldr	r1, [r7, #8]
 8001110:	6978      	ldr	r0, [r7, #20]
 8001112:	f7ff ffb1 	bl	8001078 <NVIC_EncodePriority>
 8001116:	4602      	mov	r2, r0
 8001118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111c:	4611      	mov	r1, r2
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ff80 	bl	8001024 <__NVIC_SetPriority>
}
 8001124:	bf00      	nop
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff ff54 	bl	8000fe8 <__NVIC_EnableIRQ>
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001148:	b480      	push	{r7}
 800114a:	b089      	sub	sp, #36	@ 0x24
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
 8001162:	e16b      	b.n	800143c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001164:	2201      	movs	r2, #1
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	429a      	cmp	r2, r3
 800117e:	f040 815a 	bne.w	8001436 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 0303 	and.w	r3, r3, #3
 800118a:	2b01      	cmp	r3, #1
 800118c:	d005      	beq.n	800119a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001196:	2b02      	cmp	r3, #2
 8001198:	d130      	bne.n	80011fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	2203      	movs	r2, #3
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	43db      	mvns	r3, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4013      	ands	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011d0:	2201      	movs	r2, #1
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	091b      	lsrs	r3, r3, #4
 80011e6:	f003 0201 	and.w	r2, r3, #1
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 0303 	and.w	r3, r3, #3
 8001204:	2b03      	cmp	r3, #3
 8001206:	d017      	beq.n	8001238 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	2203      	movs	r2, #3
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4013      	ands	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	689a      	ldr	r2, [r3, #8]
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d123      	bne.n	800128c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	08da      	lsrs	r2, r3, #3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3208      	adds	r2, #8
 800124c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001250:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	f003 0307 	and.w	r3, r3, #7
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	220f      	movs	r2, #15
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	43db      	mvns	r3, r3
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	4013      	ands	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	691a      	ldr	r2, [r3, #16]
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	4313      	orrs	r3, r2
 800127c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	08da      	lsrs	r2, r3, #3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	3208      	adds	r2, #8
 8001286:	69b9      	ldr	r1, [r7, #24]
 8001288:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	2203      	movs	r2, #3
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 0203 	and.w	r2, r3, #3
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f000 80b4 	beq.w	8001436 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b60      	ldr	r3, [pc, #384]	@ (8001454 <HAL_GPIO_Init+0x30c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d6:	4a5f      	ldr	r2, [pc, #380]	@ (8001454 <HAL_GPIO_Init+0x30c>)
 80012d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012de:	4b5d      	ldr	r3, [pc, #372]	@ (8001454 <HAL_GPIO_Init+0x30c>)
 80012e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012ea:	4a5b      	ldr	r2, [pc, #364]	@ (8001458 <HAL_GPIO_Init+0x310>)
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	089b      	lsrs	r3, r3, #2
 80012f0:	3302      	adds	r3, #2
 80012f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f003 0303 	and.w	r3, r3, #3
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	220f      	movs	r2, #15
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	43db      	mvns	r3, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4013      	ands	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a52      	ldr	r2, [pc, #328]	@ (800145c <HAL_GPIO_Init+0x314>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d02b      	beq.n	800136e <HAL_GPIO_Init+0x226>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a51      	ldr	r2, [pc, #324]	@ (8001460 <HAL_GPIO_Init+0x318>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d025      	beq.n	800136a <HAL_GPIO_Init+0x222>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a50      	ldr	r2, [pc, #320]	@ (8001464 <HAL_GPIO_Init+0x31c>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d01f      	beq.n	8001366 <HAL_GPIO_Init+0x21e>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4f      	ldr	r2, [pc, #316]	@ (8001468 <HAL_GPIO_Init+0x320>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d019      	beq.n	8001362 <HAL_GPIO_Init+0x21a>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4e      	ldr	r2, [pc, #312]	@ (800146c <HAL_GPIO_Init+0x324>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d013      	beq.n	800135e <HAL_GPIO_Init+0x216>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4d      	ldr	r2, [pc, #308]	@ (8001470 <HAL_GPIO_Init+0x328>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d00d      	beq.n	800135a <HAL_GPIO_Init+0x212>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4c      	ldr	r2, [pc, #304]	@ (8001474 <HAL_GPIO_Init+0x32c>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d007      	beq.n	8001356 <HAL_GPIO_Init+0x20e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4b      	ldr	r2, [pc, #300]	@ (8001478 <HAL_GPIO_Init+0x330>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d101      	bne.n	8001352 <HAL_GPIO_Init+0x20a>
 800134e:	2307      	movs	r3, #7
 8001350:	e00e      	b.n	8001370 <HAL_GPIO_Init+0x228>
 8001352:	2308      	movs	r3, #8
 8001354:	e00c      	b.n	8001370 <HAL_GPIO_Init+0x228>
 8001356:	2306      	movs	r3, #6
 8001358:	e00a      	b.n	8001370 <HAL_GPIO_Init+0x228>
 800135a:	2305      	movs	r3, #5
 800135c:	e008      	b.n	8001370 <HAL_GPIO_Init+0x228>
 800135e:	2304      	movs	r3, #4
 8001360:	e006      	b.n	8001370 <HAL_GPIO_Init+0x228>
 8001362:	2303      	movs	r3, #3
 8001364:	e004      	b.n	8001370 <HAL_GPIO_Init+0x228>
 8001366:	2302      	movs	r3, #2
 8001368:	e002      	b.n	8001370 <HAL_GPIO_Init+0x228>
 800136a:	2301      	movs	r3, #1
 800136c:	e000      	b.n	8001370 <HAL_GPIO_Init+0x228>
 800136e:	2300      	movs	r3, #0
 8001370:	69fa      	ldr	r2, [r7, #28]
 8001372:	f002 0203 	and.w	r2, r2, #3
 8001376:	0092      	lsls	r2, r2, #2
 8001378:	4093      	lsls	r3, r2
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001380:	4935      	ldr	r1, [pc, #212]	@ (8001458 <HAL_GPIO_Init+0x310>)
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	089b      	lsrs	r3, r3, #2
 8001386:	3302      	adds	r3, #2
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800138e:	4b3b      	ldr	r3, [pc, #236]	@ (800147c <HAL_GPIO_Init+0x334>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	43db      	mvns	r3, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4013      	ands	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013b2:	4a32      	ldr	r2, [pc, #200]	@ (800147c <HAL_GPIO_Init+0x334>)
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013b8:	4b30      	ldr	r3, [pc, #192]	@ (800147c <HAL_GPIO_Init+0x334>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d003      	beq.n	80013dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013dc:	4a27      	ldr	r2, [pc, #156]	@ (800147c <HAL_GPIO_Init+0x334>)
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013e2:	4b26      	ldr	r3, [pc, #152]	@ (800147c <HAL_GPIO_Init+0x334>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001406:	4a1d      	ldr	r2, [pc, #116]	@ (800147c <HAL_GPIO_Init+0x334>)
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800140c:	4b1b      	ldr	r3, [pc, #108]	@ (800147c <HAL_GPIO_Init+0x334>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001430:	4a12      	ldr	r2, [pc, #72]	@ (800147c <HAL_GPIO_Init+0x334>)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3301      	adds	r3, #1
 800143a:	61fb      	str	r3, [r7, #28]
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	2b0f      	cmp	r3, #15
 8001440:	f67f ae90 	bls.w	8001164 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001444:	bf00      	nop
 8001446:	bf00      	nop
 8001448:	3724      	adds	r7, #36	@ 0x24
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40023800 	.word	0x40023800
 8001458:	40013800 	.word	0x40013800
 800145c:	40020000 	.word	0x40020000
 8001460:	40020400 	.word	0x40020400
 8001464:	40020800 	.word	0x40020800
 8001468:	40020c00 	.word	0x40020c00
 800146c:	40021000 	.word	0x40021000
 8001470:	40021400 	.word	0x40021400
 8001474:	40021800 	.word	0x40021800
 8001478:	40021c00 	.word	0x40021c00
 800147c:	40013c00 	.word	0x40013c00

08001480 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	460b      	mov	r3, r1
 800148a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691a      	ldr	r2, [r3, #16]
 8001490:	887b      	ldrh	r3, [r7, #2]
 8001492:	4013      	ands	r3, r2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001498:	2301      	movs	r3, #1
 800149a:	73fb      	strb	r3, [r7, #15]
 800149c:	e001      	b.n	80014a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800149e:	2300      	movs	r3, #0
 80014a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
 80014bc:	4613      	mov	r3, r2
 80014be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014c0:	787b      	ldrb	r3, [r7, #1]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d003      	beq.n	80014ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014c6:	887a      	ldrh	r2, [r7, #2]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014cc:	e003      	b.n	80014d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014ce:	887b      	ldrh	r3, [r7, #2]
 80014d0:	041a      	lsls	r2, r3, #16
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	619a      	str	r2, [r3, #24]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b085      	sub	sp, #20
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
 80014ea:	460b      	mov	r3, r1
 80014ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014f4:	887a      	ldrh	r2, [r7, #2]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4013      	ands	r3, r2
 80014fa:	041a      	lsls	r2, r3, #16
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	43d9      	mvns	r1, r3
 8001500:	887b      	ldrh	r3, [r7, #2]
 8001502:	400b      	ands	r3, r1
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	619a      	str	r2, [r3, #24]
}
 800150a:	bf00      	nop
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e267      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d075      	beq.n	8001622 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001536:	4b88      	ldr	r3, [pc, #544]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b04      	cmp	r3, #4
 8001540:	d00c      	beq.n	800155c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001542:	4b85      	ldr	r3, [pc, #532]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800154a:	2b08      	cmp	r3, #8
 800154c:	d112      	bne.n	8001574 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800154e:	4b82      	ldr	r3, [pc, #520]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001556:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800155a:	d10b      	bne.n	8001574 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155c:	4b7e      	ldr	r3, [pc, #504]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d05b      	beq.n	8001620 <HAL_RCC_OscConfig+0x108>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d157      	bne.n	8001620 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e242      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800157c:	d106      	bne.n	800158c <HAL_RCC_OscConfig+0x74>
 800157e:	4b76      	ldr	r3, [pc, #472]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a75      	ldr	r2, [pc, #468]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e01d      	b.n	80015c8 <HAL_RCC_OscConfig+0xb0>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001594:	d10c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x98>
 8001596:	4b70      	ldr	r3, [pc, #448]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a6f      	ldr	r2, [pc, #444]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 800159c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	4b6d      	ldr	r3, [pc, #436]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a6c      	ldr	r2, [pc, #432]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	e00b      	b.n	80015c8 <HAL_RCC_OscConfig+0xb0>
 80015b0:	4b69      	ldr	r3, [pc, #420]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a68      	ldr	r2, [pc, #416]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	4b66      	ldr	r3, [pc, #408]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a65      	ldr	r2, [pc, #404]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d013      	beq.n	80015f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7ff fca8 	bl	8000f24 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d8:	f7ff fca4 	bl	8000f24 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b64      	cmp	r3, #100	@ 0x64
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e207      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f0      	beq.n	80015d8 <HAL_RCC_OscConfig+0xc0>
 80015f6:	e014      	b.n	8001622 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff fc94 	bl	8000f24 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fc90 	bl	8000f24 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	@ 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e1f3      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001612:	4b51      	ldr	r3, [pc, #324]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0xe8>
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d063      	beq.n	80016f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800162e:	4b4a      	ldr	r3, [pc, #296]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00b      	beq.n	8001652 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800163a:	4b47      	ldr	r3, [pc, #284]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001642:	2b08      	cmp	r3, #8
 8001644:	d11c      	bne.n	8001680 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001646:	4b44      	ldr	r3, [pc, #272]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d116      	bne.n	8001680 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001652:	4b41      	ldr	r3, [pc, #260]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d005      	beq.n	800166a <HAL_RCC_OscConfig+0x152>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d001      	beq.n	800166a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e1c7      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166a:	4b3b      	ldr	r3, [pc, #236]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	4937      	ldr	r1, [pc, #220]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 800167a:	4313      	orrs	r3, r2
 800167c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	e03a      	b.n	80016f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d020      	beq.n	80016ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001688:	4b34      	ldr	r3, [pc, #208]	@ (800175c <HAL_RCC_OscConfig+0x244>)
 800168a:	2201      	movs	r2, #1
 800168c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168e:	f7ff fc49 	bl	8000f24 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001696:	f7ff fc45 	bl	8000f24 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e1a8      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0f0      	beq.n	8001696 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b4:	4b28      	ldr	r3, [pc, #160]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	4925      	ldr	r1, [pc, #148]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	600b      	str	r3, [r1, #0]
 80016c8:	e015      	b.n	80016f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ca:	4b24      	ldr	r3, [pc, #144]	@ (800175c <HAL_RCC_OscConfig+0x244>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d0:	f7ff fc28 	bl	8000f24 <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016d8:	f7ff fc24 	bl	8000f24 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e187      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f0      	bne.n	80016d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0308 	and.w	r3, r3, #8
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d036      	beq.n	8001770 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d016      	beq.n	8001738 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <HAL_RCC_OscConfig+0x248>)
 800170c:	2201      	movs	r2, #1
 800170e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001710:	f7ff fc08 	bl	8000f24 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001718:	f7ff fc04 	bl	8000f24 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e167      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172a:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <HAL_RCC_OscConfig+0x240>)
 800172c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0f0      	beq.n	8001718 <HAL_RCC_OscConfig+0x200>
 8001736:	e01b      	b.n	8001770 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <HAL_RCC_OscConfig+0x248>)
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173e:	f7ff fbf1 	bl	8000f24 <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001744:	e00e      	b.n	8001764 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001746:	f7ff fbed 	bl	8000f24 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d907      	bls.n	8001764 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e150      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
 8001758:	40023800 	.word	0x40023800
 800175c:	42470000 	.word	0x42470000
 8001760:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001764:	4b88      	ldr	r3, [pc, #544]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001766:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1ea      	bne.n	8001746 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	2b00      	cmp	r3, #0
 800177a:	f000 8097 	beq.w	80018ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800177e:	2300      	movs	r3, #0
 8001780:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001782:	4b81      	ldr	r3, [pc, #516]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10f      	bne.n	80017ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	4b7d      	ldr	r3, [pc, #500]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001796:	4a7c      	ldr	r2, [pc, #496]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800179c:	6413      	str	r3, [r2, #64]	@ 0x40
 800179e:	4b7a      	ldr	r3, [pc, #488]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017aa:	2301      	movs	r3, #1
 80017ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ae:	4b77      	ldr	r3, [pc, #476]	@ (800198c <HAL_RCC_OscConfig+0x474>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d118      	bne.n	80017ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ba:	4b74      	ldr	r3, [pc, #464]	@ (800198c <HAL_RCC_OscConfig+0x474>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a73      	ldr	r2, [pc, #460]	@ (800198c <HAL_RCC_OscConfig+0x474>)
 80017c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017c6:	f7ff fbad 	bl	8000f24 <HAL_GetTick>
 80017ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017cc:	e008      	b.n	80017e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017ce:	f7ff fba9 	bl	8000f24 <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e10c      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e0:	4b6a      	ldr	r3, [pc, #424]	@ (800198c <HAL_RCC_OscConfig+0x474>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f0      	beq.n	80017ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d106      	bne.n	8001802 <HAL_RCC_OscConfig+0x2ea>
 80017f4:	4b64      	ldr	r3, [pc, #400]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80017f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f8:	4a63      	ldr	r2, [pc, #396]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001800:	e01c      	b.n	800183c <HAL_RCC_OscConfig+0x324>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	2b05      	cmp	r3, #5
 8001808:	d10c      	bne.n	8001824 <HAL_RCC_OscConfig+0x30c>
 800180a:	4b5f      	ldr	r3, [pc, #380]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 800180c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800180e:	4a5e      	ldr	r2, [pc, #376]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001810:	f043 0304 	orr.w	r3, r3, #4
 8001814:	6713      	str	r3, [r2, #112]	@ 0x70
 8001816:	4b5c      	ldr	r3, [pc, #368]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800181a:	4a5b      	ldr	r2, [pc, #364]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6713      	str	r3, [r2, #112]	@ 0x70
 8001822:	e00b      	b.n	800183c <HAL_RCC_OscConfig+0x324>
 8001824:	4b58      	ldr	r3, [pc, #352]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001828:	4a57      	ldr	r2, [pc, #348]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 800182a:	f023 0301 	bic.w	r3, r3, #1
 800182e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001830:	4b55      	ldr	r3, [pc, #340]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001834:	4a54      	ldr	r2, [pc, #336]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001836:	f023 0304 	bic.w	r3, r3, #4
 800183a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d015      	beq.n	8001870 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001844:	f7ff fb6e 	bl	8000f24 <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800184a:	e00a      	b.n	8001862 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800184c:	f7ff fb6a 	bl	8000f24 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800185a:	4293      	cmp	r3, r2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e0cb      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001862:	4b49      	ldr	r3, [pc, #292]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0ee      	beq.n	800184c <HAL_RCC_OscConfig+0x334>
 800186e:	e014      	b.n	800189a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001870:	f7ff fb58 	bl	8000f24 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001876:	e00a      	b.n	800188e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001878:	f7ff fb54 	bl	8000f24 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001886:	4293      	cmp	r3, r2
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e0b5      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800188e:	4b3e      	ldr	r3, [pc, #248]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1ee      	bne.n	8001878 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800189a:	7dfb      	ldrb	r3, [r7, #23]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d105      	bne.n	80018ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018a0:	4b39      	ldr	r3, [pc, #228]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80018a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a4:	4a38      	ldr	r2, [pc, #224]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80018a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	f000 80a1 	beq.w	80019f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018b6:	4b34      	ldr	r3, [pc, #208]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b08      	cmp	r3, #8
 80018c0:	d05c      	beq.n	800197c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d141      	bne.n	800194e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ca:	4b31      	ldr	r3, [pc, #196]	@ (8001990 <HAL_RCC_OscConfig+0x478>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d0:	f7ff fb28 	bl	8000f24 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff fb24 	bl	8000f24 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e087      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ea:	4b27      	ldr	r3, [pc, #156]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	69da      	ldr	r2, [r3, #28]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	431a      	orrs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001904:	019b      	lsls	r3, r3, #6
 8001906:	431a      	orrs	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190c:	085b      	lsrs	r3, r3, #1
 800190e:	3b01      	subs	r3, #1
 8001910:	041b      	lsls	r3, r3, #16
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001918:	061b      	lsls	r3, r3, #24
 800191a:	491b      	ldr	r1, [pc, #108]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 800191c:	4313      	orrs	r3, r2
 800191e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001920:	4b1b      	ldr	r3, [pc, #108]	@ (8001990 <HAL_RCC_OscConfig+0x478>)
 8001922:	2201      	movs	r2, #1
 8001924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001926:	f7ff fafd 	bl	8000f24 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192c:	e008      	b.n	8001940 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800192e:	f7ff faf9 	bl	8000f24 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e05c      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0f0      	beq.n	800192e <HAL_RCC_OscConfig+0x416>
 800194c:	e054      	b.n	80019f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <HAL_RCC_OscConfig+0x478>)
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff fae6 	bl	8000f24 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800195c:	f7ff fae2 	bl	8000f24 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e045      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800196e:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_RCC_OscConfig+0x470>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0x444>
 800197a:	e03d      	b.n	80019f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d107      	bne.n	8001994 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e038      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
 8001988:	40023800 	.word	0x40023800
 800198c:	40007000 	.word	0x40007000
 8001990:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001994:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d028      	beq.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d121      	bne.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d11a      	bne.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80019c4:	4013      	ands	r3, r2
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80019ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d111      	bne.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019da:	085b      	lsrs	r3, r3, #1
 80019dc:	3b01      	subs	r3, #1
 80019de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d107      	bne.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d001      	beq.n	80019f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e000      	b.n	80019fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40023800 	.word	0x40023800

08001a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0cc      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b68      	ldr	r3, [pc, #416]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d90c      	bls.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b65      	ldr	r3, [pc, #404]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a32:	4b63      	ldr	r3, [pc, #396]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d001      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e0b8      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d020      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a5c:	4b59      	ldr	r3, [pc, #356]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4a58      	ldr	r2, [pc, #352]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a74:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a52      	ldr	r2, [pc, #328]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a80:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	494d      	ldr	r1, [pc, #308]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d044      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d107      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa6:	4b47      	ldr	r3, [pc, #284]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d119      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e07f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d107      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e06f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e067      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ae6:	4b37      	ldr	r3, [pc, #220]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 0203 	bic.w	r2, r3, #3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4934      	ldr	r1, [pc, #208]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001af8:	f7ff fa14 	bl	8000f24 <HAL_GetTick>
 8001afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b00:	f7ff fa10 	bl	8000f24 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e04f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 020c 	and.w	r2, r3, #12
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d1eb      	bne.n	8001b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b28:	4b25      	ldr	r3, [pc, #148]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d20c      	bcs.n	8001b50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b36:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3e:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e032      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b5c:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4916      	ldr	r1, [pc, #88]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d009      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b7a:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	490e      	ldr	r1, [pc, #56]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b8e:	f000 f821 	bl	8001bd4 <HAL_RCC_GetSysClockFreq>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	490a      	ldr	r1, [pc, #40]	@ (8001bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba0:	5ccb      	ldrb	r3, [r1, r3]
 8001ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba6:	4a09      	ldr	r2, [pc, #36]	@ (8001bcc <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe ff84 	bl	8000abc <HAL_InitTick>

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	080071a0 	.word	0x080071a0
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	20000004 	.word	0x20000004

08001bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bd8:	b090      	sub	sp, #64	@ 0x40
 8001bda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bec:	4b59      	ldr	r3, [pc, #356]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 030c 	and.w	r3, r3, #12
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d00d      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0x40>
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	f200 80a1 	bhi.w	8001d40 <HAL_RCC_GetSysClockFreq+0x16c>
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d002      	beq.n	8001c08 <HAL_RCC_GetSysClockFreq+0x34>
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d003      	beq.n	8001c0e <HAL_RCC_GetSysClockFreq+0x3a>
 8001c06:	e09b      	b.n	8001d40 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c08:	4b53      	ldr	r3, [pc, #332]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c0c:	e09b      	b.n	8001d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c0e:	4b53      	ldr	r3, [pc, #332]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8001c10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c12:	e098      	b.n	8001d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c14:	4b4f      	ldr	r3, [pc, #316]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d028      	beq.n	8001c7c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2a:	4b4a      	ldr	r3, [pc, #296]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	099b      	lsrs	r3, r3, #6
 8001c30:	2200      	movs	r2, #0
 8001c32:	623b      	str	r3, [r7, #32]
 8001c34:	627a      	str	r2, [r7, #36]	@ 0x24
 8001c36:	6a3b      	ldr	r3, [r7, #32]
 8001c38:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4b47      	ldr	r3, [pc, #284]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8001c40:	fb03 f201 	mul.w	r2, r3, r1
 8001c44:	2300      	movs	r3, #0
 8001c46:	fb00 f303 	mul.w	r3, r0, r3
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4a43      	ldr	r2, [pc, #268]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8001c4e:	fba0 1202 	umull	r1, r2, r0, r2
 8001c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c54:	460a      	mov	r2, r1
 8001c56:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c5a:	4413      	add	r3, r2
 8001c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c60:	2200      	movs	r2, #0
 8001c62:	61bb      	str	r3, [r7, #24]
 8001c64:	61fa      	str	r2, [r7, #28]
 8001c66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c6a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001c6e:	f7fe faff 	bl	8000270 <__aeabi_uldivmod>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4613      	mov	r3, r2
 8001c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c7a:	e053      	b.n	8001d24 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c7c:	4b35      	ldr	r3, [pc, #212]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	099b      	lsrs	r3, r3, #6
 8001c82:	2200      	movs	r2, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	617a      	str	r2, [r7, #20]
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c8e:	f04f 0b00 	mov.w	fp, #0
 8001c92:	4652      	mov	r2, sl
 8001c94:	465b      	mov	r3, fp
 8001c96:	f04f 0000 	mov.w	r0, #0
 8001c9a:	f04f 0100 	mov.w	r1, #0
 8001c9e:	0159      	lsls	r1, r3, #5
 8001ca0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ca4:	0150      	lsls	r0, r2, #5
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	ebb2 080a 	subs.w	r8, r2, sl
 8001cae:	eb63 090b 	sbc.w	r9, r3, fp
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	f04f 0300 	mov.w	r3, #0
 8001cba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001cbe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001cc2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001cc6:	ebb2 0408 	subs.w	r4, r2, r8
 8001cca:	eb63 0509 	sbc.w	r5, r3, r9
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	00eb      	lsls	r3, r5, #3
 8001cd8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cdc:	00e2      	lsls	r2, r4, #3
 8001cde:	4614      	mov	r4, r2
 8001ce0:	461d      	mov	r5, r3
 8001ce2:	eb14 030a 	adds.w	r3, r4, sl
 8001ce6:	603b      	str	r3, [r7, #0]
 8001ce8:	eb45 030b 	adc.w	r3, r5, fp
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cfa:	4629      	mov	r1, r5
 8001cfc:	028b      	lsls	r3, r1, #10
 8001cfe:	4621      	mov	r1, r4
 8001d00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d04:	4621      	mov	r1, r4
 8001d06:	028a      	lsls	r2, r1, #10
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	60fa      	str	r2, [r7, #12]
 8001d14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d18:	f7fe faaa 	bl	8000270 <__aeabi_uldivmod>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4613      	mov	r3, r2
 8001d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d24:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	0c1b      	lsrs	r3, r3, #16
 8001d2a:	f003 0303 	and.w	r3, r3, #3
 8001d2e:	3301      	adds	r3, #1
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001d34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d3e:	e002      	b.n	8001d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d40:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3740      	adds	r7, #64	@ 0x40
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d52:	bf00      	nop
 8001d54:	40023800 	.word	0x40023800
 8001d58:	00f42400 	.word	0x00f42400
 8001d5c:	017d7840 	.word	0x017d7840

08001d60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d64:	4b03      	ldr	r3, [pc, #12]	@ (8001d74 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20000000 	.word	0x20000000

08001d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d7c:	f7ff fff0 	bl	8001d60 <HAL_RCC_GetHCLKFreq>
 8001d80:	4602      	mov	r2, r0
 8001d82:	4b05      	ldr	r3, [pc, #20]	@ (8001d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	0a9b      	lsrs	r3, r3, #10
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	4903      	ldr	r1, [pc, #12]	@ (8001d9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d8e:	5ccb      	ldrb	r3, [r1, r3]
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	080071b0 	.word	0x080071b0

08001da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001da4:	f7ff ffdc 	bl	8001d60 <HAL_RCC_GetHCLKFreq>
 8001da8:	4602      	mov	r2, r0
 8001daa:	4b05      	ldr	r3, [pc, #20]	@ (8001dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	0b5b      	lsrs	r3, r3, #13
 8001db0:	f003 0307 	and.w	r3, r3, #7
 8001db4:	4903      	ldr	r1, [pc, #12]	@ (8001dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001db6:	5ccb      	ldrb	r3, [r1, r3]
 8001db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	080071b0 	.word	0x080071b0

08001dc8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	220f      	movs	r2, #15
 8001dd6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dd8:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 0203 	and.w	r2, r3, #3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001df0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001dfc:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_RCC_GetClockConfig+0x5c>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	08db      	lsrs	r3, r3, #3
 8001e02:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e0a:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <HAL_RCC_GetClockConfig+0x60>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0207 	and.w	r2, r3, #7
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	601a      	str	r2, [r3, #0]
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40023c00 	.word	0x40023c00

08001e2c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d105      	bne.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d035      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e54:	4b62      	ldr	r3, [pc, #392]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e5a:	f7ff f863 	bl	8000f24 <HAL_GetTick>
 8001e5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e60:	e008      	b.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001e62:	f7ff f85f 	bl	8000f24 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e0b0      	b.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e74:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1f0      	bne.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	019a      	lsls	r2, r3, #6
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	071b      	lsls	r3, r3, #28
 8001e8c:	4955      	ldr	r1, [pc, #340]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001e94:	4b52      	ldr	r3, [pc, #328]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e9a:	f7ff f843 	bl	8000f24 <HAL_GetTick>
 8001e9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001ea2:	f7ff f83f 	bl	8000f24 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e090      	b.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 8083 	beq.w	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	4b44      	ldr	r3, [pc, #272]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	4a43      	ldr	r2, [pc, #268]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ede:	4b41      	ldr	r3, [pc, #260]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001eea:	4b3f      	ldr	r3, [pc, #252]	@ (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a3e      	ldr	r2, [pc, #248]	@ (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ef4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ef6:	f7ff f815 	bl	8000f24 <HAL_GetTick>
 8001efa:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001efc:	e008      	b.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efe:	f7ff f811 	bl	8000f24 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e062      	b.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001f10:	4b35      	ldr	r3, [pc, #212]	@ (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f0      	beq.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f1c:	4b31      	ldr	r3, [pc, #196]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f24:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d02f      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d028      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f3a:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f42:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f44:	4b29      	ldr	r3, [pc, #164]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f4a:	4b28      	ldr	r3, [pc, #160]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001f50:	4a24      	ldr	r2, [pc, #144]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f56:	4b23      	ldr	r3, [pc, #140]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d114      	bne.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001f62:	f7fe ffdf 	bl	8000f24 <HAL_GetTick>
 8001f66:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7fe ffdb 	bl	8000f24 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e02a      	b.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f80:	4b18      	ldr	r3, [pc, #96]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0ee      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f98:	d10d      	bne.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001f9a:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001faa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fae:	490d      	ldr	r1, [pc, #52]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	608b      	str	r3, [r1, #8]
 8001fb4:	e005      	b.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fbc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001fc0:	6093      	str	r3, [r2, #8]
 8001fc2:	4b08      	ldr	r3, [pc, #32]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fc4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fce:	4905      	ldr	r1, [pc, #20]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	42470068 	.word	0x42470068
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	42470e40 	.word	0x42470e40

08001ff0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e073      	b.n	80020ea <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	7f5b      	ldrb	r3, [r3, #29]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	d105      	bne.n	8002018 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7fe fcf4 	bl	8000a00 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2202      	movs	r2, #2
 800201c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f003 0310 	and.w	r3, r3, #16
 8002028:	2b10      	cmp	r3, #16
 800202a:	d055      	beq.n	80020d8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	22ca      	movs	r2, #202	@ 0xca
 8002032:	625a      	str	r2, [r3, #36]	@ 0x24
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2253      	movs	r2, #83	@ 0x53
 800203a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f000 f99d 	bl	800237c <RTC_EnterInitMode>
 8002042:	4603      	mov	r3, r0
 8002044:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d12c      	bne.n	80020a6 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800205a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800205e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6899      	ldr	r1, [r3, #8]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	430a      	orrs	r2, r1
 800207c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	68d2      	ldr	r2, [r2, #12]
 8002086:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6919      	ldr	r1, [r3, #16]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	041a      	lsls	r2, r3, #16
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f9a4 	bl	80023ea <RTC_ExitInitMode>
 80020a2:	4603      	mov	r3, r0
 80020a4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80020a6:	7bfb      	ldrb	r3, [r7, #15]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d110      	bne.n	80020ce <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020ba:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699a      	ldr	r2, [r3, #24]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	22ff      	movs	r2, #255	@ 0xff
 80020d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80020d6:	e001      	b.n	80020dc <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d102      	bne.n	80020e8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80020f2:	b590      	push	{r4, r7, lr}
 80020f4:	b087      	sub	sp, #28
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	7f1b      	ldrb	r3, [r3, #28]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d101      	bne.n	800210e <HAL_RTC_SetTime+0x1c>
 800210a:	2302      	movs	r3, #2
 800210c:	e087      	b.n	800221e <HAL_RTC_SetTime+0x12c>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2201      	movs	r2, #1
 8002112:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2202      	movs	r2, #2
 8002118:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d126      	bne.n	800216e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800212a:	2b00      	cmp	r3, #0
 800212c:	d102      	bne.n	8002134 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	2200      	movs	r2, #0
 8002132:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4618      	mov	r0, r3
 800213a:	f000 f97b 	bl	8002434 <RTC_ByteToBcd2>
 800213e:	4603      	mov	r3, r0
 8002140:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	785b      	ldrb	r3, [r3, #1]
 8002146:	4618      	mov	r0, r3
 8002148:	f000 f974 	bl	8002434 <RTC_ByteToBcd2>
 800214c:	4603      	mov	r3, r0
 800214e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002150:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	789b      	ldrb	r3, [r3, #2]
 8002156:	4618      	mov	r0, r3
 8002158:	f000 f96c 	bl	8002434 <RTC_ByteToBcd2>
 800215c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800215e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	78db      	ldrb	r3, [r3, #3]
 8002166:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002168:	4313      	orrs	r3, r2
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	e018      	b.n	80021a0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2200      	movs	r2, #0
 8002180:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	785b      	ldrb	r3, [r3, #1]
 800218c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800218e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002190:	68ba      	ldr	r2, [r7, #8]
 8002192:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002194:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	78db      	ldrb	r3, [r3, #3]
 800219a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800219c:	4313      	orrs	r3, r2
 800219e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	22ca      	movs	r2, #202	@ 0xca
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2253      	movs	r2, #83	@ 0x53
 80021ae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	f000 f8e3 	bl	800237c <RTC_EnterInitMode>
 80021b6:	4603      	mov	r3, r0
 80021b8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80021ba:	7cfb      	ldrb	r3, [r7, #19]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d120      	bne.n	8002202 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80021ca:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80021ce:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021de:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6899      	ldr	r1, [r3, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	431a      	orrs	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f8f6 	bl	80023ea <RTC_ExitInitMode>
 80021fe:	4603      	mov	r3, r0
 8002200:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002202:	7cfb      	ldrb	r3, [r7, #19]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d102      	bne.n	800220e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2201      	movs	r2, #1
 800220c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	22ff      	movs	r2, #255	@ 0xff
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	771a      	strb	r2, [r3, #28]

  return status;
 800221c:	7cfb      	ldrb	r3, [r7, #19]
}
 800221e:	4618      	mov	r0, r3
 8002220:	371c      	adds	r7, #28
 8002222:	46bd      	mov	sp, r7
 8002224:	bd90      	pop	{r4, r7, pc}

08002226 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002226:	b590      	push	{r4, r7, lr}
 8002228:	b087      	sub	sp, #28
 800222a:	af00      	add	r7, sp, #0
 800222c:	60f8      	str	r0, [r7, #12]
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	7f1b      	ldrb	r3, [r3, #28]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d101      	bne.n	8002242 <HAL_RTC_SetDate+0x1c>
 800223e:	2302      	movs	r3, #2
 8002240:	e071      	b.n	8002326 <HAL_RTC_SetDate+0x100>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2201      	movs	r2, #1
 8002246:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2202      	movs	r2, #2
 800224c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10e      	bne.n	8002272 <HAL_RTC_SetDate+0x4c>
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	785b      	ldrb	r3, [r3, #1]
 8002258:	f003 0310 	and.w	r3, r3, #16
 800225c:	2b00      	cmp	r3, #0
 800225e:	d008      	beq.n	8002272 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	785b      	ldrb	r3, [r3, #1]
 8002264:	f023 0310 	bic.w	r3, r3, #16
 8002268:	b2db      	uxtb	r3, r3
 800226a:	330a      	adds	r3, #10
 800226c:	b2da      	uxtb	r2, r3
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d11c      	bne.n	80022b2 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	78db      	ldrb	r3, [r3, #3]
 800227c:	4618      	mov	r0, r3
 800227e:	f000 f8d9 	bl	8002434 <RTC_ByteToBcd2>
 8002282:	4603      	mov	r3, r0
 8002284:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	785b      	ldrb	r3, [r3, #1]
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f8d2 	bl	8002434 <RTC_ByteToBcd2>
 8002290:	4603      	mov	r3, r0
 8002292:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002294:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	789b      	ldrb	r3, [r3, #2]
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f8ca 	bl	8002434 <RTC_ByteToBcd2>
 80022a0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80022a2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80022ac:	4313      	orrs	r3, r2
 80022ae:	617b      	str	r3, [r7, #20]
 80022b0:	e00e      	b.n	80022d0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	78db      	ldrb	r3, [r3, #3]
 80022b6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	785b      	ldrb	r3, [r3, #1]
 80022bc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80022be:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80022c4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80022cc:	4313      	orrs	r3, r2
 80022ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	22ca      	movs	r2, #202	@ 0xca
 80022d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2253      	movs	r2, #83	@ 0x53
 80022de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 f84b 	bl	800237c <RTC_EnterInitMode>
 80022e6:	4603      	mov	r3, r0
 80022e8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80022ea:	7cfb      	ldrb	r3, [r7, #19]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10c      	bne.n	800230a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80022fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80022fe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 f872 	bl	80023ea <RTC_ExitInitMode>
 8002306:	4603      	mov	r3, r0
 8002308:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800230a:	7cfb      	ldrb	r3, [r7, #19]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d102      	bne.n	8002316 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2201      	movs	r2, #1
 8002314:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	22ff      	movs	r2, #255	@ 0xff
 800231c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	771a      	strb	r2, [r3, #28]

  return status;
 8002324:	7cfb      	ldrb	r3, [r7, #19]
}
 8002326:	4618      	mov	r0, r3
 8002328:	371c      	adds	r7, #28
 800232a:	46bd      	mov	sp, r7
 800232c:	bd90      	pop	{r4, r7, pc}
	...

08002330 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a0d      	ldr	r2, [pc, #52]	@ (8002378 <HAL_RTC_WaitForSynchro+0x48>)
 8002342:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002344:	f7fe fdee 	bl	8000f24 <HAL_GetTick>
 8002348:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800234a:	e009      	b.n	8002360 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800234c:	f7fe fdea 	bl	8000f24 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800235a:	d901      	bls.n	8002360 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e007      	b.n	8002370 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f003 0320 	and.w	r3, r3, #32
 800236a:	2b00      	cmp	r3, #0
 800236c:	d0ee      	beq.n	800234c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	00017f5f 	.word	0x00017f5f

0800237c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002396:	2b00      	cmp	r3, #0
 8002398:	d122      	bne.n	80023e0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68da      	ldr	r2, [r3, #12]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023a8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80023aa:	f7fe fdbb 	bl	8000f24 <HAL_GetTick>
 80023ae:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80023b0:	e00c      	b.n	80023cc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80023b2:	f7fe fdb7 	bl	8000f24 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023c0:	d904      	bls.n	80023cc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2204      	movs	r2, #4
 80023c6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d102      	bne.n	80023e0 <RTC_EnterInitMode+0x64>
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d1e8      	bne.n	80023b2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68da      	ldr	r2, [r3, #12]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002404:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 0320 	and.w	r3, r3, #32
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10a      	bne.n	800242a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ff8b 	bl	8002330 <HAL_RTC_WaitForSynchro>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d004      	beq.n	800242a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2204      	movs	r2, #4
 8002424:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800242a:	7bfb      	ldrb	r3, [r7, #15]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002442:	e005      	b.n	8002450 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	3301      	adds	r3, #1
 8002448:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	3b0a      	subs	r3, #10
 800244e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	2b09      	cmp	r3, #9
 8002454:	d8f6      	bhi.n	8002444 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	b2da      	uxtb	r2, r3
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	4313      	orrs	r3, r2
 8002462:	b2db      	uxtb	r3, r3
}
 8002464:	4618      	mov	r0, r3
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800247c:	4b5a      	ldr	r3, [pc, #360]	@ (80025e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a5a      	ldr	r2, [pc, #360]	@ (80025ec <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0adb      	lsrs	r3, r3, #11
 8002488:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800248c:	fb02 f303 	mul.w	r3, r2, r3
 8002490:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	7f1b      	ldrb	r3, [r3, #28]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d101      	bne.n	800249e <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 800249a:	2302      	movs	r3, #2
 800249c:	e09d      	b.n	80025da <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2201      	movs	r2, #1
 80024a2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2202      	movs	r2, #2
 80024a8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	22ca      	movs	r2, #202	@ 0xca
 80024b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2253      	movs	r2, #83	@ 0x53
 80024b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d018      	beq.n	80024fa <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10b      	bne.n	80024ec <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	22ff      	movs	r2, #255	@ 0xff
 80024da:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2203      	movs	r2, #3
 80024e0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e076      	b.n	80025da <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1e6      	bne.n	80024c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002508:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	b2da      	uxtb	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800251a:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800251c:	4b32      	ldr	r3, [pc, #200]	@ (80025e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a32      	ldr	r2, [pc, #200]	@ (80025ec <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002522:	fba2 2303 	umull	r2, r3, r2, r3
 8002526:	0adb      	lsrs	r3, r3, #11
 8002528:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800252c:	fb02 f303 	mul.w	r3, r2, r3
 8002530:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	3b01      	subs	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10b      	bne.n	8002556 <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	22ff      	movs	r2, #255	@ 0xff
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2203      	movs	r2, #3
 800254a:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e041      	b.n	80025da <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0e6      	beq.n	8002532 <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0207 	bic.w	r2, r2, #7
 8002572:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6899      	ldr	r1, [r3, #8]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	430a      	orrs	r2, r1
 8002582:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68ba      	ldr	r2, [r7, #8]
 800258a:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800258c:	4b18      	ldr	r3, [pc, #96]	@ (80025f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a17      	ldr	r2, [pc, #92]	@ (80025f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8002592:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002596:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8002598:	4b15      	ldr	r3, [pc, #84]	@ (80025f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	4a14      	ldr	r2, [pc, #80]	@ (80025f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800259e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025a2:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025b2:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80025c2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	22ff      	movs	r2, #255	@ 0xff
 80025ca:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2201      	movs	r2, #1
 80025d0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2200      	movs	r2, #0
 80025d6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000000 	.word	0x20000000
 80025ec:	10624dd3 	.word	0x10624dd3
 80025f0:	40013c00 	.word	0x40013c00

080025f4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80025fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 80025fe:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002602:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00b      	beq.n	800262a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	b2da      	uxtb	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002622:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7fd fff1 	bl	800060c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	775a      	strb	r2, [r3, #29]
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40013c00 	.word	0x40013c00

0800263c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e041      	b.n	80026d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d106      	bne.n	8002668 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f839 	bl	80026da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2202      	movs	r2, #2
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3304      	adds	r3, #4
 8002678:	4619      	mov	r1, r3
 800267a:	4610      	mov	r0, r2
 800267c:	f000 f9c0 	bl	8002a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b01      	cmp	r3, #1
 8002702:	d001      	beq.n	8002708 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e04e      	b.n	80027a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2202      	movs	r2, #2
 800270c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f042 0201 	orr.w	r2, r2, #1
 800271e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a23      	ldr	r2, [pc, #140]	@ (80027b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d022      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002732:	d01d      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1f      	ldr	r2, [pc, #124]	@ (80027b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d018      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a1e      	ldr	r2, [pc, #120]	@ (80027bc <HAL_TIM_Base_Start_IT+0xcc>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d013      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a1c      	ldr	r2, [pc, #112]	@ (80027c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00e      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a1b      	ldr	r2, [pc, #108]	@ (80027c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d009      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a19      	ldr	r2, [pc, #100]	@ (80027c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d004      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x80>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a18      	ldr	r2, [pc, #96]	@ (80027cc <HAL_TIM_Base_Start_IT+0xdc>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d111      	bne.n	8002794 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2b06      	cmp	r3, #6
 8002780:	d010      	beq.n	80027a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f042 0201 	orr.w	r2, r2, #1
 8002790:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002792:	e007      	b.n	80027a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f042 0201 	orr.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	40010000 	.word	0x40010000
 80027b8:	40000400 	.word	0x40000400
 80027bc:	40000800 	.word	0x40000800
 80027c0:	40000c00 	.word	0x40000c00
 80027c4:	40010400 	.word	0x40010400
 80027c8:	40014000 	.word	0x40014000
 80027cc:	40001800 	.word	0x40001800

080027d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d020      	beq.n	8002834 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d01b      	beq.n	8002834 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f06f 0202 	mvn.w	r2, #2
 8002804:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f8d2 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 8002820:	e005      	b.n	800282e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f8c4 	bl	80029b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f000 f8d5 	bl	80029d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	f003 0304 	and.w	r3, r3, #4
 800283a:	2b00      	cmp	r3, #0
 800283c:	d020      	beq.n	8002880 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d01b      	beq.n	8002880 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 0204 	mvn.w	r2, #4
 8002850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2202      	movs	r2, #2
 8002856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f8ac 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 800286c:	e005      	b.n	800287a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f89e 	bl	80029b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 f8af 	bl	80029d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d020      	beq.n	80028cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	2b00      	cmp	r3, #0
 8002892:	d01b      	beq.n	80028cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f06f 0208 	mvn.w	r2, #8
 800289c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2204      	movs	r2, #4
 80028a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f886 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 80028b8:	e005      	b.n	80028c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f878 	bl	80029b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f889 	bl	80029d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f003 0310 	and.w	r3, r3, #16
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d020      	beq.n	8002918 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f003 0310 	and.w	r3, r3, #16
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d01b      	beq.n	8002918 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f06f 0210 	mvn.w	r2, #16
 80028e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2208      	movs	r2, #8
 80028ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f860 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 8002904:	e005      	b.n	8002912 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f852 	bl	80029b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 f863 	bl	80029d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00c      	beq.n	800293c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b00      	cmp	r3, #0
 800292a:	d007      	beq.n	800293c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0201 	mvn.w	r2, #1
 8002934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7fd ffe6 	bl	8000908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00c      	beq.n	8002960 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800294c:	2b00      	cmp	r3, #0
 800294e:	d007      	beq.n	8002960 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f900 	bl	8002b60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00c      	beq.n	8002984 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800297c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f834 	bl	80029ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f003 0320 	and.w	r3, r3, #32
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00c      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f003 0320 	and.w	r3, r3, #32
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f06f 0220 	mvn.w	r2, #32
 80029a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f8d2 	bl	8002b4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a43      	ldr	r2, [pc, #268]	@ (8002b20 <TIM_Base_SetConfig+0x120>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <TIM_Base_SetConfig+0x40>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a1e:	d00f      	beq.n	8002a40 <TIM_Base_SetConfig+0x40>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a40      	ldr	r2, [pc, #256]	@ (8002b24 <TIM_Base_SetConfig+0x124>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d00b      	beq.n	8002a40 <TIM_Base_SetConfig+0x40>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b28 <TIM_Base_SetConfig+0x128>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d007      	beq.n	8002a40 <TIM_Base_SetConfig+0x40>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a3e      	ldr	r2, [pc, #248]	@ (8002b2c <TIM_Base_SetConfig+0x12c>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d003      	beq.n	8002a40 <TIM_Base_SetConfig+0x40>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a3d      	ldr	r2, [pc, #244]	@ (8002b30 <TIM_Base_SetConfig+0x130>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d108      	bne.n	8002a52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a32      	ldr	r2, [pc, #200]	@ (8002b20 <TIM_Base_SetConfig+0x120>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d02b      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a60:	d027      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a2f      	ldr	r2, [pc, #188]	@ (8002b24 <TIM_Base_SetConfig+0x124>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d023      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b28 <TIM_Base_SetConfig+0x128>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d01f      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a2d      	ldr	r2, [pc, #180]	@ (8002b2c <TIM_Base_SetConfig+0x12c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d01b      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002b30 <TIM_Base_SetConfig+0x130>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d017      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a2b      	ldr	r2, [pc, #172]	@ (8002b34 <TIM_Base_SetConfig+0x134>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d013      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a2a      	ldr	r2, [pc, #168]	@ (8002b38 <TIM_Base_SetConfig+0x138>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00f      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a29      	ldr	r2, [pc, #164]	@ (8002b3c <TIM_Base_SetConfig+0x13c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d00b      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a28      	ldr	r2, [pc, #160]	@ (8002b40 <TIM_Base_SetConfig+0x140>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a27      	ldr	r2, [pc, #156]	@ (8002b44 <TIM_Base_SetConfig+0x144>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d003      	beq.n	8002ab2 <TIM_Base_SetConfig+0xb2>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a26      	ldr	r2, [pc, #152]	@ (8002b48 <TIM_Base_SetConfig+0x148>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d108      	bne.n	8002ac4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a0e      	ldr	r2, [pc, #56]	@ (8002b20 <TIM_Base_SetConfig+0x120>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d003      	beq.n	8002af2 <TIM_Base_SetConfig+0xf2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a10      	ldr	r2, [pc, #64]	@ (8002b30 <TIM_Base_SetConfig+0x130>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d103      	bne.n	8002afa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	691a      	ldr	r2, [r3, #16]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f043 0204 	orr.w	r2, r3, #4
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	601a      	str	r2, [r3, #0]
}
 8002b12:	bf00      	nop
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40010000 	.word	0x40010000
 8002b24:	40000400 	.word	0x40000400
 8002b28:	40000800 	.word	0x40000800
 8002b2c:	40000c00 	.word	0x40000c00
 8002b30:	40010400 	.word	0x40010400
 8002b34:	40014000 	.word	0x40014000
 8002b38:	40014400 	.word	0x40014400
 8002b3c:	40014800 	.word	0x40014800
 8002b40:	40001800 	.word	0x40001800
 8002b44:	40001c00 	.word	0x40001c00
 8002b48:	40002000 	.word	0x40002000

08002b4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e042      	b.n	8002c0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d106      	bne.n	8002ba0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7fe f91a 	bl	8000dd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2224      	movs	r2, #36	@ 0x24
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002bb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f973 	bl	8002ea4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691a      	ldr	r2, [r3, #16]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	695a      	ldr	r2, [r3, #20]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002bec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08a      	sub	sp, #40	@ 0x28
 8002c18:	af02      	add	r7, sp, #8
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	603b      	str	r3, [r7, #0]
 8002c20:	4613      	mov	r3, r2
 8002c22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b20      	cmp	r3, #32
 8002c32:	d175      	bne.n	8002d20 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <HAL_UART_Transmit+0x2c>
 8002c3a:	88fb      	ldrh	r3, [r7, #6]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e06e      	b.n	8002d22 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2221      	movs	r2, #33	@ 0x21
 8002c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c52:	f7fe f967 	bl	8000f24 <HAL_GetTick>
 8002c56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	88fa      	ldrh	r2, [r7, #6]
 8002c5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	88fa      	ldrh	r2, [r7, #6]
 8002c62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c6c:	d108      	bne.n	8002c80 <HAL_UART_Transmit+0x6c>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d104      	bne.n	8002c80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c76:	2300      	movs	r3, #0
 8002c78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	61bb      	str	r3, [r7, #24]
 8002c7e:	e003      	b.n	8002c88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c84:	2300      	movs	r3, #0
 8002c86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c88:	e02e      	b.n	8002ce8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	2200      	movs	r2, #0
 8002c92:	2180      	movs	r1, #128	@ 0x80
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 f848 	bl	8002d2a <UART_WaitOnFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e03a      	b.n	8002d22 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10b      	bne.n	8002cca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	3302      	adds	r3, #2
 8002cc6:	61bb      	str	r3, [r7, #24]
 8002cc8:	e007      	b.n	8002cda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	781a      	ldrb	r2, [r3, #0]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1cb      	bne.n	8002c8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2140      	movs	r1, #64	@ 0x40
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f814 	bl	8002d2a <UART_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e006      	b.n	8002d22 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2220      	movs	r2, #32
 8002d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e000      	b.n	8002d22 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d20:	2302      	movs	r3, #2
  }
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3720      	adds	r7, #32
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b086      	sub	sp, #24
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	603b      	str	r3, [r7, #0]
 8002d36:	4613      	mov	r3, r2
 8002d38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d3a:	e03b      	b.n	8002db4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d3c:	6a3b      	ldr	r3, [r7, #32]
 8002d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d42:	d037      	beq.n	8002db4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d44:	f7fe f8ee 	bl	8000f24 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	6a3a      	ldr	r2, [r7, #32]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d302      	bcc.n	8002d5a <UART_WaitOnFlagUntilTimeout+0x30>
 8002d54:	6a3b      	ldr	r3, [r7, #32]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e03a      	b.n	8002dd4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d023      	beq.n	8002db4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b80      	cmp	r3, #128	@ 0x80
 8002d70:	d020      	beq.n	8002db4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b40      	cmp	r3, #64	@ 0x40
 8002d76:	d01d      	beq.n	8002db4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d116      	bne.n	8002db4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d86:	2300      	movs	r3, #0
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	617b      	str	r3, [r7, #20]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 f81d 	bl	8002ddc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2208      	movs	r2, #8
 8002da6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e00f      	b.n	8002dd4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	bf0c      	ite	eq
 8002dc4:	2301      	moveq	r3, #1
 8002dc6:	2300      	movne	r3, #0
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	461a      	mov	r2, r3
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d0b4      	beq.n	8002d3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b095      	sub	sp, #84	@ 0x54
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	330c      	adds	r3, #12
 8002dea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dee:	e853 3f00 	ldrex	r3, [r3]
 8002df2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	330c      	adds	r3, #12
 8002e02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e04:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e0c:	e841 2300 	strex	r3, r2, [r1]
 8002e10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e5      	bne.n	8002de4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	3314      	adds	r3, #20
 8002e1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	e853 3f00 	ldrex	r3, [r3]
 8002e26:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f023 0301 	bic.w	r3, r3, #1
 8002e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3314      	adds	r3, #20
 8002e36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e40:	e841 2300 	strex	r3, r2, [r1]
 8002e44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1e5      	bne.n	8002e18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d119      	bne.n	8002e88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	330c      	adds	r3, #12
 8002e5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	e853 3f00 	ldrex	r3, [r3]
 8002e62:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f023 0310 	bic.w	r3, r3, #16
 8002e6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	330c      	adds	r3, #12
 8002e72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e74:	61ba      	str	r2, [r7, #24]
 8002e76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e78:	6979      	ldr	r1, [r7, #20]
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	e841 2300 	strex	r3, r2, [r1]
 8002e80:	613b      	str	r3, [r7, #16]
   return(result);
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1e5      	bne.n	8002e54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e96:	bf00      	nop
 8002e98:	3754      	adds	r7, #84	@ 0x54
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
	...

08002ea4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea8:	b0c0      	sub	sp, #256	@ 0x100
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec0:	68d9      	ldr	r1, [r3, #12]
 8002ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	ea40 0301 	orr.w	r3, r0, r1
 8002ecc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002efc:	f021 010c 	bic.w	r1, r1, #12
 8002f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f0a:	430b      	orrs	r3, r1
 8002f0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1e:	6999      	ldr	r1, [r3, #24]
 8002f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	ea40 0301 	orr.w	r3, r0, r1
 8002f2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	4b8f      	ldr	r3, [pc, #572]	@ (8003170 <UART_SetConfig+0x2cc>)
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d005      	beq.n	8002f44 <UART_SetConfig+0xa0>
 8002f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	4b8d      	ldr	r3, [pc, #564]	@ (8003174 <UART_SetConfig+0x2d0>)
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d104      	bne.n	8002f4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f44:	f7fe ff2c 	bl	8001da0 <HAL_RCC_GetPCLK2Freq>
 8002f48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f4c:	e003      	b.n	8002f56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f4e:	f7fe ff13 	bl	8001d78 <HAL_RCC_GetPCLK1Freq>
 8002f52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f60:	f040 810c 	bne.w	800317c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f76:	4622      	mov	r2, r4
 8002f78:	462b      	mov	r3, r5
 8002f7a:	1891      	adds	r1, r2, r2
 8002f7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f7e:	415b      	adcs	r3, r3
 8002f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f86:	4621      	mov	r1, r4
 8002f88:	eb12 0801 	adds.w	r8, r2, r1
 8002f8c:	4629      	mov	r1, r5
 8002f8e:	eb43 0901 	adc.w	r9, r3, r1
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	f04f 0300 	mov.w	r3, #0
 8002f9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fa6:	4690      	mov	r8, r2
 8002fa8:	4699      	mov	r9, r3
 8002faa:	4623      	mov	r3, r4
 8002fac:	eb18 0303 	adds.w	r3, r8, r3
 8002fb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fb4:	462b      	mov	r3, r5
 8002fb6:	eb49 0303 	adc.w	r3, r9, r3
 8002fba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002fca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002fce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	18db      	adds	r3, r3, r3
 8002fd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fd8:	4613      	mov	r3, r2
 8002fda:	eb42 0303 	adc.w	r3, r2, r3
 8002fde:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fe0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002fe4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002fe8:	f7fd f942 	bl	8000270 <__aeabi_uldivmod>
 8002fec:	4602      	mov	r2, r0
 8002fee:	460b      	mov	r3, r1
 8002ff0:	4b61      	ldr	r3, [pc, #388]	@ (8003178 <UART_SetConfig+0x2d4>)
 8002ff2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	011c      	lsls	r4, r3, #4
 8002ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ffe:	2200      	movs	r2, #0
 8003000:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003004:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003008:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800300c:	4642      	mov	r2, r8
 800300e:	464b      	mov	r3, r9
 8003010:	1891      	adds	r1, r2, r2
 8003012:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003014:	415b      	adcs	r3, r3
 8003016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003018:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800301c:	4641      	mov	r1, r8
 800301e:	eb12 0a01 	adds.w	sl, r2, r1
 8003022:	4649      	mov	r1, r9
 8003024:	eb43 0b01 	adc.w	fp, r3, r1
 8003028:	f04f 0200 	mov.w	r2, #0
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003034:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003038:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800303c:	4692      	mov	sl, r2
 800303e:	469b      	mov	fp, r3
 8003040:	4643      	mov	r3, r8
 8003042:	eb1a 0303 	adds.w	r3, sl, r3
 8003046:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800304a:	464b      	mov	r3, r9
 800304c:	eb4b 0303 	adc.w	r3, fp, r3
 8003050:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003060:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003064:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003068:	460b      	mov	r3, r1
 800306a:	18db      	adds	r3, r3, r3
 800306c:	643b      	str	r3, [r7, #64]	@ 0x40
 800306e:	4613      	mov	r3, r2
 8003070:	eb42 0303 	adc.w	r3, r2, r3
 8003074:	647b      	str	r3, [r7, #68]	@ 0x44
 8003076:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800307a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800307e:	f7fd f8f7 	bl	8000270 <__aeabi_uldivmod>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4611      	mov	r1, r2
 8003088:	4b3b      	ldr	r3, [pc, #236]	@ (8003178 <UART_SetConfig+0x2d4>)
 800308a:	fba3 2301 	umull	r2, r3, r3, r1
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	2264      	movs	r2, #100	@ 0x64
 8003092:	fb02 f303 	mul.w	r3, r2, r3
 8003096:	1acb      	subs	r3, r1, r3
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800309e:	4b36      	ldr	r3, [pc, #216]	@ (8003178 <UART_SetConfig+0x2d4>)
 80030a0:	fba3 2302 	umull	r2, r3, r3, r2
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80030ac:	441c      	add	r4, r3
 80030ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80030bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80030c0:	4642      	mov	r2, r8
 80030c2:	464b      	mov	r3, r9
 80030c4:	1891      	adds	r1, r2, r2
 80030c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80030c8:	415b      	adcs	r3, r3
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80030d0:	4641      	mov	r1, r8
 80030d2:	1851      	adds	r1, r2, r1
 80030d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80030d6:	4649      	mov	r1, r9
 80030d8:	414b      	adcs	r3, r1
 80030da:	637b      	str	r3, [r7, #52]	@ 0x34
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80030e8:	4659      	mov	r1, fp
 80030ea:	00cb      	lsls	r3, r1, #3
 80030ec:	4651      	mov	r1, sl
 80030ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030f2:	4651      	mov	r1, sl
 80030f4:	00ca      	lsls	r2, r1, #3
 80030f6:	4610      	mov	r0, r2
 80030f8:	4619      	mov	r1, r3
 80030fa:	4603      	mov	r3, r0
 80030fc:	4642      	mov	r2, r8
 80030fe:	189b      	adds	r3, r3, r2
 8003100:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003104:	464b      	mov	r3, r9
 8003106:	460a      	mov	r2, r1
 8003108:	eb42 0303 	adc.w	r3, r2, r3
 800310c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800311c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003120:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003124:	460b      	mov	r3, r1
 8003126:	18db      	adds	r3, r3, r3
 8003128:	62bb      	str	r3, [r7, #40]	@ 0x28
 800312a:	4613      	mov	r3, r2
 800312c:	eb42 0303 	adc.w	r3, r2, r3
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003132:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003136:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800313a:	f7fd f899 	bl	8000270 <__aeabi_uldivmod>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4b0d      	ldr	r3, [pc, #52]	@ (8003178 <UART_SetConfig+0x2d4>)
 8003144:	fba3 1302 	umull	r1, r3, r3, r2
 8003148:	095b      	lsrs	r3, r3, #5
 800314a:	2164      	movs	r1, #100	@ 0x64
 800314c:	fb01 f303 	mul.w	r3, r1, r3
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	3332      	adds	r3, #50	@ 0x32
 8003156:	4a08      	ldr	r2, [pc, #32]	@ (8003178 <UART_SetConfig+0x2d4>)
 8003158:	fba2 2303 	umull	r2, r3, r2, r3
 800315c:	095b      	lsrs	r3, r3, #5
 800315e:	f003 0207 	and.w	r2, r3, #7
 8003162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4422      	add	r2, r4
 800316a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800316c:	e106      	b.n	800337c <UART_SetConfig+0x4d8>
 800316e:	bf00      	nop
 8003170:	40011000 	.word	0x40011000
 8003174:	40011400 	.word	0x40011400
 8003178:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800317c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003180:	2200      	movs	r2, #0
 8003182:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003186:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800318a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800318e:	4642      	mov	r2, r8
 8003190:	464b      	mov	r3, r9
 8003192:	1891      	adds	r1, r2, r2
 8003194:	6239      	str	r1, [r7, #32]
 8003196:	415b      	adcs	r3, r3
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
 800319a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800319e:	4641      	mov	r1, r8
 80031a0:	1854      	adds	r4, r2, r1
 80031a2:	4649      	mov	r1, r9
 80031a4:	eb43 0501 	adc.w	r5, r3, r1
 80031a8:	f04f 0200 	mov.w	r2, #0
 80031ac:	f04f 0300 	mov.w	r3, #0
 80031b0:	00eb      	lsls	r3, r5, #3
 80031b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031b6:	00e2      	lsls	r2, r4, #3
 80031b8:	4614      	mov	r4, r2
 80031ba:	461d      	mov	r5, r3
 80031bc:	4643      	mov	r3, r8
 80031be:	18e3      	adds	r3, r4, r3
 80031c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031c4:	464b      	mov	r3, r9
 80031c6:	eb45 0303 	adc.w	r3, r5, r3
 80031ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	f04f 0300 	mov.w	r3, #0
 80031e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80031ea:	4629      	mov	r1, r5
 80031ec:	008b      	lsls	r3, r1, #2
 80031ee:	4621      	mov	r1, r4
 80031f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031f4:	4621      	mov	r1, r4
 80031f6:	008a      	lsls	r2, r1, #2
 80031f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80031fc:	f7fd f838 	bl	8000270 <__aeabi_uldivmod>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4b60      	ldr	r3, [pc, #384]	@ (8003388 <UART_SetConfig+0x4e4>)
 8003206:	fba3 2302 	umull	r2, r3, r3, r2
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	011c      	lsls	r4, r3, #4
 800320e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003212:	2200      	movs	r2, #0
 8003214:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003218:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800321c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003220:	4642      	mov	r2, r8
 8003222:	464b      	mov	r3, r9
 8003224:	1891      	adds	r1, r2, r2
 8003226:	61b9      	str	r1, [r7, #24]
 8003228:	415b      	adcs	r3, r3
 800322a:	61fb      	str	r3, [r7, #28]
 800322c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003230:	4641      	mov	r1, r8
 8003232:	1851      	adds	r1, r2, r1
 8003234:	6139      	str	r1, [r7, #16]
 8003236:	4649      	mov	r1, r9
 8003238:	414b      	adcs	r3, r1
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	f04f 0300 	mov.w	r3, #0
 8003244:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003248:	4659      	mov	r1, fp
 800324a:	00cb      	lsls	r3, r1, #3
 800324c:	4651      	mov	r1, sl
 800324e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003252:	4651      	mov	r1, sl
 8003254:	00ca      	lsls	r2, r1, #3
 8003256:	4610      	mov	r0, r2
 8003258:	4619      	mov	r1, r3
 800325a:	4603      	mov	r3, r0
 800325c:	4642      	mov	r2, r8
 800325e:	189b      	adds	r3, r3, r2
 8003260:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003264:	464b      	mov	r3, r9
 8003266:	460a      	mov	r2, r1
 8003268:	eb42 0303 	adc.w	r3, r2, r3
 800326c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	67bb      	str	r3, [r7, #120]	@ 0x78
 800327a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003288:	4649      	mov	r1, r9
 800328a:	008b      	lsls	r3, r1, #2
 800328c:	4641      	mov	r1, r8
 800328e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003292:	4641      	mov	r1, r8
 8003294:	008a      	lsls	r2, r1, #2
 8003296:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800329a:	f7fc ffe9 	bl	8000270 <__aeabi_uldivmod>
 800329e:	4602      	mov	r2, r0
 80032a0:	460b      	mov	r3, r1
 80032a2:	4611      	mov	r1, r2
 80032a4:	4b38      	ldr	r3, [pc, #224]	@ (8003388 <UART_SetConfig+0x4e4>)
 80032a6:	fba3 2301 	umull	r2, r3, r3, r1
 80032aa:	095b      	lsrs	r3, r3, #5
 80032ac:	2264      	movs	r2, #100	@ 0x64
 80032ae:	fb02 f303 	mul.w	r3, r2, r3
 80032b2:	1acb      	subs	r3, r1, r3
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	3332      	adds	r3, #50	@ 0x32
 80032b8:	4a33      	ldr	r2, [pc, #204]	@ (8003388 <UART_SetConfig+0x4e4>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	095b      	lsrs	r3, r3, #5
 80032c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032c4:	441c      	add	r4, r3
 80032c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032ca:	2200      	movs	r2, #0
 80032cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80032ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80032d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80032d4:	4642      	mov	r2, r8
 80032d6:	464b      	mov	r3, r9
 80032d8:	1891      	adds	r1, r2, r2
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	415b      	adcs	r3, r3
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032e4:	4641      	mov	r1, r8
 80032e6:	1851      	adds	r1, r2, r1
 80032e8:	6039      	str	r1, [r7, #0]
 80032ea:	4649      	mov	r1, r9
 80032ec:	414b      	adcs	r3, r1
 80032ee:	607b      	str	r3, [r7, #4]
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032fc:	4659      	mov	r1, fp
 80032fe:	00cb      	lsls	r3, r1, #3
 8003300:	4651      	mov	r1, sl
 8003302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003306:	4651      	mov	r1, sl
 8003308:	00ca      	lsls	r2, r1, #3
 800330a:	4610      	mov	r0, r2
 800330c:	4619      	mov	r1, r3
 800330e:	4603      	mov	r3, r0
 8003310:	4642      	mov	r2, r8
 8003312:	189b      	adds	r3, r3, r2
 8003314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003316:	464b      	mov	r3, r9
 8003318:	460a      	mov	r2, r1
 800331a:	eb42 0303 	adc.w	r3, r2, r3
 800331e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	663b      	str	r3, [r7, #96]	@ 0x60
 800332a:	667a      	str	r2, [r7, #100]	@ 0x64
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003338:	4649      	mov	r1, r9
 800333a:	008b      	lsls	r3, r1, #2
 800333c:	4641      	mov	r1, r8
 800333e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003342:	4641      	mov	r1, r8
 8003344:	008a      	lsls	r2, r1, #2
 8003346:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800334a:	f7fc ff91 	bl	8000270 <__aeabi_uldivmod>
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	4b0d      	ldr	r3, [pc, #52]	@ (8003388 <UART_SetConfig+0x4e4>)
 8003354:	fba3 1302 	umull	r1, r3, r3, r2
 8003358:	095b      	lsrs	r3, r3, #5
 800335a:	2164      	movs	r1, #100	@ 0x64
 800335c:	fb01 f303 	mul.w	r3, r1, r3
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	3332      	adds	r3, #50	@ 0x32
 8003366:	4a08      	ldr	r2, [pc, #32]	@ (8003388 <UART_SetConfig+0x4e4>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	095b      	lsrs	r3, r3, #5
 800336e:	f003 020f 	and.w	r2, r3, #15
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4422      	add	r2, r4
 800337a:	609a      	str	r2, [r3, #8]
}
 800337c:	bf00      	nop
 800337e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003382:	46bd      	mov	sp, r7
 8003384:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003388:	51eb851f 	.word	0x51eb851f

0800338c <ScanPressedKey>:
#include	"keyled.h"

//杞璇㈡瑰4涓,杩
//timeout浣ms锛timeout=0琛ㄧず涓存锛村版涓
KEYS ScanPressedKey(uint32_t timeout)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	KEYS key=KEY_NONE;
 8003394:	2300      	movs	r3, #0
 8003396:	75fb      	strb	r3, [r7, #23]
	uint32_t  tickstart = HAL_GetTick();	//褰璁℃板
 8003398:	f7fd fdc4 	bl	8000f24 <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]
	const uint32_t  btnDelay=10;			//涓舵电锛寤舵跺锋堕
 800339e:	230a      	movs	r3, #10
 80033a0:	60fb      	str	r3, [r7, #12]
				return	KEY_LEFT;
		}
#endif

#ifdef	KeyRight_Pin 	//濡瀹涔浜KeyRight锛灏卞浠ユ娴KeyRight
		keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin); //PA0=KeyRight,浣杈ユ,LED0
 80033a2:	2140      	movs	r1, #64	@ 0x40
 80033a4:	4813      	ldr	r0, [pc, #76]	@ (80033f4 <ScanPressedKey+0x68>)
 80033a6:	f7fe f86b 	bl	8001480 <HAL_GPIO_ReadPin>
 80033aa:	4603      	mov	r3, r0
 80033ac:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 80033ae:	7afb      	ldrb	r3, [r7, #11]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10d      	bne.n	80033d0 <ScanPressedKey+0x44>
		{
			HAL_Delay(btnDelay); //ㄦ
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f7fd fdc1 	bl	8000f3c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin);//
 80033ba:	2140      	movs	r1, #64	@ 0x40
 80033bc:	480d      	ldr	r0, [pc, #52]	@ (80033f4 <ScanPressedKey+0x68>)
 80033be:	f7fe f85f 	bl	8001480 <HAL_GPIO_ReadPin>
 80033c2:	4603      	mov	r3, r0
 80033c4:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 80033c6:	7afb      	ldrb	r3, [r7, #11]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <ScanPressedKey+0x44>
				return	KEY_RIGHT;
 80033cc:	2302      	movs	r3, #2
 80033ce:	e00d      	b.n	80033ec <ScanPressedKey+0x60>
			if (keyState == GPIO_PIN_RESET)
				return	KEY_UP;
		}
#endif

		if (timeout != KEY_WAIT_ALWAYS)  //娌℃涓讹浼璁＄瓒讹timeout堕
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0e5      	beq.n	80033a2 <ScanPressedKey+0x16>
		{
			if ((HAL_GetTick() - tickstart) > timeout)
 80033d6:	f7fd fda5 	bl	8000f24 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d300      	bcc.n	80033e8 <ScanPressedKey+0x5c>
		keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin); //PA0=KeyRight,浣杈ユ,LED0
 80033e6:	e7dc      	b.n	80033a2 <ScanPressedKey+0x16>
				break;
 80033e8:	bf00      	nop
		}
	}

	return	key;
 80033ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3718      	adds	r7, #24
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40021400 	.word	0x40021400

080033f8 <__NVIC_SetPriority>:
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	6039      	str	r1, [r7, #0]
 8003402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003408:	2b00      	cmp	r3, #0
 800340a:	db0a      	blt.n	8003422 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	b2da      	uxtb	r2, r3
 8003410:	490c      	ldr	r1, [pc, #48]	@ (8003444 <__NVIC_SetPriority+0x4c>)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	0112      	lsls	r2, r2, #4
 8003418:	b2d2      	uxtb	r2, r2
 800341a:	440b      	add	r3, r1
 800341c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003420:	e00a      	b.n	8003438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	b2da      	uxtb	r2, r3
 8003426:	4908      	ldr	r1, [pc, #32]	@ (8003448 <__NVIC_SetPriority+0x50>)
 8003428:	79fb      	ldrb	r3, [r7, #7]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	3b04      	subs	r3, #4
 8003430:	0112      	lsls	r2, r2, #4
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	440b      	add	r3, r1
 8003436:	761a      	strb	r2, [r3, #24]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	e000e100 	.word	0xe000e100
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003450:	4b05      	ldr	r3, [pc, #20]	@ (8003468 <SysTick_Handler+0x1c>)
 8003452:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003454:	f001 fd2a 	bl	8004eac <xTaskGetSchedulerState>
 8003458:	4603      	mov	r3, r0
 800345a:	2b01      	cmp	r3, #1
 800345c:	d001      	beq.n	8003462 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800345e:	f002 fc03 	bl	8005c68 <xPortSysTickHandler>
  }
}
 8003462:	bf00      	nop
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	e000e010 	.word	0xe000e010

0800346c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003470:	2100      	movs	r1, #0
 8003472:	f06f 0004 	mvn.w	r0, #4
 8003476:	f7ff ffbf 	bl	80033f8 <__NVIC_SetPriority>
#endif
}
 800347a:	bf00      	nop
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003486:	f3ef 8305 	mrs	r3, IPSR
 800348a:	603b      	str	r3, [r7, #0]
  return(result);
 800348c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003492:	f06f 0305 	mvn.w	r3, #5
 8003496:	607b      	str	r3, [r7, #4]
 8003498:	e00c      	b.n	80034b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800349a:	4b0a      	ldr	r3, [pc, #40]	@ (80034c4 <osKernelInitialize+0x44>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d105      	bne.n	80034ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80034a2:	4b08      	ldr	r3, [pc, #32]	@ (80034c4 <osKernelInitialize+0x44>)
 80034a4:	2201      	movs	r2, #1
 80034a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	607b      	str	r3, [r7, #4]
 80034ac:	e002      	b.n	80034b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80034ae:	f04f 33ff 	mov.w	r3, #4294967295
 80034b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80034b4:	687b      	ldr	r3, [r7, #4]
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	20000144 	.word	0x20000144

080034c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034ce:	f3ef 8305 	mrs	r3, IPSR
 80034d2:	603b      	str	r3, [r7, #0]
  return(result);
 80034d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80034da:	f06f 0305 	mvn.w	r3, #5
 80034de:	607b      	str	r3, [r7, #4]
 80034e0:	e010      	b.n	8003504 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80034e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003510 <osKernelStart+0x48>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d109      	bne.n	80034fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80034ea:	f7ff ffbf 	bl	800346c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80034ee:	4b08      	ldr	r3, [pc, #32]	@ (8003510 <osKernelStart+0x48>)
 80034f0:	2202      	movs	r2, #2
 80034f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80034f4:	f001 f876 	bl	80045e4 <vTaskStartScheduler>
      stat = osOK;
 80034f8:	2300      	movs	r3, #0
 80034fa:	607b      	str	r3, [r7, #4]
 80034fc:	e002      	b.n	8003504 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80034fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003502:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003504:	687b      	ldr	r3, [r7, #4]
}
 8003506:	4618      	mov	r0, r3
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000144 	.word	0x20000144

08003514 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003514:	b580      	push	{r7, lr}
 8003516:	b08e      	sub	sp, #56	@ 0x38
 8003518:	af04      	add	r7, sp, #16
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003520:	2300      	movs	r3, #0
 8003522:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003524:	f3ef 8305 	mrs	r3, IPSR
 8003528:	617b      	str	r3, [r7, #20]
  return(result);
 800352a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800352c:	2b00      	cmp	r3, #0
 800352e:	d17e      	bne.n	800362e <osThreadNew+0x11a>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d07b      	beq.n	800362e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003536:	2380      	movs	r3, #128	@ 0x80
 8003538:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800353a:	2318      	movs	r3, #24
 800353c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800353e:	2300      	movs	r3, #0
 8003540:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003542:	f04f 33ff 	mov.w	r3, #4294967295
 8003546:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d045      	beq.n	80035da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d002      	beq.n	800355c <osThreadNew+0x48>
        name = attr->name;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d008      	beq.n	8003582 <osThreadNew+0x6e>
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	2b38      	cmp	r3, #56	@ 0x38
 8003574:	d805      	bhi.n	8003582 <osThreadNew+0x6e>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <osThreadNew+0x72>
        return (NULL);
 8003582:	2300      	movs	r3, #0
 8003584:	e054      	b.n	8003630 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	089b      	lsrs	r3, r3, #2
 8003594:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00e      	beq.n	80035bc <osThreadNew+0xa8>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	2ba7      	cmp	r3, #167	@ 0xa7
 80035a4:	d90a      	bls.n	80035bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d006      	beq.n	80035bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <osThreadNew+0xa8>
        mem = 1;
 80035b6:	2301      	movs	r3, #1
 80035b8:	61bb      	str	r3, [r7, #24]
 80035ba:	e010      	b.n	80035de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10c      	bne.n	80035de <osThreadNew+0xca>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d108      	bne.n	80035de <osThreadNew+0xca>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d104      	bne.n	80035de <osThreadNew+0xca>
          mem = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	61bb      	str	r3, [r7, #24]
 80035d8:	e001      	b.n	80035de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80035da:	2300      	movs	r3, #0
 80035dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d110      	bne.n	8003606 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035ec:	9202      	str	r2, [sp, #8]
 80035ee:	9301      	str	r3, [sp, #4]
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	6a3a      	ldr	r2, [r7, #32]
 80035f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fdfe 	bl	80041fc <xTaskCreateStatic>
 8003600:	4603      	mov	r3, r0
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	e013      	b.n	800362e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d110      	bne.n	800362e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	b29a      	uxth	r2, r3
 8003610:	f107 0310 	add.w	r3, r7, #16
 8003614:	9301      	str	r3, [sp, #4]
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 fe4c 	bl	80042bc <xTaskCreate>
 8003624:	4603      	mov	r3, r0
 8003626:	2b01      	cmp	r3, #1
 8003628:	d001      	beq.n	800362e <osThreadNew+0x11a>
            hTask = NULL;
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800362e:	693b      	ldr	r3, [r7, #16]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3728      	adds	r7, #40	@ 0x28
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4a07      	ldr	r2, [pc, #28]	@ (8003664 <vApplicationGetIdleTaskMemory+0x2c>)
 8003648:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	4a06      	ldr	r2, [pc, #24]	@ (8003668 <vApplicationGetIdleTaskMemory+0x30>)
 800364e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2280      	movs	r2, #128	@ 0x80
 8003654:	601a      	str	r2, [r3, #0]
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	20000148 	.word	0x20000148
 8003668:	200001f0 	.word	0x200001f0

0800366c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	4a07      	ldr	r2, [pc, #28]	@ (8003698 <vApplicationGetTimerTaskMemory+0x2c>)
 800367c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	4a06      	ldr	r2, [pc, #24]	@ (800369c <vApplicationGetTimerTaskMemory+0x30>)
 8003682:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800368a:	601a      	str	r2, [r3, #0]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	200003f0 	.word	0x200003f0
 800369c:	20000498 	.word	0x20000498

080036a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f103 0208 	add.w	r2, r3, #8
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f04f 32ff 	mov.w	r2, #4294967295
 80036b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f103 0208 	add.w	r2, r3, #8
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f103 0208 	add.w	r2, r3, #8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	601a      	str	r2, [r3, #0]
}
 8003736:	bf00      	nop
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003742:	b480      	push	{r7}
 8003744:	b085      	sub	sp, #20
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003758:	d103      	bne.n	8003762 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	e00c      	b.n	800377c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3308      	adds	r3, #8
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	e002      	b.n	8003770 <vListInsert+0x2e>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	429a      	cmp	r2, r3
 800377a:	d2f6      	bcs.n	800376a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	1c5a      	adds	r2, r3, #1
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	601a      	str	r2, [r3, #0]
}
 80037a8:	bf00      	nop
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6892      	ldr	r2, [r2, #8]
 80037ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6852      	ldr	r2, [r2, #4]
 80037d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d103      	bne.n	80037e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	1e5a      	subs	r2, r3, #1
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10b      	bne.n	8003834 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003834:	f002 f988 	bl	8005b48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003840:	68f9      	ldr	r1, [r7, #12]
 8003842:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003844:	fb01 f303 	mul.w	r3, r1, r3
 8003848:	441a      	add	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003864:	3b01      	subs	r3, #1
 8003866:	68f9      	ldr	r1, [r7, #12]
 8003868:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800386a:	fb01 f303 	mul.w	r3, r1, r3
 800386e:	441a      	add	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	22ff      	movs	r2, #255	@ 0xff
 8003878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	22ff      	movs	r2, #255	@ 0xff
 8003880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d114      	bne.n	80038b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d01a      	beq.n	80038c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	3310      	adds	r3, #16
 8003896:	4618      	mov	r0, r3
 8003898:	f001 f942 	bl	8004b20 <xTaskRemoveFromEventList>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d012      	beq.n	80038c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80038a2:	4b0d      	ldr	r3, [pc, #52]	@ (80038d8 <xQueueGenericReset+0xd0>)
 80038a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	f3bf 8f4f 	dsb	sy
 80038ae:	f3bf 8f6f 	isb	sy
 80038b2:	e009      	b.n	80038c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	3310      	adds	r3, #16
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff fef1 	bl	80036a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	3324      	adds	r3, #36	@ 0x24
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff feec 	bl	80036a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80038c8:	f002 f970 	bl	8005bac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80038cc:	2301      	movs	r3, #1
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	e000ed04 	.word	0xe000ed04

080038dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08e      	sub	sp, #56	@ 0x38
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10b      	bne.n	8003908 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80038f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f4:	f383 8811 	msr	BASEPRI, r3
 80038f8:	f3bf 8f6f 	isb	sy
 80038fc:	f3bf 8f4f 	dsb	sy
 8003900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003902:	bf00      	nop
 8003904:	bf00      	nop
 8003906:	e7fd      	b.n	8003904 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10b      	bne.n	8003926 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <xQueueGenericCreateStatic+0x56>
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <xQueueGenericCreateStatic+0x5a>
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <xQueueGenericCreateStatic+0x5c>
 8003936:	2300      	movs	r3, #0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10b      	bne.n	8003954 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800393c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	623b      	str	r3, [r7, #32]
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d102      	bne.n	8003960 <xQueueGenericCreateStatic+0x84>
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <xQueueGenericCreateStatic+0x88>
 8003960:	2301      	movs	r3, #1
 8003962:	e000      	b.n	8003966 <xQueueGenericCreateStatic+0x8a>
 8003964:	2300      	movs	r3, #0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10b      	bne.n	8003982 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	61fb      	str	r3, [r7, #28]
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	e7fd      	b.n	800397e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003982:	2350      	movs	r3, #80	@ 0x50
 8003984:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2b50      	cmp	r3, #80	@ 0x50
 800398a:	d00b      	beq.n	80039a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800398c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003990:	f383 8811 	msr	BASEPRI, r3
 8003994:	f3bf 8f6f 	isb	sy
 8003998:	f3bf 8f4f 	dsb	sy
 800399c:	61bb      	str	r3, [r7, #24]
}
 800399e:	bf00      	nop
 80039a0:	bf00      	nop
 80039a2:	e7fd      	b.n	80039a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80039a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80039aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00d      	beq.n	80039cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80039b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80039bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	68b9      	ldr	r1, [r7, #8]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f805 	bl	80039d6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80039cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3730      	adds	r7, #48	@ 0x30
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d103      	bne.n	80039f2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	e002      	b.n	80039f8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a04:	2101      	movs	r1, #1
 8003a06:	69b8      	ldr	r0, [r7, #24]
 8003a08:	f7ff fefe 	bl	8003808 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a14:	bf00      	nop
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b08e      	sub	sp, #56	@ 0x38
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
 8003a28:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10b      	bne.n	8003a50 <xQueueGenericSend+0x34>
	__asm volatile
 8003a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3c:	f383 8811 	msr	BASEPRI, r3
 8003a40:	f3bf 8f6f 	isb	sy
 8003a44:	f3bf 8f4f 	dsb	sy
 8003a48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a4a:	bf00      	nop
 8003a4c:	bf00      	nop
 8003a4e:	e7fd      	b.n	8003a4c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d103      	bne.n	8003a5e <xQueueGenericSend+0x42>
 8003a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <xQueueGenericSend+0x46>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e000      	b.n	8003a64 <xQueueGenericSend+0x48>
 8003a62:	2300      	movs	r3, #0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <xQueueGenericSend+0x64>
	__asm volatile
 8003a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a6c:	f383 8811 	msr	BASEPRI, r3
 8003a70:	f3bf 8f6f 	isb	sy
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a7a:	bf00      	nop
 8003a7c:	bf00      	nop
 8003a7e:	e7fd      	b.n	8003a7c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d103      	bne.n	8003a8e <xQueueGenericSend+0x72>
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <xQueueGenericSend+0x76>
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e000      	b.n	8003a94 <xQueueGenericSend+0x78>
 8003a92:	2300      	movs	r3, #0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10b      	bne.n	8003ab0 <xQueueGenericSend+0x94>
	__asm volatile
 8003a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a9c:	f383 8811 	msr	BASEPRI, r3
 8003aa0:	f3bf 8f6f 	isb	sy
 8003aa4:	f3bf 8f4f 	dsb	sy
 8003aa8:	623b      	str	r3, [r7, #32]
}
 8003aaa:	bf00      	nop
 8003aac:	bf00      	nop
 8003aae:	e7fd      	b.n	8003aac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ab0:	f001 f9fc 	bl	8004eac <xTaskGetSchedulerState>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d102      	bne.n	8003ac0 <xQueueGenericSend+0xa4>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <xQueueGenericSend+0xa8>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <xQueueGenericSend+0xaa>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10b      	bne.n	8003ae2 <xQueueGenericSend+0xc6>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	61fb      	str	r3, [r7, #28]
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	e7fd      	b.n	8003ade <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ae2:	f002 f831 	bl	8005b48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <xQueueGenericSend+0xdc>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d129      	bne.n	8003b4c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	68b9      	ldr	r1, [r7, #8]
 8003afc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003afe:	f000 fa0f 	bl	8003f20 <prvCopyDataToQueue>
 8003b02:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d010      	beq.n	8003b2e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0e:	3324      	adds	r3, #36	@ 0x24
 8003b10:	4618      	mov	r0, r3
 8003b12:	f001 f805 	bl	8004b20 <xTaskRemoveFromEventList>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d013      	beq.n	8003b44 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c1c <xQueueGenericSend+0x200>)
 8003b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	f3bf 8f4f 	dsb	sy
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	e00a      	b.n	8003b44 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d007      	beq.n	8003b44 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003b34:	4b39      	ldr	r3, [pc, #228]	@ (8003c1c <xQueueGenericSend+0x200>)
 8003b36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	f3bf 8f4f 	dsb	sy
 8003b40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003b44:	f002 f832 	bl	8005bac <vPortExitCritical>
				return pdPASS;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e063      	b.n	8003c14 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d103      	bne.n	8003b5a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b52:	f002 f82b 	bl	8005bac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003b56:	2300      	movs	r3, #0
 8003b58:	e05c      	b.n	8003c14 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d106      	bne.n	8003b6e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b60:	f107 0314 	add.w	r3, r7, #20
 8003b64:	4618      	mov	r0, r3
 8003b66:	f001 f83f 	bl	8004be8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b6e:	f002 f81d 	bl	8005bac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b72:	f000 fda7 	bl	80046c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b76:	f001 ffe7 	bl	8005b48 <vPortEnterCritical>
 8003b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b80:	b25b      	sxtb	r3, r3
 8003b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b86:	d103      	bne.n	8003b90 <xQueueGenericSend+0x174>
 8003b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b96:	b25b      	sxtb	r3, r3
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9c:	d103      	bne.n	8003ba6 <xQueueGenericSend+0x18a>
 8003b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ba6:	f002 f801 	bl	8005bac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003baa:	1d3a      	adds	r2, r7, #4
 8003bac:	f107 0314 	add.w	r3, r7, #20
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f001 f82e 	bl	8004c14 <xTaskCheckForTimeOut>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d124      	bne.n	8003c08 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003bbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bc0:	f000 faa6 	bl	8004110 <prvIsQueueFull>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d018      	beq.n	8003bfc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	3310      	adds	r3, #16
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 ff52 	bl	8004a7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003bd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bda:	f000 fa31 	bl	8004040 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003bde:	f000 fd7f 	bl	80046e0 <xTaskResumeAll>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f47f af7c 	bne.w	8003ae2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003bea:	4b0c      	ldr	r3, [pc, #48]	@ (8003c1c <xQueueGenericSend+0x200>)
 8003bec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	f3bf 8f4f 	dsb	sy
 8003bf6:	f3bf 8f6f 	isb	sy
 8003bfa:	e772      	b.n	8003ae2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bfe:	f000 fa1f 	bl	8004040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c02:	f000 fd6d 	bl	80046e0 <xTaskResumeAll>
 8003c06:	e76c      	b.n	8003ae2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c0a:	f000 fa19 	bl	8004040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c0e:	f000 fd67 	bl	80046e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003c12:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3738      	adds	r7, #56	@ 0x38
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	e000ed04 	.word	0xe000ed04

08003c20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b090      	sub	sp, #64	@ 0x40
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c4a:	bf00      	nop
 8003c4c:	bf00      	nop
 8003c4e:	e7fd      	b.n	8003c4c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d103      	bne.n	8003c5e <xQueueGenericSendFromISR+0x3e>
 8003c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <xQueueGenericSendFromISR+0x42>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <xQueueGenericSendFromISR+0x44>
 8003c62:	2300      	movs	r3, #0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10b      	bne.n	8003c80 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	e7fd      	b.n	8003c7c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d103      	bne.n	8003c8e <xQueueGenericSendFromISR+0x6e>
 8003c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d101      	bne.n	8003c92 <xQueueGenericSendFromISR+0x72>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <xQueueGenericSendFromISR+0x74>
 8003c92:	2300      	movs	r3, #0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	623b      	str	r3, [r7, #32]
}
 8003caa:	bf00      	nop
 8003cac:	bf00      	nop
 8003cae:	e7fd      	b.n	8003cac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003cb0:	f002 f82a 	bl	8005d08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003cb4:	f3ef 8211 	mrs	r2, BASEPRI
 8003cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	61fa      	str	r2, [r7, #28]
 8003cca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ccc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003cce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d302      	bcc.n	8003ce2 <xQueueGenericSendFromISR+0xc2>
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d12f      	bne.n	8003d42 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ce8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003cf8:	f000 f912 	bl	8003f20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003cfc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d04:	d112      	bne.n	8003d2c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d016      	beq.n	8003d3c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d10:	3324      	adds	r3, #36	@ 0x24
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 ff04 	bl	8004b20 <xTaskRemoveFromEventList>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00e      	beq.n	8003d3c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00b      	beq.n	8003d3c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	e007      	b.n	8003d3c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003d2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d30:	3301      	adds	r3, #1
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	b25a      	sxtb	r2, r3
 8003d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003d40:	e001      	b.n	8003d46 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003d42:	2300      	movs	r3, #0
 8003d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d48:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003d50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3740      	adds	r7, #64	@ 0x40
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08c      	sub	sp, #48	@ 0x30
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10b      	bne.n	8003d8e <xQueueReceive+0x32>
	__asm volatile
 8003d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	623b      	str	r3, [r7, #32]
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	e7fd      	b.n	8003d8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d103      	bne.n	8003d9c <xQueueReceive+0x40>
 8003d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <xQueueReceive+0x44>
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e000      	b.n	8003da2 <xQueueReceive+0x46>
 8003da0:	2300      	movs	r3, #0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10b      	bne.n	8003dbe <xQueueReceive+0x62>
	__asm volatile
 8003da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003daa:	f383 8811 	msr	BASEPRI, r3
 8003dae:	f3bf 8f6f 	isb	sy
 8003db2:	f3bf 8f4f 	dsb	sy
 8003db6:	61fb      	str	r3, [r7, #28]
}
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	e7fd      	b.n	8003dba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dbe:	f001 f875 	bl	8004eac <xTaskGetSchedulerState>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d102      	bne.n	8003dce <xQueueReceive+0x72>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <xQueueReceive+0x76>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <xQueueReceive+0x78>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10b      	bne.n	8003df0 <xQueueReceive+0x94>
	__asm volatile
 8003dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ddc:	f383 8811 	msr	BASEPRI, r3
 8003de0:	f3bf 8f6f 	isb	sy
 8003de4:	f3bf 8f4f 	dsb	sy
 8003de8:	61bb      	str	r3, [r7, #24]
}
 8003dea:	bf00      	nop
 8003dec:	bf00      	nop
 8003dee:	e7fd      	b.n	8003dec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003df0:	f001 feaa 	bl	8005b48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01f      	beq.n	8003e40 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e04:	f000 f8f6 	bl	8003ff4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0a:	1e5a      	subs	r2, r3, #1
 8003e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e0e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00f      	beq.n	8003e38 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1a:	3310      	adds	r3, #16
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 fe7f 	bl	8004b20 <xTaskRemoveFromEventList>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d007      	beq.n	8003e38 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003e28:	4b3c      	ldr	r3, [pc, #240]	@ (8003f1c <xQueueReceive+0x1c0>)
 8003e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	f3bf 8f4f 	dsb	sy
 8003e34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003e38:	f001 feb8 	bl	8005bac <vPortExitCritical>
				return pdPASS;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e069      	b.n	8003f14 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d103      	bne.n	8003e4e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e46:	f001 feb1 	bl	8005bac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	e062      	b.n	8003f14 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e54:	f107 0310 	add.w	r3, r7, #16
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fec5 	bl	8004be8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e62:	f001 fea3 	bl	8005bac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e66:	f000 fc2d 	bl	80046c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e6a:	f001 fe6d 	bl	8005b48 <vPortEnterCritical>
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e74:	b25b      	sxtb	r3, r3
 8003e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7a:	d103      	bne.n	8003e84 <xQueueReceive+0x128>
 8003e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e8a:	b25b      	sxtb	r3, r3
 8003e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e90:	d103      	bne.n	8003e9a <xQueueReceive+0x13e>
 8003e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e9a:	f001 fe87 	bl	8005bac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e9e:	1d3a      	adds	r2, r7, #4
 8003ea0:	f107 0310 	add.w	r3, r7, #16
 8003ea4:	4611      	mov	r1, r2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 feb4 	bl	8004c14 <xTaskCheckForTimeOut>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d123      	bne.n	8003efa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003eb4:	f000 f916 	bl	80040e4 <prvIsQueueEmpty>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d017      	beq.n	8003eee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	3324      	adds	r3, #36	@ 0x24
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fdd8 	bl	8004a7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003ecc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ece:	f000 f8b7 	bl	8004040 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ed2:	f000 fc05 	bl	80046e0 <xTaskResumeAll>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d189      	bne.n	8003df0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003edc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f1c <xQueueReceive+0x1c0>)
 8003ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	e780      	b.n	8003df0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003eee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ef0:	f000 f8a6 	bl	8004040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ef4:	f000 fbf4 	bl	80046e0 <xTaskResumeAll>
 8003ef8:	e77a      	b.n	8003df0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003efa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003efc:	f000 f8a0 	bl	8004040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f00:	f000 fbee 	bl	80046e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f06:	f000 f8ed 	bl	80040e4 <prvIsQueueEmpty>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f43f af6f 	beq.w	8003df0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003f12:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3730      	adds	r7, #48	@ 0x30
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	e000ed04 	.word	0xe000ed04

08003f20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10d      	bne.n	8003f5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d14d      	bne.n	8003fe2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 ffcc 	bl	8004ee8 <xTaskPriorityDisinherit>
 8003f50:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	e043      	b.n	8003fe2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d119      	bne.n	8003f94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6858      	ldr	r0, [r3, #4]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f68:	461a      	mov	r2, r3
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	f002 faed 	bl	800654a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	441a      	add	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d32b      	bcc.n	8003fe2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	e026      	b.n	8003fe2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	68d8      	ldr	r0, [r3, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	68b9      	ldr	r1, [r7, #8]
 8003fa0:	f002 fad3 	bl	800654a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fac:	425b      	negs	r3, r3
 8003fae:	441a      	add	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d207      	bcs.n	8003fd0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	425b      	negs	r3, r3
 8003fca:	441a      	add	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d105      	bne.n	8003fe2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003fea:	697b      	ldr	r3, [r7, #20]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	2b00      	cmp	r3, #0
 8004004:	d018      	beq.n	8004038 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	441a      	add	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	429a      	cmp	r2, r3
 800401e:	d303      	bcc.n	8004028 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68d9      	ldr	r1, [r3, #12]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	461a      	mov	r2, r3
 8004032:	6838      	ldr	r0, [r7, #0]
 8004034:	f002 fa89 	bl	800654a <memcpy>
	}
}
 8004038:	bf00      	nop
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004048:	f001 fd7e 	bl	8005b48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004052:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004054:	e011      	b.n	800407a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	2b00      	cmp	r3, #0
 800405c:	d012      	beq.n	8004084 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	3324      	adds	r3, #36	@ 0x24
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fd5c 	bl	8004b20 <xTaskRemoveFromEventList>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800406e:	f000 fe35 	bl	8004cdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004072:	7bfb      	ldrb	r3, [r7, #15]
 8004074:	3b01      	subs	r3, #1
 8004076:	b2db      	uxtb	r3, r3
 8004078:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800407a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800407e:	2b00      	cmp	r3, #0
 8004080:	dce9      	bgt.n	8004056 <prvUnlockQueue+0x16>
 8004082:	e000      	b.n	8004086 <prvUnlockQueue+0x46>
					break;
 8004084:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	22ff      	movs	r2, #255	@ 0xff
 800408a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800408e:	f001 fd8d 	bl	8005bac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004092:	f001 fd59 	bl	8005b48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800409c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800409e:	e011      	b.n	80040c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d012      	beq.n	80040ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3310      	adds	r3, #16
 80040ac:	4618      	mov	r0, r3
 80040ae:	f000 fd37 	bl	8004b20 <xTaskRemoveFromEventList>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80040b8:	f000 fe10 	bl	8004cdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80040bc:	7bbb      	ldrb	r3, [r7, #14]
 80040be:	3b01      	subs	r3, #1
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80040c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	dce9      	bgt.n	80040a0 <prvUnlockQueue+0x60>
 80040cc:	e000      	b.n	80040d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80040ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	22ff      	movs	r2, #255	@ 0xff
 80040d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80040d8:	f001 fd68 	bl	8005bac <vPortExitCritical>
}
 80040dc:	bf00      	nop
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80040ec:	f001 fd2c 	bl	8005b48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d102      	bne.n	80040fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80040f8:	2301      	movs	r3, #1
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	e001      	b.n	8004102 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004102:	f001 fd53 	bl	8005bac <vPortExitCritical>

	return xReturn;
 8004106:	68fb      	ldr	r3, [r7, #12]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004118:	f001 fd16 	bl	8005b48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004124:	429a      	cmp	r2, r3
 8004126:	d102      	bne.n	800412e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	e001      	b.n	8004132 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800412e:	2300      	movs	r3, #0
 8004130:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004132:	f001 fd3b 	bl	8005bac <vPortExitCritical>

	return xReturn;
 8004136:	68fb      	ldr	r3, [r7, #12]
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800414a:	2300      	movs	r3, #0
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e014      	b.n	800417a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004150:	4a0f      	ldr	r2, [pc, #60]	@ (8004190 <vQueueAddToRegistry+0x50>)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10b      	bne.n	8004174 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800415c:	490c      	ldr	r1, [pc, #48]	@ (8004190 <vQueueAddToRegistry+0x50>)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004166:	4a0a      	ldr	r2, [pc, #40]	@ (8004190 <vQueueAddToRegistry+0x50>)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	4413      	add	r3, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004172:	e006      	b.n	8004182 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	3301      	adds	r3, #1
 8004178:	60fb      	str	r3, [r7, #12]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2b07      	cmp	r3, #7
 800417e:	d9e7      	bls.n	8004150 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	20000898 	.word	0x20000898

08004194 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80041a4:	f001 fcd0 	bl	8005b48 <vPortEnterCritical>
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80041ae:	b25b      	sxtb	r3, r3
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b4:	d103      	bne.n	80041be <vQueueWaitForMessageRestricted+0x2a>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041c4:	b25b      	sxtb	r3, r3
 80041c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ca:	d103      	bne.n	80041d4 <vQueueWaitForMessageRestricted+0x40>
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041d4:	f001 fcea 	bl	8005bac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d106      	bne.n	80041ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	3324      	adds	r3, #36	@ 0x24
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	68b9      	ldr	r1, [r7, #8]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 fc6d 	bl	8004ac8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80041ee:	6978      	ldr	r0, [r7, #20]
 80041f0:	f7ff ff26 	bl	8004040 <prvUnlockQueue>
	}
 80041f4:	bf00      	nop
 80041f6:	3718      	adds	r7, #24
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08e      	sub	sp, #56	@ 0x38
 8004200:	af04      	add	r7, sp, #16
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
 8004208:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800420a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10b      	bne.n	8004228 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	623b      	str	r3, [r7, #32]
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10b      	bne.n	8004246 <xTaskCreateStatic+0x4a>
	__asm volatile
 800422e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004232:	f383 8811 	msr	BASEPRI, r3
 8004236:	f3bf 8f6f 	isb	sy
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	61fb      	str	r3, [r7, #28]
}
 8004240:	bf00      	nop
 8004242:	bf00      	nop
 8004244:	e7fd      	b.n	8004242 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004246:	23a8      	movs	r3, #168	@ 0xa8
 8004248:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	2ba8      	cmp	r3, #168	@ 0xa8
 800424e:	d00b      	beq.n	8004268 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	61bb      	str	r3, [r7, #24]
}
 8004262:	bf00      	nop
 8004264:	bf00      	nop
 8004266:	e7fd      	b.n	8004264 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004268:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800426a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01e      	beq.n	80042ae <xTaskCreateStatic+0xb2>
 8004270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01b      	beq.n	80042ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800427e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004282:	2202      	movs	r2, #2
 8004284:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004288:	2300      	movs	r3, #0
 800428a:	9303      	str	r3, [sp, #12]
 800428c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428e:	9302      	str	r3, [sp, #8]
 8004290:	f107 0314 	add.w	r3, r7, #20
 8004294:	9301      	str	r3, [sp, #4]
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	68b9      	ldr	r1, [r7, #8]
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f000 f851 	bl	8004348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80042a8:	f000 f8f6 	bl	8004498 <prvAddNewTaskToReadyList>
 80042ac:	e001      	b.n	80042b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80042b2:	697b      	ldr	r3, [r7, #20]
	}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3728      	adds	r7, #40	@ 0x28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b08c      	sub	sp, #48	@ 0x30
 80042c0:	af04      	add	r7, sp, #16
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	603b      	str	r3, [r7, #0]
 80042c8:	4613      	mov	r3, r2
 80042ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4618      	mov	r0, r3
 80042d2:	f001 fd5b 	bl	8005d8c <pvPortMalloc>
 80042d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00e      	beq.n	80042fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80042de:	20a8      	movs	r0, #168	@ 0xa8
 80042e0:	f001 fd54 	bl	8005d8c <pvPortMalloc>
 80042e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80042f2:	e005      	b.n	8004300 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042f4:	6978      	ldr	r0, [r7, #20]
 80042f6:	f001 fe17 	bl	8005f28 <vPortFree>
 80042fa:	e001      	b.n	8004300 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d017      	beq.n	8004336 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800430e:	88fa      	ldrh	r2, [r7, #6]
 8004310:	2300      	movs	r3, #0
 8004312:	9303      	str	r3, [sp, #12]
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	9302      	str	r3, [sp, #8]
 8004318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	68b9      	ldr	r1, [r7, #8]
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f000 f80f 	bl	8004348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800432a:	69f8      	ldr	r0, [r7, #28]
 800432c:	f000 f8b4 	bl	8004498 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004330:	2301      	movs	r3, #1
 8004332:	61bb      	str	r3, [r7, #24]
 8004334:	e002      	b.n	800433c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004336:	f04f 33ff 	mov.w	r3, #4294967295
 800433a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800433c:	69bb      	ldr	r3, [r7, #24]
	}
 800433e:	4618      	mov	r0, r3
 8004340:	3720      	adds	r7, #32
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
	...

08004348 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b088      	sub	sp, #32
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004358:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	461a      	mov	r2, r3
 8004360:	21a5      	movs	r1, #165	@ 0xa5
 8004362:	f002 f818 	bl	8006396 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004368:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004370:	3b01      	subs	r3, #1
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	f023 0307 	bic.w	r3, r3, #7
 800437e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	617b      	str	r3, [r7, #20]
}
 800439c:	bf00      	nop
 800439e:	bf00      	nop
 80043a0:	e7fd      	b.n	800439e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01f      	beq.n	80043e8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
 80043ac:	e012      	b.n	80043d4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	4413      	add	r3, r2
 80043b4:	7819      	ldrb	r1, [r3, #0]
 80043b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	4413      	add	r3, r2
 80043bc:	3334      	adds	r3, #52	@ 0x34
 80043be:	460a      	mov	r2, r1
 80043c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	4413      	add	r3, r2
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d006      	beq.n	80043dc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	3301      	adds	r3, #1
 80043d2:	61fb      	str	r3, [r7, #28]
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	2b0f      	cmp	r3, #15
 80043d8:	d9e9      	bls.n	80043ae <prvInitialiseNewTask+0x66>
 80043da:	e000      	b.n	80043de <prvInitialiseNewTask+0x96>
			{
				break;
 80043dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043e6:	e003      	b.n	80043f0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80043e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f2:	2b37      	cmp	r3, #55	@ 0x37
 80043f4:	d901      	bls.n	80043fa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043f6:	2337      	movs	r3, #55	@ 0x37
 80043f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004404:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	2200      	movs	r2, #0
 800440a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800440c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440e:	3304      	adds	r3, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f7ff f965 	bl	80036e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004418:	3318      	adds	r3, #24
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff f960 	bl	80036e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004422:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004424:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004428:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004438:	2200      	movs	r2, #0
 800443a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800443e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004440:	2200      	movs	r2, #0
 8004442:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004448:	3354      	adds	r3, #84	@ 0x54
 800444a:	224c      	movs	r2, #76	@ 0x4c
 800444c:	2100      	movs	r1, #0
 800444e:	4618      	mov	r0, r3
 8004450:	f001 ffa1 	bl	8006396 <memset>
 8004454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004456:	4a0d      	ldr	r2, [pc, #52]	@ (800448c <prvInitialiseNewTask+0x144>)
 8004458:	659a      	str	r2, [r3, #88]	@ 0x58
 800445a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445c:	4a0c      	ldr	r2, [pc, #48]	@ (8004490 <prvInitialiseNewTask+0x148>)
 800445e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004462:	4a0c      	ldr	r2, [pc, #48]	@ (8004494 <prvInitialiseNewTask+0x14c>)
 8004464:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	68f9      	ldr	r1, [r7, #12]
 800446a:	69b8      	ldr	r0, [r7, #24]
 800446c:	f001 fa3c 	bl	80058e8 <pxPortInitialiseStack>
 8004470:	4602      	mov	r2, r0
 8004472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004474:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800447c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004482:	bf00      	nop
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20004b2c 	.word	0x20004b2c
 8004490:	20004b94 	.word	0x20004b94
 8004494:	20004bfc 	.word	0x20004bfc

08004498 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80044a0:	f001 fb52 	bl	8005b48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80044a4:	4b2d      	ldr	r3, [pc, #180]	@ (800455c <prvAddNewTaskToReadyList+0xc4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3301      	adds	r3, #1
 80044aa:	4a2c      	ldr	r2, [pc, #176]	@ (800455c <prvAddNewTaskToReadyList+0xc4>)
 80044ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80044ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d109      	bne.n	80044ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80044b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80044bc:	4b27      	ldr	r3, [pc, #156]	@ (800455c <prvAddNewTaskToReadyList+0xc4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d110      	bne.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80044c4:	f000 fc2e 	bl	8004d24 <prvInitialiseTaskLists>
 80044c8:	e00d      	b.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80044ca:	4b26      	ldr	r3, [pc, #152]	@ (8004564 <prvAddNewTaskToReadyList+0xcc>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d109      	bne.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80044d2:	4b23      	ldr	r3, [pc, #140]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044dc:	429a      	cmp	r2, r3
 80044de:	d802      	bhi.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80044e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80044e6:	4b20      	ldr	r3, [pc, #128]	@ (8004568 <prvAddNewTaskToReadyList+0xd0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3301      	adds	r3, #1
 80044ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004568 <prvAddNewTaskToReadyList+0xd0>)
 80044ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80044f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004568 <prvAddNewTaskToReadyList+0xd0>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044fc:	4b1b      	ldr	r3, [pc, #108]	@ (800456c <prvAddNewTaskToReadyList+0xd4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d903      	bls.n	800450c <prvAddNewTaskToReadyList+0x74>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	4a18      	ldr	r2, [pc, #96]	@ (800456c <prvAddNewTaskToReadyList+0xd4>)
 800450a:	6013      	str	r3, [r2, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	4a15      	ldr	r2, [pc, #84]	@ (8004570 <prvAddNewTaskToReadyList+0xd8>)
 800451a:	441a      	add	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3304      	adds	r3, #4
 8004520:	4619      	mov	r1, r3
 8004522:	4610      	mov	r0, r2
 8004524:	f7ff f8e9 	bl	80036fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004528:	f001 fb40 	bl	8005bac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800452c:	4b0d      	ldr	r3, [pc, #52]	@ (8004564 <prvAddNewTaskToReadyList+0xcc>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00e      	beq.n	8004552 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004534:	4b0a      	ldr	r3, [pc, #40]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453e:	429a      	cmp	r2, r3
 8004540:	d207      	bcs.n	8004552 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004542:	4b0c      	ldr	r3, [pc, #48]	@ (8004574 <prvAddNewTaskToReadyList+0xdc>)
 8004544:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004552:	bf00      	nop
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	20000dac 	.word	0x20000dac
 8004560:	200008d8 	.word	0x200008d8
 8004564:	20000db8 	.word	0x20000db8
 8004568:	20000dc8 	.word	0x20000dc8
 800456c:	20000db4 	.word	0x20000db4
 8004570:	200008dc 	.word	0x200008dc
 8004574:	e000ed04 	.word	0xe000ed04

08004578 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004580:	2300      	movs	r3, #0
 8004582:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d018      	beq.n	80045bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800458a:	4b14      	ldr	r3, [pc, #80]	@ (80045dc <vTaskDelay+0x64>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00b      	beq.n	80045aa <vTaskDelay+0x32>
	__asm volatile
 8004592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004596:	f383 8811 	msr	BASEPRI, r3
 800459a:	f3bf 8f6f 	isb	sy
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	60bb      	str	r3, [r7, #8]
}
 80045a4:	bf00      	nop
 80045a6:	bf00      	nop
 80045a8:	e7fd      	b.n	80045a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80045aa:	f000 f88b 	bl	80046c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80045ae:	2100      	movs	r1, #0
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fdeb 	bl	800518c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80045b6:	f000 f893 	bl	80046e0 <xTaskResumeAll>
 80045ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d107      	bne.n	80045d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80045c2:	4b07      	ldr	r3, [pc, #28]	@ (80045e0 <vTaskDelay+0x68>)
 80045c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80045d2:	bf00      	nop
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20000dd4 	.word	0x20000dd4
 80045e0:	e000ed04 	.word	0xe000ed04

080045e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b08a      	sub	sp, #40	@ 0x28
 80045e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80045ea:	2300      	movs	r3, #0
 80045ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045f2:	463a      	mov	r2, r7
 80045f4:	1d39      	adds	r1, r7, #4
 80045f6:	f107 0308 	add.w	r3, r7, #8
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7ff f81c 	bl	8003638 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004600:	6839      	ldr	r1, [r7, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	9202      	str	r2, [sp, #8]
 8004608:	9301      	str	r3, [sp, #4]
 800460a:	2300      	movs	r3, #0
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	2300      	movs	r3, #0
 8004610:	460a      	mov	r2, r1
 8004612:	4924      	ldr	r1, [pc, #144]	@ (80046a4 <vTaskStartScheduler+0xc0>)
 8004614:	4824      	ldr	r0, [pc, #144]	@ (80046a8 <vTaskStartScheduler+0xc4>)
 8004616:	f7ff fdf1 	bl	80041fc <xTaskCreateStatic>
 800461a:	4603      	mov	r3, r0
 800461c:	4a23      	ldr	r2, [pc, #140]	@ (80046ac <vTaskStartScheduler+0xc8>)
 800461e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004620:	4b22      	ldr	r3, [pc, #136]	@ (80046ac <vTaskStartScheduler+0xc8>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004628:	2301      	movs	r3, #1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	e001      	b.n	8004632 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800462e:	2300      	movs	r3, #0
 8004630:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d102      	bne.n	800463e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004638:	f000 fdfc 	bl	8005234 <xTimerCreateTimerTask>
 800463c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d11b      	bne.n	800467c <vTaskStartScheduler+0x98>
	__asm volatile
 8004644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004648:	f383 8811 	msr	BASEPRI, r3
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	613b      	str	r3, [r7, #16]
}
 8004656:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004658:	4b15      	ldr	r3, [pc, #84]	@ (80046b0 <vTaskStartScheduler+0xcc>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	3354      	adds	r3, #84	@ 0x54
 800465e:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <vTaskStartScheduler+0xd0>)
 8004660:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004662:	4b15      	ldr	r3, [pc, #84]	@ (80046b8 <vTaskStartScheduler+0xd4>)
 8004664:	f04f 32ff 	mov.w	r2, #4294967295
 8004668:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800466a:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <vTaskStartScheduler+0xd8>)
 800466c:	2201      	movs	r2, #1
 800466e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004670:	4b13      	ldr	r3, [pc, #76]	@ (80046c0 <vTaskStartScheduler+0xdc>)
 8004672:	2200      	movs	r2, #0
 8004674:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004676:	f001 f9c3 	bl	8005a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800467a:	e00f      	b.n	800469c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d10b      	bne.n	800469c <vTaskStartScheduler+0xb8>
	__asm volatile
 8004684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	60fb      	str	r3, [r7, #12]
}
 8004696:	bf00      	nop
 8004698:	bf00      	nop
 800469a:	e7fd      	b.n	8004698 <vTaskStartScheduler+0xb4>
}
 800469c:	bf00      	nop
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	08007164 	.word	0x08007164
 80046a8:	08004cf5 	.word	0x08004cf5
 80046ac:	20000dd0 	.word	0x20000dd0
 80046b0:	200008d8 	.word	0x200008d8
 80046b4:	2000001c 	.word	0x2000001c
 80046b8:	20000dcc 	.word	0x20000dcc
 80046bc:	20000db8 	.word	0x20000db8
 80046c0:	20000db0 	.word	0x20000db0

080046c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80046c8:	4b04      	ldr	r3, [pc, #16]	@ (80046dc <vTaskSuspendAll+0x18>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3301      	adds	r3, #1
 80046ce:	4a03      	ldr	r2, [pc, #12]	@ (80046dc <vTaskSuspendAll+0x18>)
 80046d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80046d2:	bf00      	nop
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	20000dd4 	.word	0x20000dd4

080046e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80046ee:	4b42      	ldr	r3, [pc, #264]	@ (80047f8 <xTaskResumeAll+0x118>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10b      	bne.n	800470e <xTaskResumeAll+0x2e>
	__asm volatile
 80046f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046fa:	f383 8811 	msr	BASEPRI, r3
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	f3bf 8f4f 	dsb	sy
 8004706:	603b      	str	r3, [r7, #0]
}
 8004708:	bf00      	nop
 800470a:	bf00      	nop
 800470c:	e7fd      	b.n	800470a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800470e:	f001 fa1b 	bl	8005b48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004712:	4b39      	ldr	r3, [pc, #228]	@ (80047f8 <xTaskResumeAll+0x118>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	3b01      	subs	r3, #1
 8004718:	4a37      	ldr	r2, [pc, #220]	@ (80047f8 <xTaskResumeAll+0x118>)
 800471a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800471c:	4b36      	ldr	r3, [pc, #216]	@ (80047f8 <xTaskResumeAll+0x118>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d162      	bne.n	80047ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004724:	4b35      	ldr	r3, [pc, #212]	@ (80047fc <xTaskResumeAll+0x11c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d05e      	beq.n	80047ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800472c:	e02f      	b.n	800478e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800472e:	4b34      	ldr	r3, [pc, #208]	@ (8004800 <xTaskResumeAll+0x120>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	3318      	adds	r3, #24
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff f83a 	bl	80037b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	3304      	adds	r3, #4
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff f835 	bl	80037b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800474e:	4b2d      	ldr	r3, [pc, #180]	@ (8004804 <xTaskResumeAll+0x124>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	429a      	cmp	r2, r3
 8004754:	d903      	bls.n	800475e <xTaskResumeAll+0x7e>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475a:	4a2a      	ldr	r2, [pc, #168]	@ (8004804 <xTaskResumeAll+0x124>)
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004762:	4613      	mov	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	4a27      	ldr	r2, [pc, #156]	@ (8004808 <xTaskResumeAll+0x128>)
 800476c:	441a      	add	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	3304      	adds	r3, #4
 8004772:	4619      	mov	r1, r3
 8004774:	4610      	mov	r0, r2
 8004776:	f7fe ffc0 	bl	80036fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800477e:	4b23      	ldr	r3, [pc, #140]	@ (800480c <xTaskResumeAll+0x12c>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	429a      	cmp	r2, r3
 8004786:	d302      	bcc.n	800478e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004788:	4b21      	ldr	r3, [pc, #132]	@ (8004810 <xTaskResumeAll+0x130>)
 800478a:	2201      	movs	r2, #1
 800478c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800478e:	4b1c      	ldr	r3, [pc, #112]	@ (8004800 <xTaskResumeAll+0x120>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1cb      	bne.n	800472e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800479c:	f000 fb66 	bl	8004e6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80047a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004814 <xTaskResumeAll+0x134>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d010      	beq.n	80047ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80047ac:	f000 f846 	bl	800483c <xTaskIncrementTick>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80047b6:	4b16      	ldr	r3, [pc, #88]	@ (8004810 <xTaskResumeAll+0x130>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3b01      	subs	r3, #1
 80047c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f1      	bne.n	80047ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80047c8:	4b12      	ldr	r3, [pc, #72]	@ (8004814 <xTaskResumeAll+0x134>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80047ce:	4b10      	ldr	r3, [pc, #64]	@ (8004810 <xTaskResumeAll+0x130>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d009      	beq.n	80047ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80047d6:	2301      	movs	r3, #1
 80047d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80047da:	4b0f      	ldr	r3, [pc, #60]	@ (8004818 <xTaskResumeAll+0x138>)
 80047dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80047ea:	f001 f9df 	bl	8005bac <vPortExitCritical>

	return xAlreadyYielded;
 80047ee:	68bb      	ldr	r3, [r7, #8]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	20000dd4 	.word	0x20000dd4
 80047fc:	20000dac 	.word	0x20000dac
 8004800:	20000d6c 	.word	0x20000d6c
 8004804:	20000db4 	.word	0x20000db4
 8004808:	200008dc 	.word	0x200008dc
 800480c:	200008d8 	.word	0x200008d8
 8004810:	20000dc0 	.word	0x20000dc0
 8004814:	20000dbc 	.word	0x20000dbc
 8004818:	e000ed04 	.word	0xe000ed04

0800481c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004822:	4b05      	ldr	r3, [pc, #20]	@ (8004838 <xTaskGetTickCount+0x1c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004828:	687b      	ldr	r3, [r7, #4]
}
 800482a:	4618      	mov	r0, r3
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	20000db0 	.word	0x20000db0

0800483c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004846:	4b4f      	ldr	r3, [pc, #316]	@ (8004984 <xTaskIncrementTick+0x148>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f040 8090 	bne.w	8004970 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004850:	4b4d      	ldr	r3, [pc, #308]	@ (8004988 <xTaskIncrementTick+0x14c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3301      	adds	r3, #1
 8004856:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004858:	4a4b      	ldr	r2, [pc, #300]	@ (8004988 <xTaskIncrementTick+0x14c>)
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d121      	bne.n	80048a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004864:	4b49      	ldr	r3, [pc, #292]	@ (800498c <xTaskIncrementTick+0x150>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00b      	beq.n	8004886 <xTaskIncrementTick+0x4a>
	__asm volatile
 800486e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004872:	f383 8811 	msr	BASEPRI, r3
 8004876:	f3bf 8f6f 	isb	sy
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	603b      	str	r3, [r7, #0]
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	e7fd      	b.n	8004882 <xTaskIncrementTick+0x46>
 8004886:	4b41      	ldr	r3, [pc, #260]	@ (800498c <xTaskIncrementTick+0x150>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	4b40      	ldr	r3, [pc, #256]	@ (8004990 <xTaskIncrementTick+0x154>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a3e      	ldr	r2, [pc, #248]	@ (800498c <xTaskIncrementTick+0x150>)
 8004892:	6013      	str	r3, [r2, #0]
 8004894:	4a3e      	ldr	r2, [pc, #248]	@ (8004990 <xTaskIncrementTick+0x154>)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	4b3e      	ldr	r3, [pc, #248]	@ (8004994 <xTaskIncrementTick+0x158>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3301      	adds	r3, #1
 80048a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004994 <xTaskIncrementTick+0x158>)
 80048a2:	6013      	str	r3, [r2, #0]
 80048a4:	f000 fae2 	bl	8004e6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80048a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004998 <xTaskIncrementTick+0x15c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d349      	bcc.n	8004946 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048b2:	4b36      	ldr	r3, [pc, #216]	@ (800498c <xTaskIncrementTick+0x150>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d104      	bne.n	80048c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048bc:	4b36      	ldr	r3, [pc, #216]	@ (8004998 <xTaskIncrementTick+0x15c>)
 80048be:	f04f 32ff 	mov.w	r2, #4294967295
 80048c2:	601a      	str	r2, [r3, #0]
					break;
 80048c4:	e03f      	b.n	8004946 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048c6:	4b31      	ldr	r3, [pc, #196]	@ (800498c <xTaskIncrementTick+0x150>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d203      	bcs.n	80048e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80048de:	4a2e      	ldr	r2, [pc, #184]	@ (8004998 <xTaskIncrementTick+0x15c>)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80048e4:	e02f      	b.n	8004946 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe ff62 	bl	80037b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d004      	beq.n	8004902 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	3318      	adds	r3, #24
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fe ff59 	bl	80037b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004906:	4b25      	ldr	r3, [pc, #148]	@ (800499c <xTaskIncrementTick+0x160>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	429a      	cmp	r2, r3
 800490c:	d903      	bls.n	8004916 <xTaskIncrementTick+0xda>
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004912:	4a22      	ldr	r2, [pc, #136]	@ (800499c <xTaskIncrementTick+0x160>)
 8004914:	6013      	str	r3, [r2, #0]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800491a:	4613      	mov	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4413      	add	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4a1f      	ldr	r2, [pc, #124]	@ (80049a0 <xTaskIncrementTick+0x164>)
 8004924:	441a      	add	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	3304      	adds	r3, #4
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fe fee4 	bl	80036fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004936:	4b1b      	ldr	r3, [pc, #108]	@ (80049a4 <xTaskIncrementTick+0x168>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	429a      	cmp	r2, r3
 800493e:	d3b8      	bcc.n	80048b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004940:	2301      	movs	r3, #1
 8004942:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004944:	e7b5      	b.n	80048b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004946:	4b17      	ldr	r3, [pc, #92]	@ (80049a4 <xTaskIncrementTick+0x168>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800494c:	4914      	ldr	r1, [pc, #80]	@ (80049a0 <xTaskIncrementTick+0x164>)
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d901      	bls.n	8004962 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800495e:	2301      	movs	r3, #1
 8004960:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004962:	4b11      	ldr	r3, [pc, #68]	@ (80049a8 <xTaskIncrementTick+0x16c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800496a:	2301      	movs	r3, #1
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	e004      	b.n	800497a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004970:	4b0e      	ldr	r3, [pc, #56]	@ (80049ac <xTaskIncrementTick+0x170>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	3301      	adds	r3, #1
 8004976:	4a0d      	ldr	r2, [pc, #52]	@ (80049ac <xTaskIncrementTick+0x170>)
 8004978:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800497a:	697b      	ldr	r3, [r7, #20]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20000dd4 	.word	0x20000dd4
 8004988:	20000db0 	.word	0x20000db0
 800498c:	20000d64 	.word	0x20000d64
 8004990:	20000d68 	.word	0x20000d68
 8004994:	20000dc4 	.word	0x20000dc4
 8004998:	20000dcc 	.word	0x20000dcc
 800499c:	20000db4 	.word	0x20000db4
 80049a0:	200008dc 	.word	0x200008dc
 80049a4:	200008d8 	.word	0x200008d8
 80049a8:	20000dc0 	.word	0x20000dc0
 80049ac:	20000dbc 	.word	0x20000dbc

080049b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80049b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a64 <vTaskSwitchContext+0xb4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80049be:	4b2a      	ldr	r3, [pc, #168]	@ (8004a68 <vTaskSwitchContext+0xb8>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80049c4:	e047      	b.n	8004a56 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80049c6:	4b28      	ldr	r3, [pc, #160]	@ (8004a68 <vTaskSwitchContext+0xb8>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049cc:	4b27      	ldr	r3, [pc, #156]	@ (8004a6c <vTaskSwitchContext+0xbc>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	60fb      	str	r3, [r7, #12]
 80049d2:	e011      	b.n	80049f8 <vTaskSwitchContext+0x48>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10b      	bne.n	80049f2 <vTaskSwitchContext+0x42>
	__asm volatile
 80049da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049de:	f383 8811 	msr	BASEPRI, r3
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	607b      	str	r3, [r7, #4]
}
 80049ec:	bf00      	nop
 80049ee:	bf00      	nop
 80049f0:	e7fd      	b.n	80049ee <vTaskSwitchContext+0x3e>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3b01      	subs	r3, #1
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	491d      	ldr	r1, [pc, #116]	@ (8004a70 <vTaskSwitchContext+0xc0>)
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4613      	mov	r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d0e3      	beq.n	80049d4 <vTaskSwitchContext+0x24>
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4a16      	ldr	r2, [pc, #88]	@ (8004a70 <vTaskSwitchContext+0xc0>)
 8004a18:	4413      	add	r3, r2
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	605a      	str	r2, [r3, #4]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d104      	bne.n	8004a3c <vTaskSwitchContext+0x8c>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	605a      	str	r2, [r3, #4]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	4a0c      	ldr	r2, [pc, #48]	@ (8004a74 <vTaskSwitchContext+0xc4>)
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	4a09      	ldr	r2, [pc, #36]	@ (8004a6c <vTaskSwitchContext+0xbc>)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a4c:	4b09      	ldr	r3, [pc, #36]	@ (8004a74 <vTaskSwitchContext+0xc4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	3354      	adds	r3, #84	@ 0x54
 8004a52:	4a09      	ldr	r2, [pc, #36]	@ (8004a78 <vTaskSwitchContext+0xc8>)
 8004a54:	6013      	str	r3, [r2, #0]
}
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	20000dd4 	.word	0x20000dd4
 8004a68:	20000dc0 	.word	0x20000dc0
 8004a6c:	20000db4 	.word	0x20000db4
 8004a70:	200008dc 	.word	0x200008dc
 8004a74:	200008d8 	.word	0x200008d8
 8004a78:	2000001c 	.word	0x2000001c

08004a7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d10b      	bne.n	8004aa4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	60fb      	str	r3, [r7, #12]
}
 8004a9e:	bf00      	nop
 8004aa0:	bf00      	nop
 8004aa2:	e7fd      	b.n	8004aa0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004aa4:	4b07      	ldr	r3, [pc, #28]	@ (8004ac4 <vTaskPlaceOnEventList+0x48>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3318      	adds	r3, #24
 8004aaa:	4619      	mov	r1, r3
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7fe fe48 	bl	8003742 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	6838      	ldr	r0, [r7, #0]
 8004ab6:	f000 fb69 	bl	800518c <prvAddCurrentTaskToDelayedList>
}
 8004aba:	bf00      	nop
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	200008d8 	.word	0x200008d8

08004ac8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10b      	bne.n	8004af2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	617b      	str	r3, [r7, #20]
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	e7fd      	b.n	8004aee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004af2:	4b0a      	ldr	r3, [pc, #40]	@ (8004b1c <vTaskPlaceOnEventListRestricted+0x54>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3318      	adds	r3, #24
 8004af8:	4619      	mov	r1, r3
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f7fe fdfd 	bl	80036fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004b06:	f04f 33ff 	mov.w	r3, #4294967295
 8004b0a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	68b8      	ldr	r0, [r7, #8]
 8004b10:	f000 fb3c 	bl	800518c <prvAddCurrentTaskToDelayedList>
	}
 8004b14:	bf00      	nop
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	200008d8 	.word	0x200008d8

08004b20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10b      	bne.n	8004b4e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b3a:	f383 8811 	msr	BASEPRI, r3
 8004b3e:	f3bf 8f6f 	isb	sy
 8004b42:	f3bf 8f4f 	dsb	sy
 8004b46:	60fb      	str	r3, [r7, #12]
}
 8004b48:	bf00      	nop
 8004b4a:	bf00      	nop
 8004b4c:	e7fd      	b.n	8004b4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	3318      	adds	r3, #24
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe fe2e 	bl	80037b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b58:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd0 <xTaskRemoveFromEventList+0xb0>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d11d      	bne.n	8004b9c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	3304      	adds	r3, #4
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fe fe25 	bl	80037b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b6e:	4b19      	ldr	r3, [pc, #100]	@ (8004bd4 <xTaskRemoveFromEventList+0xb4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d903      	bls.n	8004b7e <xTaskRemoveFromEventList+0x5e>
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7a:	4a16      	ldr	r2, [pc, #88]	@ (8004bd4 <xTaskRemoveFromEventList+0xb4>)
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b82:	4613      	mov	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4a13      	ldr	r2, [pc, #76]	@ (8004bd8 <xTaskRemoveFromEventList+0xb8>)
 8004b8c:	441a      	add	r2, r3
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	3304      	adds	r3, #4
 8004b92:	4619      	mov	r1, r3
 8004b94:	4610      	mov	r0, r2
 8004b96:	f7fe fdb0 	bl	80036fa <vListInsertEnd>
 8004b9a:	e005      	b.n	8004ba8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	3318      	adds	r3, #24
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	480e      	ldr	r0, [pc, #56]	@ (8004bdc <xTaskRemoveFromEventList+0xbc>)
 8004ba4:	f7fe fda9 	bl	80036fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bac:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <xTaskRemoveFromEventList+0xc0>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d905      	bls.n	8004bc2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004bba:	4b0a      	ldr	r3, [pc, #40]	@ (8004be4 <xTaskRemoveFromEventList+0xc4>)
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	e001      	b.n	8004bc6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004bc6:	697b      	ldr	r3, [r7, #20]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	20000dd4 	.word	0x20000dd4
 8004bd4:	20000db4 	.word	0x20000db4
 8004bd8:	200008dc 	.word	0x200008dc
 8004bdc:	20000d6c 	.word	0x20000d6c
 8004be0:	200008d8 	.word	0x200008d8
 8004be4:	20000dc0 	.word	0x20000dc0

08004be8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004bf0:	4b06      	ldr	r3, [pc, #24]	@ (8004c0c <vTaskInternalSetTimeOutState+0x24>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004bf8:	4b05      	ldr	r3, [pc, #20]	@ (8004c10 <vTaskInternalSetTimeOutState+0x28>)
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	605a      	str	r2, [r3, #4]
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	20000dc4 	.word	0x20000dc4
 8004c10:	20000db0 	.word	0x20000db0

08004c14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10b      	bne.n	8004c3c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	613b      	str	r3, [r7, #16]
}
 8004c36:	bf00      	nop
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10b      	bne.n	8004c5a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c46:	f383 8811 	msr	BASEPRI, r3
 8004c4a:	f3bf 8f6f 	isb	sy
 8004c4e:	f3bf 8f4f 	dsb	sy
 8004c52:	60fb      	str	r3, [r7, #12]
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	e7fd      	b.n	8004c56 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004c5a:	f000 ff75 	bl	8005b48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd4 <xTaskCheckForTimeOut+0xc0>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c76:	d102      	bne.n	8004c7e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61fb      	str	r3, [r7, #28]
 8004c7c:	e023      	b.n	8004cc6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b15      	ldr	r3, [pc, #84]	@ (8004cd8 <xTaskCheckForTimeOut+0xc4>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d007      	beq.n	8004c9a <xTaskCheckForTimeOut+0x86>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d302      	bcc.n	8004c9a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004c94:	2301      	movs	r3, #1
 8004c96:	61fb      	str	r3, [r7, #28]
 8004c98:	e015      	b.n	8004cc6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d20b      	bcs.n	8004cbc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	1ad2      	subs	r2, r2, r3
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f7ff ff99 	bl	8004be8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
 8004cba:	e004      	b.n	8004cc6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004cc6:	f000 ff71 	bl	8005bac <vPortExitCritical>

	return xReturn;
 8004cca:	69fb      	ldr	r3, [r7, #28]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3720      	adds	r7, #32
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	20000db0 	.word	0x20000db0
 8004cd8:	20000dc4 	.word	0x20000dc4

08004cdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ce0:	4b03      	ldr	r3, [pc, #12]	@ (8004cf0 <vTaskMissedYield+0x14>)
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]
}
 8004ce6:	bf00      	nop
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	20000dc0 	.word	0x20000dc0

08004cf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004cfc:	f000 f852 	bl	8004da4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d00:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <prvIdleTask+0x28>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d9f9      	bls.n	8004cfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d08:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <prvIdleTask+0x2c>)
 8004d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d0e:	601a      	str	r2, [r3, #0]
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d18:	e7f0      	b.n	8004cfc <prvIdleTask+0x8>
 8004d1a:	bf00      	nop
 8004d1c:	200008dc 	.word	0x200008dc
 8004d20:	e000ed04 	.word	0xe000ed04

08004d24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	607b      	str	r3, [r7, #4]
 8004d2e:	e00c      	b.n	8004d4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	4413      	add	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4a12      	ldr	r2, [pc, #72]	@ (8004d84 <prvInitialiseTaskLists+0x60>)
 8004d3c:	4413      	add	r3, r2
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fe fcae 	bl	80036a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	3301      	adds	r3, #1
 8004d48:	607b      	str	r3, [r7, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b37      	cmp	r3, #55	@ 0x37
 8004d4e:	d9ef      	bls.n	8004d30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d50:	480d      	ldr	r0, [pc, #52]	@ (8004d88 <prvInitialiseTaskLists+0x64>)
 8004d52:	f7fe fca5 	bl	80036a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d56:	480d      	ldr	r0, [pc, #52]	@ (8004d8c <prvInitialiseTaskLists+0x68>)
 8004d58:	f7fe fca2 	bl	80036a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d5c:	480c      	ldr	r0, [pc, #48]	@ (8004d90 <prvInitialiseTaskLists+0x6c>)
 8004d5e:	f7fe fc9f 	bl	80036a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004d62:	480c      	ldr	r0, [pc, #48]	@ (8004d94 <prvInitialiseTaskLists+0x70>)
 8004d64:	f7fe fc9c 	bl	80036a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d68:	480b      	ldr	r0, [pc, #44]	@ (8004d98 <prvInitialiseTaskLists+0x74>)
 8004d6a:	f7fe fc99 	bl	80036a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d9c <prvInitialiseTaskLists+0x78>)
 8004d70:	4a05      	ldr	r2, [pc, #20]	@ (8004d88 <prvInitialiseTaskLists+0x64>)
 8004d72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d74:	4b0a      	ldr	r3, [pc, #40]	@ (8004da0 <prvInitialiseTaskLists+0x7c>)
 8004d76:	4a05      	ldr	r2, [pc, #20]	@ (8004d8c <prvInitialiseTaskLists+0x68>)
 8004d78:	601a      	str	r2, [r3, #0]
}
 8004d7a:	bf00      	nop
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	200008dc 	.word	0x200008dc
 8004d88:	20000d3c 	.word	0x20000d3c
 8004d8c:	20000d50 	.word	0x20000d50
 8004d90:	20000d6c 	.word	0x20000d6c
 8004d94:	20000d80 	.word	0x20000d80
 8004d98:	20000d98 	.word	0x20000d98
 8004d9c:	20000d64 	.word	0x20000d64
 8004da0:	20000d68 	.word	0x20000d68

08004da4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004daa:	e019      	b.n	8004de0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004dac:	f000 fecc 	bl	8005b48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004db0:	4b10      	ldr	r3, [pc, #64]	@ (8004df4 <prvCheckTasksWaitingTermination+0x50>)
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3304      	adds	r3, #4
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fe fcf9 	bl	80037b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8004df8 <prvCheckTasksWaitingTermination+0x54>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8004df8 <prvCheckTasksWaitingTermination+0x54>)
 8004dca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <prvCheckTasksWaitingTermination+0x58>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8004dfc <prvCheckTasksWaitingTermination+0x58>)
 8004dd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004dd6:	f000 fee9 	bl	8005bac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f810 	bl	8004e00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004de0:	4b06      	ldr	r3, [pc, #24]	@ (8004dfc <prvCheckTasksWaitingTermination+0x58>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1e1      	bne.n	8004dac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004de8:	bf00      	nop
 8004dea:	bf00      	nop
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20000d80 	.word	0x20000d80
 8004df8:	20000dac 	.word	0x20000dac
 8004dfc:	20000d94 	.word	0x20000d94

08004e00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	3354      	adds	r3, #84	@ 0x54
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f001 fadb 	bl	80063c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d108      	bne.n	8004e2e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e20:	4618      	mov	r0, r3
 8004e22:	f001 f881 	bl	8005f28 <vPortFree>
				vPortFree( pxTCB );
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f001 f87e 	bl	8005f28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e2c:	e019      	b.n	8004e62 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d103      	bne.n	8004e40 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f001 f875 	bl	8005f28 <vPortFree>
	}
 8004e3e:	e010      	b.n	8004e62 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d00b      	beq.n	8004e62 <prvDeleteTCB+0x62>
	__asm volatile
 8004e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4e:	f383 8811 	msr	BASEPRI, r3
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	60fb      	str	r3, [r7, #12]
}
 8004e5c:	bf00      	nop
 8004e5e:	bf00      	nop
 8004e60:	e7fd      	b.n	8004e5e <prvDeleteTCB+0x5e>
	}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
	...

08004e6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <prvResetNextTaskUnblockTime+0x38>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d104      	bne.n	8004e86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <prvResetNextTaskUnblockTime+0x3c>)
 8004e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e84:	e008      	b.n	8004e98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e86:	4b07      	ldr	r3, [pc, #28]	@ (8004ea4 <prvResetNextTaskUnblockTime+0x38>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	4a04      	ldr	r2, [pc, #16]	@ (8004ea8 <prvResetNextTaskUnblockTime+0x3c>)
 8004e96:	6013      	str	r3, [r2, #0]
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	20000d64 	.word	0x20000d64
 8004ea8:	20000dcc 	.word	0x20000dcc

08004eac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <xTaskGetSchedulerState+0x34>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d102      	bne.n	8004ec0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	607b      	str	r3, [r7, #4]
 8004ebe:	e008      	b.n	8004ed2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ec0:	4b08      	ldr	r3, [pc, #32]	@ (8004ee4 <xTaskGetSchedulerState+0x38>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d102      	bne.n	8004ece <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004ec8:	2302      	movs	r3, #2
 8004eca:	607b      	str	r3, [r7, #4]
 8004ecc:	e001      	b.n	8004ed2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004ed2:	687b      	ldr	r3, [r7, #4]
	}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr
 8004ee0:	20000db8 	.word	0x20000db8
 8004ee4:	20000dd4 	.word	0x20000dd4

08004ee8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d058      	beq.n	8004fb0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004efe:	4b2f      	ldr	r3, [pc, #188]	@ (8004fbc <xTaskPriorityDisinherit+0xd4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d00b      	beq.n	8004f20 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	60fb      	str	r3, [r7, #12]
}
 8004f1a:	bf00      	nop
 8004f1c:	bf00      	nop
 8004f1e:	e7fd      	b.n	8004f1c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10b      	bne.n	8004f40 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2c:	f383 8811 	msr	BASEPRI, r3
 8004f30:	f3bf 8f6f 	isb	sy
 8004f34:	f3bf 8f4f 	dsb	sy
 8004f38:	60bb      	str	r3, [r7, #8]
}
 8004f3a:	bf00      	nop
 8004f3c:	bf00      	nop
 8004f3e:	e7fd      	b.n	8004f3c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f44:	1e5a      	subs	r2, r3, #1
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d02c      	beq.n	8004fb0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d128      	bne.n	8004fb0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	3304      	adds	r3, #4
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7fe fc26 	bl	80037b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f80:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc0 <xTaskPriorityDisinherit+0xd8>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d903      	bls.n	8004f90 <xTaskPriorityDisinherit+0xa8>
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc0 <xTaskPriorityDisinherit+0xd8>)
 8004f8e:	6013      	str	r3, [r2, #0]
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f94:	4613      	mov	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4a09      	ldr	r2, [pc, #36]	@ (8004fc4 <xTaskPriorityDisinherit+0xdc>)
 8004f9e:	441a      	add	r2, r3
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f7fe fba7 	bl	80036fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004fac:	2301      	movs	r3, #1
 8004fae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004fb0:	697b      	ldr	r3, [r7, #20]
	}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	200008d8 	.word	0x200008d8
 8004fc0:	20000db4 	.word	0x20000db4
 8004fc4:	200008dc 	.word	0x200008dc

08004fc8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8004fd2:	f000 fdb9 	bl	8005b48 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8004fd6:	4b20      	ldr	r3, [pc, #128]	@ (8005058 <ulTaskNotifyTake+0x90>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d113      	bne.n	800500a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8004fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8005058 <ulTaskNotifyTake+0x90>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00b      	beq.n	800500a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	6838      	ldr	r0, [r7, #0]
 8004ff6:	f000 f8c9 	bl	800518c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004ffa:	4b18      	ldr	r3, [pc, #96]	@ (800505c <ulTaskNotifyTake+0x94>)
 8004ffc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005000:	601a      	str	r2, [r3, #0]
 8005002:	f3bf 8f4f 	dsb	sy
 8005006:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800500a:	f000 fdcf 	bl	8005bac <vPortExitCritical>

		taskENTER_CRITICAL();
 800500e:	f000 fd9b 	bl	8005b48 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8005012:	4b11      	ldr	r3, [pc, #68]	@ (8005058 <ulTaskNotifyTake+0x90>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800501a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00e      	beq.n	8005040 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d005      	beq.n	8005034 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8005028:	4b0b      	ldr	r3, [pc, #44]	@ (8005058 <ulTaskNotifyTake+0x90>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2200      	movs	r2, #0
 800502e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8005032:	e005      	b.n	8005040 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8005034:	4b08      	ldr	r3, [pc, #32]	@ (8005058 <ulTaskNotifyTake+0x90>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	3a01      	subs	r2, #1
 800503c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005040:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <ulTaskNotifyTake+0x90>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800504a:	f000 fdaf 	bl	8005bac <vPortExitCritical>

		return ulReturn;
 800504e:	68fb      	ldr	r3, [r7, #12]
	}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	200008d8 	.word	0x200008d8
 800505c:	e000ed04 	.word	0xe000ed04

08005060 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005060:	b580      	push	{r7, lr}
 8005062:	b08a      	sub	sp, #40	@ 0x28
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10b      	bne.n	8005088 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	61bb      	str	r3, [r7, #24]
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005088:	f000 fe3e 	bl	8005d08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8005090:	f3ef 8211 	mrs	r2, BASEPRI
 8005094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005098:	f383 8811 	msr	BASEPRI, r3
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	f3bf 8f4f 	dsb	sy
 80050a4:	617a      	str	r2, [r7, #20]
 80050a6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80050a8:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050aa:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80050b2:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80050ca:	7ffb      	ldrb	r3, [r7, #31]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d147      	bne.n	8005160 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80050d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	60fb      	str	r3, [r7, #12]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050f0:	4b20      	ldr	r3, [pc, #128]	@ (8005174 <vTaskNotifyGiveFromISR+0x114>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d11d      	bne.n	8005134 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	3304      	adds	r3, #4
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7fe fb59 	bl	80037b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005106:	4b1c      	ldr	r3, [pc, #112]	@ (8005178 <vTaskNotifyGiveFromISR+0x118>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	429a      	cmp	r2, r3
 800510c:	d903      	bls.n	8005116 <vTaskNotifyGiveFromISR+0xb6>
 800510e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005112:	4a19      	ldr	r2, [pc, #100]	@ (8005178 <vTaskNotifyGiveFromISR+0x118>)
 8005114:	6013      	str	r3, [r2, #0]
 8005116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4a16      	ldr	r2, [pc, #88]	@ (800517c <vTaskNotifyGiveFromISR+0x11c>)
 8005124:	441a      	add	r2, r3
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	3304      	adds	r3, #4
 800512a:	4619      	mov	r1, r3
 800512c:	4610      	mov	r0, r2
 800512e:	f7fe fae4 	bl	80036fa <vListInsertEnd>
 8005132:	e005      	b.n	8005140 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005136:	3318      	adds	r3, #24
 8005138:	4619      	mov	r1, r3
 800513a:	4811      	ldr	r0, [pc, #68]	@ (8005180 <vTaskNotifyGiveFromISR+0x120>)
 800513c:	f7fe fadd 	bl	80036fa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005144:	4b0f      	ldr	r3, [pc, #60]	@ (8005184 <vTaskNotifyGiveFromISR+0x124>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	429a      	cmp	r2, r3
 800514c:	d908      	bls.n	8005160 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d002      	beq.n	800515a <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	2201      	movs	r2, #1
 8005158:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800515a:	4b0b      	ldr	r3, [pc, #44]	@ (8005188 <vTaskNotifyGiveFromISR+0x128>)
 800515c:	2201      	movs	r2, #1
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	f383 8811 	msr	BASEPRI, r3
}
 800516a:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800516c:	bf00      	nop
 800516e:	3728      	adds	r7, #40	@ 0x28
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	20000dd4 	.word	0x20000dd4
 8005178:	20000db4 	.word	0x20000db4
 800517c:	200008dc 	.word	0x200008dc
 8005180:	20000d6c 	.word	0x20000d6c
 8005184:	200008d8 	.word	0x200008d8
 8005188:	20000dc0 	.word	0x20000dc0

0800518c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005196:	4b21      	ldr	r3, [pc, #132]	@ (800521c <prvAddCurrentTaskToDelayedList+0x90>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800519c:	4b20      	ldr	r3, [pc, #128]	@ (8005220 <prvAddCurrentTaskToDelayedList+0x94>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3304      	adds	r3, #4
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7fe fb06 	bl	80037b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ae:	d10a      	bne.n	80051c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d007      	beq.n	80051c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005220 <prvAddCurrentTaskToDelayedList+0x94>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	3304      	adds	r3, #4
 80051bc:	4619      	mov	r1, r3
 80051be:	4819      	ldr	r0, [pc, #100]	@ (8005224 <prvAddCurrentTaskToDelayedList+0x98>)
 80051c0:	f7fe fa9b 	bl	80036fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80051c4:	e026      	b.n	8005214 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4413      	add	r3, r2
 80051cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80051ce:	4b14      	ldr	r3, [pc, #80]	@ (8005220 <prvAddCurrentTaskToDelayedList+0x94>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d209      	bcs.n	80051f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051de:	4b12      	ldr	r3, [pc, #72]	@ (8005228 <prvAddCurrentTaskToDelayedList+0x9c>)
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005220 <prvAddCurrentTaskToDelayedList+0x94>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f7fe faa9 	bl	8003742 <vListInsert>
}
 80051f0:	e010      	b.n	8005214 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051f2:	4b0e      	ldr	r3, [pc, #56]	@ (800522c <prvAddCurrentTaskToDelayedList+0xa0>)
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005220 <prvAddCurrentTaskToDelayedList+0x94>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	3304      	adds	r3, #4
 80051fc:	4619      	mov	r1, r3
 80051fe:	4610      	mov	r0, r2
 8005200:	f7fe fa9f 	bl	8003742 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005204:	4b0a      	ldr	r3, [pc, #40]	@ (8005230 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	429a      	cmp	r2, r3
 800520c:	d202      	bcs.n	8005214 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800520e:	4a08      	ldr	r2, [pc, #32]	@ (8005230 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	6013      	str	r3, [r2, #0]
}
 8005214:	bf00      	nop
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	20000db0 	.word	0x20000db0
 8005220:	200008d8 	.word	0x200008d8
 8005224:	20000d98 	.word	0x20000d98
 8005228:	20000d68 	.word	0x20000d68
 800522c:	20000d64 	.word	0x20000d64
 8005230:	20000dcc 	.word	0x20000dcc

08005234 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08a      	sub	sp, #40	@ 0x28
 8005238:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800523e:	f000 fb13 	bl	8005868 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005242:	4b1d      	ldr	r3, [pc, #116]	@ (80052b8 <xTimerCreateTimerTask+0x84>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d021      	beq.n	800528e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800524a:	2300      	movs	r3, #0
 800524c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800524e:	2300      	movs	r3, #0
 8005250:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005252:	1d3a      	adds	r2, r7, #4
 8005254:	f107 0108 	add.w	r1, r7, #8
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	4618      	mov	r0, r3
 800525e:	f7fe fa05 	bl	800366c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005262:	6879      	ldr	r1, [r7, #4]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	9202      	str	r2, [sp, #8]
 800526a:	9301      	str	r3, [sp, #4]
 800526c:	2302      	movs	r3, #2
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	2300      	movs	r3, #0
 8005272:	460a      	mov	r2, r1
 8005274:	4911      	ldr	r1, [pc, #68]	@ (80052bc <xTimerCreateTimerTask+0x88>)
 8005276:	4812      	ldr	r0, [pc, #72]	@ (80052c0 <xTimerCreateTimerTask+0x8c>)
 8005278:	f7fe ffc0 	bl	80041fc <xTaskCreateStatic>
 800527c:	4603      	mov	r3, r0
 800527e:	4a11      	ldr	r2, [pc, #68]	@ (80052c4 <xTimerCreateTimerTask+0x90>)
 8005280:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005282:	4b10      	ldr	r3, [pc, #64]	@ (80052c4 <xTimerCreateTimerTask+0x90>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800528a:	2301      	movs	r3, #1
 800528c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10b      	bne.n	80052ac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	613b      	str	r3, [r7, #16]
}
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
 80052aa:	e7fd      	b.n	80052a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80052ac:	697b      	ldr	r3, [r7, #20]
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3718      	adds	r7, #24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000e08 	.word	0x20000e08
 80052bc:	0800716c 	.word	0x0800716c
 80052c0:	08005401 	.word	0x08005401
 80052c4:	20000e0c 	.word	0x20000e0c

080052c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08a      	sub	sp, #40	@ 0x28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10b      	bne.n	80052f8 <xTimerGenericCommand+0x30>
	__asm volatile
 80052e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	623b      	str	r3, [r7, #32]
}
 80052f2:	bf00      	nop
 80052f4:	bf00      	nop
 80052f6:	e7fd      	b.n	80052f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80052f8:	4b19      	ldr	r3, [pc, #100]	@ (8005360 <xTimerGenericCommand+0x98>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d02a      	beq.n	8005356 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b05      	cmp	r3, #5
 8005310:	dc18      	bgt.n	8005344 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005312:	f7ff fdcb 	bl	8004eac <xTaskGetSchedulerState>
 8005316:	4603      	mov	r3, r0
 8005318:	2b02      	cmp	r3, #2
 800531a:	d109      	bne.n	8005330 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800531c:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <xTimerGenericCommand+0x98>)
 800531e:	6818      	ldr	r0, [r3, #0]
 8005320:	f107 0110 	add.w	r1, r7, #16
 8005324:	2300      	movs	r3, #0
 8005326:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005328:	f7fe fb78 	bl	8003a1c <xQueueGenericSend>
 800532c:	6278      	str	r0, [r7, #36]	@ 0x24
 800532e:	e012      	b.n	8005356 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005330:	4b0b      	ldr	r3, [pc, #44]	@ (8005360 <xTimerGenericCommand+0x98>)
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	f107 0110 	add.w	r1, r7, #16
 8005338:	2300      	movs	r3, #0
 800533a:	2200      	movs	r2, #0
 800533c:	f7fe fb6e 	bl	8003a1c <xQueueGenericSend>
 8005340:	6278      	str	r0, [r7, #36]	@ 0x24
 8005342:	e008      	b.n	8005356 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005344:	4b06      	ldr	r3, [pc, #24]	@ (8005360 <xTimerGenericCommand+0x98>)
 8005346:	6818      	ldr	r0, [r3, #0]
 8005348:	f107 0110 	add.w	r1, r7, #16
 800534c:	2300      	movs	r3, #0
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	f7fe fc66 	bl	8003c20 <xQueueGenericSendFromISR>
 8005354:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005358:	4618      	mov	r0, r3
 800535a:	3728      	adds	r7, #40	@ 0x28
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	20000e08 	.word	0x20000e08

08005364 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b088      	sub	sp, #32
 8005368:	af02      	add	r7, sp, #8
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800536e:	4b23      	ldr	r3, [pc, #140]	@ (80053fc <prvProcessExpiredTimer+0x98>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	3304      	adds	r3, #4
 800537c:	4618      	mov	r0, r3
 800537e:	f7fe fa19 	bl	80037b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b00      	cmp	r3, #0
 800538e:	d023      	beq.n	80053d8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	699a      	ldr	r2, [r3, #24]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	18d1      	adds	r1, r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	683a      	ldr	r2, [r7, #0]
 800539c:	6978      	ldr	r0, [r7, #20]
 800539e:	f000 f8d5 	bl	800554c <prvInsertTimerInActiveList>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d020      	beq.n	80053ea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80053a8:	2300      	movs	r3, #0
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	2300      	movs	r3, #0
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	2100      	movs	r1, #0
 80053b2:	6978      	ldr	r0, [r7, #20]
 80053b4:	f7ff ff88 	bl	80052c8 <xTimerGenericCommand>
 80053b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d114      	bne.n	80053ea <prvProcessExpiredTimer+0x86>
	__asm volatile
 80053c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c4:	f383 8811 	msr	BASEPRI, r3
 80053c8:	f3bf 8f6f 	isb	sy
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	60fb      	str	r3, [r7, #12]
}
 80053d2:	bf00      	nop
 80053d4:	bf00      	nop
 80053d6:	e7fd      	b.n	80053d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053de:	f023 0301 	bic.w	r3, r3, #1
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	6978      	ldr	r0, [r7, #20]
 80053f0:	4798      	blx	r3
}
 80053f2:	bf00      	nop
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000e00 	.word	0x20000e00

08005400 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005408:	f107 0308 	add.w	r3, r7, #8
 800540c:	4618      	mov	r0, r3
 800540e:	f000 f859 	bl	80054c4 <prvGetNextExpireTime>
 8005412:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	4619      	mov	r1, r3
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 f805 	bl	8005428 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800541e:	f000 f8d7 	bl	80055d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005422:	bf00      	nop
 8005424:	e7f0      	b.n	8005408 <prvTimerTask+0x8>
	...

08005428 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005432:	f7ff f947 	bl	80046c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005436:	f107 0308 	add.w	r3, r7, #8
 800543a:	4618      	mov	r0, r3
 800543c:	f000 f866 	bl	800550c <prvSampleTimeNow>
 8005440:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d130      	bne.n	80054aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10a      	bne.n	8005464 <prvProcessTimerOrBlockTask+0x3c>
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	429a      	cmp	r2, r3
 8005454:	d806      	bhi.n	8005464 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005456:	f7ff f943 	bl	80046e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800545a:	68f9      	ldr	r1, [r7, #12]
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f7ff ff81 	bl	8005364 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005462:	e024      	b.n	80054ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d008      	beq.n	800547c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800546a:	4b13      	ldr	r3, [pc, #76]	@ (80054b8 <prvProcessTimerOrBlockTask+0x90>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <prvProcessTimerOrBlockTask+0x50>
 8005474:	2301      	movs	r3, #1
 8005476:	e000      	b.n	800547a <prvProcessTimerOrBlockTask+0x52>
 8005478:	2300      	movs	r3, #0
 800547a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800547c:	4b0f      	ldr	r3, [pc, #60]	@ (80054bc <prvProcessTimerOrBlockTask+0x94>)
 800547e:	6818      	ldr	r0, [r3, #0]
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	4619      	mov	r1, r3
 800548a:	f7fe fe83 	bl	8004194 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800548e:	f7ff f927 	bl	80046e0 <xTaskResumeAll>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10a      	bne.n	80054ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005498:	4b09      	ldr	r3, [pc, #36]	@ (80054c0 <prvProcessTimerOrBlockTask+0x98>)
 800549a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	f3bf 8f4f 	dsb	sy
 80054a4:	f3bf 8f6f 	isb	sy
}
 80054a8:	e001      	b.n	80054ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80054aa:	f7ff f919 	bl	80046e0 <xTaskResumeAll>
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20000e04 	.word	0x20000e04
 80054bc:	20000e08 	.word	0x20000e08
 80054c0:	e000ed04 	.word	0xe000ed04

080054c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80054c4:	b480      	push	{r7}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80054cc:	4b0e      	ldr	r3, [pc, #56]	@ (8005508 <prvGetNextExpireTime+0x44>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <prvGetNextExpireTime+0x16>
 80054d6:	2201      	movs	r2, #1
 80054d8:	e000      	b.n	80054dc <prvGetNextExpireTime+0x18>
 80054da:	2200      	movs	r2, #0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80054e8:	4b07      	ldr	r3, [pc, #28]	@ (8005508 <prvGetNextExpireTime+0x44>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	60fb      	str	r3, [r7, #12]
 80054f2:	e001      	b.n	80054f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80054f8:	68fb      	ldr	r3, [r7, #12]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	20000e00 	.word	0x20000e00

0800550c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005514:	f7ff f982 	bl	800481c <xTaskGetTickCount>
 8005518:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800551a:	4b0b      	ldr	r3, [pc, #44]	@ (8005548 <prvSampleTimeNow+0x3c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	429a      	cmp	r2, r3
 8005522:	d205      	bcs.n	8005530 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005524:	f000 f93a 	bl	800579c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	601a      	str	r2, [r3, #0]
 800552e:	e002      	b.n	8005536 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005536:	4a04      	ldr	r2, [pc, #16]	@ (8005548 <prvSampleTimeNow+0x3c>)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800553c:	68fb      	ldr	r3, [r7, #12]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	20000e10 	.word	0x20000e10

0800554c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
 8005558:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800555a:	2300      	movs	r3, #0
 800555c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	429a      	cmp	r2, r3
 8005570:	d812      	bhi.n	8005598 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	1ad2      	subs	r2, r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	429a      	cmp	r2, r3
 800557e:	d302      	bcc.n	8005586 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005580:	2301      	movs	r3, #1
 8005582:	617b      	str	r3, [r7, #20]
 8005584:	e01b      	b.n	80055be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005586:	4b10      	ldr	r3, [pc, #64]	@ (80055c8 <prvInsertTimerInActiveList+0x7c>)
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	3304      	adds	r3, #4
 800558e:	4619      	mov	r1, r3
 8005590:	4610      	mov	r0, r2
 8005592:	f7fe f8d6 	bl	8003742 <vListInsert>
 8005596:	e012      	b.n	80055be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	429a      	cmp	r2, r3
 800559e:	d206      	bcs.n	80055ae <prvInsertTimerInActiveList+0x62>
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d302      	bcc.n	80055ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80055a8:	2301      	movs	r3, #1
 80055aa:	617b      	str	r3, [r7, #20]
 80055ac:	e007      	b.n	80055be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80055ae:	4b07      	ldr	r3, [pc, #28]	@ (80055cc <prvInsertTimerInActiveList+0x80>)
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	3304      	adds	r3, #4
 80055b6:	4619      	mov	r1, r3
 80055b8:	4610      	mov	r0, r2
 80055ba:	f7fe f8c2 	bl	8003742 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80055be:	697b      	ldr	r3, [r7, #20]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3718      	adds	r7, #24
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	20000e04 	.word	0x20000e04
 80055cc:	20000e00 	.word	0x20000e00

080055d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08e      	sub	sp, #56	@ 0x38
 80055d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80055d6:	e0ce      	b.n	8005776 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	da19      	bge.n	8005612 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80055de:	1d3b      	adds	r3, r7, #4
 80055e0:	3304      	adds	r3, #4
 80055e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80055e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10b      	bne.n	8005602 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80055ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ee:	f383 8811 	msr	BASEPRI, r3
 80055f2:	f3bf 8f6f 	isb	sy
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	61fb      	str	r3, [r7, #28]
}
 80055fc:	bf00      	nop
 80055fe:	bf00      	nop
 8005600:	e7fd      	b.n	80055fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005608:	6850      	ldr	r0, [r2, #4]
 800560a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800560c:	6892      	ldr	r2, [r2, #8]
 800560e:	4611      	mov	r1, r2
 8005610:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f2c0 80ae 	blt.w	8005776 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800561e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d004      	beq.n	8005630 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005628:	3304      	adds	r3, #4
 800562a:	4618      	mov	r0, r3
 800562c:	f7fe f8c2 	bl	80037b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005630:	463b      	mov	r3, r7
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff ff6a 	bl	800550c <prvSampleTimeNow>
 8005638:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b09      	cmp	r3, #9
 800563e:	f200 8097 	bhi.w	8005770 <prvProcessReceivedCommands+0x1a0>
 8005642:	a201      	add	r2, pc, #4	@ (adr r2, 8005648 <prvProcessReceivedCommands+0x78>)
 8005644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005648:	08005671 	.word	0x08005671
 800564c:	08005671 	.word	0x08005671
 8005650:	08005671 	.word	0x08005671
 8005654:	080056e7 	.word	0x080056e7
 8005658:	080056fb 	.word	0x080056fb
 800565c:	08005747 	.word	0x08005747
 8005660:	08005671 	.word	0x08005671
 8005664:	08005671 	.word	0x08005671
 8005668:	080056e7 	.word	0x080056e7
 800566c:	080056fb 	.word	0x080056fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005672:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005676:	f043 0301 	orr.w	r3, r3, #1
 800567a:	b2da      	uxtb	r2, r3
 800567c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	18d1      	adds	r1, r2, r3
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800568e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005690:	f7ff ff5c 	bl	800554c <prvInsertTimerInActiveList>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d06c      	beq.n	8005774 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80056a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056a8:	f003 0304 	and.w	r3, r3, #4
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d061      	beq.n	8005774 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80056b0:	68ba      	ldr	r2, [r7, #8]
 80056b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	441a      	add	r2, r3
 80056b8:	2300      	movs	r3, #0
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	2300      	movs	r3, #0
 80056be:	2100      	movs	r1, #0
 80056c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056c2:	f7ff fe01 	bl	80052c8 <xTimerGenericCommand>
 80056c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d152      	bne.n	8005774 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	61bb      	str	r3, [r7, #24]
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80056e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056ec:	f023 0301 	bic.w	r3, r3, #1
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80056f8:	e03d      	b.n	8005776 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80056fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005700:	f043 0301 	orr.w	r3, r3, #1
 8005704:	b2da      	uxtb	r2, r3
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005710:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10b      	bne.n	8005732 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800571a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800571e:	f383 8811 	msr	BASEPRI, r3
 8005722:	f3bf 8f6f 	isb	sy
 8005726:	f3bf 8f4f 	dsb	sy
 800572a:	617b      	str	r3, [r7, #20]
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	e7fd      	b.n	800572e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005734:	699a      	ldr	r2, [r3, #24]
 8005736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005738:	18d1      	adds	r1, r2, r3
 800573a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800573e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005740:	f7ff ff04 	bl	800554c <prvInsertTimerInActiveList>
					break;
 8005744:	e017      	b.n	8005776 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d103      	bne.n	800575c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005754:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005756:	f000 fbe7 	bl	8005f28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800575a:	e00c      	b.n	8005776 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800575c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005762:	f023 0301 	bic.w	r3, r3, #1
 8005766:	b2da      	uxtb	r2, r3
 8005768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800576a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800576e:	e002      	b.n	8005776 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005770:	bf00      	nop
 8005772:	e000      	b.n	8005776 <prvProcessReceivedCommands+0x1a6>
					break;
 8005774:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005776:	4b08      	ldr	r3, [pc, #32]	@ (8005798 <prvProcessReceivedCommands+0x1c8>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	1d39      	adds	r1, r7, #4
 800577c:	2200      	movs	r2, #0
 800577e:	4618      	mov	r0, r3
 8005780:	f7fe faec 	bl	8003d5c <xQueueReceive>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	f47f af26 	bne.w	80055d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800578c:	bf00      	nop
 800578e:	bf00      	nop
 8005790:	3730      	adds	r7, #48	@ 0x30
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20000e08 	.word	0x20000e08

0800579c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b088      	sub	sp, #32
 80057a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057a2:	e049      	b.n	8005838 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005860 <prvSwitchTimerLists+0xc4>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005860 <prvSwitchTimerLists+0xc4>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	3304      	adds	r3, #4
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fd fff9 	bl	80037b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	68f8      	ldr	r0, [r7, #12]
 80057c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d02f      	beq.n	8005838 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	4413      	add	r3, r2
 80057e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d90e      	bls.n	8005808 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80057f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005860 <prvSwitchTimerLists+0xc4>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	3304      	adds	r3, #4
 80057fe:	4619      	mov	r1, r3
 8005800:	4610      	mov	r0, r2
 8005802:	f7fd ff9e 	bl	8003742 <vListInsert>
 8005806:	e017      	b.n	8005838 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005808:	2300      	movs	r3, #0
 800580a:	9300      	str	r3, [sp, #0]
 800580c:	2300      	movs	r3, #0
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	2100      	movs	r1, #0
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f7ff fd58 	bl	80052c8 <xTimerGenericCommand>
 8005818:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10b      	bne.n	8005838 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005824:	f383 8811 	msr	BASEPRI, r3
 8005828:	f3bf 8f6f 	isb	sy
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	603b      	str	r3, [r7, #0]
}
 8005832:	bf00      	nop
 8005834:	bf00      	nop
 8005836:	e7fd      	b.n	8005834 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005838:	4b09      	ldr	r3, [pc, #36]	@ (8005860 <prvSwitchTimerLists+0xc4>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1b0      	bne.n	80057a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005842:	4b07      	ldr	r3, [pc, #28]	@ (8005860 <prvSwitchTimerLists+0xc4>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005848:	4b06      	ldr	r3, [pc, #24]	@ (8005864 <prvSwitchTimerLists+0xc8>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a04      	ldr	r2, [pc, #16]	@ (8005860 <prvSwitchTimerLists+0xc4>)
 800584e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005850:	4a04      	ldr	r2, [pc, #16]	@ (8005864 <prvSwitchTimerLists+0xc8>)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	6013      	str	r3, [r2, #0]
}
 8005856:	bf00      	nop
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	20000e00 	.word	0x20000e00
 8005864:	20000e04 	.word	0x20000e04

08005868 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800586e:	f000 f96b 	bl	8005b48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005872:	4b15      	ldr	r3, [pc, #84]	@ (80058c8 <prvCheckForValidListAndQueue+0x60>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d120      	bne.n	80058bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800587a:	4814      	ldr	r0, [pc, #80]	@ (80058cc <prvCheckForValidListAndQueue+0x64>)
 800587c:	f7fd ff10 	bl	80036a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005880:	4813      	ldr	r0, [pc, #76]	@ (80058d0 <prvCheckForValidListAndQueue+0x68>)
 8005882:	f7fd ff0d 	bl	80036a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005886:	4b13      	ldr	r3, [pc, #76]	@ (80058d4 <prvCheckForValidListAndQueue+0x6c>)
 8005888:	4a10      	ldr	r2, [pc, #64]	@ (80058cc <prvCheckForValidListAndQueue+0x64>)
 800588a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800588c:	4b12      	ldr	r3, [pc, #72]	@ (80058d8 <prvCheckForValidListAndQueue+0x70>)
 800588e:	4a10      	ldr	r2, [pc, #64]	@ (80058d0 <prvCheckForValidListAndQueue+0x68>)
 8005890:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005892:	2300      	movs	r3, #0
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	4b11      	ldr	r3, [pc, #68]	@ (80058dc <prvCheckForValidListAndQueue+0x74>)
 8005898:	4a11      	ldr	r2, [pc, #68]	@ (80058e0 <prvCheckForValidListAndQueue+0x78>)
 800589a:	2110      	movs	r1, #16
 800589c:	200a      	movs	r0, #10
 800589e:	f7fe f81d 	bl	80038dc <xQueueGenericCreateStatic>
 80058a2:	4603      	mov	r3, r0
 80058a4:	4a08      	ldr	r2, [pc, #32]	@ (80058c8 <prvCheckForValidListAndQueue+0x60>)
 80058a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80058a8:	4b07      	ldr	r3, [pc, #28]	@ (80058c8 <prvCheckForValidListAndQueue+0x60>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d005      	beq.n	80058bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80058b0:	4b05      	ldr	r3, [pc, #20]	@ (80058c8 <prvCheckForValidListAndQueue+0x60>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	490b      	ldr	r1, [pc, #44]	@ (80058e4 <prvCheckForValidListAndQueue+0x7c>)
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7fe fc42 	bl	8004140 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80058bc:	f000 f976 	bl	8005bac <vPortExitCritical>
}
 80058c0:	bf00      	nop
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	20000e08 	.word	0x20000e08
 80058cc:	20000dd8 	.word	0x20000dd8
 80058d0:	20000dec 	.word	0x20000dec
 80058d4:	20000e00 	.word	0x20000e00
 80058d8:	20000e04 	.word	0x20000e04
 80058dc:	20000eb4 	.word	0x20000eb4
 80058e0:	20000e14 	.word	0x20000e14
 80058e4:	08007174 	.word	0x08007174

080058e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	3b04      	subs	r3, #4
 80058f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005900:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3b04      	subs	r3, #4
 8005906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f023 0201 	bic.w	r2, r3, #1
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3b04      	subs	r3, #4
 8005916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005918:	4a0c      	ldr	r2, [pc, #48]	@ (800594c <pxPortInitialiseStack+0x64>)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3b14      	subs	r3, #20
 8005922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3b04      	subs	r3, #4
 800592e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f06f 0202 	mvn.w	r2, #2
 8005936:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3b20      	subs	r3, #32
 800593c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800593e:	68fb      	ldr	r3, [r7, #12]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3714      	adds	r7, #20
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr
 800594c:	08005951 	.word	0x08005951

08005950 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800595a:	4b13      	ldr	r3, [pc, #76]	@ (80059a8 <prvTaskExitError+0x58>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005962:	d00b      	beq.n	800597c <prvTaskExitError+0x2c>
	__asm volatile
 8005964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005968:	f383 8811 	msr	BASEPRI, r3
 800596c:	f3bf 8f6f 	isb	sy
 8005970:	f3bf 8f4f 	dsb	sy
 8005974:	60fb      	str	r3, [r7, #12]
}
 8005976:	bf00      	nop
 8005978:	bf00      	nop
 800597a:	e7fd      	b.n	8005978 <prvTaskExitError+0x28>
	__asm volatile
 800597c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005980:	f383 8811 	msr	BASEPRI, r3
 8005984:	f3bf 8f6f 	isb	sy
 8005988:	f3bf 8f4f 	dsb	sy
 800598c:	60bb      	str	r3, [r7, #8]
}
 800598e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005990:	bf00      	nop
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0fc      	beq.n	8005992 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005998:	bf00      	nop
 800599a:	bf00      	nop
 800599c:	3714      	adds	r7, #20
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	2000000c 	.word	0x2000000c
 80059ac:	00000000 	.word	0x00000000

080059b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80059b0:	4b07      	ldr	r3, [pc, #28]	@ (80059d0 <pxCurrentTCBConst2>)
 80059b2:	6819      	ldr	r1, [r3, #0]
 80059b4:	6808      	ldr	r0, [r1, #0]
 80059b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ba:	f380 8809 	msr	PSP, r0
 80059be:	f3bf 8f6f 	isb	sy
 80059c2:	f04f 0000 	mov.w	r0, #0
 80059c6:	f380 8811 	msr	BASEPRI, r0
 80059ca:	4770      	bx	lr
 80059cc:	f3af 8000 	nop.w

080059d0 <pxCurrentTCBConst2>:
 80059d0:	200008d8 	.word	0x200008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80059d4:	bf00      	nop
 80059d6:	bf00      	nop

080059d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80059d8:	4808      	ldr	r0, [pc, #32]	@ (80059fc <prvPortStartFirstTask+0x24>)
 80059da:	6800      	ldr	r0, [r0, #0]
 80059dc:	6800      	ldr	r0, [r0, #0]
 80059de:	f380 8808 	msr	MSP, r0
 80059e2:	f04f 0000 	mov.w	r0, #0
 80059e6:	f380 8814 	msr	CONTROL, r0
 80059ea:	b662      	cpsie	i
 80059ec:	b661      	cpsie	f
 80059ee:	f3bf 8f4f 	dsb	sy
 80059f2:	f3bf 8f6f 	isb	sy
 80059f6:	df00      	svc	0
 80059f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80059fa:	bf00      	nop
 80059fc:	e000ed08 	.word	0xe000ed08

08005a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a06:	4b47      	ldr	r3, [pc, #284]	@ (8005b24 <xPortStartScheduler+0x124>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a47      	ldr	r2, [pc, #284]	@ (8005b28 <xPortStartScheduler+0x128>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d10b      	bne.n	8005a28 <xPortStartScheduler+0x28>
	__asm volatile
 8005a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a14:	f383 8811 	msr	BASEPRI, r3
 8005a18:	f3bf 8f6f 	isb	sy
 8005a1c:	f3bf 8f4f 	dsb	sy
 8005a20:	60fb      	str	r3, [r7, #12]
}
 8005a22:	bf00      	nop
 8005a24:	bf00      	nop
 8005a26:	e7fd      	b.n	8005a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a28:	4b3e      	ldr	r3, [pc, #248]	@ (8005b24 <xPortStartScheduler+0x124>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a3f      	ldr	r2, [pc, #252]	@ (8005b2c <xPortStartScheduler+0x12c>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d10b      	bne.n	8005a4a <xPortStartScheduler+0x4a>
	__asm volatile
 8005a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a36:	f383 8811 	msr	BASEPRI, r3
 8005a3a:	f3bf 8f6f 	isb	sy
 8005a3e:	f3bf 8f4f 	dsb	sy
 8005a42:	613b      	str	r3, [r7, #16]
}
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop
 8005a48:	e7fd      	b.n	8005a46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a4a:	4b39      	ldr	r3, [pc, #228]	@ (8005b30 <xPortStartScheduler+0x130>)
 8005a4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	22ff      	movs	r2, #255	@ 0xff
 8005a5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a64:	78fb      	ldrb	r3, [r7, #3]
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	4b31      	ldr	r3, [pc, #196]	@ (8005b34 <xPortStartScheduler+0x134>)
 8005a70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a72:	4b31      	ldr	r3, [pc, #196]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005a74:	2207      	movs	r2, #7
 8005a76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a78:	e009      	b.n	8005a8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	4a2d      	ldr	r2, [pc, #180]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005a82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a84:	78fb      	ldrb	r3, [r7, #3]
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a8e:	78fb      	ldrb	r3, [r7, #3]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a96:	2b80      	cmp	r3, #128	@ 0x80
 8005a98:	d0ef      	beq.n	8005a7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a9a:	4b27      	ldr	r3, [pc, #156]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f1c3 0307 	rsb	r3, r3, #7
 8005aa2:	2b04      	cmp	r3, #4
 8005aa4:	d00b      	beq.n	8005abe <xPortStartScheduler+0xbe>
	__asm volatile
 8005aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aaa:	f383 8811 	msr	BASEPRI, r3
 8005aae:	f3bf 8f6f 	isb	sy
 8005ab2:	f3bf 8f4f 	dsb	sy
 8005ab6:	60bb      	str	r3, [r7, #8]
}
 8005ab8:	bf00      	nop
 8005aba:	bf00      	nop
 8005abc:	e7fd      	b.n	8005aba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005abe:	4b1e      	ldr	r3, [pc, #120]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	021b      	lsls	r3, r3, #8
 8005ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005ac6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ad0:	4a19      	ldr	r2, [pc, #100]	@ (8005b38 <xPortStartScheduler+0x138>)
 8005ad2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005adc:	4b17      	ldr	r3, [pc, #92]	@ (8005b3c <xPortStartScheduler+0x13c>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a16      	ldr	r2, [pc, #88]	@ (8005b3c <xPortStartScheduler+0x13c>)
 8005ae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ae6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ae8:	4b14      	ldr	r3, [pc, #80]	@ (8005b3c <xPortStartScheduler+0x13c>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a13      	ldr	r2, [pc, #76]	@ (8005b3c <xPortStartScheduler+0x13c>)
 8005aee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005af2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005af4:	f000 f8da 	bl	8005cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005af8:	4b11      	ldr	r3, [pc, #68]	@ (8005b40 <xPortStartScheduler+0x140>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005afe:	f000 f8f9 	bl	8005cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b02:	4b10      	ldr	r3, [pc, #64]	@ (8005b44 <xPortStartScheduler+0x144>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a0f      	ldr	r2, [pc, #60]	@ (8005b44 <xPortStartScheduler+0x144>)
 8005b08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005b0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b0e:	f7ff ff63 	bl	80059d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b12:	f7fe ff4d 	bl	80049b0 <vTaskSwitchContext>
	prvTaskExitError();
 8005b16:	f7ff ff1b 	bl	8005950 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3718      	adds	r7, #24
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	e000ed00 	.word	0xe000ed00
 8005b28:	410fc271 	.word	0x410fc271
 8005b2c:	410fc270 	.word	0x410fc270
 8005b30:	e000e400 	.word	0xe000e400
 8005b34:	20000f04 	.word	0x20000f04
 8005b38:	20000f08 	.word	0x20000f08
 8005b3c:	e000ed20 	.word	0xe000ed20
 8005b40:	2000000c 	.word	0x2000000c
 8005b44:	e000ef34 	.word	0xe000ef34

08005b48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	607b      	str	r3, [r7, #4]
}
 8005b60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005b62:	4b10      	ldr	r3, [pc, #64]	@ (8005ba4 <vPortEnterCritical+0x5c>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3301      	adds	r3, #1
 8005b68:	4a0e      	ldr	r2, [pc, #56]	@ (8005ba4 <vPortEnterCritical+0x5c>)
 8005b6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba4 <vPortEnterCritical+0x5c>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d110      	bne.n	8005b96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005b74:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba8 <vPortEnterCritical+0x60>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00b      	beq.n	8005b96 <vPortEnterCritical+0x4e>
	__asm volatile
 8005b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b82:	f383 8811 	msr	BASEPRI, r3
 8005b86:	f3bf 8f6f 	isb	sy
 8005b8a:	f3bf 8f4f 	dsb	sy
 8005b8e:	603b      	str	r3, [r7, #0]
}
 8005b90:	bf00      	nop
 8005b92:	bf00      	nop
 8005b94:	e7fd      	b.n	8005b92 <vPortEnterCritical+0x4a>
	}
}
 8005b96:	bf00      	nop
 8005b98:	370c      	adds	r7, #12
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	2000000c 	.word	0x2000000c
 8005ba8:	e000ed04 	.word	0xe000ed04

08005bac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005bb2:	4b12      	ldr	r3, [pc, #72]	@ (8005bfc <vPortExitCritical+0x50>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10b      	bne.n	8005bd2 <vPortExitCritical+0x26>
	__asm volatile
 8005bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bbe:	f383 8811 	msr	BASEPRI, r3
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	f3bf 8f4f 	dsb	sy
 8005bca:	607b      	str	r3, [r7, #4]
}
 8005bcc:	bf00      	nop
 8005bce:	bf00      	nop
 8005bd0:	e7fd      	b.n	8005bce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005bfc <vPortExitCritical+0x50>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	4a08      	ldr	r2, [pc, #32]	@ (8005bfc <vPortExitCritical+0x50>)
 8005bda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005bdc:	4b07      	ldr	r3, [pc, #28]	@ (8005bfc <vPortExitCritical+0x50>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d105      	bne.n	8005bf0 <vPortExitCritical+0x44>
 8005be4:	2300      	movs	r3, #0
 8005be6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	f383 8811 	msr	BASEPRI, r3
}
 8005bee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr
 8005bfc:	2000000c 	.word	0x2000000c

08005c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c00:	f3ef 8009 	mrs	r0, PSP
 8005c04:	f3bf 8f6f 	isb	sy
 8005c08:	4b15      	ldr	r3, [pc, #84]	@ (8005c60 <pxCurrentTCBConst>)
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	f01e 0f10 	tst.w	lr, #16
 8005c10:	bf08      	it	eq
 8005c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c1a:	6010      	str	r0, [r2, #0]
 8005c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005c24:	f380 8811 	msr	BASEPRI, r0
 8005c28:	f3bf 8f4f 	dsb	sy
 8005c2c:	f3bf 8f6f 	isb	sy
 8005c30:	f7fe febe 	bl	80049b0 <vTaskSwitchContext>
 8005c34:	f04f 0000 	mov.w	r0, #0
 8005c38:	f380 8811 	msr	BASEPRI, r0
 8005c3c:	bc09      	pop	{r0, r3}
 8005c3e:	6819      	ldr	r1, [r3, #0]
 8005c40:	6808      	ldr	r0, [r1, #0]
 8005c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c46:	f01e 0f10 	tst.w	lr, #16
 8005c4a:	bf08      	it	eq
 8005c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c50:	f380 8809 	msr	PSP, r0
 8005c54:	f3bf 8f6f 	isb	sy
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	f3af 8000 	nop.w

08005c60 <pxCurrentTCBConst>:
 8005c60:	200008d8 	.word	0x200008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005c64:	bf00      	nop
 8005c66:	bf00      	nop

08005c68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	607b      	str	r3, [r7, #4]
}
 8005c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005c82:	f7fe fddb 	bl	800483c <xTaskIncrementTick>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d003      	beq.n	8005c94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005c8c:	4b06      	ldr	r3, [pc, #24]	@ (8005ca8 <xPortSysTickHandler+0x40>)
 8005c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	2300      	movs	r3, #0
 8005c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	f383 8811 	msr	BASEPRI, r3
}
 8005c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ca0:	bf00      	nop
 8005ca2:	3708      	adds	r7, #8
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	e000ed04 	.word	0xe000ed04

08005cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce0 <vPortSetupTimerInterrupt+0x34>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce4 <vPortSetupTimerInterrupt+0x38>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce8 <vPortSetupTimerInterrupt+0x3c>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8005cec <vPortSetupTimerInterrupt+0x40>)
 8005cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc6:	099b      	lsrs	r3, r3, #6
 8005cc8:	4a09      	ldr	r2, [pc, #36]	@ (8005cf0 <vPortSetupTimerInterrupt+0x44>)
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005cce:	4b04      	ldr	r3, [pc, #16]	@ (8005ce0 <vPortSetupTimerInterrupt+0x34>)
 8005cd0:	2207      	movs	r2, #7
 8005cd2:	601a      	str	r2, [r3, #0]
}
 8005cd4:	bf00      	nop
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	e000e010 	.word	0xe000e010
 8005ce4:	e000e018 	.word	0xe000e018
 8005ce8:	20000000 	.word	0x20000000
 8005cec:	10624dd3 	.word	0x10624dd3
 8005cf0:	e000e014 	.word	0xe000e014

08005cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005d04 <vPortEnableVFP+0x10>
 8005cf8:	6801      	ldr	r1, [r0, #0]
 8005cfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005cfe:	6001      	str	r1, [r0, #0]
 8005d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d02:	bf00      	nop
 8005d04:	e000ed88 	.word	0xe000ed88

08005d08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d0e:	f3ef 8305 	mrs	r3, IPSR
 8005d12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b0f      	cmp	r3, #15
 8005d18:	d915      	bls.n	8005d46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d1a:	4a18      	ldr	r2, [pc, #96]	@ (8005d7c <vPortValidateInterruptPriority+0x74>)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4413      	add	r3, r2
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d24:	4b16      	ldr	r3, [pc, #88]	@ (8005d80 <vPortValidateInterruptPriority+0x78>)
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	7afa      	ldrb	r2, [r7, #11]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d20b      	bcs.n	8005d46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d32:	f383 8811 	msr	BASEPRI, r3
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	607b      	str	r3, [r7, #4]
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	e7fd      	b.n	8005d42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005d46:	4b0f      	ldr	r3, [pc, #60]	@ (8005d84 <vPortValidateInterruptPriority+0x7c>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005d88 <vPortValidateInterruptPriority+0x80>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d90b      	bls.n	8005d6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	603b      	str	r3, [r7, #0]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <vPortValidateInterruptPriority+0x62>
	}
 8005d6e:	bf00      	nop
 8005d70:	3714      	adds	r7, #20
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop
 8005d7c:	e000e3f0 	.word	0xe000e3f0
 8005d80:	20000f04 	.word	0x20000f04
 8005d84:	e000ed0c 	.word	0xe000ed0c
 8005d88:	20000f08 	.word	0x20000f08

08005d8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08a      	sub	sp, #40	@ 0x28
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d98:	f7fe fc94 	bl	80046c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d9c:	4b5c      	ldr	r3, [pc, #368]	@ (8005f10 <pvPortMalloc+0x184>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d101      	bne.n	8005da8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005da4:	f000 f924 	bl	8005ff0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005da8:	4b5a      	ldr	r3, [pc, #360]	@ (8005f14 <pvPortMalloc+0x188>)
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4013      	ands	r3, r2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f040 8095 	bne.w	8005ee0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d01e      	beq.n	8005dfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005dbc:	2208      	movs	r2, #8
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f003 0307 	and.w	r3, r3, #7
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d015      	beq.n	8005dfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f023 0307 	bic.w	r3, r3, #7
 8005dd4:	3308      	adds	r3, #8
 8005dd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f003 0307 	and.w	r3, r3, #7
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00b      	beq.n	8005dfa <pvPortMalloc+0x6e>
	__asm volatile
 8005de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de6:	f383 8811 	msr	BASEPRI, r3
 8005dea:	f3bf 8f6f 	isb	sy
 8005dee:	f3bf 8f4f 	dsb	sy
 8005df2:	617b      	str	r3, [r7, #20]
}
 8005df4:	bf00      	nop
 8005df6:	bf00      	nop
 8005df8:	e7fd      	b.n	8005df6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d06f      	beq.n	8005ee0 <pvPortMalloc+0x154>
 8005e00:	4b45      	ldr	r3, [pc, #276]	@ (8005f18 <pvPortMalloc+0x18c>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d86a      	bhi.n	8005ee0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e0a:	4b44      	ldr	r3, [pc, #272]	@ (8005f1c <pvPortMalloc+0x190>)
 8005e0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e0e:	4b43      	ldr	r3, [pc, #268]	@ (8005f1c <pvPortMalloc+0x190>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e14:	e004      	b.n	8005e20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d903      	bls.n	8005e32 <pvPortMalloc+0xa6>
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f1      	bne.n	8005e16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e32:	4b37      	ldr	r3, [pc, #220]	@ (8005f10 <pvPortMalloc+0x184>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d051      	beq.n	8005ee0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e3c:	6a3b      	ldr	r3, [r7, #32]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2208      	movs	r2, #8
 8005e42:	4413      	add	r3, r2
 8005e44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	6a3b      	ldr	r3, [r7, #32]
 8005e4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	1ad2      	subs	r2, r2, r3
 8005e56:	2308      	movs	r3, #8
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d920      	bls.n	8005ea0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4413      	add	r3, r2
 8005e64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	f003 0307 	and.w	r3, r3, #7
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00b      	beq.n	8005e88 <pvPortMalloc+0xfc>
	__asm volatile
 8005e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e74:	f383 8811 	msr	BASEPRI, r3
 8005e78:	f3bf 8f6f 	isb	sy
 8005e7c:	f3bf 8f4f 	dsb	sy
 8005e80:	613b      	str	r3, [r7, #16]
}
 8005e82:	bf00      	nop
 8005e84:	bf00      	nop
 8005e86:	e7fd      	b.n	8005e84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	1ad2      	subs	r2, r2, r3
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e9a:	69b8      	ldr	r0, [r7, #24]
 8005e9c:	f000 f90a 	bl	80060b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f18 <pvPortMalloc+0x18c>)
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8005f18 <pvPortMalloc+0x18c>)
 8005eac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005eae:	4b1a      	ldr	r3, [pc, #104]	@ (8005f18 <pvPortMalloc+0x18c>)
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f20 <pvPortMalloc+0x194>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d203      	bcs.n	8005ec2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005eba:	4b17      	ldr	r3, [pc, #92]	@ (8005f18 <pvPortMalloc+0x18c>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a18      	ldr	r2, [pc, #96]	@ (8005f20 <pvPortMalloc+0x194>)
 8005ec0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	4b13      	ldr	r3, [pc, #76]	@ (8005f14 <pvPortMalloc+0x188>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	431a      	orrs	r2, r3
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ece:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ed6:	4b13      	ldr	r3, [pc, #76]	@ (8005f24 <pvPortMalloc+0x198>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3301      	adds	r3, #1
 8005edc:	4a11      	ldr	r2, [pc, #68]	@ (8005f24 <pvPortMalloc+0x198>)
 8005ede:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ee0:	f7fe fbfe 	bl	80046e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	f003 0307 	and.w	r3, r3, #7
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00b      	beq.n	8005f06 <pvPortMalloc+0x17a>
	__asm volatile
 8005eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef2:	f383 8811 	msr	BASEPRI, r3
 8005ef6:	f3bf 8f6f 	isb	sy
 8005efa:	f3bf 8f4f 	dsb	sy
 8005efe:	60fb      	str	r3, [r7, #12]
}
 8005f00:	bf00      	nop
 8005f02:	bf00      	nop
 8005f04:	e7fd      	b.n	8005f02 <pvPortMalloc+0x176>
	return pvReturn;
 8005f06:	69fb      	ldr	r3, [r7, #28]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3728      	adds	r7, #40	@ 0x28
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	20004b14 	.word	0x20004b14
 8005f14:	20004b28 	.word	0x20004b28
 8005f18:	20004b18 	.word	0x20004b18
 8005f1c:	20004b0c 	.word	0x20004b0c
 8005f20:	20004b1c 	.word	0x20004b1c
 8005f24:	20004b20 	.word	0x20004b20

08005f28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d04f      	beq.n	8005fda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	425b      	negs	r3, r3
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	4413      	add	r3, r2
 8005f42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	4b25      	ldr	r3, [pc, #148]	@ (8005fe4 <vPortFree+0xbc>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4013      	ands	r3, r2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10b      	bne.n	8005f6e <vPortFree+0x46>
	__asm volatile
 8005f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	60fb      	str	r3, [r7, #12]
}
 8005f68:	bf00      	nop
 8005f6a:	bf00      	nop
 8005f6c:	e7fd      	b.n	8005f6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00b      	beq.n	8005f8e <vPortFree+0x66>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	60bb      	str	r3, [r7, #8]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	4b14      	ldr	r3, [pc, #80]	@ (8005fe4 <vPortFree+0xbc>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4013      	ands	r3, r2
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d01e      	beq.n	8005fda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d11a      	bne.n	8005fda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8005fe4 <vPortFree+0xbc>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	43db      	mvns	r3, r3
 8005fae:	401a      	ands	r2, r3
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005fb4:	f7fe fb86 	bl	80046c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005fe8 <vPortFree+0xc0>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	4a09      	ldr	r2, [pc, #36]	@ (8005fe8 <vPortFree+0xc0>)
 8005fc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fc6:	6938      	ldr	r0, [r7, #16]
 8005fc8:	f000 f874 	bl	80060b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005fcc:	4b07      	ldr	r3, [pc, #28]	@ (8005fec <vPortFree+0xc4>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	4a06      	ldr	r2, [pc, #24]	@ (8005fec <vPortFree+0xc4>)
 8005fd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005fd6:	f7fe fb83 	bl	80046e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fda:	bf00      	nop
 8005fdc:	3718      	adds	r7, #24
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20004b28 	.word	0x20004b28
 8005fe8:	20004b18 	.word	0x20004b18
 8005fec:	20004b24 	.word	0x20004b24

08005ff0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ff6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005ffa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005ffc:	4b27      	ldr	r3, [pc, #156]	@ (800609c <prvHeapInit+0xac>)
 8005ffe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f003 0307 	and.w	r3, r3, #7
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00c      	beq.n	8006024 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	3307      	adds	r3, #7
 800600e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 0307 	bic.w	r3, r3, #7
 8006016:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	4a1f      	ldr	r2, [pc, #124]	@ (800609c <prvHeapInit+0xac>)
 8006020:	4413      	add	r3, r2
 8006022:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006028:	4a1d      	ldr	r2, [pc, #116]	@ (80060a0 <prvHeapInit+0xb0>)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800602e:	4b1c      	ldr	r3, [pc, #112]	@ (80060a0 <prvHeapInit+0xb0>)
 8006030:	2200      	movs	r2, #0
 8006032:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	4413      	add	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800603c:	2208      	movs	r2, #8
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	1a9b      	subs	r3, r3, r2
 8006042:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0307 	bic.w	r3, r3, #7
 800604a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4a15      	ldr	r2, [pc, #84]	@ (80060a4 <prvHeapInit+0xb4>)
 8006050:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006052:	4b14      	ldr	r3, [pc, #80]	@ (80060a4 <prvHeapInit+0xb4>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2200      	movs	r2, #0
 8006058:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800605a:	4b12      	ldr	r3, [pc, #72]	@ (80060a4 <prvHeapInit+0xb4>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	1ad2      	subs	r2, r2, r3
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006070:	4b0c      	ldr	r3, [pc, #48]	@ (80060a4 <prvHeapInit+0xb4>)
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	4a0a      	ldr	r2, [pc, #40]	@ (80060a8 <prvHeapInit+0xb8>)
 800607e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	4a09      	ldr	r2, [pc, #36]	@ (80060ac <prvHeapInit+0xbc>)
 8006086:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006088:	4b09      	ldr	r3, [pc, #36]	@ (80060b0 <prvHeapInit+0xc0>)
 800608a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800608e:	601a      	str	r2, [r3, #0]
}
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	20000f0c 	.word	0x20000f0c
 80060a0:	20004b0c 	.word	0x20004b0c
 80060a4:	20004b14 	.word	0x20004b14
 80060a8:	20004b1c 	.word	0x20004b1c
 80060ac:	20004b18 	.word	0x20004b18
 80060b0:	20004b28 	.word	0x20004b28

080060b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060bc:	4b28      	ldr	r3, [pc, #160]	@ (8006160 <prvInsertBlockIntoFreeList+0xac>)
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	e002      	b.n	80060c8 <prvInsertBlockIntoFreeList+0x14>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d8f7      	bhi.n	80060c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	4413      	add	r3, r2
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d108      	bne.n	80060f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	441a      	add	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	441a      	add	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	429a      	cmp	r2, r3
 8006108:	d118      	bne.n	800613c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	4b15      	ldr	r3, [pc, #84]	@ (8006164 <prvInsertBlockIntoFreeList+0xb0>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	429a      	cmp	r2, r3
 8006114:	d00d      	beq.n	8006132 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685a      	ldr	r2, [r3, #4]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	441a      	add	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	e008      	b.n	8006144 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006132:	4b0c      	ldr	r3, [pc, #48]	@ (8006164 <prvInsertBlockIntoFreeList+0xb0>)
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	601a      	str	r2, [r3, #0]
 800613a:	e003      	b.n	8006144 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	429a      	cmp	r2, r3
 800614a:	d002      	beq.n	8006152 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006152:	bf00      	nop
 8006154:	3714      	adds	r7, #20
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	20004b0c 	.word	0x20004b0c
 8006164:	20004b14 	.word	0x20004b14

08006168 <std>:
 8006168:	2300      	movs	r3, #0
 800616a:	b510      	push	{r4, lr}
 800616c:	4604      	mov	r4, r0
 800616e:	e9c0 3300 	strd	r3, r3, [r0]
 8006172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006176:	6083      	str	r3, [r0, #8]
 8006178:	8181      	strh	r1, [r0, #12]
 800617a:	6643      	str	r3, [r0, #100]	@ 0x64
 800617c:	81c2      	strh	r2, [r0, #14]
 800617e:	6183      	str	r3, [r0, #24]
 8006180:	4619      	mov	r1, r3
 8006182:	2208      	movs	r2, #8
 8006184:	305c      	adds	r0, #92	@ 0x5c
 8006186:	f000 f906 	bl	8006396 <memset>
 800618a:	4b0d      	ldr	r3, [pc, #52]	@ (80061c0 <std+0x58>)
 800618c:	6263      	str	r3, [r4, #36]	@ 0x24
 800618e:	4b0d      	ldr	r3, [pc, #52]	@ (80061c4 <std+0x5c>)
 8006190:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006192:	4b0d      	ldr	r3, [pc, #52]	@ (80061c8 <std+0x60>)
 8006194:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006196:	4b0d      	ldr	r3, [pc, #52]	@ (80061cc <std+0x64>)
 8006198:	6323      	str	r3, [r4, #48]	@ 0x30
 800619a:	4b0d      	ldr	r3, [pc, #52]	@ (80061d0 <std+0x68>)
 800619c:	6224      	str	r4, [r4, #32]
 800619e:	429c      	cmp	r4, r3
 80061a0:	d006      	beq.n	80061b0 <std+0x48>
 80061a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061a6:	4294      	cmp	r4, r2
 80061a8:	d002      	beq.n	80061b0 <std+0x48>
 80061aa:	33d0      	adds	r3, #208	@ 0xd0
 80061ac:	429c      	cmp	r4, r3
 80061ae:	d105      	bne.n	80061bc <std+0x54>
 80061b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061b8:	f000 b9c4 	b.w	8006544 <__retarget_lock_init_recursive>
 80061bc:	bd10      	pop	{r4, pc}
 80061be:	bf00      	nop
 80061c0:	08006311 	.word	0x08006311
 80061c4:	08006333 	.word	0x08006333
 80061c8:	0800636b 	.word	0x0800636b
 80061cc:	0800638f 	.word	0x0800638f
 80061d0:	20004b2c 	.word	0x20004b2c

080061d4 <stdio_exit_handler>:
 80061d4:	4a02      	ldr	r2, [pc, #8]	@ (80061e0 <stdio_exit_handler+0xc>)
 80061d6:	4903      	ldr	r1, [pc, #12]	@ (80061e4 <stdio_exit_handler+0x10>)
 80061d8:	4803      	ldr	r0, [pc, #12]	@ (80061e8 <stdio_exit_handler+0x14>)
 80061da:	f000 b869 	b.w	80062b0 <_fwalk_sglue>
 80061de:	bf00      	nop
 80061e0:	20000010 	.word	0x20000010
 80061e4:	08006dfd 	.word	0x08006dfd
 80061e8:	20000020 	.word	0x20000020

080061ec <cleanup_stdio>:
 80061ec:	6841      	ldr	r1, [r0, #4]
 80061ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006220 <cleanup_stdio+0x34>)
 80061f0:	4299      	cmp	r1, r3
 80061f2:	b510      	push	{r4, lr}
 80061f4:	4604      	mov	r4, r0
 80061f6:	d001      	beq.n	80061fc <cleanup_stdio+0x10>
 80061f8:	f000 fe00 	bl	8006dfc <_fflush_r>
 80061fc:	68a1      	ldr	r1, [r4, #8]
 80061fe:	4b09      	ldr	r3, [pc, #36]	@ (8006224 <cleanup_stdio+0x38>)
 8006200:	4299      	cmp	r1, r3
 8006202:	d002      	beq.n	800620a <cleanup_stdio+0x1e>
 8006204:	4620      	mov	r0, r4
 8006206:	f000 fdf9 	bl	8006dfc <_fflush_r>
 800620a:	68e1      	ldr	r1, [r4, #12]
 800620c:	4b06      	ldr	r3, [pc, #24]	@ (8006228 <cleanup_stdio+0x3c>)
 800620e:	4299      	cmp	r1, r3
 8006210:	d004      	beq.n	800621c <cleanup_stdio+0x30>
 8006212:	4620      	mov	r0, r4
 8006214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006218:	f000 bdf0 	b.w	8006dfc <_fflush_r>
 800621c:	bd10      	pop	{r4, pc}
 800621e:	bf00      	nop
 8006220:	20004b2c 	.word	0x20004b2c
 8006224:	20004b94 	.word	0x20004b94
 8006228:	20004bfc 	.word	0x20004bfc

0800622c <global_stdio_init.part.0>:
 800622c:	b510      	push	{r4, lr}
 800622e:	4b0b      	ldr	r3, [pc, #44]	@ (800625c <global_stdio_init.part.0+0x30>)
 8006230:	4c0b      	ldr	r4, [pc, #44]	@ (8006260 <global_stdio_init.part.0+0x34>)
 8006232:	4a0c      	ldr	r2, [pc, #48]	@ (8006264 <global_stdio_init.part.0+0x38>)
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	4620      	mov	r0, r4
 8006238:	2200      	movs	r2, #0
 800623a:	2104      	movs	r1, #4
 800623c:	f7ff ff94 	bl	8006168 <std>
 8006240:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006244:	2201      	movs	r2, #1
 8006246:	2109      	movs	r1, #9
 8006248:	f7ff ff8e 	bl	8006168 <std>
 800624c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006250:	2202      	movs	r2, #2
 8006252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006256:	2112      	movs	r1, #18
 8006258:	f7ff bf86 	b.w	8006168 <std>
 800625c:	20004c64 	.word	0x20004c64
 8006260:	20004b2c 	.word	0x20004b2c
 8006264:	080061d5 	.word	0x080061d5

08006268 <__sfp_lock_acquire>:
 8006268:	4801      	ldr	r0, [pc, #4]	@ (8006270 <__sfp_lock_acquire+0x8>)
 800626a:	f000 b96c 	b.w	8006546 <__retarget_lock_acquire_recursive>
 800626e:	bf00      	nop
 8006270:	20004c6d 	.word	0x20004c6d

08006274 <__sfp_lock_release>:
 8006274:	4801      	ldr	r0, [pc, #4]	@ (800627c <__sfp_lock_release+0x8>)
 8006276:	f000 b967 	b.w	8006548 <__retarget_lock_release_recursive>
 800627a:	bf00      	nop
 800627c:	20004c6d 	.word	0x20004c6d

08006280 <__sinit>:
 8006280:	b510      	push	{r4, lr}
 8006282:	4604      	mov	r4, r0
 8006284:	f7ff fff0 	bl	8006268 <__sfp_lock_acquire>
 8006288:	6a23      	ldr	r3, [r4, #32]
 800628a:	b11b      	cbz	r3, 8006294 <__sinit+0x14>
 800628c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006290:	f7ff bff0 	b.w	8006274 <__sfp_lock_release>
 8006294:	4b04      	ldr	r3, [pc, #16]	@ (80062a8 <__sinit+0x28>)
 8006296:	6223      	str	r3, [r4, #32]
 8006298:	4b04      	ldr	r3, [pc, #16]	@ (80062ac <__sinit+0x2c>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1f5      	bne.n	800628c <__sinit+0xc>
 80062a0:	f7ff ffc4 	bl	800622c <global_stdio_init.part.0>
 80062a4:	e7f2      	b.n	800628c <__sinit+0xc>
 80062a6:	bf00      	nop
 80062a8:	080061ed 	.word	0x080061ed
 80062ac:	20004c64 	.word	0x20004c64

080062b0 <_fwalk_sglue>:
 80062b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062b4:	4607      	mov	r7, r0
 80062b6:	4688      	mov	r8, r1
 80062b8:	4614      	mov	r4, r2
 80062ba:	2600      	movs	r6, #0
 80062bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062c0:	f1b9 0901 	subs.w	r9, r9, #1
 80062c4:	d505      	bpl.n	80062d2 <_fwalk_sglue+0x22>
 80062c6:	6824      	ldr	r4, [r4, #0]
 80062c8:	2c00      	cmp	r4, #0
 80062ca:	d1f7      	bne.n	80062bc <_fwalk_sglue+0xc>
 80062cc:	4630      	mov	r0, r6
 80062ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062d2:	89ab      	ldrh	r3, [r5, #12]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d907      	bls.n	80062e8 <_fwalk_sglue+0x38>
 80062d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062dc:	3301      	adds	r3, #1
 80062de:	d003      	beq.n	80062e8 <_fwalk_sglue+0x38>
 80062e0:	4629      	mov	r1, r5
 80062e2:	4638      	mov	r0, r7
 80062e4:	47c0      	blx	r8
 80062e6:	4306      	orrs	r6, r0
 80062e8:	3568      	adds	r5, #104	@ 0x68
 80062ea:	e7e9      	b.n	80062c0 <_fwalk_sglue+0x10>

080062ec <iprintf>:
 80062ec:	b40f      	push	{r0, r1, r2, r3}
 80062ee:	b507      	push	{r0, r1, r2, lr}
 80062f0:	4906      	ldr	r1, [pc, #24]	@ (800630c <iprintf+0x20>)
 80062f2:	ab04      	add	r3, sp, #16
 80062f4:	6808      	ldr	r0, [r1, #0]
 80062f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80062fa:	6881      	ldr	r1, [r0, #8]
 80062fc:	9301      	str	r3, [sp, #4]
 80062fe:	f000 fa55 	bl	80067ac <_vfiprintf_r>
 8006302:	b003      	add	sp, #12
 8006304:	f85d eb04 	ldr.w	lr, [sp], #4
 8006308:	b004      	add	sp, #16
 800630a:	4770      	bx	lr
 800630c:	2000001c 	.word	0x2000001c

08006310 <__sread>:
 8006310:	b510      	push	{r4, lr}
 8006312:	460c      	mov	r4, r1
 8006314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006318:	f000 f8c6 	bl	80064a8 <_read_r>
 800631c:	2800      	cmp	r0, #0
 800631e:	bfab      	itete	ge
 8006320:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006322:	89a3      	ldrhlt	r3, [r4, #12]
 8006324:	181b      	addge	r3, r3, r0
 8006326:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800632a:	bfac      	ite	ge
 800632c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800632e:	81a3      	strhlt	r3, [r4, #12]
 8006330:	bd10      	pop	{r4, pc}

08006332 <__swrite>:
 8006332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006336:	461f      	mov	r7, r3
 8006338:	898b      	ldrh	r3, [r1, #12]
 800633a:	05db      	lsls	r3, r3, #23
 800633c:	4605      	mov	r5, r0
 800633e:	460c      	mov	r4, r1
 8006340:	4616      	mov	r6, r2
 8006342:	d505      	bpl.n	8006350 <__swrite+0x1e>
 8006344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006348:	2302      	movs	r3, #2
 800634a:	2200      	movs	r2, #0
 800634c:	f000 f89a 	bl	8006484 <_lseek_r>
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006356:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	4632      	mov	r2, r6
 800635e:	463b      	mov	r3, r7
 8006360:	4628      	mov	r0, r5
 8006362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006366:	f000 b8b1 	b.w	80064cc <_write_r>

0800636a <__sseek>:
 800636a:	b510      	push	{r4, lr}
 800636c:	460c      	mov	r4, r1
 800636e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006372:	f000 f887 	bl	8006484 <_lseek_r>
 8006376:	1c43      	adds	r3, r0, #1
 8006378:	89a3      	ldrh	r3, [r4, #12]
 800637a:	bf15      	itete	ne
 800637c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800637e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006382:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006386:	81a3      	strheq	r3, [r4, #12]
 8006388:	bf18      	it	ne
 800638a:	81a3      	strhne	r3, [r4, #12]
 800638c:	bd10      	pop	{r4, pc}

0800638e <__sclose>:
 800638e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006392:	f000 b809 	b.w	80063a8 <_close_r>

08006396 <memset>:
 8006396:	4402      	add	r2, r0
 8006398:	4603      	mov	r3, r0
 800639a:	4293      	cmp	r3, r2
 800639c:	d100      	bne.n	80063a0 <memset+0xa>
 800639e:	4770      	bx	lr
 80063a0:	f803 1b01 	strb.w	r1, [r3], #1
 80063a4:	e7f9      	b.n	800639a <memset+0x4>
	...

080063a8 <_close_r>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	4d06      	ldr	r5, [pc, #24]	@ (80063c4 <_close_r+0x1c>)
 80063ac:	2300      	movs	r3, #0
 80063ae:	4604      	mov	r4, r0
 80063b0:	4608      	mov	r0, r1
 80063b2:	602b      	str	r3, [r5, #0]
 80063b4:	f7fa fc67 	bl	8000c86 <_close>
 80063b8:	1c43      	adds	r3, r0, #1
 80063ba:	d102      	bne.n	80063c2 <_close_r+0x1a>
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	b103      	cbz	r3, 80063c2 <_close_r+0x1a>
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	bd38      	pop	{r3, r4, r5, pc}
 80063c4:	20004c68 	.word	0x20004c68

080063c8 <_reclaim_reent>:
 80063c8:	4b2d      	ldr	r3, [pc, #180]	@ (8006480 <_reclaim_reent+0xb8>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4283      	cmp	r3, r0
 80063ce:	b570      	push	{r4, r5, r6, lr}
 80063d0:	4604      	mov	r4, r0
 80063d2:	d053      	beq.n	800647c <_reclaim_reent+0xb4>
 80063d4:	69c3      	ldr	r3, [r0, #28]
 80063d6:	b31b      	cbz	r3, 8006420 <_reclaim_reent+0x58>
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	b163      	cbz	r3, 80063f6 <_reclaim_reent+0x2e>
 80063dc:	2500      	movs	r5, #0
 80063de:	69e3      	ldr	r3, [r4, #28]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	5959      	ldr	r1, [r3, r5]
 80063e4:	b9b1      	cbnz	r1, 8006414 <_reclaim_reent+0x4c>
 80063e6:	3504      	adds	r5, #4
 80063e8:	2d80      	cmp	r5, #128	@ 0x80
 80063ea:	d1f8      	bne.n	80063de <_reclaim_reent+0x16>
 80063ec:	69e3      	ldr	r3, [r4, #28]
 80063ee:	4620      	mov	r0, r4
 80063f0:	68d9      	ldr	r1, [r3, #12]
 80063f2:	f000 f8b9 	bl	8006568 <_free_r>
 80063f6:	69e3      	ldr	r3, [r4, #28]
 80063f8:	6819      	ldr	r1, [r3, #0]
 80063fa:	b111      	cbz	r1, 8006402 <_reclaim_reent+0x3a>
 80063fc:	4620      	mov	r0, r4
 80063fe:	f000 f8b3 	bl	8006568 <_free_r>
 8006402:	69e3      	ldr	r3, [r4, #28]
 8006404:	689d      	ldr	r5, [r3, #8]
 8006406:	b15d      	cbz	r5, 8006420 <_reclaim_reent+0x58>
 8006408:	4629      	mov	r1, r5
 800640a:	4620      	mov	r0, r4
 800640c:	682d      	ldr	r5, [r5, #0]
 800640e:	f000 f8ab 	bl	8006568 <_free_r>
 8006412:	e7f8      	b.n	8006406 <_reclaim_reent+0x3e>
 8006414:	680e      	ldr	r6, [r1, #0]
 8006416:	4620      	mov	r0, r4
 8006418:	f000 f8a6 	bl	8006568 <_free_r>
 800641c:	4631      	mov	r1, r6
 800641e:	e7e1      	b.n	80063e4 <_reclaim_reent+0x1c>
 8006420:	6961      	ldr	r1, [r4, #20]
 8006422:	b111      	cbz	r1, 800642a <_reclaim_reent+0x62>
 8006424:	4620      	mov	r0, r4
 8006426:	f000 f89f 	bl	8006568 <_free_r>
 800642a:	69e1      	ldr	r1, [r4, #28]
 800642c:	b111      	cbz	r1, 8006434 <_reclaim_reent+0x6c>
 800642e:	4620      	mov	r0, r4
 8006430:	f000 f89a 	bl	8006568 <_free_r>
 8006434:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006436:	b111      	cbz	r1, 800643e <_reclaim_reent+0x76>
 8006438:	4620      	mov	r0, r4
 800643a:	f000 f895 	bl	8006568 <_free_r>
 800643e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006440:	b111      	cbz	r1, 8006448 <_reclaim_reent+0x80>
 8006442:	4620      	mov	r0, r4
 8006444:	f000 f890 	bl	8006568 <_free_r>
 8006448:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800644a:	b111      	cbz	r1, 8006452 <_reclaim_reent+0x8a>
 800644c:	4620      	mov	r0, r4
 800644e:	f000 f88b 	bl	8006568 <_free_r>
 8006452:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006454:	b111      	cbz	r1, 800645c <_reclaim_reent+0x94>
 8006456:	4620      	mov	r0, r4
 8006458:	f000 f886 	bl	8006568 <_free_r>
 800645c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800645e:	b111      	cbz	r1, 8006466 <_reclaim_reent+0x9e>
 8006460:	4620      	mov	r0, r4
 8006462:	f000 f881 	bl	8006568 <_free_r>
 8006466:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006468:	b111      	cbz	r1, 8006470 <_reclaim_reent+0xa8>
 800646a:	4620      	mov	r0, r4
 800646c:	f000 f87c 	bl	8006568 <_free_r>
 8006470:	6a23      	ldr	r3, [r4, #32]
 8006472:	b11b      	cbz	r3, 800647c <_reclaim_reent+0xb4>
 8006474:	4620      	mov	r0, r4
 8006476:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800647a:	4718      	bx	r3
 800647c:	bd70      	pop	{r4, r5, r6, pc}
 800647e:	bf00      	nop
 8006480:	2000001c 	.word	0x2000001c

08006484 <_lseek_r>:
 8006484:	b538      	push	{r3, r4, r5, lr}
 8006486:	4d07      	ldr	r5, [pc, #28]	@ (80064a4 <_lseek_r+0x20>)
 8006488:	4604      	mov	r4, r0
 800648a:	4608      	mov	r0, r1
 800648c:	4611      	mov	r1, r2
 800648e:	2200      	movs	r2, #0
 8006490:	602a      	str	r2, [r5, #0]
 8006492:	461a      	mov	r2, r3
 8006494:	f7fa fc1e 	bl	8000cd4 <_lseek>
 8006498:	1c43      	adds	r3, r0, #1
 800649a:	d102      	bne.n	80064a2 <_lseek_r+0x1e>
 800649c:	682b      	ldr	r3, [r5, #0]
 800649e:	b103      	cbz	r3, 80064a2 <_lseek_r+0x1e>
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	bd38      	pop	{r3, r4, r5, pc}
 80064a4:	20004c68 	.word	0x20004c68

080064a8 <_read_r>:
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	4d07      	ldr	r5, [pc, #28]	@ (80064c8 <_read_r+0x20>)
 80064ac:	4604      	mov	r4, r0
 80064ae:	4608      	mov	r0, r1
 80064b0:	4611      	mov	r1, r2
 80064b2:	2200      	movs	r2, #0
 80064b4:	602a      	str	r2, [r5, #0]
 80064b6:	461a      	mov	r2, r3
 80064b8:	f7fa fbac 	bl	8000c14 <_read>
 80064bc:	1c43      	adds	r3, r0, #1
 80064be:	d102      	bne.n	80064c6 <_read_r+0x1e>
 80064c0:	682b      	ldr	r3, [r5, #0]
 80064c2:	b103      	cbz	r3, 80064c6 <_read_r+0x1e>
 80064c4:	6023      	str	r3, [r4, #0]
 80064c6:	bd38      	pop	{r3, r4, r5, pc}
 80064c8:	20004c68 	.word	0x20004c68

080064cc <_write_r>:
 80064cc:	b538      	push	{r3, r4, r5, lr}
 80064ce:	4d07      	ldr	r5, [pc, #28]	@ (80064ec <_write_r+0x20>)
 80064d0:	4604      	mov	r4, r0
 80064d2:	4608      	mov	r0, r1
 80064d4:	4611      	mov	r1, r2
 80064d6:	2200      	movs	r2, #0
 80064d8:	602a      	str	r2, [r5, #0]
 80064da:	461a      	mov	r2, r3
 80064dc:	f7fa fbb7 	bl	8000c4e <_write>
 80064e0:	1c43      	adds	r3, r0, #1
 80064e2:	d102      	bne.n	80064ea <_write_r+0x1e>
 80064e4:	682b      	ldr	r3, [r5, #0]
 80064e6:	b103      	cbz	r3, 80064ea <_write_r+0x1e>
 80064e8:	6023      	str	r3, [r4, #0]
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
 80064ec:	20004c68 	.word	0x20004c68

080064f0 <__errno>:
 80064f0:	4b01      	ldr	r3, [pc, #4]	@ (80064f8 <__errno+0x8>)
 80064f2:	6818      	ldr	r0, [r3, #0]
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	2000001c 	.word	0x2000001c

080064fc <__libc_init_array>:
 80064fc:	b570      	push	{r4, r5, r6, lr}
 80064fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006534 <__libc_init_array+0x38>)
 8006500:	4c0d      	ldr	r4, [pc, #52]	@ (8006538 <__libc_init_array+0x3c>)
 8006502:	1b64      	subs	r4, r4, r5
 8006504:	10a4      	asrs	r4, r4, #2
 8006506:	2600      	movs	r6, #0
 8006508:	42a6      	cmp	r6, r4
 800650a:	d109      	bne.n	8006520 <__libc_init_array+0x24>
 800650c:	4d0b      	ldr	r5, [pc, #44]	@ (800653c <__libc_init_array+0x40>)
 800650e:	4c0c      	ldr	r4, [pc, #48]	@ (8006540 <__libc_init_array+0x44>)
 8006510:	f000 fdc4 	bl	800709c <_init>
 8006514:	1b64      	subs	r4, r4, r5
 8006516:	10a4      	asrs	r4, r4, #2
 8006518:	2600      	movs	r6, #0
 800651a:	42a6      	cmp	r6, r4
 800651c:	d105      	bne.n	800652a <__libc_init_array+0x2e>
 800651e:	bd70      	pop	{r4, r5, r6, pc}
 8006520:	f855 3b04 	ldr.w	r3, [r5], #4
 8006524:	4798      	blx	r3
 8006526:	3601      	adds	r6, #1
 8006528:	e7ee      	b.n	8006508 <__libc_init_array+0xc>
 800652a:	f855 3b04 	ldr.w	r3, [r5], #4
 800652e:	4798      	blx	r3
 8006530:	3601      	adds	r6, #1
 8006532:	e7f2      	b.n	800651a <__libc_init_array+0x1e>
 8006534:	080071f4 	.word	0x080071f4
 8006538:	080071f4 	.word	0x080071f4
 800653c:	080071f4 	.word	0x080071f4
 8006540:	080071f8 	.word	0x080071f8

08006544 <__retarget_lock_init_recursive>:
 8006544:	4770      	bx	lr

08006546 <__retarget_lock_acquire_recursive>:
 8006546:	4770      	bx	lr

08006548 <__retarget_lock_release_recursive>:
 8006548:	4770      	bx	lr

0800654a <memcpy>:
 800654a:	440a      	add	r2, r1
 800654c:	4291      	cmp	r1, r2
 800654e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006552:	d100      	bne.n	8006556 <memcpy+0xc>
 8006554:	4770      	bx	lr
 8006556:	b510      	push	{r4, lr}
 8006558:	f811 4b01 	ldrb.w	r4, [r1], #1
 800655c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006560:	4291      	cmp	r1, r2
 8006562:	d1f9      	bne.n	8006558 <memcpy+0xe>
 8006564:	bd10      	pop	{r4, pc}
	...

08006568 <_free_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	4605      	mov	r5, r0
 800656c:	2900      	cmp	r1, #0
 800656e:	d041      	beq.n	80065f4 <_free_r+0x8c>
 8006570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006574:	1f0c      	subs	r4, r1, #4
 8006576:	2b00      	cmp	r3, #0
 8006578:	bfb8      	it	lt
 800657a:	18e4      	addlt	r4, r4, r3
 800657c:	f000 f8e0 	bl	8006740 <__malloc_lock>
 8006580:	4a1d      	ldr	r2, [pc, #116]	@ (80065f8 <_free_r+0x90>)
 8006582:	6813      	ldr	r3, [r2, #0]
 8006584:	b933      	cbnz	r3, 8006594 <_free_r+0x2c>
 8006586:	6063      	str	r3, [r4, #4]
 8006588:	6014      	str	r4, [r2, #0]
 800658a:	4628      	mov	r0, r5
 800658c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006590:	f000 b8dc 	b.w	800674c <__malloc_unlock>
 8006594:	42a3      	cmp	r3, r4
 8006596:	d908      	bls.n	80065aa <_free_r+0x42>
 8006598:	6820      	ldr	r0, [r4, #0]
 800659a:	1821      	adds	r1, r4, r0
 800659c:	428b      	cmp	r3, r1
 800659e:	bf01      	itttt	eq
 80065a0:	6819      	ldreq	r1, [r3, #0]
 80065a2:	685b      	ldreq	r3, [r3, #4]
 80065a4:	1809      	addeq	r1, r1, r0
 80065a6:	6021      	streq	r1, [r4, #0]
 80065a8:	e7ed      	b.n	8006586 <_free_r+0x1e>
 80065aa:	461a      	mov	r2, r3
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	b10b      	cbz	r3, 80065b4 <_free_r+0x4c>
 80065b0:	42a3      	cmp	r3, r4
 80065b2:	d9fa      	bls.n	80065aa <_free_r+0x42>
 80065b4:	6811      	ldr	r1, [r2, #0]
 80065b6:	1850      	adds	r0, r2, r1
 80065b8:	42a0      	cmp	r0, r4
 80065ba:	d10b      	bne.n	80065d4 <_free_r+0x6c>
 80065bc:	6820      	ldr	r0, [r4, #0]
 80065be:	4401      	add	r1, r0
 80065c0:	1850      	adds	r0, r2, r1
 80065c2:	4283      	cmp	r3, r0
 80065c4:	6011      	str	r1, [r2, #0]
 80065c6:	d1e0      	bne.n	800658a <_free_r+0x22>
 80065c8:	6818      	ldr	r0, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	6053      	str	r3, [r2, #4]
 80065ce:	4408      	add	r0, r1
 80065d0:	6010      	str	r0, [r2, #0]
 80065d2:	e7da      	b.n	800658a <_free_r+0x22>
 80065d4:	d902      	bls.n	80065dc <_free_r+0x74>
 80065d6:	230c      	movs	r3, #12
 80065d8:	602b      	str	r3, [r5, #0]
 80065da:	e7d6      	b.n	800658a <_free_r+0x22>
 80065dc:	6820      	ldr	r0, [r4, #0]
 80065de:	1821      	adds	r1, r4, r0
 80065e0:	428b      	cmp	r3, r1
 80065e2:	bf04      	itt	eq
 80065e4:	6819      	ldreq	r1, [r3, #0]
 80065e6:	685b      	ldreq	r3, [r3, #4]
 80065e8:	6063      	str	r3, [r4, #4]
 80065ea:	bf04      	itt	eq
 80065ec:	1809      	addeq	r1, r1, r0
 80065ee:	6021      	streq	r1, [r4, #0]
 80065f0:	6054      	str	r4, [r2, #4]
 80065f2:	e7ca      	b.n	800658a <_free_r+0x22>
 80065f4:	bd38      	pop	{r3, r4, r5, pc}
 80065f6:	bf00      	nop
 80065f8:	20004c74 	.word	0x20004c74

080065fc <sbrk_aligned>:
 80065fc:	b570      	push	{r4, r5, r6, lr}
 80065fe:	4e0f      	ldr	r6, [pc, #60]	@ (800663c <sbrk_aligned+0x40>)
 8006600:	460c      	mov	r4, r1
 8006602:	6831      	ldr	r1, [r6, #0]
 8006604:	4605      	mov	r5, r0
 8006606:	b911      	cbnz	r1, 800660e <sbrk_aligned+0x12>
 8006608:	f000 fcb4 	bl	8006f74 <_sbrk_r>
 800660c:	6030      	str	r0, [r6, #0]
 800660e:	4621      	mov	r1, r4
 8006610:	4628      	mov	r0, r5
 8006612:	f000 fcaf 	bl	8006f74 <_sbrk_r>
 8006616:	1c43      	adds	r3, r0, #1
 8006618:	d103      	bne.n	8006622 <sbrk_aligned+0x26>
 800661a:	f04f 34ff 	mov.w	r4, #4294967295
 800661e:	4620      	mov	r0, r4
 8006620:	bd70      	pop	{r4, r5, r6, pc}
 8006622:	1cc4      	adds	r4, r0, #3
 8006624:	f024 0403 	bic.w	r4, r4, #3
 8006628:	42a0      	cmp	r0, r4
 800662a:	d0f8      	beq.n	800661e <sbrk_aligned+0x22>
 800662c:	1a21      	subs	r1, r4, r0
 800662e:	4628      	mov	r0, r5
 8006630:	f000 fca0 	bl	8006f74 <_sbrk_r>
 8006634:	3001      	adds	r0, #1
 8006636:	d1f2      	bne.n	800661e <sbrk_aligned+0x22>
 8006638:	e7ef      	b.n	800661a <sbrk_aligned+0x1e>
 800663a:	bf00      	nop
 800663c:	20004c70 	.word	0x20004c70

08006640 <_malloc_r>:
 8006640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006644:	1ccd      	adds	r5, r1, #3
 8006646:	f025 0503 	bic.w	r5, r5, #3
 800664a:	3508      	adds	r5, #8
 800664c:	2d0c      	cmp	r5, #12
 800664e:	bf38      	it	cc
 8006650:	250c      	movcc	r5, #12
 8006652:	2d00      	cmp	r5, #0
 8006654:	4606      	mov	r6, r0
 8006656:	db01      	blt.n	800665c <_malloc_r+0x1c>
 8006658:	42a9      	cmp	r1, r5
 800665a:	d904      	bls.n	8006666 <_malloc_r+0x26>
 800665c:	230c      	movs	r3, #12
 800665e:	6033      	str	r3, [r6, #0]
 8006660:	2000      	movs	r0, #0
 8006662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006666:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800673c <_malloc_r+0xfc>
 800666a:	f000 f869 	bl	8006740 <__malloc_lock>
 800666e:	f8d8 3000 	ldr.w	r3, [r8]
 8006672:	461c      	mov	r4, r3
 8006674:	bb44      	cbnz	r4, 80066c8 <_malloc_r+0x88>
 8006676:	4629      	mov	r1, r5
 8006678:	4630      	mov	r0, r6
 800667a:	f7ff ffbf 	bl	80065fc <sbrk_aligned>
 800667e:	1c43      	adds	r3, r0, #1
 8006680:	4604      	mov	r4, r0
 8006682:	d158      	bne.n	8006736 <_malloc_r+0xf6>
 8006684:	f8d8 4000 	ldr.w	r4, [r8]
 8006688:	4627      	mov	r7, r4
 800668a:	2f00      	cmp	r7, #0
 800668c:	d143      	bne.n	8006716 <_malloc_r+0xd6>
 800668e:	2c00      	cmp	r4, #0
 8006690:	d04b      	beq.n	800672a <_malloc_r+0xea>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	4639      	mov	r1, r7
 8006696:	4630      	mov	r0, r6
 8006698:	eb04 0903 	add.w	r9, r4, r3
 800669c:	f000 fc6a 	bl	8006f74 <_sbrk_r>
 80066a0:	4581      	cmp	r9, r0
 80066a2:	d142      	bne.n	800672a <_malloc_r+0xea>
 80066a4:	6821      	ldr	r1, [r4, #0]
 80066a6:	1a6d      	subs	r5, r5, r1
 80066a8:	4629      	mov	r1, r5
 80066aa:	4630      	mov	r0, r6
 80066ac:	f7ff ffa6 	bl	80065fc <sbrk_aligned>
 80066b0:	3001      	adds	r0, #1
 80066b2:	d03a      	beq.n	800672a <_malloc_r+0xea>
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	442b      	add	r3, r5
 80066b8:	6023      	str	r3, [r4, #0]
 80066ba:	f8d8 3000 	ldr.w	r3, [r8]
 80066be:	685a      	ldr	r2, [r3, #4]
 80066c0:	bb62      	cbnz	r2, 800671c <_malloc_r+0xdc>
 80066c2:	f8c8 7000 	str.w	r7, [r8]
 80066c6:	e00f      	b.n	80066e8 <_malloc_r+0xa8>
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	1b52      	subs	r2, r2, r5
 80066cc:	d420      	bmi.n	8006710 <_malloc_r+0xd0>
 80066ce:	2a0b      	cmp	r2, #11
 80066d0:	d917      	bls.n	8006702 <_malloc_r+0xc2>
 80066d2:	1961      	adds	r1, r4, r5
 80066d4:	42a3      	cmp	r3, r4
 80066d6:	6025      	str	r5, [r4, #0]
 80066d8:	bf18      	it	ne
 80066da:	6059      	strne	r1, [r3, #4]
 80066dc:	6863      	ldr	r3, [r4, #4]
 80066de:	bf08      	it	eq
 80066e0:	f8c8 1000 	streq.w	r1, [r8]
 80066e4:	5162      	str	r2, [r4, r5]
 80066e6:	604b      	str	r3, [r1, #4]
 80066e8:	4630      	mov	r0, r6
 80066ea:	f000 f82f 	bl	800674c <__malloc_unlock>
 80066ee:	f104 000b 	add.w	r0, r4, #11
 80066f2:	1d23      	adds	r3, r4, #4
 80066f4:	f020 0007 	bic.w	r0, r0, #7
 80066f8:	1ac2      	subs	r2, r0, r3
 80066fa:	bf1c      	itt	ne
 80066fc:	1a1b      	subne	r3, r3, r0
 80066fe:	50a3      	strne	r3, [r4, r2]
 8006700:	e7af      	b.n	8006662 <_malloc_r+0x22>
 8006702:	6862      	ldr	r2, [r4, #4]
 8006704:	42a3      	cmp	r3, r4
 8006706:	bf0c      	ite	eq
 8006708:	f8c8 2000 	streq.w	r2, [r8]
 800670c:	605a      	strne	r2, [r3, #4]
 800670e:	e7eb      	b.n	80066e8 <_malloc_r+0xa8>
 8006710:	4623      	mov	r3, r4
 8006712:	6864      	ldr	r4, [r4, #4]
 8006714:	e7ae      	b.n	8006674 <_malloc_r+0x34>
 8006716:	463c      	mov	r4, r7
 8006718:	687f      	ldr	r7, [r7, #4]
 800671a:	e7b6      	b.n	800668a <_malloc_r+0x4a>
 800671c:	461a      	mov	r2, r3
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	42a3      	cmp	r3, r4
 8006722:	d1fb      	bne.n	800671c <_malloc_r+0xdc>
 8006724:	2300      	movs	r3, #0
 8006726:	6053      	str	r3, [r2, #4]
 8006728:	e7de      	b.n	80066e8 <_malloc_r+0xa8>
 800672a:	230c      	movs	r3, #12
 800672c:	6033      	str	r3, [r6, #0]
 800672e:	4630      	mov	r0, r6
 8006730:	f000 f80c 	bl	800674c <__malloc_unlock>
 8006734:	e794      	b.n	8006660 <_malloc_r+0x20>
 8006736:	6005      	str	r5, [r0, #0]
 8006738:	e7d6      	b.n	80066e8 <_malloc_r+0xa8>
 800673a:	bf00      	nop
 800673c:	20004c74 	.word	0x20004c74

08006740 <__malloc_lock>:
 8006740:	4801      	ldr	r0, [pc, #4]	@ (8006748 <__malloc_lock+0x8>)
 8006742:	f7ff bf00 	b.w	8006546 <__retarget_lock_acquire_recursive>
 8006746:	bf00      	nop
 8006748:	20004c6c 	.word	0x20004c6c

0800674c <__malloc_unlock>:
 800674c:	4801      	ldr	r0, [pc, #4]	@ (8006754 <__malloc_unlock+0x8>)
 800674e:	f7ff befb 	b.w	8006548 <__retarget_lock_release_recursive>
 8006752:	bf00      	nop
 8006754:	20004c6c 	.word	0x20004c6c

08006758 <__sfputc_r>:
 8006758:	6893      	ldr	r3, [r2, #8]
 800675a:	3b01      	subs	r3, #1
 800675c:	2b00      	cmp	r3, #0
 800675e:	b410      	push	{r4}
 8006760:	6093      	str	r3, [r2, #8]
 8006762:	da08      	bge.n	8006776 <__sfputc_r+0x1e>
 8006764:	6994      	ldr	r4, [r2, #24]
 8006766:	42a3      	cmp	r3, r4
 8006768:	db01      	blt.n	800676e <__sfputc_r+0x16>
 800676a:	290a      	cmp	r1, #10
 800676c:	d103      	bne.n	8006776 <__sfputc_r+0x1e>
 800676e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006772:	f000 bb6b 	b.w	8006e4c <__swbuf_r>
 8006776:	6813      	ldr	r3, [r2, #0]
 8006778:	1c58      	adds	r0, r3, #1
 800677a:	6010      	str	r0, [r2, #0]
 800677c:	7019      	strb	r1, [r3, #0]
 800677e:	4608      	mov	r0, r1
 8006780:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006784:	4770      	bx	lr

08006786 <__sfputs_r>:
 8006786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006788:	4606      	mov	r6, r0
 800678a:	460f      	mov	r7, r1
 800678c:	4614      	mov	r4, r2
 800678e:	18d5      	adds	r5, r2, r3
 8006790:	42ac      	cmp	r4, r5
 8006792:	d101      	bne.n	8006798 <__sfputs_r+0x12>
 8006794:	2000      	movs	r0, #0
 8006796:	e007      	b.n	80067a8 <__sfputs_r+0x22>
 8006798:	f814 1b01 	ldrb.w	r1, [r4], #1
 800679c:	463a      	mov	r2, r7
 800679e:	4630      	mov	r0, r6
 80067a0:	f7ff ffda 	bl	8006758 <__sfputc_r>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d1f3      	bne.n	8006790 <__sfputs_r+0xa>
 80067a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080067ac <_vfiprintf_r>:
 80067ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	460d      	mov	r5, r1
 80067b2:	b09d      	sub	sp, #116	@ 0x74
 80067b4:	4614      	mov	r4, r2
 80067b6:	4698      	mov	r8, r3
 80067b8:	4606      	mov	r6, r0
 80067ba:	b118      	cbz	r0, 80067c4 <_vfiprintf_r+0x18>
 80067bc:	6a03      	ldr	r3, [r0, #32]
 80067be:	b90b      	cbnz	r3, 80067c4 <_vfiprintf_r+0x18>
 80067c0:	f7ff fd5e 	bl	8006280 <__sinit>
 80067c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067c6:	07d9      	lsls	r1, r3, #31
 80067c8:	d405      	bmi.n	80067d6 <_vfiprintf_r+0x2a>
 80067ca:	89ab      	ldrh	r3, [r5, #12]
 80067cc:	059a      	lsls	r2, r3, #22
 80067ce:	d402      	bmi.n	80067d6 <_vfiprintf_r+0x2a>
 80067d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067d2:	f7ff feb8 	bl	8006546 <__retarget_lock_acquire_recursive>
 80067d6:	89ab      	ldrh	r3, [r5, #12]
 80067d8:	071b      	lsls	r3, r3, #28
 80067da:	d501      	bpl.n	80067e0 <_vfiprintf_r+0x34>
 80067dc:	692b      	ldr	r3, [r5, #16]
 80067de:	b99b      	cbnz	r3, 8006808 <_vfiprintf_r+0x5c>
 80067e0:	4629      	mov	r1, r5
 80067e2:	4630      	mov	r0, r6
 80067e4:	f000 fb70 	bl	8006ec8 <__swsetup_r>
 80067e8:	b170      	cbz	r0, 8006808 <_vfiprintf_r+0x5c>
 80067ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067ec:	07dc      	lsls	r4, r3, #31
 80067ee:	d504      	bpl.n	80067fa <_vfiprintf_r+0x4e>
 80067f0:	f04f 30ff 	mov.w	r0, #4294967295
 80067f4:	b01d      	add	sp, #116	@ 0x74
 80067f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fa:	89ab      	ldrh	r3, [r5, #12]
 80067fc:	0598      	lsls	r0, r3, #22
 80067fe:	d4f7      	bmi.n	80067f0 <_vfiprintf_r+0x44>
 8006800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006802:	f7ff fea1 	bl	8006548 <__retarget_lock_release_recursive>
 8006806:	e7f3      	b.n	80067f0 <_vfiprintf_r+0x44>
 8006808:	2300      	movs	r3, #0
 800680a:	9309      	str	r3, [sp, #36]	@ 0x24
 800680c:	2320      	movs	r3, #32
 800680e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006812:	f8cd 800c 	str.w	r8, [sp, #12]
 8006816:	2330      	movs	r3, #48	@ 0x30
 8006818:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80069c8 <_vfiprintf_r+0x21c>
 800681c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006820:	f04f 0901 	mov.w	r9, #1
 8006824:	4623      	mov	r3, r4
 8006826:	469a      	mov	sl, r3
 8006828:	f813 2b01 	ldrb.w	r2, [r3], #1
 800682c:	b10a      	cbz	r2, 8006832 <_vfiprintf_r+0x86>
 800682e:	2a25      	cmp	r2, #37	@ 0x25
 8006830:	d1f9      	bne.n	8006826 <_vfiprintf_r+0x7a>
 8006832:	ebba 0b04 	subs.w	fp, sl, r4
 8006836:	d00b      	beq.n	8006850 <_vfiprintf_r+0xa4>
 8006838:	465b      	mov	r3, fp
 800683a:	4622      	mov	r2, r4
 800683c:	4629      	mov	r1, r5
 800683e:	4630      	mov	r0, r6
 8006840:	f7ff ffa1 	bl	8006786 <__sfputs_r>
 8006844:	3001      	adds	r0, #1
 8006846:	f000 80a7 	beq.w	8006998 <_vfiprintf_r+0x1ec>
 800684a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800684c:	445a      	add	r2, fp
 800684e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006850:	f89a 3000 	ldrb.w	r3, [sl]
 8006854:	2b00      	cmp	r3, #0
 8006856:	f000 809f 	beq.w	8006998 <_vfiprintf_r+0x1ec>
 800685a:	2300      	movs	r3, #0
 800685c:	f04f 32ff 	mov.w	r2, #4294967295
 8006860:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006864:	f10a 0a01 	add.w	sl, sl, #1
 8006868:	9304      	str	r3, [sp, #16]
 800686a:	9307      	str	r3, [sp, #28]
 800686c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006870:	931a      	str	r3, [sp, #104]	@ 0x68
 8006872:	4654      	mov	r4, sl
 8006874:	2205      	movs	r2, #5
 8006876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800687a:	4853      	ldr	r0, [pc, #332]	@ (80069c8 <_vfiprintf_r+0x21c>)
 800687c:	f7f9 fca8 	bl	80001d0 <memchr>
 8006880:	9a04      	ldr	r2, [sp, #16]
 8006882:	b9d8      	cbnz	r0, 80068bc <_vfiprintf_r+0x110>
 8006884:	06d1      	lsls	r1, r2, #27
 8006886:	bf44      	itt	mi
 8006888:	2320      	movmi	r3, #32
 800688a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800688e:	0713      	lsls	r3, r2, #28
 8006890:	bf44      	itt	mi
 8006892:	232b      	movmi	r3, #43	@ 0x2b
 8006894:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006898:	f89a 3000 	ldrb.w	r3, [sl]
 800689c:	2b2a      	cmp	r3, #42	@ 0x2a
 800689e:	d015      	beq.n	80068cc <_vfiprintf_r+0x120>
 80068a0:	9a07      	ldr	r2, [sp, #28]
 80068a2:	4654      	mov	r4, sl
 80068a4:	2000      	movs	r0, #0
 80068a6:	f04f 0c0a 	mov.w	ip, #10
 80068aa:	4621      	mov	r1, r4
 80068ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068b0:	3b30      	subs	r3, #48	@ 0x30
 80068b2:	2b09      	cmp	r3, #9
 80068b4:	d94b      	bls.n	800694e <_vfiprintf_r+0x1a2>
 80068b6:	b1b0      	cbz	r0, 80068e6 <_vfiprintf_r+0x13a>
 80068b8:	9207      	str	r2, [sp, #28]
 80068ba:	e014      	b.n	80068e6 <_vfiprintf_r+0x13a>
 80068bc:	eba0 0308 	sub.w	r3, r0, r8
 80068c0:	fa09 f303 	lsl.w	r3, r9, r3
 80068c4:	4313      	orrs	r3, r2
 80068c6:	9304      	str	r3, [sp, #16]
 80068c8:	46a2      	mov	sl, r4
 80068ca:	e7d2      	b.n	8006872 <_vfiprintf_r+0xc6>
 80068cc:	9b03      	ldr	r3, [sp, #12]
 80068ce:	1d19      	adds	r1, r3, #4
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	9103      	str	r1, [sp, #12]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	bfbb      	ittet	lt
 80068d8:	425b      	neglt	r3, r3
 80068da:	f042 0202 	orrlt.w	r2, r2, #2
 80068de:	9307      	strge	r3, [sp, #28]
 80068e0:	9307      	strlt	r3, [sp, #28]
 80068e2:	bfb8      	it	lt
 80068e4:	9204      	strlt	r2, [sp, #16]
 80068e6:	7823      	ldrb	r3, [r4, #0]
 80068e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80068ea:	d10a      	bne.n	8006902 <_vfiprintf_r+0x156>
 80068ec:	7863      	ldrb	r3, [r4, #1]
 80068ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80068f0:	d132      	bne.n	8006958 <_vfiprintf_r+0x1ac>
 80068f2:	9b03      	ldr	r3, [sp, #12]
 80068f4:	1d1a      	adds	r2, r3, #4
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	9203      	str	r2, [sp, #12]
 80068fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068fe:	3402      	adds	r4, #2
 8006900:	9305      	str	r3, [sp, #20]
 8006902:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80069d8 <_vfiprintf_r+0x22c>
 8006906:	7821      	ldrb	r1, [r4, #0]
 8006908:	2203      	movs	r2, #3
 800690a:	4650      	mov	r0, sl
 800690c:	f7f9 fc60 	bl	80001d0 <memchr>
 8006910:	b138      	cbz	r0, 8006922 <_vfiprintf_r+0x176>
 8006912:	9b04      	ldr	r3, [sp, #16]
 8006914:	eba0 000a 	sub.w	r0, r0, sl
 8006918:	2240      	movs	r2, #64	@ 0x40
 800691a:	4082      	lsls	r2, r0
 800691c:	4313      	orrs	r3, r2
 800691e:	3401      	adds	r4, #1
 8006920:	9304      	str	r3, [sp, #16]
 8006922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006926:	4829      	ldr	r0, [pc, #164]	@ (80069cc <_vfiprintf_r+0x220>)
 8006928:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800692c:	2206      	movs	r2, #6
 800692e:	f7f9 fc4f 	bl	80001d0 <memchr>
 8006932:	2800      	cmp	r0, #0
 8006934:	d03f      	beq.n	80069b6 <_vfiprintf_r+0x20a>
 8006936:	4b26      	ldr	r3, [pc, #152]	@ (80069d0 <_vfiprintf_r+0x224>)
 8006938:	bb1b      	cbnz	r3, 8006982 <_vfiprintf_r+0x1d6>
 800693a:	9b03      	ldr	r3, [sp, #12]
 800693c:	3307      	adds	r3, #7
 800693e:	f023 0307 	bic.w	r3, r3, #7
 8006942:	3308      	adds	r3, #8
 8006944:	9303      	str	r3, [sp, #12]
 8006946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006948:	443b      	add	r3, r7
 800694a:	9309      	str	r3, [sp, #36]	@ 0x24
 800694c:	e76a      	b.n	8006824 <_vfiprintf_r+0x78>
 800694e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006952:	460c      	mov	r4, r1
 8006954:	2001      	movs	r0, #1
 8006956:	e7a8      	b.n	80068aa <_vfiprintf_r+0xfe>
 8006958:	2300      	movs	r3, #0
 800695a:	3401      	adds	r4, #1
 800695c:	9305      	str	r3, [sp, #20]
 800695e:	4619      	mov	r1, r3
 8006960:	f04f 0c0a 	mov.w	ip, #10
 8006964:	4620      	mov	r0, r4
 8006966:	f810 2b01 	ldrb.w	r2, [r0], #1
 800696a:	3a30      	subs	r2, #48	@ 0x30
 800696c:	2a09      	cmp	r2, #9
 800696e:	d903      	bls.n	8006978 <_vfiprintf_r+0x1cc>
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0c6      	beq.n	8006902 <_vfiprintf_r+0x156>
 8006974:	9105      	str	r1, [sp, #20]
 8006976:	e7c4      	b.n	8006902 <_vfiprintf_r+0x156>
 8006978:	fb0c 2101 	mla	r1, ip, r1, r2
 800697c:	4604      	mov	r4, r0
 800697e:	2301      	movs	r3, #1
 8006980:	e7f0      	b.n	8006964 <_vfiprintf_r+0x1b8>
 8006982:	ab03      	add	r3, sp, #12
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	462a      	mov	r2, r5
 8006988:	4b12      	ldr	r3, [pc, #72]	@ (80069d4 <_vfiprintf_r+0x228>)
 800698a:	a904      	add	r1, sp, #16
 800698c:	4630      	mov	r0, r6
 800698e:	f3af 8000 	nop.w
 8006992:	4607      	mov	r7, r0
 8006994:	1c78      	adds	r0, r7, #1
 8006996:	d1d6      	bne.n	8006946 <_vfiprintf_r+0x19a>
 8006998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800699a:	07d9      	lsls	r1, r3, #31
 800699c:	d405      	bmi.n	80069aa <_vfiprintf_r+0x1fe>
 800699e:	89ab      	ldrh	r3, [r5, #12]
 80069a0:	059a      	lsls	r2, r3, #22
 80069a2:	d402      	bmi.n	80069aa <_vfiprintf_r+0x1fe>
 80069a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069a6:	f7ff fdcf 	bl	8006548 <__retarget_lock_release_recursive>
 80069aa:	89ab      	ldrh	r3, [r5, #12]
 80069ac:	065b      	lsls	r3, r3, #25
 80069ae:	f53f af1f 	bmi.w	80067f0 <_vfiprintf_r+0x44>
 80069b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069b4:	e71e      	b.n	80067f4 <_vfiprintf_r+0x48>
 80069b6:	ab03      	add	r3, sp, #12
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	462a      	mov	r2, r5
 80069bc:	4b05      	ldr	r3, [pc, #20]	@ (80069d4 <_vfiprintf_r+0x228>)
 80069be:	a904      	add	r1, sp, #16
 80069c0:	4630      	mov	r0, r6
 80069c2:	f000 f879 	bl	8006ab8 <_printf_i>
 80069c6:	e7e4      	b.n	8006992 <_vfiprintf_r+0x1e6>
 80069c8:	080071b8 	.word	0x080071b8
 80069cc:	080071c2 	.word	0x080071c2
 80069d0:	00000000 	.word	0x00000000
 80069d4:	08006787 	.word	0x08006787
 80069d8:	080071be 	.word	0x080071be

080069dc <_printf_common>:
 80069dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069e0:	4616      	mov	r6, r2
 80069e2:	4698      	mov	r8, r3
 80069e4:	688a      	ldr	r2, [r1, #8]
 80069e6:	690b      	ldr	r3, [r1, #16]
 80069e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069ec:	4293      	cmp	r3, r2
 80069ee:	bfb8      	it	lt
 80069f0:	4613      	movlt	r3, r2
 80069f2:	6033      	str	r3, [r6, #0]
 80069f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069f8:	4607      	mov	r7, r0
 80069fa:	460c      	mov	r4, r1
 80069fc:	b10a      	cbz	r2, 8006a02 <_printf_common+0x26>
 80069fe:	3301      	adds	r3, #1
 8006a00:	6033      	str	r3, [r6, #0]
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	0699      	lsls	r1, r3, #26
 8006a06:	bf42      	ittt	mi
 8006a08:	6833      	ldrmi	r3, [r6, #0]
 8006a0a:	3302      	addmi	r3, #2
 8006a0c:	6033      	strmi	r3, [r6, #0]
 8006a0e:	6825      	ldr	r5, [r4, #0]
 8006a10:	f015 0506 	ands.w	r5, r5, #6
 8006a14:	d106      	bne.n	8006a24 <_printf_common+0x48>
 8006a16:	f104 0a19 	add.w	sl, r4, #25
 8006a1a:	68e3      	ldr	r3, [r4, #12]
 8006a1c:	6832      	ldr	r2, [r6, #0]
 8006a1e:	1a9b      	subs	r3, r3, r2
 8006a20:	42ab      	cmp	r3, r5
 8006a22:	dc26      	bgt.n	8006a72 <_printf_common+0x96>
 8006a24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a28:	6822      	ldr	r2, [r4, #0]
 8006a2a:	3b00      	subs	r3, #0
 8006a2c:	bf18      	it	ne
 8006a2e:	2301      	movne	r3, #1
 8006a30:	0692      	lsls	r2, r2, #26
 8006a32:	d42b      	bmi.n	8006a8c <_printf_common+0xb0>
 8006a34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a38:	4641      	mov	r1, r8
 8006a3a:	4638      	mov	r0, r7
 8006a3c:	47c8      	blx	r9
 8006a3e:	3001      	adds	r0, #1
 8006a40:	d01e      	beq.n	8006a80 <_printf_common+0xa4>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	6922      	ldr	r2, [r4, #16]
 8006a46:	f003 0306 	and.w	r3, r3, #6
 8006a4a:	2b04      	cmp	r3, #4
 8006a4c:	bf02      	ittt	eq
 8006a4e:	68e5      	ldreq	r5, [r4, #12]
 8006a50:	6833      	ldreq	r3, [r6, #0]
 8006a52:	1aed      	subeq	r5, r5, r3
 8006a54:	68a3      	ldr	r3, [r4, #8]
 8006a56:	bf0c      	ite	eq
 8006a58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a5c:	2500      	movne	r5, #0
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	bfc4      	itt	gt
 8006a62:	1a9b      	subgt	r3, r3, r2
 8006a64:	18ed      	addgt	r5, r5, r3
 8006a66:	2600      	movs	r6, #0
 8006a68:	341a      	adds	r4, #26
 8006a6a:	42b5      	cmp	r5, r6
 8006a6c:	d11a      	bne.n	8006aa4 <_printf_common+0xc8>
 8006a6e:	2000      	movs	r0, #0
 8006a70:	e008      	b.n	8006a84 <_printf_common+0xa8>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4652      	mov	r2, sl
 8006a76:	4641      	mov	r1, r8
 8006a78:	4638      	mov	r0, r7
 8006a7a:	47c8      	blx	r9
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	d103      	bne.n	8006a88 <_printf_common+0xac>
 8006a80:	f04f 30ff 	mov.w	r0, #4294967295
 8006a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a88:	3501      	adds	r5, #1
 8006a8a:	e7c6      	b.n	8006a1a <_printf_common+0x3e>
 8006a8c:	18e1      	adds	r1, r4, r3
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	2030      	movs	r0, #48	@ 0x30
 8006a92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a96:	4422      	add	r2, r4
 8006a98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006aa0:	3302      	adds	r3, #2
 8006aa2:	e7c7      	b.n	8006a34 <_printf_common+0x58>
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	4622      	mov	r2, r4
 8006aa8:	4641      	mov	r1, r8
 8006aaa:	4638      	mov	r0, r7
 8006aac:	47c8      	blx	r9
 8006aae:	3001      	adds	r0, #1
 8006ab0:	d0e6      	beq.n	8006a80 <_printf_common+0xa4>
 8006ab2:	3601      	adds	r6, #1
 8006ab4:	e7d9      	b.n	8006a6a <_printf_common+0x8e>
	...

08006ab8 <_printf_i>:
 8006ab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006abc:	7e0f      	ldrb	r7, [r1, #24]
 8006abe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ac0:	2f78      	cmp	r7, #120	@ 0x78
 8006ac2:	4691      	mov	r9, r2
 8006ac4:	4680      	mov	r8, r0
 8006ac6:	460c      	mov	r4, r1
 8006ac8:	469a      	mov	sl, r3
 8006aca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ace:	d807      	bhi.n	8006ae0 <_printf_i+0x28>
 8006ad0:	2f62      	cmp	r7, #98	@ 0x62
 8006ad2:	d80a      	bhi.n	8006aea <_printf_i+0x32>
 8006ad4:	2f00      	cmp	r7, #0
 8006ad6:	f000 80d1 	beq.w	8006c7c <_printf_i+0x1c4>
 8006ada:	2f58      	cmp	r7, #88	@ 0x58
 8006adc:	f000 80b8 	beq.w	8006c50 <_printf_i+0x198>
 8006ae0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ae4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ae8:	e03a      	b.n	8006b60 <_printf_i+0xa8>
 8006aea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006aee:	2b15      	cmp	r3, #21
 8006af0:	d8f6      	bhi.n	8006ae0 <_printf_i+0x28>
 8006af2:	a101      	add	r1, pc, #4	@ (adr r1, 8006af8 <_printf_i+0x40>)
 8006af4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006af8:	08006b51 	.word	0x08006b51
 8006afc:	08006b65 	.word	0x08006b65
 8006b00:	08006ae1 	.word	0x08006ae1
 8006b04:	08006ae1 	.word	0x08006ae1
 8006b08:	08006ae1 	.word	0x08006ae1
 8006b0c:	08006ae1 	.word	0x08006ae1
 8006b10:	08006b65 	.word	0x08006b65
 8006b14:	08006ae1 	.word	0x08006ae1
 8006b18:	08006ae1 	.word	0x08006ae1
 8006b1c:	08006ae1 	.word	0x08006ae1
 8006b20:	08006ae1 	.word	0x08006ae1
 8006b24:	08006c63 	.word	0x08006c63
 8006b28:	08006b8f 	.word	0x08006b8f
 8006b2c:	08006c1d 	.word	0x08006c1d
 8006b30:	08006ae1 	.word	0x08006ae1
 8006b34:	08006ae1 	.word	0x08006ae1
 8006b38:	08006c85 	.word	0x08006c85
 8006b3c:	08006ae1 	.word	0x08006ae1
 8006b40:	08006b8f 	.word	0x08006b8f
 8006b44:	08006ae1 	.word	0x08006ae1
 8006b48:	08006ae1 	.word	0x08006ae1
 8006b4c:	08006c25 	.word	0x08006c25
 8006b50:	6833      	ldr	r3, [r6, #0]
 8006b52:	1d1a      	adds	r2, r3, #4
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6032      	str	r2, [r6, #0]
 8006b58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b60:	2301      	movs	r3, #1
 8006b62:	e09c      	b.n	8006c9e <_printf_i+0x1e6>
 8006b64:	6833      	ldr	r3, [r6, #0]
 8006b66:	6820      	ldr	r0, [r4, #0]
 8006b68:	1d19      	adds	r1, r3, #4
 8006b6a:	6031      	str	r1, [r6, #0]
 8006b6c:	0606      	lsls	r6, r0, #24
 8006b6e:	d501      	bpl.n	8006b74 <_printf_i+0xbc>
 8006b70:	681d      	ldr	r5, [r3, #0]
 8006b72:	e003      	b.n	8006b7c <_printf_i+0xc4>
 8006b74:	0645      	lsls	r5, r0, #25
 8006b76:	d5fb      	bpl.n	8006b70 <_printf_i+0xb8>
 8006b78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b7c:	2d00      	cmp	r5, #0
 8006b7e:	da03      	bge.n	8006b88 <_printf_i+0xd0>
 8006b80:	232d      	movs	r3, #45	@ 0x2d
 8006b82:	426d      	negs	r5, r5
 8006b84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b88:	4858      	ldr	r0, [pc, #352]	@ (8006cec <_printf_i+0x234>)
 8006b8a:	230a      	movs	r3, #10
 8006b8c:	e011      	b.n	8006bb2 <_printf_i+0xfa>
 8006b8e:	6821      	ldr	r1, [r4, #0]
 8006b90:	6833      	ldr	r3, [r6, #0]
 8006b92:	0608      	lsls	r0, r1, #24
 8006b94:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b98:	d402      	bmi.n	8006ba0 <_printf_i+0xe8>
 8006b9a:	0649      	lsls	r1, r1, #25
 8006b9c:	bf48      	it	mi
 8006b9e:	b2ad      	uxthmi	r5, r5
 8006ba0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ba2:	4852      	ldr	r0, [pc, #328]	@ (8006cec <_printf_i+0x234>)
 8006ba4:	6033      	str	r3, [r6, #0]
 8006ba6:	bf14      	ite	ne
 8006ba8:	230a      	movne	r3, #10
 8006baa:	2308      	moveq	r3, #8
 8006bac:	2100      	movs	r1, #0
 8006bae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bb2:	6866      	ldr	r6, [r4, #4]
 8006bb4:	60a6      	str	r6, [r4, #8]
 8006bb6:	2e00      	cmp	r6, #0
 8006bb8:	db05      	blt.n	8006bc6 <_printf_i+0x10e>
 8006bba:	6821      	ldr	r1, [r4, #0]
 8006bbc:	432e      	orrs	r6, r5
 8006bbe:	f021 0104 	bic.w	r1, r1, #4
 8006bc2:	6021      	str	r1, [r4, #0]
 8006bc4:	d04b      	beq.n	8006c5e <_printf_i+0x1a6>
 8006bc6:	4616      	mov	r6, r2
 8006bc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bcc:	fb03 5711 	mls	r7, r3, r1, r5
 8006bd0:	5dc7      	ldrb	r7, [r0, r7]
 8006bd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bd6:	462f      	mov	r7, r5
 8006bd8:	42bb      	cmp	r3, r7
 8006bda:	460d      	mov	r5, r1
 8006bdc:	d9f4      	bls.n	8006bc8 <_printf_i+0x110>
 8006bde:	2b08      	cmp	r3, #8
 8006be0:	d10b      	bne.n	8006bfa <_printf_i+0x142>
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	07df      	lsls	r7, r3, #31
 8006be6:	d508      	bpl.n	8006bfa <_printf_i+0x142>
 8006be8:	6923      	ldr	r3, [r4, #16]
 8006bea:	6861      	ldr	r1, [r4, #4]
 8006bec:	4299      	cmp	r1, r3
 8006bee:	bfde      	ittt	le
 8006bf0:	2330      	movle	r3, #48	@ 0x30
 8006bf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bfa:	1b92      	subs	r2, r2, r6
 8006bfc:	6122      	str	r2, [r4, #16]
 8006bfe:	f8cd a000 	str.w	sl, [sp]
 8006c02:	464b      	mov	r3, r9
 8006c04:	aa03      	add	r2, sp, #12
 8006c06:	4621      	mov	r1, r4
 8006c08:	4640      	mov	r0, r8
 8006c0a:	f7ff fee7 	bl	80069dc <_printf_common>
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d14a      	bne.n	8006ca8 <_printf_i+0x1f0>
 8006c12:	f04f 30ff 	mov.w	r0, #4294967295
 8006c16:	b004      	add	sp, #16
 8006c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	f043 0320 	orr.w	r3, r3, #32
 8006c22:	6023      	str	r3, [r4, #0]
 8006c24:	4832      	ldr	r0, [pc, #200]	@ (8006cf0 <_printf_i+0x238>)
 8006c26:	2778      	movs	r7, #120	@ 0x78
 8006c28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c2c:	6823      	ldr	r3, [r4, #0]
 8006c2e:	6831      	ldr	r1, [r6, #0]
 8006c30:	061f      	lsls	r7, r3, #24
 8006c32:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c36:	d402      	bmi.n	8006c3e <_printf_i+0x186>
 8006c38:	065f      	lsls	r7, r3, #25
 8006c3a:	bf48      	it	mi
 8006c3c:	b2ad      	uxthmi	r5, r5
 8006c3e:	6031      	str	r1, [r6, #0]
 8006c40:	07d9      	lsls	r1, r3, #31
 8006c42:	bf44      	itt	mi
 8006c44:	f043 0320 	orrmi.w	r3, r3, #32
 8006c48:	6023      	strmi	r3, [r4, #0]
 8006c4a:	b11d      	cbz	r5, 8006c54 <_printf_i+0x19c>
 8006c4c:	2310      	movs	r3, #16
 8006c4e:	e7ad      	b.n	8006bac <_printf_i+0xf4>
 8006c50:	4826      	ldr	r0, [pc, #152]	@ (8006cec <_printf_i+0x234>)
 8006c52:	e7e9      	b.n	8006c28 <_printf_i+0x170>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	f023 0320 	bic.w	r3, r3, #32
 8006c5a:	6023      	str	r3, [r4, #0]
 8006c5c:	e7f6      	b.n	8006c4c <_printf_i+0x194>
 8006c5e:	4616      	mov	r6, r2
 8006c60:	e7bd      	b.n	8006bde <_printf_i+0x126>
 8006c62:	6833      	ldr	r3, [r6, #0]
 8006c64:	6825      	ldr	r5, [r4, #0]
 8006c66:	6961      	ldr	r1, [r4, #20]
 8006c68:	1d18      	adds	r0, r3, #4
 8006c6a:	6030      	str	r0, [r6, #0]
 8006c6c:	062e      	lsls	r6, r5, #24
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	d501      	bpl.n	8006c76 <_printf_i+0x1be>
 8006c72:	6019      	str	r1, [r3, #0]
 8006c74:	e002      	b.n	8006c7c <_printf_i+0x1c4>
 8006c76:	0668      	lsls	r0, r5, #25
 8006c78:	d5fb      	bpl.n	8006c72 <_printf_i+0x1ba>
 8006c7a:	8019      	strh	r1, [r3, #0]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	6123      	str	r3, [r4, #16]
 8006c80:	4616      	mov	r6, r2
 8006c82:	e7bc      	b.n	8006bfe <_printf_i+0x146>
 8006c84:	6833      	ldr	r3, [r6, #0]
 8006c86:	1d1a      	adds	r2, r3, #4
 8006c88:	6032      	str	r2, [r6, #0]
 8006c8a:	681e      	ldr	r6, [r3, #0]
 8006c8c:	6862      	ldr	r2, [r4, #4]
 8006c8e:	2100      	movs	r1, #0
 8006c90:	4630      	mov	r0, r6
 8006c92:	f7f9 fa9d 	bl	80001d0 <memchr>
 8006c96:	b108      	cbz	r0, 8006c9c <_printf_i+0x1e4>
 8006c98:	1b80      	subs	r0, r0, r6
 8006c9a:	6060      	str	r0, [r4, #4]
 8006c9c:	6863      	ldr	r3, [r4, #4]
 8006c9e:	6123      	str	r3, [r4, #16]
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ca6:	e7aa      	b.n	8006bfe <_printf_i+0x146>
 8006ca8:	6923      	ldr	r3, [r4, #16]
 8006caa:	4632      	mov	r2, r6
 8006cac:	4649      	mov	r1, r9
 8006cae:	4640      	mov	r0, r8
 8006cb0:	47d0      	blx	sl
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	d0ad      	beq.n	8006c12 <_printf_i+0x15a>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	079b      	lsls	r3, r3, #30
 8006cba:	d413      	bmi.n	8006ce4 <_printf_i+0x22c>
 8006cbc:	68e0      	ldr	r0, [r4, #12]
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	4298      	cmp	r0, r3
 8006cc2:	bfb8      	it	lt
 8006cc4:	4618      	movlt	r0, r3
 8006cc6:	e7a6      	b.n	8006c16 <_printf_i+0x15e>
 8006cc8:	2301      	movs	r3, #1
 8006cca:	4632      	mov	r2, r6
 8006ccc:	4649      	mov	r1, r9
 8006cce:	4640      	mov	r0, r8
 8006cd0:	47d0      	blx	sl
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	d09d      	beq.n	8006c12 <_printf_i+0x15a>
 8006cd6:	3501      	adds	r5, #1
 8006cd8:	68e3      	ldr	r3, [r4, #12]
 8006cda:	9903      	ldr	r1, [sp, #12]
 8006cdc:	1a5b      	subs	r3, r3, r1
 8006cde:	42ab      	cmp	r3, r5
 8006ce0:	dcf2      	bgt.n	8006cc8 <_printf_i+0x210>
 8006ce2:	e7eb      	b.n	8006cbc <_printf_i+0x204>
 8006ce4:	2500      	movs	r5, #0
 8006ce6:	f104 0619 	add.w	r6, r4, #25
 8006cea:	e7f5      	b.n	8006cd8 <_printf_i+0x220>
 8006cec:	080071c9 	.word	0x080071c9
 8006cf0:	080071da 	.word	0x080071da

08006cf4 <__sflush_r>:
 8006cf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cfc:	0716      	lsls	r6, r2, #28
 8006cfe:	4605      	mov	r5, r0
 8006d00:	460c      	mov	r4, r1
 8006d02:	d454      	bmi.n	8006dae <__sflush_r+0xba>
 8006d04:	684b      	ldr	r3, [r1, #4]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	dc02      	bgt.n	8006d10 <__sflush_r+0x1c>
 8006d0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	dd48      	ble.n	8006da2 <__sflush_r+0xae>
 8006d10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d045      	beq.n	8006da2 <__sflush_r+0xae>
 8006d16:	2300      	movs	r3, #0
 8006d18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d1c:	682f      	ldr	r7, [r5, #0]
 8006d1e:	6a21      	ldr	r1, [r4, #32]
 8006d20:	602b      	str	r3, [r5, #0]
 8006d22:	d030      	beq.n	8006d86 <__sflush_r+0x92>
 8006d24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d26:	89a3      	ldrh	r3, [r4, #12]
 8006d28:	0759      	lsls	r1, r3, #29
 8006d2a:	d505      	bpl.n	8006d38 <__sflush_r+0x44>
 8006d2c:	6863      	ldr	r3, [r4, #4]
 8006d2e:	1ad2      	subs	r2, r2, r3
 8006d30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d32:	b10b      	cbz	r3, 8006d38 <__sflush_r+0x44>
 8006d34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d36:	1ad2      	subs	r2, r2, r3
 8006d38:	2300      	movs	r3, #0
 8006d3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d3c:	6a21      	ldr	r1, [r4, #32]
 8006d3e:	4628      	mov	r0, r5
 8006d40:	47b0      	blx	r6
 8006d42:	1c43      	adds	r3, r0, #1
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	d106      	bne.n	8006d56 <__sflush_r+0x62>
 8006d48:	6829      	ldr	r1, [r5, #0]
 8006d4a:	291d      	cmp	r1, #29
 8006d4c:	d82b      	bhi.n	8006da6 <__sflush_r+0xb2>
 8006d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8006df8 <__sflush_r+0x104>)
 8006d50:	40ca      	lsrs	r2, r1
 8006d52:	07d6      	lsls	r6, r2, #31
 8006d54:	d527      	bpl.n	8006da6 <__sflush_r+0xb2>
 8006d56:	2200      	movs	r2, #0
 8006d58:	6062      	str	r2, [r4, #4]
 8006d5a:	04d9      	lsls	r1, r3, #19
 8006d5c:	6922      	ldr	r2, [r4, #16]
 8006d5e:	6022      	str	r2, [r4, #0]
 8006d60:	d504      	bpl.n	8006d6c <__sflush_r+0x78>
 8006d62:	1c42      	adds	r2, r0, #1
 8006d64:	d101      	bne.n	8006d6a <__sflush_r+0x76>
 8006d66:	682b      	ldr	r3, [r5, #0]
 8006d68:	b903      	cbnz	r3, 8006d6c <__sflush_r+0x78>
 8006d6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d6e:	602f      	str	r7, [r5, #0]
 8006d70:	b1b9      	cbz	r1, 8006da2 <__sflush_r+0xae>
 8006d72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d76:	4299      	cmp	r1, r3
 8006d78:	d002      	beq.n	8006d80 <__sflush_r+0x8c>
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	f7ff fbf4 	bl	8006568 <_free_r>
 8006d80:	2300      	movs	r3, #0
 8006d82:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d84:	e00d      	b.n	8006da2 <__sflush_r+0xae>
 8006d86:	2301      	movs	r3, #1
 8006d88:	4628      	mov	r0, r5
 8006d8a:	47b0      	blx	r6
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	1c50      	adds	r0, r2, #1
 8006d90:	d1c9      	bne.n	8006d26 <__sflush_r+0x32>
 8006d92:	682b      	ldr	r3, [r5, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d0c6      	beq.n	8006d26 <__sflush_r+0x32>
 8006d98:	2b1d      	cmp	r3, #29
 8006d9a:	d001      	beq.n	8006da0 <__sflush_r+0xac>
 8006d9c:	2b16      	cmp	r3, #22
 8006d9e:	d11e      	bne.n	8006dde <__sflush_r+0xea>
 8006da0:	602f      	str	r7, [r5, #0]
 8006da2:	2000      	movs	r0, #0
 8006da4:	e022      	b.n	8006dec <__sflush_r+0xf8>
 8006da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006daa:	b21b      	sxth	r3, r3
 8006dac:	e01b      	b.n	8006de6 <__sflush_r+0xf2>
 8006dae:	690f      	ldr	r7, [r1, #16]
 8006db0:	2f00      	cmp	r7, #0
 8006db2:	d0f6      	beq.n	8006da2 <__sflush_r+0xae>
 8006db4:	0793      	lsls	r3, r2, #30
 8006db6:	680e      	ldr	r6, [r1, #0]
 8006db8:	bf08      	it	eq
 8006dba:	694b      	ldreq	r3, [r1, #20]
 8006dbc:	600f      	str	r7, [r1, #0]
 8006dbe:	bf18      	it	ne
 8006dc0:	2300      	movne	r3, #0
 8006dc2:	eba6 0807 	sub.w	r8, r6, r7
 8006dc6:	608b      	str	r3, [r1, #8]
 8006dc8:	f1b8 0f00 	cmp.w	r8, #0
 8006dcc:	dde9      	ble.n	8006da2 <__sflush_r+0xae>
 8006dce:	6a21      	ldr	r1, [r4, #32]
 8006dd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006dd2:	4643      	mov	r3, r8
 8006dd4:	463a      	mov	r2, r7
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b0      	blx	r6
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	dc08      	bgt.n	8006df0 <__sflush_r+0xfc>
 8006dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006de6:	81a3      	strh	r3, [r4, #12]
 8006de8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df0:	4407      	add	r7, r0
 8006df2:	eba8 0800 	sub.w	r8, r8, r0
 8006df6:	e7e7      	b.n	8006dc8 <__sflush_r+0xd4>
 8006df8:	20400001 	.word	0x20400001

08006dfc <_fflush_r>:
 8006dfc:	b538      	push	{r3, r4, r5, lr}
 8006dfe:	690b      	ldr	r3, [r1, #16]
 8006e00:	4605      	mov	r5, r0
 8006e02:	460c      	mov	r4, r1
 8006e04:	b913      	cbnz	r3, 8006e0c <_fflush_r+0x10>
 8006e06:	2500      	movs	r5, #0
 8006e08:	4628      	mov	r0, r5
 8006e0a:	bd38      	pop	{r3, r4, r5, pc}
 8006e0c:	b118      	cbz	r0, 8006e16 <_fflush_r+0x1a>
 8006e0e:	6a03      	ldr	r3, [r0, #32]
 8006e10:	b90b      	cbnz	r3, 8006e16 <_fflush_r+0x1a>
 8006e12:	f7ff fa35 	bl	8006280 <__sinit>
 8006e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d0f3      	beq.n	8006e06 <_fflush_r+0xa>
 8006e1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e20:	07d0      	lsls	r0, r2, #31
 8006e22:	d404      	bmi.n	8006e2e <_fflush_r+0x32>
 8006e24:	0599      	lsls	r1, r3, #22
 8006e26:	d402      	bmi.n	8006e2e <_fflush_r+0x32>
 8006e28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e2a:	f7ff fb8c 	bl	8006546 <__retarget_lock_acquire_recursive>
 8006e2e:	4628      	mov	r0, r5
 8006e30:	4621      	mov	r1, r4
 8006e32:	f7ff ff5f 	bl	8006cf4 <__sflush_r>
 8006e36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e38:	07da      	lsls	r2, r3, #31
 8006e3a:	4605      	mov	r5, r0
 8006e3c:	d4e4      	bmi.n	8006e08 <_fflush_r+0xc>
 8006e3e:	89a3      	ldrh	r3, [r4, #12]
 8006e40:	059b      	lsls	r3, r3, #22
 8006e42:	d4e1      	bmi.n	8006e08 <_fflush_r+0xc>
 8006e44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e46:	f7ff fb7f 	bl	8006548 <__retarget_lock_release_recursive>
 8006e4a:	e7dd      	b.n	8006e08 <_fflush_r+0xc>

08006e4c <__swbuf_r>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	460e      	mov	r6, r1
 8006e50:	4614      	mov	r4, r2
 8006e52:	4605      	mov	r5, r0
 8006e54:	b118      	cbz	r0, 8006e5e <__swbuf_r+0x12>
 8006e56:	6a03      	ldr	r3, [r0, #32]
 8006e58:	b90b      	cbnz	r3, 8006e5e <__swbuf_r+0x12>
 8006e5a:	f7ff fa11 	bl	8006280 <__sinit>
 8006e5e:	69a3      	ldr	r3, [r4, #24]
 8006e60:	60a3      	str	r3, [r4, #8]
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	071a      	lsls	r2, r3, #28
 8006e66:	d501      	bpl.n	8006e6c <__swbuf_r+0x20>
 8006e68:	6923      	ldr	r3, [r4, #16]
 8006e6a:	b943      	cbnz	r3, 8006e7e <__swbuf_r+0x32>
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	4628      	mov	r0, r5
 8006e70:	f000 f82a 	bl	8006ec8 <__swsetup_r>
 8006e74:	b118      	cbz	r0, 8006e7e <__swbuf_r+0x32>
 8006e76:	f04f 37ff 	mov.w	r7, #4294967295
 8006e7a:	4638      	mov	r0, r7
 8006e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	6922      	ldr	r2, [r4, #16]
 8006e82:	1a98      	subs	r0, r3, r2
 8006e84:	6963      	ldr	r3, [r4, #20]
 8006e86:	b2f6      	uxtb	r6, r6
 8006e88:	4283      	cmp	r3, r0
 8006e8a:	4637      	mov	r7, r6
 8006e8c:	dc05      	bgt.n	8006e9a <__swbuf_r+0x4e>
 8006e8e:	4621      	mov	r1, r4
 8006e90:	4628      	mov	r0, r5
 8006e92:	f7ff ffb3 	bl	8006dfc <_fflush_r>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	d1ed      	bne.n	8006e76 <__swbuf_r+0x2a>
 8006e9a:	68a3      	ldr	r3, [r4, #8]
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	60a3      	str	r3, [r4, #8]
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	6022      	str	r2, [r4, #0]
 8006ea6:	701e      	strb	r6, [r3, #0]
 8006ea8:	6962      	ldr	r2, [r4, #20]
 8006eaa:	1c43      	adds	r3, r0, #1
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d004      	beq.n	8006eba <__swbuf_r+0x6e>
 8006eb0:	89a3      	ldrh	r3, [r4, #12]
 8006eb2:	07db      	lsls	r3, r3, #31
 8006eb4:	d5e1      	bpl.n	8006e7a <__swbuf_r+0x2e>
 8006eb6:	2e0a      	cmp	r6, #10
 8006eb8:	d1df      	bne.n	8006e7a <__swbuf_r+0x2e>
 8006eba:	4621      	mov	r1, r4
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	f7ff ff9d 	bl	8006dfc <_fflush_r>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	d0d9      	beq.n	8006e7a <__swbuf_r+0x2e>
 8006ec6:	e7d6      	b.n	8006e76 <__swbuf_r+0x2a>

08006ec8 <__swsetup_r>:
 8006ec8:	b538      	push	{r3, r4, r5, lr}
 8006eca:	4b29      	ldr	r3, [pc, #164]	@ (8006f70 <__swsetup_r+0xa8>)
 8006ecc:	4605      	mov	r5, r0
 8006ece:	6818      	ldr	r0, [r3, #0]
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	b118      	cbz	r0, 8006edc <__swsetup_r+0x14>
 8006ed4:	6a03      	ldr	r3, [r0, #32]
 8006ed6:	b90b      	cbnz	r3, 8006edc <__swsetup_r+0x14>
 8006ed8:	f7ff f9d2 	bl	8006280 <__sinit>
 8006edc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ee0:	0719      	lsls	r1, r3, #28
 8006ee2:	d422      	bmi.n	8006f2a <__swsetup_r+0x62>
 8006ee4:	06da      	lsls	r2, r3, #27
 8006ee6:	d407      	bmi.n	8006ef8 <__swsetup_r+0x30>
 8006ee8:	2209      	movs	r2, #9
 8006eea:	602a      	str	r2, [r5, #0]
 8006eec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ef0:	81a3      	strh	r3, [r4, #12]
 8006ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef6:	e033      	b.n	8006f60 <__swsetup_r+0x98>
 8006ef8:	0758      	lsls	r0, r3, #29
 8006efa:	d512      	bpl.n	8006f22 <__swsetup_r+0x5a>
 8006efc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006efe:	b141      	cbz	r1, 8006f12 <__swsetup_r+0x4a>
 8006f00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f04:	4299      	cmp	r1, r3
 8006f06:	d002      	beq.n	8006f0e <__swsetup_r+0x46>
 8006f08:	4628      	mov	r0, r5
 8006f0a:	f7ff fb2d 	bl	8006568 <_free_r>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f18:	81a3      	strh	r3, [r4, #12]
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	6063      	str	r3, [r4, #4]
 8006f1e:	6923      	ldr	r3, [r4, #16]
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	89a3      	ldrh	r3, [r4, #12]
 8006f24:	f043 0308 	orr.w	r3, r3, #8
 8006f28:	81a3      	strh	r3, [r4, #12]
 8006f2a:	6923      	ldr	r3, [r4, #16]
 8006f2c:	b94b      	cbnz	r3, 8006f42 <__swsetup_r+0x7a>
 8006f2e:	89a3      	ldrh	r3, [r4, #12]
 8006f30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f38:	d003      	beq.n	8006f42 <__swsetup_r+0x7a>
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	f000 f84f 	bl	8006fe0 <__smakebuf_r>
 8006f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f46:	f013 0201 	ands.w	r2, r3, #1
 8006f4a:	d00a      	beq.n	8006f62 <__swsetup_r+0x9a>
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	60a2      	str	r2, [r4, #8]
 8006f50:	6962      	ldr	r2, [r4, #20]
 8006f52:	4252      	negs	r2, r2
 8006f54:	61a2      	str	r2, [r4, #24]
 8006f56:	6922      	ldr	r2, [r4, #16]
 8006f58:	b942      	cbnz	r2, 8006f6c <__swsetup_r+0xa4>
 8006f5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006f5e:	d1c5      	bne.n	8006eec <__swsetup_r+0x24>
 8006f60:	bd38      	pop	{r3, r4, r5, pc}
 8006f62:	0799      	lsls	r1, r3, #30
 8006f64:	bf58      	it	pl
 8006f66:	6962      	ldrpl	r2, [r4, #20]
 8006f68:	60a2      	str	r2, [r4, #8]
 8006f6a:	e7f4      	b.n	8006f56 <__swsetup_r+0x8e>
 8006f6c:	2000      	movs	r0, #0
 8006f6e:	e7f7      	b.n	8006f60 <__swsetup_r+0x98>
 8006f70:	2000001c 	.word	0x2000001c

08006f74 <_sbrk_r>:
 8006f74:	b538      	push	{r3, r4, r5, lr}
 8006f76:	4d06      	ldr	r5, [pc, #24]	@ (8006f90 <_sbrk_r+0x1c>)
 8006f78:	2300      	movs	r3, #0
 8006f7a:	4604      	mov	r4, r0
 8006f7c:	4608      	mov	r0, r1
 8006f7e:	602b      	str	r3, [r5, #0]
 8006f80:	f7f9 feb6 	bl	8000cf0 <_sbrk>
 8006f84:	1c43      	adds	r3, r0, #1
 8006f86:	d102      	bne.n	8006f8e <_sbrk_r+0x1a>
 8006f88:	682b      	ldr	r3, [r5, #0]
 8006f8a:	b103      	cbz	r3, 8006f8e <_sbrk_r+0x1a>
 8006f8c:	6023      	str	r3, [r4, #0]
 8006f8e:	bd38      	pop	{r3, r4, r5, pc}
 8006f90:	20004c68 	.word	0x20004c68

08006f94 <__swhatbuf_r>:
 8006f94:	b570      	push	{r4, r5, r6, lr}
 8006f96:	460c      	mov	r4, r1
 8006f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f9c:	2900      	cmp	r1, #0
 8006f9e:	b096      	sub	sp, #88	@ 0x58
 8006fa0:	4615      	mov	r5, r2
 8006fa2:	461e      	mov	r6, r3
 8006fa4:	da0d      	bge.n	8006fc2 <__swhatbuf_r+0x2e>
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006fac:	f04f 0100 	mov.w	r1, #0
 8006fb0:	bf14      	ite	ne
 8006fb2:	2340      	movne	r3, #64	@ 0x40
 8006fb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006fb8:	2000      	movs	r0, #0
 8006fba:	6031      	str	r1, [r6, #0]
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	b016      	add	sp, #88	@ 0x58
 8006fc0:	bd70      	pop	{r4, r5, r6, pc}
 8006fc2:	466a      	mov	r2, sp
 8006fc4:	f000 f848 	bl	8007058 <_fstat_r>
 8006fc8:	2800      	cmp	r0, #0
 8006fca:	dbec      	blt.n	8006fa6 <__swhatbuf_r+0x12>
 8006fcc:	9901      	ldr	r1, [sp, #4]
 8006fce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006fd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006fd6:	4259      	negs	r1, r3
 8006fd8:	4159      	adcs	r1, r3
 8006fda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006fde:	e7eb      	b.n	8006fb8 <__swhatbuf_r+0x24>

08006fe0 <__smakebuf_r>:
 8006fe0:	898b      	ldrh	r3, [r1, #12]
 8006fe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fe4:	079d      	lsls	r5, r3, #30
 8006fe6:	4606      	mov	r6, r0
 8006fe8:	460c      	mov	r4, r1
 8006fea:	d507      	bpl.n	8006ffc <__smakebuf_r+0x1c>
 8006fec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	6123      	str	r3, [r4, #16]
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	6163      	str	r3, [r4, #20]
 8006ff8:	b003      	add	sp, #12
 8006ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ffc:	ab01      	add	r3, sp, #4
 8006ffe:	466a      	mov	r2, sp
 8007000:	f7ff ffc8 	bl	8006f94 <__swhatbuf_r>
 8007004:	9f00      	ldr	r7, [sp, #0]
 8007006:	4605      	mov	r5, r0
 8007008:	4639      	mov	r1, r7
 800700a:	4630      	mov	r0, r6
 800700c:	f7ff fb18 	bl	8006640 <_malloc_r>
 8007010:	b948      	cbnz	r0, 8007026 <__smakebuf_r+0x46>
 8007012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007016:	059a      	lsls	r2, r3, #22
 8007018:	d4ee      	bmi.n	8006ff8 <__smakebuf_r+0x18>
 800701a:	f023 0303 	bic.w	r3, r3, #3
 800701e:	f043 0302 	orr.w	r3, r3, #2
 8007022:	81a3      	strh	r3, [r4, #12]
 8007024:	e7e2      	b.n	8006fec <__smakebuf_r+0xc>
 8007026:	89a3      	ldrh	r3, [r4, #12]
 8007028:	6020      	str	r0, [r4, #0]
 800702a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800702e:	81a3      	strh	r3, [r4, #12]
 8007030:	9b01      	ldr	r3, [sp, #4]
 8007032:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007036:	b15b      	cbz	r3, 8007050 <__smakebuf_r+0x70>
 8007038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800703c:	4630      	mov	r0, r6
 800703e:	f000 f81d 	bl	800707c <_isatty_r>
 8007042:	b128      	cbz	r0, 8007050 <__smakebuf_r+0x70>
 8007044:	89a3      	ldrh	r3, [r4, #12]
 8007046:	f023 0303 	bic.w	r3, r3, #3
 800704a:	f043 0301 	orr.w	r3, r3, #1
 800704e:	81a3      	strh	r3, [r4, #12]
 8007050:	89a3      	ldrh	r3, [r4, #12]
 8007052:	431d      	orrs	r5, r3
 8007054:	81a5      	strh	r5, [r4, #12]
 8007056:	e7cf      	b.n	8006ff8 <__smakebuf_r+0x18>

08007058 <_fstat_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	4d07      	ldr	r5, [pc, #28]	@ (8007078 <_fstat_r+0x20>)
 800705c:	2300      	movs	r3, #0
 800705e:	4604      	mov	r4, r0
 8007060:	4608      	mov	r0, r1
 8007062:	4611      	mov	r1, r2
 8007064:	602b      	str	r3, [r5, #0]
 8007066:	f7f9 fe1a 	bl	8000c9e <_fstat>
 800706a:	1c43      	adds	r3, r0, #1
 800706c:	d102      	bne.n	8007074 <_fstat_r+0x1c>
 800706e:	682b      	ldr	r3, [r5, #0]
 8007070:	b103      	cbz	r3, 8007074 <_fstat_r+0x1c>
 8007072:	6023      	str	r3, [r4, #0]
 8007074:	bd38      	pop	{r3, r4, r5, pc}
 8007076:	bf00      	nop
 8007078:	20004c68 	.word	0x20004c68

0800707c <_isatty_r>:
 800707c:	b538      	push	{r3, r4, r5, lr}
 800707e:	4d06      	ldr	r5, [pc, #24]	@ (8007098 <_isatty_r+0x1c>)
 8007080:	2300      	movs	r3, #0
 8007082:	4604      	mov	r4, r0
 8007084:	4608      	mov	r0, r1
 8007086:	602b      	str	r3, [r5, #0]
 8007088:	f7f9 fe19 	bl	8000cbe <_isatty>
 800708c:	1c43      	adds	r3, r0, #1
 800708e:	d102      	bne.n	8007096 <_isatty_r+0x1a>
 8007090:	682b      	ldr	r3, [r5, #0]
 8007092:	b103      	cbz	r3, 8007096 <_isatty_r+0x1a>
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	bd38      	pop	{r3, r4, r5, pc}
 8007098:	20004c68 	.word	0x20004c68

0800709c <_init>:
 800709c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800709e:	bf00      	nop
 80070a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070a2:	bc08      	pop	{r3}
 80070a4:	469e      	mov	lr, r3
 80070a6:	4770      	bx	lr

080070a8 <_fini>:
 80070a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070aa:	bf00      	nop
 80070ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ae:	bc08      	pop	{r3}
 80070b0:	469e      	mov	lr, r3
 80070b2:	4770      	bx	lr
