// Seed: 2563303800
module module_0 ();
  always #1 begin
    id_1 += 1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    id_2[1] <= id_4;
    id_3 <= 1;
  end
  module_0();
endmodule
module module_2 (
    input  tri  id_0,
    input  tri1 id_1,
    input  wand id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6;
  module_0();
endmodule
