/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  reg [13:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_6z[1] ? celloutsig_0_5z : celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_16z ? celloutsig_0_10z[4] : in_data[62];
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z | in_data[100]);
  assign celloutsig_0_0z = ~in_data[74];
  assign celloutsig_0_5z = ~in_data[92];
  assign celloutsig_0_33z = in_data[74] ^ celloutsig_0_16z;
  assign celloutsig_0_7z = celloutsig_0_6z[2] ^ celloutsig_0_6z[3];
  assign celloutsig_0_11z = celloutsig_0_4z ^ celloutsig_0_6z[1];
  assign celloutsig_1_11z = { celloutsig_1_6z[12:10], celloutsig_1_10z } + { celloutsig_1_7z[4], celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } + { in_data[95:89], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_28z[2], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_0z } & { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_3z[4:0], celloutsig_1_11z } & { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_36z = { celloutsig_0_8z[0], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_33z } / { 1'h1, celloutsig_0_17z[4:2] };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_4z = in_data[73:51] > { celloutsig_0_2z[5:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_10z = in_data[142:137] > celloutsig_1_7z[10:5];
  assign celloutsig_0_19z = { celloutsig_0_2z[8:4], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_3z } > { celloutsig_0_8z, celloutsig_0_5z, in_data[74], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_10z[6:3], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z } && { in_data[36:34], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[4:2], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[107] ? { in_data[141:124], celloutsig_1_2z } : { in_data[171:157], celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[19] ? celloutsig_0_6z[2:0] : { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_17z = in_data[74] ? { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_16z } : { in_data[39:29], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_0z = ~^ in_data[132:111];
  assign celloutsig_0_1z = ~^ in_data[72:68];
  assign celloutsig_0_15z = ~^ { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_16z = ~^ { in_data[85:81], celloutsig_0_15z, in_data[74], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_6z[3:2], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_8z[2:1], in_data[74], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_14z[4:1], celloutsig_1_8z } >> celloutsig_1_14z[6:2];
  assign celloutsig_0_25z = { celloutsig_0_17z[5:1], celloutsig_0_20z } >> in_data[8:3];
  assign celloutsig_1_7z = { celloutsig_1_4z[5:1], celloutsig_1_2z, celloutsig_1_2z } ~^ in_data[184:174];
  assign celloutsig_1_1z = ~((in_data[176] & celloutsig_1_0z) | in_data[137]);
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_2z[2], celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_10z = in_data[70:63];
  always_latch
    if (!clkin_data[64]) celloutsig_0_28z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_28z = { in_data[21:11], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_1z));
  assign { out_data[128], out_data[100:96], out_data[35:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
