test compile precise-output
set unwind_info=false
target aarch64

function %f5(i64, i32) -> i32 {
block0(v0: i64, v1: i32):
  v2 = sextend.i64 v1
  v3 = iadd.i64 v0, v2
  v4 = load.i32 v3
  return v4
}

; VCode:
; block0:
;   ldr w0, [x0, w1, SXTW]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   ldr w0, [x0, w1, sxtw]
;   ret

function %f6(i64, i32) -> i32 {
block0(v0: i64, v1: i32):
  v2 = sextend.i64 v1
  v3 = iadd.i64 v2, v0
  v4 = load.i32 v3
  return v4
}

; VCode:
; block0:
;   ldr w0, [x0, w1, SXTW]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   ldr w0, [x0, w1, sxtw]
;   ret

function %f7(i32, i32) -> i32 {
block0(v0: i32, v1: i32):
  v2 = uextend.i64 v0
  v3 = uextend.i64 v1
  v4 = iadd.i64 v2, v3
  v5 = load.i32 v4
  return v5
}

; VCode:
; block0:
;   mov w4, w1
;   ldr w0, [x4, w0, UXTW]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov w4, w1
;   ldr w0, [x4, w0, uxtw]
;   ret

function %f8(i64, i32) -> i32 {
block0(v0: i64, v1: i32):
  v2 = sextend.i64 v1
  v3 = iconst.i64 32
  v4 = iadd.i64 v2, v3
  v5 = iadd.i64 v4, v0
  v6 = iadd.i64 v5, v5
  v7 = load.i32 v6+4
  return v7
}

; VCode:
; block0:
;   sxtw x7, w1
;   add x7, x7, #32
;   add x7, x7, x0
;   add x6, x7, #4
;   ldr w0, [x6, x7]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   sxtw x7, w1
;   add x7, x7, #0x20
;   add x7, x7, x0
;   add x6, x7, #4
;   ldr w0, [x6, x7]
;   ret

function %f9(i64, i64, i64) -> i32 {
block0(v0: i64, v1: i64, v2: i64):
  v3 = iconst.i64 48
  v4 = iadd.i64 v0, v1
  v5 = iadd.i64 v4, v2
  v6 = iadd.i64 v5, v3
  v7 = load.i32 v6
  return v7
}

; VCode:
; block0:
;   add x6, x0, x1
;   add x5, x6, #48
;   ldr w0, [x5, x2]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   add x6, x0, x1
;   add x5, x6, #0x30
;   ldr w0, [x5, x2]
;   ret

function %f10(i64, i64, i64) -> i32 {
block0(v0: i64, v1: i64, v2: i64):
  v3 = iconst.i64 4100
  v4 = iadd.i64 v0, v1
  v5 = iadd.i64 v4, v2
  v6 = iadd.i64 v5, v3
  v7 = load.i32 v6
  return v7
}

; VCode:
; block0:
;   add x7, x0, x1
;   movz x5, #4100
;   add x7, x7, x5
;   ldr w0, [x7, x2]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   add x7, x0, x1
;   mov x5, #0x1004
;   add x7, x7, x5
;   ldr w0, [x7, x2]
;   ret

function %f10() -> i32 {
block0:
  v1 = iconst.i64 1234
  v2 = load.i32 v1
  return v2
}

; VCode:
; block0:
;   movz x1, #1234
;   ldr w0, [x1]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov x1, #0x4d2
;   ldr w0, [x1]
;   ret

function %f11(i64) -> i32 {
block0(v0: i64):
  v1 = iconst.i64 8388608 ;; Imm12: 0x800 << 12
  v2 = iadd.i64 v0, v1
  v3 = load.i32 v2
  return v3
}

; VCode:
; block0:
;   movz x2, #128, LSL #16
;   ldr w0, [x0, x2]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov x2, #0x800000
;   ldr w0, [x0, x2]
;   ret

function %add_imm12_max_shifted(i64) -> i32 {
block0(v0: i64):
  v1 = iconst.i64 0xFFF000
  v2 = iadd.i64 v0, v1
  v3 = load.i32 v2
  return v3
}

; VCode:
; block0:
;   orr x2, xzr, #16773120
;   ldr w0, [x0, x2]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   orr x2, xzr, #0xfff000
;   ldr w0, [x0, x2]
;   ret

function %f12(i64) -> i32 {
block0(v0: i64):
  v1 = iconst.i64 -4
  v2 = iadd.i64 v0, v1
  v3 = load.i32 v2
  return v3
}

; VCode:
; block0:
;   ldur w0, [x0, #-4]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   ldur w0, [x0, #-4]
;   ret

function %f13(i64) -> i32 {
block0(v0: i64):
  v1 = iconst.i64 1000000000
  v2 = iadd.i64 v0, v1
  v3 = load.i32 v2
  return v3
}

; VCode:
; block0:
;   movz w3, #51712
;   movk w3, w3, #15258, LSL #16
;   ldr w0, [x0, x3]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov w3, #0xca00
;   movk w3, #0x3b9a, lsl #16
;   ldr w0, [x0, x3]
;   ret

function %f14(i32) -> i32 {
block0(v0: i32):
  v1 = sextend.i64 v0
  v2 = load.i32 v1
  return v2
}

; VCode:
; block0:
;   sxtw x3, w0
;   ldr w0, [x3]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   sxtw x3, w0
;   ldr w0, [x3]
;   ret

function %f15(i32, i32) -> i32 {
block0(v0: i32, v1: i32):
  v2 = sextend.i64 v0
  v3 = sextend.i64 v1
  v4 = iadd.i64 v2, v3
  v5 = load.i32 v4
  return v5
}

; VCode:
; block0:
;   sxtw x4, w1
;   ldr w0, [x4, w0, SXTW]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   sxtw x4, w1
;   ldr w0, [x4, w0, sxtw]
;   ret

function %f18(i64, i64, i64) -> i32 {
block0(v0: i64, v1: i64, v2: i64):
  v3 = iconst.i32 -4098
  v6 = uextend.i64 v3
  v5 = sload16.i32 v6+0
  return v5
}

; VCode:
; block0:
;   movn w6, #4097
;   mov w6, w6
;   ldrsh x0, [x6]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov w6, #-0x1002
;   mov w6, w6
;   ldrsh x0, [x6]
;   ret

function %f19(i64, i64, i64) -> i32 {
block0(v0: i64, v1: i64, v2: i64):
  v3 = iconst.i32 4098
  v6 = uextend.i64 v3
  v5 = sload16.i32 v6+0
  return v5
}

; VCode:
; block0:
;   movz w6, #4098
;   mov w6, w6
;   ldrsh x0, [x6]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov w6, #0x1002
;   mov w6, w6
;   ldrsh x0, [x6]
;   ret

function %f20(i64, i64, i64) -> i32 {
block0(v0: i64, v1: i64, v2: i64):
  v3 = iconst.i32 -4098
  v6 = sextend.i64 v3
  v5 = sload16.i32 v6+0
  return v5
}

; VCode:
; block0:
;   movn w6, #4097
;   sxtw x6, w6
;   ldrsh x0, [x6]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov w6, #-0x1002
;   sxtw x6, w6
;   ldrsh x0, [x6]
;   ret

function %f21(i64, i64, i64) -> i32 {
block0(v0: i64, v1: i64, v2: i64):
  v3 = iconst.i32 4098
  v6 = sextend.i64 v3
  v5 = sload16.i32 v6+0
  return v5
}

; VCode:
; block0:
;   movz w6, #4098
;   sxtw x6, w6
;   ldrsh x0, [x6]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov w6, #0x1002
;   sxtw x6, w6
;   ldrsh x0, [x6]
;   ret

function %i128(i64) -> i128 {
block0(v0: i64):
  v1 = load.i128 v0
  store.i128 v1, v0
  return v1
}

; VCode:
; block0:
;   mov x5, x0
;   ldp x0, x1, [x5]
;   stp x0, x1, [x5]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov x5, x0
;   ldp x0, x1, [x5]
;   stp x0, x1, [x5]
;   ret

function %i128_imm_offset(i64) -> i128 {
block0(v0: i64):
  v1 = load.i128 v0+16
  store.i128 v1, v0+16
  return v1
}

; VCode:
; block0:
;   mov x5, x0
;   ldp x0, x1, [x5, #16]
;   stp x0, x1, [x5, #16]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov x5, x0
;   ldp x0, x1, [x5, #0x10]
;   stp x0, x1, [x5, #0x10]
;   ret

function %i128_imm_offset_large(i64) -> i128 {
block0(v0: i64):
  v1 = load.i128 v0+504
  store.i128 v1, v0+504
  return v1
}

; VCode:
; block0:
;   mov x5, x0
;   ldp x0, x1, [x5, #504]
;   stp x0, x1, [x5, #504]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov x5, x0
;   ldp x0, x1, [x5, #0x1f8]
;   stp x0, x1, [x5, #0x1f8]
;   ret

function %i128_imm_offset_negative_large(i64) -> i128 {
block0(v0: i64):
  v1 = load.i128 v0-512
  store.i128 v1, v0-512
  return v1
}

; VCode:
; block0:
;   mov x5, x0
;   ldp x0, x1, [x5, #-512]
;   stp x0, x1, [x5, #-512]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mov x5, x0
;   ldp x0, x1, [x5, #-0x200]
;   stp x0, x1, [x5, #-0x200]
;   ret

function %i128_add_offset(i64) -> i128 {
block0(v0: i64):
  v1 = iadd_imm v0, 32
  v2 = load.i128 v1
  store.i128 v2, v1
  return v2
}

; VCode:
; block0:
;   add x4, x0, #32
;   ldp x0, x1, [x4]
;   stp x0, x1, [x4]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   add x4, x0, #0x20
;   ldp x0, x1, [x4]
;   stp x0, x1, [x4]
;   ret

function %i128_32bit_sextend_simple(i32) -> i128 {
block0(v0: i32):
  v1 = sextend.i64 v0
  v2 = load.i128 v1
  store.i128 v2, v1
  return v2
}

; VCode:
; block0:
;   sxtw x4, w0
;   ldp x0, x1, [x4]
;   stp x0, x1, [x4]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   sxtw x4, w0
;   ldp x0, x1, [x4]
;   stp x0, x1, [x4]
;   ret

function %i128_32bit_sextend(i64, i32) -> i128 {
block0(v0: i64, v1: i32):
  v2 = sextend.i64 v1
  v3 = iadd.i64 v0, v2
  v4 = iadd_imm.i64 v3, 24
  v5 = load.i128 v4
  store.i128 v5, v4
  return v5
}

; VCode:
; block0:
;   add x6, x0, x1, SXTW
;   add x6, x6, #24
;   ldp x0, x1, [x6]
;   stp x0, x1, [x6]
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   add x6, x0, w1, sxtw
;   add x6, x6, #0x18
;   ldp x0, x1, [x6]
;   stp x0, x1, [x6]
;   ret

