

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 962 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================================== Non-Gated/Non-Generated Clocks ====================================================
Clock Tree ID     Driving Element                        Drive Element Type               Fanout     Sample Instance                   
---------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SmartBert_Core_0_0.PF_XCVR_0.LANE0     clock definition on XCVR_PMA     822        SmartBert_Core_0_0.PF_XCVR_0.LANE0
@K:CKID0002       SmartBert_Core_0_0.PF_XCVR_0.LANE0     clock definition on XCVR_PMA     140        SmartBert_Core_0_0.PF_XCVR_0.LANE0
=======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

