<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_29_1'" level="0">
<item name = "Date">Fri Nov 11 15:26:44 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">CORDIC</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.870 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_29_1">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 281, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 12, 3, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 90, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="angles_V_U">cordiccart2pol_Pipeline_VITIS_LOOP_29_1_angles_V_ROM_AUTO_1R, 0, 12, 3, 0, 16, 12, 1, 192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln712_fu_227_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln885_fu_130_p2">+, 0, 0, 13, 5, 1</column>
<column name="x_V_1_fu_175_p2">+, 0, 0, 23, 16, 16</column>
<column name="y_V_3_fu_193_p2">+, 0, 0, 23, 16, 16</column>
<column name="sub_ln712_fu_233_p2">-, 0, 0, 23, 16, 16</column>
<column name="x_V_2_fu_187_p2">-, 0, 0, 23, 16, 16</column>
<column name="y_V_2_fu_181_p2">-, 0, 0, 23, 16, 16</column>
<column name="r_V_1_fu_161_p2">ashr, 0, 0, 35, 16, 16</column>
<column name="r_V_fu_155_p2">ashr, 0, 0, 35, 16, 16</column>
<column name="icmp_ln1072_fu_124_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="select_ln1549_fu_239_p3">select, 0, 0, 16, 1, 16</column>
<column name="x_V_3_fu_199_p3">select, 0, 0, 16, 1, 16</column>
<column name="y_V_4_fu_207_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_V_load_1">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_y_V_load">9, 2, 16, 32</column>
<column name="empty_fu_58">9, 2, 16, 32</column>
<column name="j_V_fu_54">9, 2, 5, 10</column>
<column name="x_V_fu_46">9, 2, 16, 32</column>
<column name="y_V_fu_50">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="empty_fu_58">16, 0, 16, 0</column>
<column name="j_V_fu_54">5, 0, 5, 0</column>
<column name="tmp_reg_300">1, 0, 1, 0</column>
<column name="x_V_3_reg_310">16, 0, 16, 0</column>
<column name="x_V_fu_46">16, 0, 16, 0</column>
<column name="y_V_4_reg_315">16, 0, 16, 0</column>
<column name="y_V_fu_50">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="y_V_1">in, 16, ap_none, y_V_1, scalar</column>
<column name="temp_V">in, 16, ap_none, temp_V, scalar</column>
<column name="p_out">out, 16, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="x_V_2_out">out, 16, ap_vld, x_V_2_out, pointer</column>
<column name="x_V_2_out_ap_vld">out, 1, ap_vld, x_V_2_out, pointer</column>
</table>
</item>
</section>
</profile>
