
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000891                       # Number of seconds simulated
sim_ticks                                   891466000                       # Number of ticks simulated
final_tick                                  891466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151618                       # Simulator instruction rate (inst/s)
host_op_rate                                   294343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57528782                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448780                       # Number of bytes of host memory used
host_seconds                                    15.50                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          90240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         663808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             754048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       194176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          194176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3034                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3034                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         101226519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         744625146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845851665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    101226519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101226519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217816496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217816496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217816496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        101226519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        744625146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1063668160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000135535750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24728                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3933                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3933                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 683328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  192768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  754112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               251712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   893                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               40                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     891464000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3933                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    403.480831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.137919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.973158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          626     28.91%     28.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          483     22.31%     51.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          202      9.33%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      5.82%     66.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           86      3.97%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      4.30%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      3.46%     78.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.22%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          426     19.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.587912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.125657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.965406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             90     49.45%     49.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            52     28.57%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      7.69%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            8      4.40%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.20%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      2.20%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      1.10%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      2.75%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.549451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.523630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.949134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              134     73.63%     73.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.10%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     22.53%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.20%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           182                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        88000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       595328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98713804.003742143512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 667807858.067497730255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 216237074.661288261414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3933                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56678250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    335192250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21528370500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40168.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32317.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5473778.41                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    191676750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               391870500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   53385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17952.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36702.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       766.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2518                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56723.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11259780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5958150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                48958980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12595860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         68839680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            105980670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1590720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       281363400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9721440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3568740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              549837420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            616.778901                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            654777750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       853000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      29120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     12568500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     25320250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     206535750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    617068500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4305420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2258025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                27267660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3126780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             82248720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3097920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       236590470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        36984960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         25507920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              484169085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            543.115593                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            702833750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4165000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     87678500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     96318500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     157947250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    518836750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  229458                       # Number of BP lookups
system.cpu.branchPred.condPredicted            229458                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8334                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               181158                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32334                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          181158                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100070                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            81088                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3942                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      891919                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      166630                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1181                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      271305                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           346                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       891466000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1782933                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             315245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2626695                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      229458                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             132404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1372247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1337                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          292                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271070                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2628                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1697967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.990894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.594048                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   933661     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7116      0.42%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53563      3.15%     58.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54170      3.19%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22388      1.32%     63.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75568      4.45%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17663      1.04%     68.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    42386      2.50%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   491452     28.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1697967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.128697                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.473244                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   281922                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                679496                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    696996                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 30934                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8619                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4989127                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8619                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   297664                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  301449                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8176                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    708893                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                373166                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4952601                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4318                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27646                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 246015                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  90493                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5651254                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10935582                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4742789                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3757278                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   474261                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    163981                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               883009                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              171648                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             59023                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18899                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4888515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 233                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4792283                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2754                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          327610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       458709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            169                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1697967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.822365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.864893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              674866     39.75%     39.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               84945      5.00%     44.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              133811      7.88%     52.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              113248      6.67%     59.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              158329      9.32%     68.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              143498      8.45%     77.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              131659      7.75%     84.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101676      5.99%     90.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              155935      9.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1697967                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16927     10.20%     10.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1433      0.86%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    179      0.11%     11.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     27      0.02%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1713      1.03%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    6      0.00%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             71664     43.17%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            59394     35.78%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1789      1.08%     92.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   926      0.56%     92.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             11859      7.14%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               69      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8534      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2131289     44.47%     44.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12586      0.26%     44.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1633      0.03%     44.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566234     11.82%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  760      0.02%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26791      0.56%     57.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1897      0.04%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390135      8.14%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                764      0.02%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.83%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9974      0.21%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.56%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               306813      6.40%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              126227      2.63%     87.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          573701     11.97%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41237      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4792283                       # Type of FU issued
system.cpu.iq.rate                           2.687865                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      165986                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034636                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5835334                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2468759                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2029703                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5615939                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2747700                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2723120                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2066866                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2882869                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           139481                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        46329                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11230                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2562                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8619                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  185116                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 38152                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4888748                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1617                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                883009                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               171648                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                150                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2347                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 34092                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            104                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2959                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7665                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10624                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4774610                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                876237                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17673                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1042861                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   184450                       # Number of branches executed
system.cpu.iew.exec_stores                     166624                       # Number of stores executed
system.cpu.iew.exec_rate                     2.677953                       # Inst execution rate
system.cpu.iew.wb_sent                        4757340                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4752823                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3141084                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4981454                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.665733                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630556                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          327705                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8532                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1647870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.767899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.261667                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       759474     46.09%     46.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       132119      8.02%     54.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105085      6.38%     60.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62811      3.81%     64.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94686      5.75%     70.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        48821      2.96%     73.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50885      3.09%     76.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49656      3.01%     79.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       344333     20.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1647870                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                344333                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6192379                       # The number of ROB reads
system.cpu.rob.rob_writes                     9828202                       # The number of ROB writes
system.cpu.timesIdled                             879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.758865                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.758865                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.317757                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.317757                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4432633                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1732762                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3739767                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681309                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    779126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   984365                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1419975                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.328414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              797594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10244                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.859625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.328414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1817682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1817682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       708775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          708775                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       158625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         158625                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       867400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           867400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       867400                       # number of overall hits
system.cpu.dcache.overall_hits::total          867400                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34459                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1796                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        36255                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36255                       # number of overall misses
system.cpu.dcache.overall_misses::total         36255                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2017015000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2017015000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    100410490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    100410490                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2117425490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2117425490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2117425490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2117425490                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       743234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       743234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       903655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       903655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       903655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       903655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046364                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011196                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040120                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58533.764764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58533.764764                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55907.845212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55907.845212                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58403.681975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58403.681975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58403.681975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58403.681975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        46194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.678426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3034                       # number of writebacks
system.cpu.dcache.writebacks::total              3034                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25496                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          387                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        25883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25883                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25883                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8963                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1409                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10372                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    566815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    566815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87997490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87997490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    654812990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    654812990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    654812990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    654812990                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011478                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63239.484548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63239.484548                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62453.860894                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62453.860894                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63132.760316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63132.760316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63132.760316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63132.760316                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10244                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.004196                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              108223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               899                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.381535                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.004196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            543551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           543551                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       269211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          269211                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       269211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           269211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       269211                       # number of overall hits
system.cpu.icache.overall_hits::total          269211                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1859                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1859                       # number of overall misses
system.cpu.icache.overall_misses::total          1859                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125525499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125525499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    125525499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125525499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125525499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125525499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       271070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271070                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006858                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006858                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006858                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67523.130178                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67523.130178                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67523.130178                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67523.130178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67523.130178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67523.130178                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          368                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          899                       # number of writebacks
system.cpu.icache.writebacks::total               899                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          447                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          447                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          447                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102001999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102001999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102001999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102001999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102001999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102001999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005209                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005209                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005209                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005209                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72239.376062                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72239.376062                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72239.376062                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72239.376062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72239.376062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72239.376062                       # average overall mshr miss latency
system.cpu.icache.replacements                    899                       # number of replacements
system.membus.snoop_filter.tot_requests         22927                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    891466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3034                       # Transaction distribution
system.membus.trans_dist::WritebackClean          899                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7210                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1411                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1411                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8961                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        30988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        30988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       147776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       147776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       857984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       857984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11784                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001103                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033197                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11771     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11784                       # Request fanout histogram
system.membus.reqLayer2.occupancy            40952000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7505743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           54385996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
