
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016060                       # Number of seconds simulated
sim_ticks                                 16060487500                       # Number of ticks simulated
final_tick                                16060487500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103210                       # Simulator instruction rate (inst/s)
host_op_rate                                   135703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               63907321                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668384                       # Number of bytes of host memory used
host_seconds                                   251.31                       # Real time elapsed on the host
sim_insts                                    25937726                       # Number of instructions simulated
sim_ops                                      34103287                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           31040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          31040                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              485                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              284                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  769                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1932694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1131722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3064415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1932694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1932694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1932694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1131722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3064415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1536                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          769                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   49216                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    49216                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                43                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    16060390500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    769                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      491                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      219                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       47                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          153                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     310.379085                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    194.432580                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    307.614741                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            48     31.37%     31.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           40     26.14%     57.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19     12.42%     69.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      7.19%     77.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      5.23%     82.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.61%     84.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      3.92%     88.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      3.27%     92.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12      7.84%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           153                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        31040                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        18176                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1932693.512572392123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1131721.562001153361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          284                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17270500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      9787500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35609.28                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34463.03                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12639250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 27058000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3845000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16435.96                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35185.96                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.02                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.02                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       605                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.67                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    20884773.08                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.67                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    564060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3034500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6989910                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                389760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         37992210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5963520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3827975880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3891791835                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.320903                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           16044118250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        642500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3640000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15945297500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     15528750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12046750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     83332000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    303600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2456160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4684830                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                215040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14653560                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3102240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3842817840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3872528010                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             241.121449                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           16049496500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        406500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   16009439500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8079250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8857750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     32144500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2471031                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2471031                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            147869                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2153691                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3173                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2153691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2153071                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              620                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          254                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12629276                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2071735                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4224300                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           148                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         32120976                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             149525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       34440025                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2471031                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2156244                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31798419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  296126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1036                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           38                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   4224192                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   339                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           32097177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.396452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.892241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8936122     27.84%     27.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1499950      4.67%     32.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21661105     67.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             32097177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.076929                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.072197                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2996163                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7938320                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17654583                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3360048                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 148063                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               41036733                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                453224                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 148063                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5019855                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4623702                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  18531923                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3772289                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               40543879                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                166513                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2449347                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  88518                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  14210                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            53328552                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             105394503                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         71449426                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3901                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              44929402                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8399150                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5213512                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13662783                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2492646                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6011958                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1246616                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   40054738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  98                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  36985322                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            102936                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5951548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      9849149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      32097177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.152292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.765670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7336646     22.86%     22.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12535740     39.06%     61.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12224791     38.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32097177                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     49      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4338242     97.15%     97.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                126849      2.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               489      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              22209997     60.05%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  127      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12671771     34.26%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2101460      5.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              64      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            425      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               36985322                       # Type of FU issued
system.cpu.iq.rate                           1.151438                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4465639                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.120741                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          110631891                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          46004368                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     36441979                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4505                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2125                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1955                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               41447946                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2526                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4120573                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2074532                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8581                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       495423                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 148063                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  883553                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 43038                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            40054836                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13662783                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2492646                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12514                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2409                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            109                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          74810                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        73285                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               148095                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              36626566                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              12629275                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            358756                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     14701010                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2045649                       # Number of branches executed
system.cpu.iew.exec_stores                    2071735                       # Number of stores executed
system.cpu.iew.exec_rate                     1.140269                       # Inst execution rate
system.cpu.iew.wb_sent                       36501033                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      36443934                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  31850706                       # num instructions producing a value
system.cpu.iew.wb_consumers                  39650766                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.134584                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.803281                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5708379                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            147954                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     31675700                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.076639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.914589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12127176     38.29%     38.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4993761     15.77%     54.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14554763     45.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     31675700                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             25937726                       # Number of instructions committed
system.cpu.commit.committedOps               34103287                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       13585474                       # Number of memory references committed
system.cpu.commit.loads                      11588251                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1978276                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  34101764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3139                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         20516615     60.16%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11588199     33.98%     94.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1996812      5.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          34103287                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14554763                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     56932603                       # The number of ROB reads
system.cpu.rob.rob_writes                    80044810                       # The number of ROB writes
system.cpu.timesIdled                             268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    25937726                       # Number of Instructions Simulated
system.cpu.committedOps                      34103287                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.238388                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.238388                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.807501                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.807501                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 63603652                       # number of integer regfile reads
system.cpu.int_regfile_writes                32381789                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3786                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1483                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11832918                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 15566540                       # number of cc regfile writes
system.cpu.misc_regfile_reads                18939245                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           266.580297                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10505726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          36991.992958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   266.580297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.520665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.520665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          84046988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         84046988                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      8508394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8508394                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1997048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1997048                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10505442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10505442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10505442                       # number of overall hits
system.cpu.dcache.overall_hits::total        10505442                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           221                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          396                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          396                       # number of overall misses
system.cpu.dcache.overall_misses::total           396                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16593500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16593500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14931500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14931500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     31525000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31525000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31525000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31525000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8508615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8508615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1997223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1997223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     10505838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10505838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10505838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10505838                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75083.710407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75083.710407                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85322.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85322.857143                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79608.585859                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79608.585859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79608.585859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79608.585859                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          284                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14691500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14691500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23906000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23906000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83768.181818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83768.181818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84433.908046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84433.908046                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84176.056338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84176.056338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84176.056338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84176.056338                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.530263                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4224045                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8709.371134                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.530263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.403838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.403838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.467773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16897253                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16897253                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      4223560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4223560                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      4223560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4223560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4223560                       # number of overall hits
system.cpu.icache.overall_hits::total         4223560                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           632                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          632                       # number of overall misses
system.cpu.icache.overall_misses::total           632                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51259000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     51259000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51259000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51259000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51259000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4224192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4224192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      4224192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4224192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4224192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4224192                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000150                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81106.012658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81106.012658                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81106.012658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81106.012658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81106.012658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81106.012658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41386500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41386500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85157.407407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85157.407407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85157.407407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85157.407407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85157.407407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85157.407407                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.l2bus.snoop_filter.tot_requests            776                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 595                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                174                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               174                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            596                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          977                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          568                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        18176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    49216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                770                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      770    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  770                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               388000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1212500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              710000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              684.104381                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    769                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  769                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   417.524031                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   266.580350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.050967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.032542                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.083509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          769                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          685                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.093872                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6929                       # Number of tag accesses
system.l2cache.tags.data_accesses                6929                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadExReq_misses::.cpu.data          174                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            174                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          486                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          596                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           486                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           284                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               770                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          486                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          284                       # number of overall misses
system.l2cache.overall_misses::total              770                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     14430500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     14430500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     40658000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9049000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     49707000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     40658000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     23479500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     64137500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     40658000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     23479500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     64137500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          486                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          596                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          486                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          284                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             770                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          486                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          284                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            770                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82933.908046                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82933.908046                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83658.436214                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 82263.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83401.006711                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83658.436214                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82674.295775                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83295.454545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83658.436214                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82674.295775                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83295.454545                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          174                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          486                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          596                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          284                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          284                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     14082500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     14082500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     39688000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8829000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     48517000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     39688000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     22911500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     62599500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     39688000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     22911500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     62599500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80933.908046                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80933.908046                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81662.551440                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80263.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81404.362416                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81662.551440                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80674.295775                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81298.051948                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81662.551440                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80674.295775                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81298.051948                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            769                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 595                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                174                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               174                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            595                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1538                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                769                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      769    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  769                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               384500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1922500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              684.104525                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    769                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  769                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   417.524122                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   266.580403                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.006371                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.004068                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.010439                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          769                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          685                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.011734                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13073                       # Number of tag accesses
system.l3cache.tags.data_accesses               13073                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          174                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            174                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          485                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           485                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           284                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               769                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          485                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          284                       # number of overall misses
system.l3cache.overall_misses::total              769                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12516500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12516500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     35323000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      7839000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     43162000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     35323000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     20355500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     55678500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     35323000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     20355500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     55678500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          485                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          595                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          485                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          284                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             769                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          485                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          284                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            769                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71933.908046                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71933.908046                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72830.927835                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 71263.636364                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72541.176471                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72830.927835                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71674.295775                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72403.771131                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72830.927835                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71674.295775                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72403.771131                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          174                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          485                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          485                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          284                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          769                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          284                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          769                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     12168500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     12168500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34353000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7619000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     41972000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     34353000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     19787500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     54140500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     34353000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     19787500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     54140500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69933.908046                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69933.908046                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70830.927835                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69263.636364                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70541.176471                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70830.927835                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69674.295775                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70403.771131                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70830.927835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69674.295775                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70403.771131                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  16060487500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 769                       # Request fanout histogram
system.membus.reqLayer0.occupancy              384500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2090000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
