vendor_name = ModelSim
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Mod_Teste.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/LCD_TEST2.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/LCD_Controller.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/output_files/Somador_Subtrator_1.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/output_files/Ascende_Led_1.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/output_files/Somador_Subtrator_1_Linha.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/output_files/Somador_Subtrato_Deslocador.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Control_Unit.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/PC.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Adder_1.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/ROM.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Display.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/MUX2_1.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/ULA.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Decocer.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Register_File.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Old_Register_File.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/RomInstMem_init.mif
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/RomInstMem_init.qip
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/RomInstMem_init.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/RAM.qip
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/RAM.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/In_parallel.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/Out_parallel.v
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/db/Mod_Teste.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/db/altsyncram_gra1.tdf
source_file = 1, C:/Users/alunos/Desktop/PedroHenriqueFernandes_120210121/db/altsyncram_mq81.tdf
design_name = Mod_Teste
instance = comp, \w_PCBranch[0]~0 , w_PCBranch[0]~0, Mod_Teste, 1
instance = comp, \w_PCBranch[2]~4 , w_PCBranch[2]~4, Mod_Teste, 1
instance = comp, \w_PCBranch[5]~10 , w_PCBranch[5]~10, Mod_Teste, 1
instance = comp, \w_PCBranch[6]~12 , w_PCBranch[6]~12, Mod_Teste, 1
instance = comp, \w_PCBranch[7]~14 , w_PCBranch[7]~14, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~0 , MyLCD|u0|Add0~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~2 , MyLCD|u0|Add0~2, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~4 , MyLCD|u0|Add0~4, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~6 , MyLCD|u0|Add0~6, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[17] , MyLCD|mDLY[17], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[1] , MyLCD|mDLY[1], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[12] , MyLCD|mDLY[12], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[14] , MyLCD|mDLY[14], Mod_Teste, 1
instance = comp, \MyLCD|Add20~0 , MyLCD|Add20~0, Mod_Teste, 1
instance = comp, \MyLCD|Add21~0 , MyLCD|Add21~0, Mod_Teste, 1
instance = comp, \MyLCD|Add13~0 , MyLCD|Add13~0, Mod_Teste, 1
instance = comp, \MyLCD|Add16~0 , MyLCD|Add16~0, Mod_Teste, 1
instance = comp, \MyLCD|Add6~0 , MyLCD|Add6~0, Mod_Teste, 1
instance = comp, \MyLCD|Add3~0 , MyLCD|Add3~0, Mod_Teste, 1
instance = comp, \MyLCD|Add21~2 , MyLCD|Add21~2, Mod_Teste, 1
instance = comp, \MyLCD|Add20~2 , MyLCD|Add20~2, Mod_Teste, 1
instance = comp, \MyLCD|Add13~2 , MyLCD|Add13~2, Mod_Teste, 1
instance = comp, \MyLCD|Add18~2 , MyLCD|Add18~2, Mod_Teste, 1
instance = comp, \MyLCD|Add4~2 , MyLCD|Add4~2, Mod_Teste, 1
instance = comp, \MyLCD|Add21~4 , MyLCD|Add21~4, Mod_Teste, 1
instance = comp, \MyLCD|Add17~4 , MyLCD|Add17~4, Mod_Teste, 1
instance = comp, \MyLCD|Add19~4 , MyLCD|Add19~4, Mod_Teste, 1
instance = comp, \MyLCD|Add22~4 , MyLCD|Add22~4, Mod_Teste, 1
instance = comp, \MyLCD|Add21~6 , MyLCD|Add21~6, Mod_Teste, 1
instance = comp, \MyLCD|Add16~6 , MyLCD|Add16~6, Mod_Teste, 1
instance = comp, \MyLCD|Add6~6 , MyLCD|Add6~6, Mod_Teste, 1
instance = comp, \MyLCD|Add7~6 , MyLCD|Add7~6, Mod_Teste, 1
instance = comp, \MyLCD|Add2~6 , MyLCD|Add2~6, Mod_Teste, 1
instance = comp, \MyLCD|Add9~6 , MyLCD|Add9~6, Mod_Teste, 1
instance = comp, \ALU|Add0~0 , ALU|Add0~0, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[1]~20 , MyLCD|mDLY[1]~20, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[12]~42 , MyLCD|mDLY[12]~42, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[14]~46 , MyLCD|mDLY[14]~46, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[16]~50 , MyLCD|mDLY[16]~50, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[17]~52 , MyLCD|mDLY[17]~52, Mod_Teste, 1
instance = comp, \Data_Mem|altsyncram_component|auto_generated|ram_block1a0 , Data_Mem|altsyncram_component|auto_generated|ram_block1a0, Mod_Teste, 1
instance = comp, \Controle|ULAControl[1]~5 , Controle|ULAControl[1]~5, Mod_Teste, 1
instance = comp, \Controle|RegWrite~0 , Controle|RegWrite~0, Mod_Teste, 1
instance = comp, \Controle|RegWrite~1 , Controle|RegWrite~1, Mod_Teste, 1
instance = comp, \MyLCD|Selector0~0 , MyLCD|Selector0~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~1 , MyLCD|LessThan0~1, Mod_Teste, 1
instance = comp, \Saida|Data_Out[4] , Saida|Data_Out[4], Mod_Teste, 1
instance = comp, \MyLCD|LessThan13~0 , MyLCD|LessThan13~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~9 , MyLCD|mLCD_DATA[0]~9, Mod_Teste, 1
instance = comp, \MyLCD|LessThan18~0 , MyLCD|LessThan18~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan4~0 , MyLCD|LessThan4~0, Mod_Teste, 1
instance = comp, \File|s7[4] , File|s7[4], Mod_Teste, 1
instance = comp, \Saida|Data_Out[0] , Saida|Data_Out[0], Mod_Teste, 1
instance = comp, \MyLCD|Mux3~6 , MyLCD|Mux3~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~7 , MyLCD|Mux2~7, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~26 , MyLCD|Mux2~26, Mod_Teste, 1
instance = comp, \RD1|Mux3~0 , RD1|Mux3~0, Mod_Teste, 1
instance = comp, \RD1|Mux3~1 , RD1|Mux3~1, Mod_Teste, 1
instance = comp, \RD1|Mux3~2 , RD1|Mux3~2, Mod_Teste, 1
instance = comp, \RD1|Mux3~3 , RD1|Mux3~3, Mod_Teste, 1
instance = comp, \RD1|Mux3~4 , RD1|Mux3~4, Mod_Teste, 1
instance = comp, \ALU|WideNor1~0 , ALU|WideNor1~0, Mod_Teste, 1
instance = comp, \ALU|WideNor0~1 , ALU|WideNor0~1, Mod_Teste, 1
instance = comp, \ALU|WideNor3~2 , ALU|WideNor3~2, Mod_Teste, 1
instance = comp, \ALU|Mux5~0 , ALU|Mux5~0, Mod_Teste, 1
instance = comp, \ALU|Mux6~0 , ALU|Mux6~0, Mod_Teste, 1
instance = comp, \ALU|Mux7~0 , ALU|Mux7~0, Mod_Teste, 1
instance = comp, \ALU|Mux8~0 , ALU|Mux8~0, Mod_Teste, 1
instance = comp, \ALU|Mux9~0 , ALU|Mux9~0, Mod_Teste, 1
instance = comp, \Controle|WideOr11~2 , Controle|WideOr11~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~27 , MyLCD|Mux2~27, Mod_Teste, 1
instance = comp, \File|s4[7]~10 , File|s4[7]~10, Mod_Teste, 1
instance = comp, \KEY[1]~I , KEY[1], Mod_Teste, 1
instance = comp, \SW[3]~I , SW[3], Mod_Teste, 1
instance = comp, \SW[1]~I , SW[1], Mod_Teste, 1
instance = comp, \SW[0]~I , SW[0], Mod_Teste, 1
instance = comp, \SW[7]~I , SW[7], Mod_Teste, 1
instance = comp, \SW[6]~I , SW[6], Mod_Teste, 1
instance = comp, \SW[4]~I , SW[4], Mod_Teste, 1
instance = comp, \KEY[1]~clk_delay_ctrl , KEY[1]~clk_delay_ctrl, Mod_Teste, 1
instance = comp, \KEY[1]~clkctrl , KEY[1]~clkctrl, Mod_Teste, 1
instance = comp, \File|s7[4]~feeder , File|s7[4]~feeder, Mod_Teste, 1
instance = comp, \CLOCK_50~I , CLOCK_50, Mod_Teste, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, Mod_Teste, 1
instance = comp, \w_pcp1[0]~0 , w_pcp1[0]~0, Mod_Teste, 1
instance = comp, \w_pcp1[1]~2 , w_pcp1[1]~2, Mod_Teste, 1
instance = comp, \w_pcp1[2]~4 , w_pcp1[2]~4, Mod_Teste, 1
instance = comp, \PC|PC[2]~2 , PC|PC[2]~2, Mod_Teste, 1
instance = comp, \w_pcp1[3]~6 , w_pcp1[3]~6, Mod_Teste, 1
instance = comp, \w_PCBranch[1]~2 , w_PCBranch[1]~2, Mod_Teste, 1
instance = comp, \w_PCBranch[3]~6 , w_PCBranch[3]~6, Mod_Teste, 1
instance = comp, \PC|PC[3]~3 , PC|PC[3]~3, Mod_Teste, 1
instance = comp, \w_pcp1[4]~8 , w_pcp1[4]~8, Mod_Teste, 1
instance = comp, \w_PCBranch[4]~8 , w_PCBranch[4]~8, Mod_Teste, 1
instance = comp, \PC|PC[4]~4 , PC|PC[4]~4, Mod_Teste, 1
instance = comp, \w_pcp1[5]~10 , w_pcp1[5]~10, Mod_Teste, 1
instance = comp, \PC|PC[5]~5 , PC|PC[5]~5, Mod_Teste, 1
instance = comp, \w_pcp1[6]~12 , w_pcp1[6]~12, Mod_Teste, 1
instance = comp, \PC|PC[6]~6 , PC|PC[6]~6, Mod_Teste, 1
instance = comp, \w_pcp1[7]~14 , w_pcp1[7]~14, Mod_Teste, 1
instance = comp, \PC|PC[7]~7 , PC|PC[7]~7, Mod_Teste, 1
instance = comp, \Inst_Mem|altsyncram_component|auto_generated|ram_block1a6 , Inst_Mem|altsyncram_component|auto_generated|ram_block1a6, Mod_Teste, 1
instance = comp, \PC|PC[7] , PC|PC[7], Mod_Teste, 1
instance = comp, \PC|PC[6] , PC|PC[6], Mod_Teste, 1
instance = comp, \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0 , Inst_Mem|altsyncram_component|auto_generated|ram_block1a0, Mod_Teste, 1
instance = comp, \Controle|Decoder1~0 , Controle|Decoder1~0, Mod_Teste, 1
instance = comp, \Controle|Decoder1~1 , Controle|Decoder1~1, Mod_Teste, 1
instance = comp, \Controle|WideOr1~0 , Controle|WideOr1~0, Mod_Teste, 1
instance = comp, \Controle|WideOr8~0 , Controle|WideOr8~0, Mod_Teste, 1
instance = comp, \Controle|Equal0~0 , Controle|Equal0~0, Mod_Teste, 1
instance = comp, \Controle|ULAControl[0]~3 , Controle|ULAControl[0]~3, Mod_Teste, 1
instance = comp, \Controle|ULAControl[0]~2 , Controle|ULAControl[0]~2, Mod_Teste, 1
instance = comp, \Controle|ULAControl[0]~4 , Controle|ULAControl[0]~4, Mod_Teste, 1
instance = comp, \Controle|ULAControl[0]~4clkctrl , Controle|ULAControl[0]~4clkctrl, Mod_Teste, 1
instance = comp, \Controle|Jump , Controle|Jump, Mod_Teste, 1
instance = comp, \PC|PC[5] , PC|PC[5], Mod_Teste, 1
instance = comp, \PC|PC[4] , PC|PC[4], Mod_Teste, 1
instance = comp, \PC|PC[3] , PC|PC[3], Mod_Teste, 1
instance = comp, \PC|PC[2] , PC|PC[2], Mod_Teste, 1
instance = comp, \PC|PC[1]~1 , PC|PC[1]~1, Mod_Teste, 1
instance = comp, \PC|PC[1] , PC|PC[1], Mod_Teste, 1
instance = comp, \Controle|Decoder1~2 , Controle|Decoder1~2, Mod_Teste, 1
instance = comp, \Controle|Branch , Controle|Branch, Mod_Teste, 1
instance = comp, \Controle|Equal0~1 , Controle|Equal0~1, Mod_Teste, 1
instance = comp, \Controle|ULAControl[1]~6 , Controle|ULAControl[1]~6, Mod_Teste, 1
instance = comp, \Controle|ULAControl[1] , Controle|ULAControl[1], Mod_Teste, 1
instance = comp, \Controle|WideOr2~0 , Controle|WideOr2~0, Mod_Teste, 1
instance = comp, \Controle|ULAControl[2]~7 , Controle|ULAControl[2]~7, Mod_Teste, 1
instance = comp, \Controle|ULAControl[2] , Controle|ULAControl[2], Mod_Teste, 1
instance = comp, \ALU|Mux1~0 , ALU|Mux1~0, Mod_Teste, 1
instance = comp, \ALU|Mux1~0clkctrl , ALU|Mux1~0clkctrl, Mod_Teste, 1
instance = comp, \Controle|ULASrc~0 , Controle|ULASrc~0, Mod_Teste, 1
instance = comp, \Controle|ULASrc~1 , Controle|ULASrc~1, Mod_Teste, 1
instance = comp, \Controle|ULASrc , Controle|ULASrc, Mod_Teste, 1
instance = comp, \Controle|RegWrite , Controle|RegWrite, Mod_Teste, 1
instance = comp, \Controle|RegDst , Controle|RegDst, Mod_Teste, 1
instance = comp, \File|Decoder0~20 , File|Decoder0~20, Mod_Teste, 1
instance = comp, \File|Decoder0~21 , File|Decoder0~21, Mod_Teste, 1
instance = comp, \File|Decoder0~5 , File|Decoder0~5, Mod_Teste, 1
instance = comp, \File|Decoder0~3 , File|Decoder0~3, Mod_Teste, 1
instance = comp, \File|Decoder0~22 , File|Decoder0~22, Mod_Teste, 1
instance = comp, \File|s7[7]~0 , File|s7[7]~0, Mod_Teste, 1
instance = comp, \File|s7[7] , File|s7[7], Mod_Teste, 1
instance = comp, \File|s5[7]~feeder , File|s5[7]~feeder, Mod_Teste, 1
instance = comp, \File|s5[7]~12 , File|s5[7]~12, Mod_Teste, 1
instance = comp, \File|s5[7]~13 , File|s5[7]~13, Mod_Teste, 1
instance = comp, \File|s5[7]~11 , File|s5[7]~11, Mod_Teste, 1
instance = comp, \File|s5[7] , File|s5[7], Mod_Teste, 1
instance = comp, \File|s4[7]~feeder , File|s4[7]~feeder, Mod_Teste, 1
instance = comp, \File|s4[7]~8 , File|s4[7]~8, Mod_Teste, 1
instance = comp, \File|s4[7]~9 , File|s4[7]~9, Mod_Teste, 1
instance = comp, \File|s4[7] , File|s4[7], Mod_Teste, 1
instance = comp, \File|s6[7]~10 , File|s6[7]~10, Mod_Teste, 1
instance = comp, \File|s6[7]~9 , File|s6[7]~9, Mod_Teste, 1
instance = comp, \File|s6[7] , File|s6[7], Mod_Teste, 1
instance = comp, \RD2|Mux0~0 , RD2|Mux0~0, Mod_Teste, 1
instance = comp, \RD2|Mux0~1 , RD2|Mux0~1, Mod_Teste, 1
instance = comp, \File|s5[7]~10 , File|s5[7]~10, Mod_Teste, 1
instance = comp, \File|s1[7]~9 , File|s1[7]~9, Mod_Teste, 1
instance = comp, \File|s2[7]~11 , File|s2[7]~11, Mod_Teste, 1
instance = comp, \File|s1[7]~8 , File|s1[7]~8, Mod_Teste, 1
instance = comp, \File|s1[7] , File|s1[7], Mod_Teste, 1
instance = comp, \File|s0[7]~9 , File|s0[7]~9, Mod_Teste, 1
instance = comp, \File|s0[7]~8 , File|s0[7]~8, Mod_Teste, 1
instance = comp, \File|s0[7] , File|s0[7], Mod_Teste, 1
instance = comp, \RD2|Mux0~2 , RD2|Mux0~2, Mod_Teste, 1
instance = comp, \RD2|Mux0~3 , RD2|Mux0~3, Mod_Teste, 1
instance = comp, \RD2|Mux0~4 , RD2|Mux0~4, Mod_Teste, 1
instance = comp, \ULASrc|out[7]~7 , ULASrc|out[7]~7, Mod_Teste, 1
instance = comp, \File|s5[6]~feeder , File|s5[6]~feeder, Mod_Teste, 1
instance = comp, \File|s5[6] , File|s5[6], Mod_Teste, 1
instance = comp, \File|s7[6]~feeder , File|s7[6]~feeder, Mod_Teste, 1
instance = comp, \File|s7[6] , File|s7[6], Mod_Teste, 1
instance = comp, \File|s6[6] , File|s6[6], Mod_Teste, 1
instance = comp, \File|s4[6] , File|s4[6], Mod_Teste, 1
instance = comp, \RD2|Mux1~0 , RD2|Mux1~0, Mod_Teste, 1
instance = comp, \RD2|Mux1~1 , RD2|Mux1~1, Mod_Teste, 1
instance = comp, \File|s2[7]~12 , File|s2[7]~12, Mod_Teste, 1
instance = comp, \File|s6[7]~8 , File|s6[7]~8, Mod_Teste, 1
instance = comp, \File|s2[7]~10 , File|s2[7]~10, Mod_Teste, 1
instance = comp, \File|s2[6] , File|s2[6], Mod_Teste, 1
instance = comp, \File|s0[6] , File|s0[6], Mod_Teste, 1
instance = comp, \File|s1[6] , File|s1[6], Mod_Teste, 1
instance = comp, \RD2|Mux1~2 , RD2|Mux1~2, Mod_Teste, 1
instance = comp, \RD2|Mux1~3 , RD2|Mux1~3, Mod_Teste, 1
instance = comp, \RD2|Mux1~4 , RD2|Mux1~4, Mod_Teste, 1
instance = comp, \ULASrc|out[6]~6 , ULASrc|out[6]~6, Mod_Teste, 1
instance = comp, \File|s1[5] , File|s1[5], Mod_Teste, 1
instance = comp, \File|s0[5] , File|s0[5], Mod_Teste, 1
instance = comp, \RD2|Mux2~2 , RD2|Mux2~2, Mod_Teste, 1
instance = comp, \RD2|Mux2~3 , RD2|Mux2~3, Mod_Teste, 1
instance = comp, \File|s7[5] , File|s7[5], Mod_Teste, 1
instance = comp, \File|s4[5] , File|s4[5], Mod_Teste, 1
instance = comp, \File|s6[5] , File|s6[5], Mod_Teste, 1
instance = comp, \RD2|Mux2~0 , RD2|Mux2~0, Mod_Teste, 1
instance = comp, \RD2|Mux2~1 , RD2|Mux2~1, Mod_Teste, 1
instance = comp, \RD2|Mux2~4 , RD2|Mux2~4, Mod_Teste, 1
instance = comp, \ULASrc|out[5]~5 , ULASrc|out[5]~5, Mod_Teste, 1
instance = comp, \Controle|Decoder1~4 , Controle|Decoder1~4, Mod_Teste, 1
instance = comp, \Controle|MemtoReg , Controle|MemtoReg, Mod_Teste, 1
instance = comp, \File|s7[0] , File|s7[0], Mod_Teste, 1
instance = comp, \File|s6[0]~feeder , File|s6[0]~feeder, Mod_Teste, 1
instance = comp, \File|s6[0] , File|s6[0], Mod_Teste, 1
instance = comp, \RD1|Mux7~0 , RD1|Mux7~0, Mod_Teste, 1
instance = comp, \RD1|Mux7~1 , RD1|Mux7~1, Mod_Teste, 1
instance = comp, \File|s2[0] , File|s2[0], Mod_Teste, 1
instance = comp, \File|s1[0] , File|s1[0], Mod_Teste, 1
instance = comp, \RD1|Mux7~2 , RD1|Mux7~2, Mod_Teste, 1
instance = comp, \RD1|Mux7~3 , RD1|Mux7~3, Mod_Teste, 1
instance = comp, \RD1|Mux7~4 , RD1|Mux7~4, Mod_Teste, 1
instance = comp, \ALU|Add1~0 , ALU|Add1~0, Mod_Teste, 1
instance = comp, \ALU|Mux2~0 , ALU|Mux2~0, Mod_Teste, 1
instance = comp, \ULASrc|out[0]~0 , ULASrc|out[0]~0, Mod_Teste, 1
instance = comp, \ALU|Mux2~1 , ALU|Mux2~1, Mod_Teste, 1
instance = comp, \ALU|Mux2~2 , ALU|Mux2~2, Mod_Teste, 1
instance = comp, \ALU|Mux2~3 , ALU|Mux2~3, Mod_Teste, 1
instance = comp, \ALU|result[0] , ALU|result[0], Mod_Teste, 1
instance = comp, \File|s2[2]~feeder , File|s2[2]~feeder, Mod_Teste, 1
instance = comp, \File|s2[2] , File|s2[2], Mod_Teste, 1
instance = comp, \File|s0[2]~feeder , File|s0[2]~feeder, Mod_Teste, 1
instance = comp, \File|s0[2] , File|s0[2], Mod_Teste, 1
instance = comp, \File|s1[2] , File|s1[2], Mod_Teste, 1
instance = comp, \RD2|Mux5~2 , RD2|Mux5~2, Mod_Teste, 1
instance = comp, \RD2|Mux5~3 , RD2|Mux5~3, Mod_Teste, 1
instance = comp, \File|s5[2] , File|s5[2], Mod_Teste, 1
instance = comp, \File|s6[2]~feeder , File|s6[2]~feeder, Mod_Teste, 1
instance = comp, \File|s6[2] , File|s6[2], Mod_Teste, 1
instance = comp, \File|s4[2] , File|s4[2], Mod_Teste, 1
instance = comp, \RD2|Mux5~0 , RD2|Mux5~0, Mod_Teste, 1
instance = comp, \RD2|Mux5~1 , RD2|Mux5~1, Mod_Teste, 1
instance = comp, \RD2|Mux5~4 , RD2|Mux5~4, Mod_Teste, 1
instance = comp, \ULASrc|out[2]~2 , ULASrc|out[2]~2, Mod_Teste, 1
instance = comp, \ALU|Add1~2 , ALU|Add1~2, Mod_Teste, 1
instance = comp, \ALU|Add1~4 , ALU|Add1~4, Mod_Teste, 1
instance = comp, \ALU|Add1~6 , ALU|Add1~6, Mod_Teste, 1
instance = comp, \File|Decoder0~14 , File|Decoder0~14, Mod_Teste, 1
instance = comp, \File|Decoder0~13 , File|Decoder0~13, Mod_Teste, 1
instance = comp, \File|Decoder0~23 , File|Decoder0~23, Mod_Teste, 1
instance = comp, \File|s3[7]~0 , File|s3[7]~0, Mod_Teste, 1
instance = comp, \File|s3[3] , File|s3[3], Mod_Teste, 1
instance = comp, \File|s1[3]~feeder , File|s1[3]~feeder, Mod_Teste, 1
instance = comp, \File|s1[3] , File|s1[3], Mod_Teste, 1
instance = comp, \RD2|Mux4~2 , RD2|Mux4~2, Mod_Teste, 1
instance = comp, \RD2|Mux4~3 , RD2|Mux4~3, Mod_Teste, 1
instance = comp, \File|s5[3] , File|s5[3], Mod_Teste, 1
instance = comp, \File|s4[3] , File|s4[3], Mod_Teste, 1
instance = comp, \RD2|Mux4~0 , RD2|Mux4~0, Mod_Teste, 1
instance = comp, \RD2|Mux4~1 , RD2|Mux4~1, Mod_Teste, 1
instance = comp, \RD2|Mux4~4 , RD2|Mux4~4, Mod_Teste, 1
instance = comp, \ULASrc|out[3]~3 , ULASrc|out[3]~3, Mod_Teste, 1
instance = comp, \ALU|Add0~2 , ALU|Add0~2, Mod_Teste, 1
instance = comp, \ALU|Add0~4 , ALU|Add0~4, Mod_Teste, 1
instance = comp, \ALU|Add0~6 , ALU|Add0~6, Mod_Teste, 1
instance = comp, \ALU|Mux5~1 , ALU|Mux5~1, Mod_Teste, 1
instance = comp, \ALU|Mux5~2 , ALU|Mux5~2, Mod_Teste, 1
instance = comp, \ALU|result[3] , ALU|result[3], Mod_Teste, 1
instance = comp, \File|s5[1] , File|s5[1], Mod_Teste, 1
instance = comp, \File|s4[1] , File|s4[1], Mod_Teste, 1
instance = comp, \RD2|Mux6~0 , RD2|Mux6~0, Mod_Teste, 1
instance = comp, \RD2|Mux6~1 , RD2|Mux6~1, Mod_Teste, 1
instance = comp, \File|s2[1]~feeder , File|s2[1]~feeder, Mod_Teste, 1
instance = comp, \File|s2[1] , File|s2[1], Mod_Teste, 1
instance = comp, \File|s0[1] , File|s0[1], Mod_Teste, 1
instance = comp, \RD2|Mux6~2 , RD2|Mux6~2, Mod_Teste, 1
instance = comp, \RD2|Mux6~3 , RD2|Mux6~3, Mod_Teste, 1
instance = comp, \RD2|Mux6~4 , RD2|Mux6~4, Mod_Teste, 1
instance = comp, \Entrada|Equal0~0 , Entrada|Equal0~0, Mod_Teste, 1
instance = comp, \Entrada|Equal0~1 , Entrada|Equal0~1, Mod_Teste, 1
instance = comp, \Dest|out[1]~2 , Dest|out[1]~2, Mod_Teste, 1
instance = comp, \Dest|out[1]~3 , Dest|out[1]~3, Mod_Teste, 1
instance = comp, \File|s3[1]~feeder , File|s3[1]~feeder, Mod_Teste, 1
instance = comp, \File|s3[1] , File|s3[1], Mod_Teste, 1
instance = comp, \File|s1[1] , File|s1[1], Mod_Teste, 1
instance = comp, \RD1|Mux6~2 , RD1|Mux6~2, Mod_Teste, 1
instance = comp, \RD1|Mux6~3 , RD1|Mux6~3, Mod_Teste, 1
instance = comp, \File|s7[1] , File|s7[1], Mod_Teste, 1
instance = comp, \RD1|Mux6~0 , RD1|Mux6~0, Mod_Teste, 1
instance = comp, \RD1|Mux6~1 , RD1|Mux6~1, Mod_Teste, 1
instance = comp, \RD1|Mux6~4 , RD1|Mux6~4, Mod_Teste, 1
instance = comp, \ULASrc|out[1]~1 , ULASrc|out[1]~1, Mod_Teste, 1
instance = comp, \ALU|Mux3~0 , ALU|Mux3~0, Mod_Teste, 1
instance = comp, \ALU|Mux3~1 , ALU|Mux3~1, Mod_Teste, 1
instance = comp, \ALU|Mux3~2 , ALU|Mux3~2, Mod_Teste, 1
instance = comp, \ALU|result[1] , ALU|result[1], Mod_Teste, 1
instance = comp, \Dest|out[0]~6 , Dest|out[0]~6, Mod_Teste, 1
instance = comp, \Dest|out[0]~7 , Dest|out[0]~7, Mod_Teste, 1
instance = comp, \File|s5[0]~feeder , File|s5[0]~feeder, Mod_Teste, 1
instance = comp, \File|s5[0] , File|s5[0], Mod_Teste, 1
instance = comp, \File|s4[0] , File|s4[0], Mod_Teste, 1
instance = comp, \RD2|Mux7~0 , RD2|Mux7~0, Mod_Teste, 1
instance = comp, \RD2|Mux7~1 , RD2|Mux7~1, Mod_Teste, 1
instance = comp, \File|s3[0] , File|s3[0], Mod_Teste, 1
instance = comp, \File|s0[0]~feeder , File|s0[0]~feeder, Mod_Teste, 1
instance = comp, \File|s0[0] , File|s0[0], Mod_Teste, 1
instance = comp, \RD2|Mux7~2 , RD2|Mux7~2, Mod_Teste, 1
instance = comp, \RD2|Mux7~3 , RD2|Mux7~3, Mod_Teste, 1
instance = comp, \RD2|Mux7~4 , RD2|Mux7~4, Mod_Teste, 1
instance = comp, \Dest|out[3]~0 , Dest|out[3]~0, Mod_Teste, 1
instance = comp, \Dest|out[3]~1 , Dest|out[3]~1, Mod_Teste, 1
instance = comp, \File|s7[3] , File|s7[3], Mod_Teste, 1
instance = comp, \RD1|Mux4~0 , RD1|Mux4~0, Mod_Teste, 1
instance = comp, \RD1|Mux4~1 , RD1|Mux4~1, Mod_Teste, 1
instance = comp, \File|s2[3]~feeder , File|s2[3]~feeder, Mod_Teste, 1
instance = comp, \File|s2[3] , File|s2[3], Mod_Teste, 1
instance = comp, \RD1|Mux4~2 , RD1|Mux4~2, Mod_Teste, 1
instance = comp, \RD1|Mux4~3 , RD1|Mux4~3, Mod_Teste, 1
instance = comp, \RD1|Mux4~4 , RD1|Mux4~4, Mod_Teste, 1
instance = comp, \ALU|Add1~8 , ALU|Add1~8, Mod_Teste, 1
instance = comp, \ALU|Add0~8 , ALU|Add0~8, Mod_Teste, 1
instance = comp, \ALU|Mux6~1 , ALU|Mux6~1, Mod_Teste, 1
instance = comp, \ALU|Mux6~2 , ALU|Mux6~2, Mod_Teste, 1
instance = comp, \ALU|result[4] , ALU|result[4], Mod_Teste, 1
instance = comp, \Dest|out[4]~14 , Dest|out[4]~14, Mod_Teste, 1
instance = comp, \Dest|out[4]~15 , Dest|out[4]~15, Mod_Teste, 1
instance = comp, \File|s5[4] , File|s5[4], Mod_Teste, 1
instance = comp, \File|s4[4] , File|s4[4], Mod_Teste, 1
instance = comp, \File|s6[4] , File|s6[4], Mod_Teste, 1
instance = comp, \RD2|Mux3~0 , RD2|Mux3~0, Mod_Teste, 1
instance = comp, \RD2|Mux3~1 , RD2|Mux3~1, Mod_Teste, 1
instance = comp, \File|s3[4]~feeder , File|s3[4]~feeder, Mod_Teste, 1
instance = comp, \File|s3[4] , File|s3[4], Mod_Teste, 1
instance = comp, \File|s2[4]~feeder , File|s2[4]~feeder, Mod_Teste, 1
instance = comp, \File|s2[4] , File|s2[4], Mod_Teste, 1
instance = comp, \File|s0[4]~feeder , File|s0[4]~feeder, Mod_Teste, 1
instance = comp, \File|s0[4] , File|s0[4], Mod_Teste, 1
instance = comp, \File|s1[4] , File|s1[4], Mod_Teste, 1
instance = comp, \RD2|Mux3~2 , RD2|Mux3~2, Mod_Teste, 1
instance = comp, \RD2|Mux3~3 , RD2|Mux3~3, Mod_Teste, 1
instance = comp, \RD2|Mux3~4 , RD2|Mux3~4, Mod_Teste, 1
instance = comp, \ULASrc|out[4]~4 , ULASrc|out[4]~4, Mod_Teste, 1
instance = comp, \ALU|Add1~10 , ALU|Add1~10, Mod_Teste, 1
instance = comp, \ALU|Add0~10 , ALU|Add0~10, Mod_Teste, 1
instance = comp, \ALU|Mux7~1 , ALU|Mux7~1, Mod_Teste, 1
instance = comp, \ALU|Mux7~2 , ALU|Mux7~2, Mod_Teste, 1
instance = comp, \ALU|result[5] , ALU|result[5], Mod_Teste, 1
instance = comp, \SW[5]~I , SW[5], Mod_Teste, 1
instance = comp, \Dest|out[5]~10 , Dest|out[5]~10, Mod_Teste, 1
instance = comp, \Dest|out[5]~11 , Dest|out[5]~11, Mod_Teste, 1
instance = comp, \File|s2[5] , File|s2[5], Mod_Teste, 1
instance = comp, \File|s3[5] , File|s3[5], Mod_Teste, 1
instance = comp, \RD1|Mux2~2 , RD1|Mux2~2, Mod_Teste, 1
instance = comp, \RD1|Mux2~3 , RD1|Mux2~3, Mod_Teste, 1
instance = comp, \RD1|Mux2~0 , RD1|Mux2~0, Mod_Teste, 1
instance = comp, \RD1|Mux2~1 , RD1|Mux2~1, Mod_Teste, 1
instance = comp, \RD1|Mux2~4 , RD1|Mux2~4, Mod_Teste, 1
instance = comp, \ALU|Add0~12 , ALU|Add0~12, Mod_Teste, 1
instance = comp, \ALU|Mux8~1 , ALU|Mux8~1, Mod_Teste, 1
instance = comp, \ALU|Add1~12 , ALU|Add1~12, Mod_Teste, 1
instance = comp, \ALU|Mux8~2 , ALU|Mux8~2, Mod_Teste, 1
instance = comp, \ALU|result[6] , ALU|result[6], Mod_Teste, 1
instance = comp, \Dest|out[6]~12 , Dest|out[6]~12, Mod_Teste, 1
instance = comp, \Dest|out[6]~13 , Dest|out[6]~13, Mod_Teste, 1
instance = comp, \File|s3[6]~feeder , File|s3[6]~feeder, Mod_Teste, 1
instance = comp, \File|s3[6] , File|s3[6], Mod_Teste, 1
instance = comp, \RD1|Mux1~2 , RD1|Mux1~2, Mod_Teste, 1
instance = comp, \RD1|Mux1~3 , RD1|Mux1~3, Mod_Teste, 1
instance = comp, \RD1|Mux1~0 , RD1|Mux1~0, Mod_Teste, 1
instance = comp, \RD1|Mux1~1 , RD1|Mux1~1, Mod_Teste, 1
instance = comp, \RD1|Mux1~4 , RD1|Mux1~4, Mod_Teste, 1
instance = comp, \ALU|Add1~14 , ALU|Add1~14, Mod_Teste, 1
instance = comp, \ALU|Add0~14 , ALU|Add0~14, Mod_Teste, 1
instance = comp, \ALU|Mux9~1 , ALU|Mux9~1, Mod_Teste, 1
instance = comp, \ALU|Mux9~2 , ALU|Mux9~2, Mod_Teste, 1
instance = comp, \ALU|result[7] , ALU|result[7], Mod_Teste, 1
instance = comp, \Dest|out[7]~8 , Dest|out[7]~8, Mod_Teste, 1
instance = comp, \Dest|out[7]~9 , Dest|out[7]~9, Mod_Teste, 1
instance = comp, \File|s3[7] , File|s3[7], Mod_Teste, 1
instance = comp, \RD1|Mux0~2 , RD1|Mux0~2, Mod_Teste, 1
instance = comp, \RD1|Mux0~3 , RD1|Mux0~3, Mod_Teste, 1
instance = comp, \RD1|Mux0~0 , RD1|Mux0~0, Mod_Teste, 1
instance = comp, \RD1|Mux0~1 , RD1|Mux0~1, Mod_Teste, 1
instance = comp, \RD1|Mux0~4 , RD1|Mux0~4, Mod_Teste, 1
instance = comp, \RD1|Mux5~2 , RD1|Mux5~2, Mod_Teste, 1
instance = comp, \RD1|Mux5~3 , RD1|Mux5~3, Mod_Teste, 1
instance = comp, \RD1|Mux5~0 , RD1|Mux5~0, Mod_Teste, 1
instance = comp, \RD1|Mux5~1 , RD1|Mux5~1, Mod_Teste, 1
instance = comp, \RD1|Mux5~4 , RD1|Mux5~4, Mod_Teste, 1
instance = comp, \ALU|LessThan0~1 , ALU|LessThan0~1, Mod_Teste, 1
instance = comp, \ALU|LessThan0~3 , ALU|LessThan0~3, Mod_Teste, 1
instance = comp, \ALU|LessThan0~5 , ALU|LessThan0~5, Mod_Teste, 1
instance = comp, \ALU|LessThan0~7 , ALU|LessThan0~7, Mod_Teste, 1
instance = comp, \ALU|LessThan0~9 , ALU|LessThan0~9, Mod_Teste, 1
instance = comp, \ALU|LessThan0~11 , ALU|LessThan0~11, Mod_Teste, 1
instance = comp, \ALU|LessThan0~13 , ALU|LessThan0~13, Mod_Teste, 1
instance = comp, \ALU|LessThan0~14 , ALU|LessThan0~14, Mod_Teste, 1
instance = comp, \ALU|Mux0~2 , ALU|Mux0~2, Mod_Teste, 1
instance = comp, \ALU|Mux0~3 , ALU|Mux0~3, Mod_Teste, 1
instance = comp, \ALU|Mux0~4 , ALU|Mux0~4, Mod_Teste, 1
instance = comp, \ALU|Mux0~5 , ALU|Mux0~5, Mod_Teste, 1
instance = comp, \ALU|WideNor3~3 , ALU|WideNor3~3, Mod_Teste, 1
instance = comp, \ALU|WideNor3~0 , ALU|WideNor3~0, Mod_Teste, 1
instance = comp, \ALU|WideNor3~1 , ALU|WideNor3~1, Mod_Teste, 1
instance = comp, \ALU|WideNor3 , ALU|WideNor3, Mod_Teste, 1
instance = comp, \ALU|WideNor0~2 , ALU|WideNor0~2, Mod_Teste, 1
instance = comp, \ALU|WideNor0~0 , ALU|WideNor0~0, Mod_Teste, 1
instance = comp, \ALU|WideNor0~3 , ALU|WideNor0~3, Mod_Teste, 1
instance = comp, \ALU|WideNor0 , ALU|WideNor0, Mod_Teste, 1
instance = comp, \ALU|WideNor1~1 , ALU|WideNor1~1, Mod_Teste, 1
instance = comp, \ALU|WideNor1~2 , ALU|WideNor1~2, Mod_Teste, 1
instance = comp, \ALU|WideNor1~3 , ALU|WideNor1~3, Mod_Teste, 1
instance = comp, \ALU|WideNor1 , ALU|WideNor1, Mod_Teste, 1
instance = comp, \ALU|Mux0~0 , ALU|Mux0~0, Mod_Teste, 1
instance = comp, \ALU|WideNor2~1 , ALU|WideNor2~1, Mod_Teste, 1
instance = comp, \ALU|WideNor2~0 , ALU|WideNor2~0, Mod_Teste, 1
instance = comp, \ALU|WideNor2 , ALU|WideNor2, Mod_Teste, 1
instance = comp, \ALU|Mux0~1 , ALU|Mux0~1, Mod_Teste, 1
instance = comp, \ALU|Mux0~6 , ALU|Mux0~6, Mod_Teste, 1
instance = comp, \ALU|z , ALU|z, Mod_Teste, 1
instance = comp, \PC|PC[0]~0 , PC|PC[0]~0, Mod_Teste, 1
instance = comp, \PC|PC[0] , PC|PC[0], Mod_Teste, 1
instance = comp, \Controle|WideOr5~0 , Controle|WideOr5~0, Mod_Teste, 1
instance = comp, \Controle|ULAControl[0]~8 , Controle|ULAControl[0]~8, Mod_Teste, 1
instance = comp, \Controle|ULAControl[0] , Controle|ULAControl[0], Mod_Teste, 1
instance = comp, \ALU|Mux4~0 , ALU|Mux4~0, Mod_Teste, 1
instance = comp, \ALU|Mux4~1 , ALU|Mux4~1, Mod_Teste, 1
instance = comp, \ALU|Mux4~2 , ALU|Mux4~2, Mod_Teste, 1
instance = comp, \ALU|result[2] , ALU|result[2], Mod_Teste, 1
instance = comp, \SW[2]~I , SW[2], Mod_Teste, 1
instance = comp, \Dest|out[2]~4 , Dest|out[2]~4, Mod_Teste, 1
instance = comp, \Dest|out[2]~5 , Dest|out[2]~5, Mod_Teste, 1
instance = comp, \File|s3[2] , File|s3[2], Mod_Teste, 1
instance = comp, \MyLCD|LessThan9~0 , MyLCD|LessThan9~0, Mod_Teste, 1
instance = comp, \MyLCD|Add9~0 , MyLCD|Add9~0, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[0]~6 , MyLCD|LUT_INDEX[0]~6, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[1]~8 , MyLCD|LUT_INDEX[1]~8, Mod_Teste, 1
instance = comp, \~GND , ~GND, Mod_Teste, 1
instance = comp, \KEY[0]~I , KEY[0], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[2]~10 , MyLCD|LUT_INDEX[2]~10, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[3]~12 , MyLCD|LUT_INDEX[3]~12, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[4]~14 , MyLCD|LUT_INDEX[4]~14, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[0]~18 , MyLCD|mDLY[0]~18, Mod_Teste, 1
instance = comp, \MyLCD|Selector2~0 , MyLCD|Selector2~0, Mod_Teste, 1
instance = comp, \MyLCD|Selector2~1 , MyLCD|Selector2~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000001 , MyLCD|mLCD_ST.000001, Mod_Teste, 1
instance = comp, \MyLCD|Selector0~1 , MyLCD|Selector0~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_Start , MyLCD|mLCD_Start, Mod_Teste, 1
instance = comp, \MyLCD|u0|preStart~feeder , MyLCD|u0|preStart~feeder, Mod_Teste, 1
instance = comp, \MyLCD|u0|preStart , MyLCD|u0|preStart, Mod_Teste, 1
instance = comp, \MyLCD|u0|oDone~0 , MyLCD|u0|oDone~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|mStart~0 , MyLCD|u0|mStart~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|mStart , MyLCD|u0|mStart, Mod_Teste, 1
instance = comp, \MyLCD|u0|oDone~1 , MyLCD|u0|oDone~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|oDone , MyLCD|u0|oDone, Mod_Teste, 1
instance = comp, \MyLCD|Selector3~0 , MyLCD|Selector3~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000010 , MyLCD|mLCD_ST.000010, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[0] , MyLCD|mDLY[0], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[2]~22 , MyLCD|mDLY[2]~22, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[2] , MyLCD|mDLY[2], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[3]~24 , MyLCD|mDLY[3]~24, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[4]~26 , MyLCD|mDLY[4]~26, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[4] , MyLCD|mDLY[4], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[5]~28 , MyLCD|mDLY[5]~28, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[6]~30 , MyLCD|mDLY[6]~30, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[6] , MyLCD|mDLY[6], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[7]~32 , MyLCD|mDLY[7]~32, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[7] , MyLCD|mDLY[7], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[8]~34 , MyLCD|mDLY[8]~34, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[8] , MyLCD|mDLY[8], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[9]~36 , MyLCD|mDLY[9]~36, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[9] , MyLCD|mDLY[9], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[10]~38 , MyLCD|mDLY[10]~38, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[10] , MyLCD|mDLY[10], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[11]~40 , MyLCD|mDLY[11]~40, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[11] , MyLCD|mDLY[11], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[13]~44 , MyLCD|mDLY[13]~44, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[13] , MyLCD|mDLY[13], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[15]~48 , MyLCD|mDLY[15]~48, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[16] , MyLCD|mDLY[16], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[15] , MyLCD|mDLY[15], Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~4 , MyLCD|LessThan0~4, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[5] , MyLCD|mDLY[5], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[3] , MyLCD|mDLY[3], Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~0 , MyLCD|LessThan0~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~2 , MyLCD|LessThan0~2, Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~3 , MyLCD|LessThan0~3, Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~5 , MyLCD|LessThan0~5, Mod_Teste, 1
instance = comp, \MyLCD|Selector4~0 , MyLCD|Selector4~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000011 , MyLCD|mLCD_ST.000011, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[4] , MyLCD|LUT_INDEX[4], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[5]~16 , MyLCD|LUT_INDEX[5]~16, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[5] , MyLCD|LUT_INDEX[5], Mod_Teste, 1
instance = comp, \MyLCD|LessThan1~1 , MyLCD|LessThan1~1, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[3] , MyLCD|LUT_INDEX[3], Mod_Teste, 1
instance = comp, \MyLCD|LessThan1~0 , MyLCD|LessThan1~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan1~2 , MyLCD|LessThan1~2, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[1] , MyLCD|LUT_INDEX[1], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[2] , MyLCD|LUT_INDEX[2], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[0] , MyLCD|LUT_INDEX[0], Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~18 , MyLCD|mLCD_DATA[0]~18, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~19 , MyLCD|mLCD_DATA[0]~19, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~16 , MyLCD|Mux6~16, Mod_Teste, 1
instance = comp, \Controle|Decoder1~3 , Controle|Decoder1~3, Mod_Teste, 1
instance = comp, \Controle|WideOr11~3 , Controle|WideOr11~3, Mod_Teste, 1
instance = comp, \Controle|WideOr11~4 , Controle|WideOr11~4, Mod_Teste, 1
instance = comp, \Controle|MemWrite , Controle|MemWrite, Mod_Teste, 1
instance = comp, \Saida|always0~0 , Saida|always0~0, Mod_Teste, 1
instance = comp, \Saida|Data_Out[2] , Saida|Data_Out[2], Mod_Teste, 1
instance = comp, \Saida|Data_Out[3] , Saida|Data_Out[3], Mod_Teste, 1
instance = comp, \Saida|Data_Out[1] , Saida|Data_Out[1], Mod_Teste, 1
instance = comp, \MyLCD|LessThan22~0 , MyLCD|LessThan22~0, Mod_Teste, 1
instance = comp, \MyLCD|Add22~0 , MyLCD|Add22~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~4 , MyLCD|mLCD_DATA[0]~4, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~5 , MyLCD|mLCD_DATA[0]~5, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~6 , MyLCD|mLCD_DATA[0]~6, Mod_Teste, 1
instance = comp, \MyLCD|LessThan19~0 , MyLCD|LessThan19~0, Mod_Teste, 1
instance = comp, \MyLCD|Add19~0 , MyLCD|Add19~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~11 , MyLCD|mLCD_DATA[0]~11, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~10 , MyLCD|mLCD_DATA[0]~10, Mod_Teste, 1
instance = comp, \MyLCD|Add18~0 , MyLCD|Add18~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan17~0 , MyLCD|LessThan17~0, Mod_Teste, 1
instance = comp, \MyLCD|Add17~0 , MyLCD|Add17~0, Mod_Teste, 1
instance = comp, \File|s5[5]~feeder , File|s5[5]~feeder, Mod_Teste, 1
instance = comp, \File|s5[5] , File|s5[5], Mod_Teste, 1
instance = comp, \MyLCD|LessThan15~0 , MyLCD|LessThan15~0, Mod_Teste, 1
instance = comp, \MyLCD|Add15~0 , MyLCD|Add15~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~4 , MyLCD|Mux6~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~5 , MyLCD|Mux6~5, Mod_Teste, 1
instance = comp, \MyLCD|LessThan5~0 , MyLCD|LessThan5~0, Mod_Teste, 1
instance = comp, \MyLCD|Add5~0 , MyLCD|Add5~0, Mod_Teste, 1
instance = comp, \MyLCD|Add4~0 , MyLCD|Add4~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~13 , MyLCD|mLCD_DATA[0]~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~6 , MyLCD|Mux6~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~7 , MyLCD|Mux6~7, Mod_Teste, 1
instance = comp, \MyLCD|LessThan8~0 , MyLCD|LessThan8~0, Mod_Teste, 1
instance = comp, \MyLCD|Add8~0 , MyLCD|Add8~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan2~0 , MyLCD|LessThan2~0, Mod_Teste, 1
instance = comp, \MyLCD|Add2~0 , MyLCD|Add2~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan7~0 , MyLCD|LessThan7~0, Mod_Teste, 1
instance = comp, \MyLCD|Add7~0 , MyLCD|Add7~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~15 , MyLCD|mLCD_DATA[0]~15, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~14 , MyLCD|mLCD_DATA[0]~14, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~8 , MyLCD|Mux6~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~9 , MyLCD|Mux6~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~10 , MyLCD|Mux6~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~11 , MyLCD|Mux6~11, Mod_Teste, 1
instance = comp, \MyLCD|Add11~0 , MyLCD|Add11~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan14~0 , MyLCD|LessThan14~0, Mod_Teste, 1
instance = comp, \MyLCD|Add14~0 , MyLCD|Add14~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~8 , MyLCD|mLCD_DATA[0]~8, Mod_Teste, 1
instance = comp, \MyLCD|LessThan10~0 , MyLCD|LessThan10~0, Mod_Teste, 1
instance = comp, \MyLCD|Add10~0 , MyLCD|Add10~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~2 , MyLCD|Mux6~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~3 , MyLCD|Mux6~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~18 , MyLCD|Mux6~18, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~12 , MyLCD|Mux6~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~13 , MyLCD|Mux6~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~14 , MyLCD|Mux6~14, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~17 , MyLCD|Mux6~17, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000000~0 , MyLCD|mLCD_ST.000000~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000000 , MyLCD|mLCD_ST.000000, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0] , MyLCD|mLCD_DATA[0], Mod_Teste, 1
instance = comp, \MyLCD|Add9~2 , MyLCD|Add9~2, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~16 , MyLCD|mLCD_DATA[0]~16, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~3 , MyLCD|mLCD_DATA[0]~3, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~2 , MyLCD|mLCD_DATA[0]~2, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~20 , MyLCD|mLCD_DATA[0]~20, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~17 , MyLCD|mLCD_DATA[0]~17, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~15 , MyLCD|Mux6~15, Mod_Teste, 1
instance = comp, \MyLCD|Add22~2 , MyLCD|Add22~2, Mod_Teste, 1
instance = comp, \MyLCD|Add19~2 , MyLCD|Add19~2, Mod_Teste, 1
instance = comp, \MyLCD|Add14~2 , MyLCD|Add14~2, Mod_Teste, 1
instance = comp, \MyLCD|Add11~2 , MyLCD|Add11~2, Mod_Teste, 1
instance = comp, \MyLCD|Add10~2 , MyLCD|Add10~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~2 , MyLCD|Mux5~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~3 , MyLCD|Mux5~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~16 , MyLCD|Mux5~16, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~12 , MyLCD|mLCD_DATA[0]~12, Mod_Teste, 1
instance = comp, \MyLCD|Add5~2 , MyLCD|Add5~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~7 , MyLCD|Mux5~7, Mod_Teste, 1
instance = comp, \File|s2[7] , File|s2[7], Mod_Teste, 1
instance = comp, \MyLCD|LessThan6~0 , MyLCD|LessThan6~0, Mod_Teste, 1
instance = comp, \MyLCD|Add6~2 , MyLCD|Add6~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~6 , MyLCD|Mux5~6, Mod_Teste, 1
instance = comp, \MyLCD|Add7~2 , MyLCD|Add7~2, Mod_Teste, 1
instance = comp, \MyLCD|Add8~2 , MyLCD|Add8~2, Mod_Teste, 1
instance = comp, \MyLCD|Add2~2 , MyLCD|Add2~2, Mod_Teste, 1
instance = comp, \File|s0[3]~feeder , File|s0[3]~feeder, Mod_Teste, 1
instance = comp, \File|s0[3] , File|s0[3], Mod_Teste, 1
instance = comp, \MyLCD|LessThan3~0 , MyLCD|LessThan3~0, Mod_Teste, 1
instance = comp, \MyLCD|Add3~2 , MyLCD|Add3~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~8 , MyLCD|Mux5~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~9 , MyLCD|Mux5~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~10 , MyLCD|Mux5~10, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0]~7 , MyLCD|mLCD_DATA[0]~7, Mod_Teste, 1
instance = comp, \MyLCD|Add17~2 , MyLCD|Add17~2, Mod_Teste, 1
instance = comp, \MyLCD|Add15~2 , MyLCD|Add15~2, Mod_Teste, 1
instance = comp, \MyLCD|Add16~2 , MyLCD|Add16~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~4 , MyLCD|Mux5~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~5 , MyLCD|Mux5~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~11 , MyLCD|Mux5~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~12 , MyLCD|Mux5~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~13 , MyLCD|Mux5~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~14 , MyLCD|Mux5~14, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~15 , MyLCD|Mux5~15, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1] , MyLCD|mLCD_DATA[1], Mod_Teste, 1
instance = comp, \MyLCD|Add9~4 , MyLCD|Add9~4, Mod_Teste, 1
instance = comp, \File|s7[2]~feeder , File|s7[2]~feeder, Mod_Teste, 1
instance = comp, \File|s7[2] , File|s7[2], Mod_Teste, 1
instance = comp, \MyLCD|LessThan20~0 , MyLCD|LessThan20~0, Mod_Teste, 1
instance = comp, \MyLCD|Add20~4 , MyLCD|Add20~4, Mod_Teste, 1
instance = comp, \File|s6[1] , File|s6[1], Mod_Teste, 1
instance = comp, \MyLCD|Add18~4 , MyLCD|Add18~4, Mod_Teste, 1
instance = comp, \MyLCD|LessThan16~0 , MyLCD|LessThan16~0, Mod_Teste, 1
instance = comp, \MyLCD|Add16~4 , MyLCD|Add16~4, Mod_Teste, 1
instance = comp, \MyLCD|Add15~4 , MyLCD|Add15~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~2 , MyLCD|Mux4~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~3 , MyLCD|Mux4~3, Mod_Teste, 1
instance = comp, \MyLCD|LessThan11~0 , MyLCD|LessThan11~0, Mod_Teste, 1
instance = comp, \MyLCD|Add11~4 , MyLCD|Add11~4, Mod_Teste, 1
instance = comp, \MyLCD|Add14~4 , MyLCD|Add14~4, Mod_Teste, 1
instance = comp, \MyLCD|Add10~4 , MyLCD|Add10~4, Mod_Teste, 1
instance = comp, \MyLCD|Add13~4 , MyLCD|Add13~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~4 , MyLCD|Mux4~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~5 , MyLCD|Mux4~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~16 , MyLCD|Mux4~16, Mod_Teste, 1
instance = comp, \MyLCD|Add4~4 , MyLCD|Add4~4, Mod_Teste, 1
instance = comp, \MyLCD|Add6~4 , MyLCD|Add6~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~6 , MyLCD|Mux4~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~7 , MyLCD|Mux4~7, Mod_Teste, 1
instance = comp, \MyLCD|Add5~4 , MyLCD|Add5~4, Mod_Teste, 1
instance = comp, \MyLCD|Add8~4 , MyLCD|Add8~4, Mod_Teste, 1
instance = comp, \MyLCD|Add2~4 , MyLCD|Add2~4, Mod_Teste, 1
instance = comp, \MyLCD|Add7~4 , MyLCD|Add7~4, Mod_Teste, 1
instance = comp, \MyLCD|Add3~4 , MyLCD|Add3~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~8 , MyLCD|Mux4~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~9 , MyLCD|Mux4~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~10 , MyLCD|Mux4~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~11 , MyLCD|Mux4~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~12 , MyLCD|Mux4~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~13 , MyLCD|Mux4~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~14 , MyLCD|Mux4~14, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~15 , MyLCD|Mux4~15, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[2] , MyLCD|mLCD_DATA[2], Mod_Teste, 1
instance = comp, \MyLCD|Add22~6 , MyLCD|Add22~6, Mod_Teste, 1
instance = comp, \MyLCD|Add20~6 , MyLCD|Add20~6, Mod_Teste, 1
instance = comp, \MyLCD|Add19~6 , MyLCD|Add19~6, Mod_Teste, 1
instance = comp, \MyLCD|Add11~6 , MyLCD|Add11~6, Mod_Teste, 1
instance = comp, \MyLCD|Add14~6 , MyLCD|Add14~6, Mod_Teste, 1
instance = comp, \MyLCD|Add13~6 , MyLCD|Add13~6, Mod_Teste, 1
instance = comp, \MyLCD|Add10~6 , MyLCD|Add10~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~2 , MyLCD|Mux3~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~3 , MyLCD|Mux3~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~16 , MyLCD|Mux3~16, Mod_Teste, 1
instance = comp, \MyLCD|Add17~6 , MyLCD|Add17~6, Mod_Teste, 1
instance = comp, \MyLCD|Add15~6 , MyLCD|Add15~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~4 , MyLCD|Mux3~4, Mod_Teste, 1
instance = comp, \File|s6[3]~feeder , File|s6[3]~feeder, Mod_Teste, 1
instance = comp, \File|s6[3] , File|s6[3], Mod_Teste, 1
instance = comp, \MyLCD|Add18~6 , MyLCD|Add18~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~5 , MyLCD|Mux3~5, Mod_Teste, 1
instance = comp, \MyLCD|Add4~6 , MyLCD|Add4~6, Mod_Teste, 1
instance = comp, \MyLCD|Add5~6 , MyLCD|Add5~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~7 , MyLCD|Mux3~7, Mod_Teste, 1
instance = comp, \MyLCD|Add8~6 , MyLCD|Add8~6, Mod_Teste, 1
instance = comp, \MyLCD|Add3~6 , MyLCD|Add3~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~8 , MyLCD|Mux3~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~9 , MyLCD|Mux3~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~10 , MyLCD|Mux3~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~11 , MyLCD|Mux3~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~12 , MyLCD|Mux3~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~13 , MyLCD|Mux3~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~14 , MyLCD|Mux3~14, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~15 , MyLCD|Mux3~15, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[3] , MyLCD|mLCD_DATA[3], Mod_Teste, 1
instance = comp, \MyLCD|Add22~8 , MyLCD|Add22~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~2 , MyLCD|Mux2~2, Mod_Teste, 1
instance = comp, \MyLCD|Add20~8 , MyLCD|Add20~8, Mod_Teste, 1
instance = comp, \Saida|Data_Out[6] , Saida|Data_Out[6], Mod_Teste, 1
instance = comp, \Saida|Data_Out[5] , Saida|Data_Out[5], Mod_Teste, 1
instance = comp, \Saida|Data_Out[7] , Saida|Data_Out[7], Mod_Teste, 1
instance = comp, \MyLCD|LessThan21~0 , MyLCD|LessThan21~0, Mod_Teste, 1
instance = comp, \MyLCD|Add21~8 , MyLCD|Add21~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~3 , MyLCD|Mux2~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~4 , MyLCD|Mux2~4, Mod_Teste, 1
instance = comp, \MyLCD|Add13~8 , MyLCD|Add13~8, Mod_Teste, 1
instance = comp, \MyLCD|Add17~8 , MyLCD|Add17~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~18 , MyLCD|Mux2~18, Mod_Teste, 1
instance = comp, \MyLCD|Add14~8 , MyLCD|Add14~8, Mod_Teste, 1
instance = comp, \MyLCD|Add18~8 , MyLCD|Add18~8, Mod_Teste, 1
instance = comp, \MyLCD|Add19~8 , MyLCD|Add19~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~16 , MyLCD|Mux2~16, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~17 , MyLCD|Mux2~17, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~19 , MyLCD|Mux2~19, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~10 , MyLCD|Mux2~10, Mod_Teste, 1
instance = comp, \MyLCD|Add3~8 , MyLCD|Add3~8, Mod_Teste, 1
instance = comp, \MyLCD|Add7~8 , MyLCD|Add7~8, Mod_Teste, 1
instance = comp, \MyLCD|Add8~8 , MyLCD|Add8~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~8 , MyLCD|Mux2~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~9 , MyLCD|Mux2~9, Mod_Teste, 1
instance = comp, \MyLCD|Add2~8 , MyLCD|Add2~8, Mod_Teste, 1
instance = comp, \MyLCD|Add9~8 , MyLCD|Add9~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~11 , MyLCD|Mux2~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~12 , MyLCD|Mux2~12, Mod_Teste, 1
instance = comp, \MyLCD|Add4~8 , MyLCD|Add4~8, Mod_Teste, 1
instance = comp, \MyLCD|Add6~8 , MyLCD|Add6~8, Mod_Teste, 1
instance = comp, \MyLCD|Add5~8 , MyLCD|Add5~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~13 , MyLCD|Mux2~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~14 , MyLCD|Mux2~14, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~15 , MyLCD|Mux2~15, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~20 , MyLCD|Mux2~20, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~21 , MyLCD|Mux2~21, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[4] , MyLCD|mLCD_DATA[4], Mod_Teste, 1
instance = comp, \MyLCD|Mux1~2 , MyLCD|Mux1~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~3 , MyLCD|Mux1~3, Mod_Teste, 1
instance = comp, \MyLCD|Add11~8 , MyLCD|Add11~8, Mod_Teste, 1
instance = comp, \MyLCD|Add16~8 , MyLCD|Add16~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~5 , MyLCD|Mux2~5, Mod_Teste, 1
instance = comp, \MyLCD|Add10~8 , MyLCD|Add10~8, Mod_Teste, 1
instance = comp, \MyLCD|Add15~8 , MyLCD|Add15~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~6 , MyLCD|Mux2~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~22 , MyLCD|Mux2~22, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~24 , MyLCD|Mux2~24, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~25 , MyLCD|Mux2~25, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~23 , MyLCD|Mux2~23, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~0 , MyLCD|Mux1~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~1 , MyLCD|Mux1~1, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~4 , MyLCD|Mux1~4, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[5] , MyLCD|mLCD_DATA[5], Mod_Teste, 1
instance = comp, \MyLCD|Mux0~9 , MyLCD|Mux0~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~10 , MyLCD|Mux0~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~7 , MyLCD|Mux0~7, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~8 , MyLCD|Mux0~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~11 , MyLCD|Mux0~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~5 , MyLCD|Mux0~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~6 , MyLCD|Mux0~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~15 , MyLCD|Mux0~15, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~12 , MyLCD|Mux0~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~2 , MyLCD|Mux0~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~3 , MyLCD|Mux0~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~4 , MyLCD|Mux0~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~13 , MyLCD|Mux0~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~16 , MyLCD|Mux0~16, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~17 , MyLCD|Mux0~17, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~14 , MyLCD|Mux0~14, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[6] , MyLCD|mLCD_DATA[6], Mod_Teste, 1
instance = comp, \MyLCD|LUT_DATA~0 , MyLCD|LUT_DATA~0, Mod_Teste, 1
instance = comp, \MyLCD|LUT_DATA~1 , MyLCD|LUT_DATA~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[7] , MyLCD|mLCD_DATA[7], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector2~1 , MyLCD|u0|Selector2~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector5~0 , MyLCD|u0|Selector5~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector5~1 , MyLCD|u0|Selector5~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[3] , MyLCD|u0|Cont[3], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector6~0 , MyLCD|u0|Selector6~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[2] , MyLCD|u0|Cont[2], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector7~0 , MyLCD|u0|Selector7~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[1] , MyLCD|u0|Cont[1], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector8~0 , MyLCD|u0|Selector8~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[0] , MyLCD|u0|Cont[0], Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~8 , MyLCD|u0|Add0~8, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector4~0 , MyLCD|u0|Selector4~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector4~1 , MyLCD|u0|Selector4~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[4] , MyLCD|u0|Cont[4], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector2~0 , MyLCD|u0|Selector2~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.10 , MyLCD|u0|ST.10, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST~14 , MyLCD|u0|ST~14, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.11 , MyLCD|u0|ST.11, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.00~0 , MyLCD|u0|ST.00~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.00 , MyLCD|u0|ST.00, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.01~0 , MyLCD|u0|ST.01~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.01 , MyLCD|u0|ST.01, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector3~0 , MyLCD|u0|Selector3~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|LCD_EN , MyLCD|u0|LCD_EN, Mod_Teste, 1
instance = comp, \MyLCD|WideOr0~0 , MyLCD|WideOr0~0, Mod_Teste, 1
instance = comp, \MyLCD|WideOr0~1 , MyLCD|WideOr0~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_RS , MyLCD|mLCD_RS, Mod_Teste, 1
instance = comp, \LCD_DATA[0]~I , LCD_DATA[0], Mod_Teste, 1
instance = comp, \LCD_DATA[1]~I , LCD_DATA[1], Mod_Teste, 1
instance = comp, \LCD_DATA[2]~I , LCD_DATA[2], Mod_Teste, 1
instance = comp, \LCD_DATA[3]~I , LCD_DATA[3], Mod_Teste, 1
instance = comp, \LCD_DATA[4]~I , LCD_DATA[4], Mod_Teste, 1
instance = comp, \LCD_DATA[5]~I , LCD_DATA[5], Mod_Teste, 1
instance = comp, \LCD_DATA[6]~I , LCD_DATA[6], Mod_Teste, 1
instance = comp, \LCD_DATA[7]~I , LCD_DATA[7], Mod_Teste, 1
instance = comp, \GPIO_0[0]~I , GPIO_0[0], Mod_Teste, 1
instance = comp, \GPIO_0[1]~I , GPIO_0[1], Mod_Teste, 1
instance = comp, \GPIO_0[2]~I , GPIO_0[2], Mod_Teste, 1
instance = comp, \GPIO_0[3]~I , GPIO_0[3], Mod_Teste, 1
instance = comp, \GPIO_0[4]~I , GPIO_0[4], Mod_Teste, 1
instance = comp, \GPIO_0[5]~I , GPIO_0[5], Mod_Teste, 1
instance = comp, \GPIO_0[6]~I , GPIO_0[6], Mod_Teste, 1
instance = comp, \GPIO_0[7]~I , GPIO_0[7], Mod_Teste, 1
instance = comp, \GPIO_0[8]~I , GPIO_0[8], Mod_Teste, 1
instance = comp, \GPIO_0[9]~I , GPIO_0[9], Mod_Teste, 1
instance = comp, \GPIO_0[10]~I , GPIO_0[10], Mod_Teste, 1
instance = comp, \GPIO_0[11]~I , GPIO_0[11], Mod_Teste, 1
instance = comp, \GPIO_0[12]~I , GPIO_0[12], Mod_Teste, 1
instance = comp, \GPIO_0[13]~I , GPIO_0[13], Mod_Teste, 1
instance = comp, \GPIO_0[14]~I , GPIO_0[14], Mod_Teste, 1
instance = comp, \GPIO_0[15]~I , GPIO_0[15], Mod_Teste, 1
instance = comp, \GPIO_0[16]~I , GPIO_0[16], Mod_Teste, 1
instance = comp, \GPIO_0[17]~I , GPIO_0[17], Mod_Teste, 1
instance = comp, \GPIO_0[18]~I , GPIO_0[18], Mod_Teste, 1
instance = comp, \GPIO_0[19]~I , GPIO_0[19], Mod_Teste, 1
instance = comp, \GPIO_0[20]~I , GPIO_0[20], Mod_Teste, 1
instance = comp, \GPIO_0[21]~I , GPIO_0[21], Mod_Teste, 1
instance = comp, \GPIO_0[22]~I , GPIO_0[22], Mod_Teste, 1
instance = comp, \GPIO_0[23]~I , GPIO_0[23], Mod_Teste, 1
instance = comp, \GPIO_0[24]~I , GPIO_0[24], Mod_Teste, 1
instance = comp, \GPIO_0[25]~I , GPIO_0[25], Mod_Teste, 1
instance = comp, \GPIO_0[26]~I , GPIO_0[26], Mod_Teste, 1
instance = comp, \GPIO_0[27]~I , GPIO_0[27], Mod_Teste, 1
instance = comp, \GPIO_0[28]~I , GPIO_0[28], Mod_Teste, 1
instance = comp, \GPIO_0[29]~I , GPIO_0[29], Mod_Teste, 1
instance = comp, \GPIO_0[30]~I , GPIO_0[30], Mod_Teste, 1
instance = comp, \GPIO_0[31]~I , GPIO_0[31], Mod_Teste, 1
instance = comp, \GPIO_0[32]~I , GPIO_0[32], Mod_Teste, 1
instance = comp, \GPIO_0[33]~I , GPIO_0[33], Mod_Teste, 1
instance = comp, \GPIO_0[34]~I , GPIO_0[34], Mod_Teste, 1
instance = comp, \GPIO_0[35]~I , GPIO_0[35], Mod_Teste, 1
instance = comp, \GPIO_1[0]~I , GPIO_1[0], Mod_Teste, 1
instance = comp, \GPIO_1[1]~I , GPIO_1[1], Mod_Teste, 1
instance = comp, \GPIO_1[2]~I , GPIO_1[2], Mod_Teste, 1
instance = comp, \GPIO_1[3]~I , GPIO_1[3], Mod_Teste, 1
instance = comp, \GPIO_1[4]~I , GPIO_1[4], Mod_Teste, 1
instance = comp, \GPIO_1[5]~I , GPIO_1[5], Mod_Teste, 1
instance = comp, \GPIO_1[6]~I , GPIO_1[6], Mod_Teste, 1
instance = comp, \GPIO_1[7]~I , GPIO_1[7], Mod_Teste, 1
instance = comp, \GPIO_1[8]~I , GPIO_1[8], Mod_Teste, 1
instance = comp, \GPIO_1[9]~I , GPIO_1[9], Mod_Teste, 1
instance = comp, \GPIO_1[10]~I , GPIO_1[10], Mod_Teste, 1
instance = comp, \GPIO_1[11]~I , GPIO_1[11], Mod_Teste, 1
instance = comp, \GPIO_1[12]~I , GPIO_1[12], Mod_Teste, 1
instance = comp, \GPIO_1[13]~I , GPIO_1[13], Mod_Teste, 1
instance = comp, \GPIO_1[14]~I , GPIO_1[14], Mod_Teste, 1
instance = comp, \GPIO_1[15]~I , GPIO_1[15], Mod_Teste, 1
instance = comp, \GPIO_1[16]~I , GPIO_1[16], Mod_Teste, 1
instance = comp, \GPIO_1[17]~I , GPIO_1[17], Mod_Teste, 1
instance = comp, \GPIO_1[18]~I , GPIO_1[18], Mod_Teste, 1
instance = comp, \GPIO_1[19]~I , GPIO_1[19], Mod_Teste, 1
instance = comp, \GPIO_1[20]~I , GPIO_1[20], Mod_Teste, 1
instance = comp, \GPIO_1[21]~I , GPIO_1[21], Mod_Teste, 1
instance = comp, \GPIO_1[22]~I , GPIO_1[22], Mod_Teste, 1
instance = comp, \GPIO_1[23]~I , GPIO_1[23], Mod_Teste, 1
instance = comp, \GPIO_1[24]~I , GPIO_1[24], Mod_Teste, 1
instance = comp, \GPIO_1[25]~I , GPIO_1[25], Mod_Teste, 1
instance = comp, \GPIO_1[26]~I , GPIO_1[26], Mod_Teste, 1
instance = comp, \GPIO_1[27]~I , GPIO_1[27], Mod_Teste, 1
instance = comp, \GPIO_1[28]~I , GPIO_1[28], Mod_Teste, 1
instance = comp, \GPIO_1[29]~I , GPIO_1[29], Mod_Teste, 1
instance = comp, \GPIO_1[30]~I , GPIO_1[30], Mod_Teste, 1
instance = comp, \GPIO_1[31]~I , GPIO_1[31], Mod_Teste, 1
instance = comp, \GPIO_1[32]~I , GPIO_1[32], Mod_Teste, 1
instance = comp, \GPIO_1[33]~I , GPIO_1[33], Mod_Teste, 1
instance = comp, \GPIO_1[34]~I , GPIO_1[34], Mod_Teste, 1
instance = comp, \GPIO_1[35]~I , GPIO_1[35], Mod_Teste, 1
instance = comp, \CLOCK_27~I , CLOCK_27, Mod_Teste, 1
instance = comp, \KEY[2]~I , KEY[2], Mod_Teste, 1
instance = comp, \KEY[3]~I , KEY[3], Mod_Teste, 1
instance = comp, \SW[8]~I , SW[8], Mod_Teste, 1
instance = comp, \SW[9]~I , SW[9], Mod_Teste, 1
instance = comp, \SW[10]~I , SW[10], Mod_Teste, 1
instance = comp, \SW[11]~I , SW[11], Mod_Teste, 1
instance = comp, \SW[12]~I , SW[12], Mod_Teste, 1
instance = comp, \SW[13]~I , SW[13], Mod_Teste, 1
instance = comp, \SW[14]~I , SW[14], Mod_Teste, 1
instance = comp, \SW[15]~I , SW[15], Mod_Teste, 1
instance = comp, \SW[16]~I , SW[16], Mod_Teste, 1
instance = comp, \SW[17]~I , SW[17], Mod_Teste, 1
instance = comp, \HEX0[6]~I , HEX0[6], Mod_Teste, 1
instance = comp, \HEX0[5]~I , HEX0[5], Mod_Teste, 1
instance = comp, \HEX0[4]~I , HEX0[4], Mod_Teste, 1
instance = comp, \HEX0[3]~I , HEX0[3], Mod_Teste, 1
instance = comp, \HEX0[2]~I , HEX0[2], Mod_Teste, 1
instance = comp, \HEX0[1]~I , HEX0[1], Mod_Teste, 1
instance = comp, \HEX0[0]~I , HEX0[0], Mod_Teste, 1
instance = comp, \HEX1[6]~I , HEX1[6], Mod_Teste, 1
instance = comp, \HEX1[5]~I , HEX1[5], Mod_Teste, 1
instance = comp, \HEX1[4]~I , HEX1[4], Mod_Teste, 1
instance = comp, \HEX1[3]~I , HEX1[3], Mod_Teste, 1
instance = comp, \HEX1[2]~I , HEX1[2], Mod_Teste, 1
instance = comp, \HEX1[1]~I , HEX1[1], Mod_Teste, 1
instance = comp, \HEX1[0]~I , HEX1[0], Mod_Teste, 1
instance = comp, \HEX2[6]~I , HEX2[6], Mod_Teste, 1
instance = comp, \HEX2[5]~I , HEX2[5], Mod_Teste, 1
instance = comp, \HEX2[4]~I , HEX2[4], Mod_Teste, 1
instance = comp, \HEX2[3]~I , HEX2[3], Mod_Teste, 1
instance = comp, \HEX2[2]~I , HEX2[2], Mod_Teste, 1
instance = comp, \HEX2[1]~I , HEX2[1], Mod_Teste, 1
instance = comp, \HEX2[0]~I , HEX2[0], Mod_Teste, 1
instance = comp, \HEX3[6]~I , HEX3[6], Mod_Teste, 1
instance = comp, \HEX3[5]~I , HEX3[5], Mod_Teste, 1
instance = comp, \HEX3[4]~I , HEX3[4], Mod_Teste, 1
instance = comp, \HEX3[3]~I , HEX3[3], Mod_Teste, 1
instance = comp, \HEX3[2]~I , HEX3[2], Mod_Teste, 1
instance = comp, \HEX3[1]~I , HEX3[1], Mod_Teste, 1
instance = comp, \HEX3[0]~I , HEX3[0], Mod_Teste, 1
instance = comp, \HEX4[6]~I , HEX4[6], Mod_Teste, 1
instance = comp, \HEX4[5]~I , HEX4[5], Mod_Teste, 1
instance = comp, \HEX4[4]~I , HEX4[4], Mod_Teste, 1
instance = comp, \HEX4[3]~I , HEX4[3], Mod_Teste, 1
instance = comp, \HEX4[2]~I , HEX4[2], Mod_Teste, 1
instance = comp, \HEX4[1]~I , HEX4[1], Mod_Teste, 1
instance = comp, \HEX4[0]~I , HEX4[0], Mod_Teste, 1
instance = comp, \HEX5[6]~I , HEX5[6], Mod_Teste, 1
instance = comp, \HEX5[5]~I , HEX5[5], Mod_Teste, 1
instance = comp, \HEX5[4]~I , HEX5[4], Mod_Teste, 1
instance = comp, \HEX5[3]~I , HEX5[3], Mod_Teste, 1
instance = comp, \HEX5[2]~I , HEX5[2], Mod_Teste, 1
instance = comp, \HEX5[1]~I , HEX5[1], Mod_Teste, 1
instance = comp, \HEX5[0]~I , HEX5[0], Mod_Teste, 1
instance = comp, \HEX6[6]~I , HEX6[6], Mod_Teste, 1
instance = comp, \HEX6[5]~I , HEX6[5], Mod_Teste, 1
instance = comp, \HEX6[4]~I , HEX6[4], Mod_Teste, 1
instance = comp, \HEX6[3]~I , HEX6[3], Mod_Teste, 1
instance = comp, \HEX6[2]~I , HEX6[2], Mod_Teste, 1
instance = comp, \HEX6[1]~I , HEX6[1], Mod_Teste, 1
instance = comp, \HEX6[0]~I , HEX6[0], Mod_Teste, 1
instance = comp, \HEX7[6]~I , HEX7[6], Mod_Teste, 1
instance = comp, \HEX7[5]~I , HEX7[5], Mod_Teste, 1
instance = comp, \HEX7[4]~I , HEX7[4], Mod_Teste, 1
instance = comp, \HEX7[3]~I , HEX7[3], Mod_Teste, 1
instance = comp, \HEX7[2]~I , HEX7[2], Mod_Teste, 1
instance = comp, \HEX7[1]~I , HEX7[1], Mod_Teste, 1
instance = comp, \HEX7[0]~I , HEX7[0], Mod_Teste, 1
instance = comp, \LEDG[0]~I , LEDG[0], Mod_Teste, 1
instance = comp, \LEDG[1]~I , LEDG[1], Mod_Teste, 1
instance = comp, \LEDG[2]~I , LEDG[2], Mod_Teste, 1
instance = comp, \LEDG[3]~I , LEDG[3], Mod_Teste, 1
instance = comp, \LEDG[4]~I , LEDG[4], Mod_Teste, 1
instance = comp, \LEDG[5]~I , LEDG[5], Mod_Teste, 1
instance = comp, \LEDG[6]~I , LEDG[6], Mod_Teste, 1
instance = comp, \LEDG[7]~I , LEDG[7], Mod_Teste, 1
instance = comp, \LEDG[8]~I , LEDG[8], Mod_Teste, 1
instance = comp, \LEDR[0]~I , LEDR[0], Mod_Teste, 1
instance = comp, \LEDR[1]~I , LEDR[1], Mod_Teste, 1
instance = comp, \LEDR[2]~I , LEDR[2], Mod_Teste, 1
instance = comp, \LEDR[3]~I , LEDR[3], Mod_Teste, 1
instance = comp, \LEDR[4]~I , LEDR[4], Mod_Teste, 1
instance = comp, \LEDR[5]~I , LEDR[5], Mod_Teste, 1
instance = comp, \LEDR[6]~I , LEDR[6], Mod_Teste, 1
instance = comp, \LEDR[7]~I , LEDR[7], Mod_Teste, 1
instance = comp, \LEDR[8]~I , LEDR[8], Mod_Teste, 1
instance = comp, \LEDR[9]~I , LEDR[9], Mod_Teste, 1
instance = comp, \LEDR[10]~I , LEDR[10], Mod_Teste, 1
instance = comp, \LEDR[11]~I , LEDR[11], Mod_Teste, 1
instance = comp, \LEDR[12]~I , LEDR[12], Mod_Teste, 1
instance = comp, \LEDR[13]~I , LEDR[13], Mod_Teste, 1
instance = comp, \LEDR[14]~I , LEDR[14], Mod_Teste, 1
instance = comp, \LEDR[15]~I , LEDR[15], Mod_Teste, 1
instance = comp, \LEDR[16]~I , LEDR[16], Mod_Teste, 1
instance = comp, \LEDR[17]~I , LEDR[17], Mod_Teste, 1
instance = comp, \UART_TXD~I , UART_TXD, Mod_Teste, 1
instance = comp, \UART_RXD~I , UART_RXD, Mod_Teste, 1
instance = comp, \LCD_ON~I , LCD_ON, Mod_Teste, 1
instance = comp, \LCD_BLON~I , LCD_BLON, Mod_Teste, 1
instance = comp, \LCD_RW~I , LCD_RW, Mod_Teste, 1
instance = comp, \LCD_EN~I , LCD_EN, Mod_Teste, 1
instance = comp, \LCD_RS~I , LCD_RS, Mod_Teste, 1
