//Revision 7
config Signal_Generator_tb;
design IMP_AN_SIGNAL_GEN.Signal_Generator_tb:schematic;
liblist IMP_AN_SIGNAL_GEN;

viewlist spectre, schematic, functional, symbol;
stoplist spectre, symbol;


cell IMP_DAC.RDAC32 binding :verilogams;

cell IMP_DIG_SIGGEN.stimulus_block binding :verilogams;


endconfig
