{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,DTLB_STORE_MISSES.WALK_ACTIVE,DTLB_LOAD_MISSES.WALK_ACTIVE,DSB2MITE_SWITCHES.PENALTY_CYCLES,DECODE.LCP,BR_INST_RETIRED.NEAR_CALL,BR_INST_RETIRED.ALL_BRANCHES,ASSISTS.ANY,ARITH.DIV_ACTIVE}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,IDQ.DSB_CYCLES_OK,IDQ.DSB_CYCLES_ANY,ICACHE_TAG.STALLS,ICACHE_DATA.STALLS,CYCLE_ACTIVITY.CYCLES_MEM_ANY,CPU_CLK_UNHALTED.C02,BR_MISP_RETIRED.ALL_BRANCHES,BR_INST_RETIRED.NEAR_TAKEN}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,L1D_PEND_MISS.FB_FULL,IDQ.MS_CYCLES_ANY,IDQ.MITE_CYCLES_OK,IDQ.MITE_CYCLES_ANY,EXE_ACTIVITY.2_3_PORTS_UTIL,EXE_ACTIVITY.1_PORTS_UTIL,EXE.AMX_BUSY,CYCLE_ACTIVITY.STALLS_TOTAL}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEMORY_ACTIVITY.CYCLES_L1D_MISS,LD_BLOCKS.STORE_FORWARD,L1D_PEND_MISS.PENDING,L1D_PEND_MISS.L2_STALLS,EXE_ACTIVITY.EXE_BOUND_0_PORTS,EXE_ACTIVITY.BOUND_ON_STORES,EXE_ACTIVITY.BOUND_ON_LOADS,EXE_ACTIVITY.2_PORTS_UTIL}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEM_INST_RETIRED.ALL_LOADS,MEMORY_ACTIVITY.STALLS_L3_MISS,MEMORY_ACTIVITY.STALLS_L2_MISS,MEMORY_ACTIVITY.STALLS_L1D_MISS,INT_MISC.CLEAR_RESTEER_CYCLES,INT_MISC.CLEARS_COUNT,INST_RETIRED.REP_ITERATION,INST_RETIRED.NOP}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEM_INST_RETIRED.SPLIT_STORES,MEM_INST_RETIRED.SPLIT_LOADS,MEM_INST_RETIRED.LOCK_LOADS,MEM_INST_RETIRED.ALL_STORES,MACHINE_CLEARS.MEMORY_ORDERING,MACHINE_CLEARS.COUNT,INT_MISC.UOP_DROPPING,INT_MISC.UNKNOWN_BRANCH_CYCLES}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD,MEM_LOAD_COMPLETED.L1_MISS_ANY,MEM_INST_RETIRED.STLB_HIT_STORES,MEM_INST_RETIRED.STLB_HIT_LOADS,UOPS_ISSUED.ANY,UOPS_EXECUTED.CYCLES_GE_3,RS.EMPTY_RESOURCE,RESOURCE_STALLS.SCOREBOARD}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEM_LOAD_RETIRED.FB_HIT,MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM,MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD,MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS,UOPS_RETIRED.SLOTS,UOPS_RETIRED.MS:c1:e1,UOPS_RETIRED.MS:c1,UOPS_RETIRED.MS}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM,MEM_STORE_RETIRED.L2_HIT,MEM_LOAD_RETIRED.L3_HIT,MEM_LOAD_RETIRED.L1_MISS}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO,OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD,OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM,OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,XQ.FULL_CYCLES,OFFCORE_REQUESTS_OUTSTANDING.DATA_RD:c4,OCR.STREAMING_WR.ANY_RESPONSE}