;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -318, -102
	SLT -7, <-120
	SUB @10, 0
	SUB @16, 0
	SUB 600, 390
	SLT 427, <69
	SPL 0, <40
	ADD -108, @-100
	ADD -108, @-100
	MOV -1, <-20
	SPL 0, <40
	SPL 0, <40
	SUB @121, 106
	SUB 30, 9
	DJN -7, @-120
	SUB @127, 106
	ADD 0, @20
	JMZ 300, 90
	ADD 270, 60
	SUB <0, 70
	SUB 0, @20
	DJN @30, 9
	SLT 224, <9
	SUB @10, 0
	SUB @10, 0
	SUB @10, 0
	MOV -7, <-20
	SUB @10, 0
	SUB #-0, 80
	ADD <0, 70
	ADD <0, 70
	SPL @81, <1
	SUB 100, <40
	DAT #0, #-700
	DJN -1, @-20
	SUB @10, 0
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-20
	DJN -1, @-20
	SLT -7, <-120
	MOV -1, <-20
	MOV -4, <-20
	ADD -100, 9
	CMP -318, -102
	MOV -4, <-20
	MOV -4, <-20
	DJN -1, @-20
