{"vcs1":{"timestamp_begin":1732419431.641933509, "rt":1.91, "ut":0.45, "st":0.27}}
{"vcselab":{"timestamp_begin":1732419433.626233981, "rt":1.07, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1732419434.775093334, "rt":0.40, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732419431.041969753}
{"VCS_COMP_START_TIME": 1732419431.041969753}
{"VCS_COMP_END_TIME": 1732419436.703980997}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223372}}
