#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* BLE_bless_isr */
#define BLE_bless_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BLE_bless_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BLE_bless_isr__INTC_MASK 0x1000u
#define BLE_bless_isr__INTC_NUMBER 12u
#define BLE_bless_isr__INTC_PRIOR_MASK 0xC0u
#define BLE_bless_isr__INTC_PRIOR_NUM 2u
#define BLE_bless_isr__INTC_PRIOR_REG CYREG_CM0_IPR3
#define BLE_bless_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define BLE_bless_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* BLE_cy_m0s8_ble */
#define BLE_cy_m0s8_ble__ADC_BUMP1 CYREG_BLE_BLERD_ADC_BUMP1
#define BLE_cy_m0s8_ble__ADC_BUMP2 CYREG_BLE_BLERD_ADC_BUMP2
#define BLE_cy_m0s8_ble__ADV_CH_TX_POWER CYREG_BLE_BLELL_ADV_CH_TX_POWER
#define BLE_cy_m0s8_ble__ADV_CONFIG CYREG_BLE_BLELL_ADV_CONFIG
#define BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
#define BLE_cy_m0s8_ble__ADV_INTR CYREG_BLE_BLELL_ADV_INTR
#define BLE_cy_m0s8_ble__ADV_NEXT_INSTANT CYREG_BLE_BLELL_ADV_NEXT_INSTANT
#define BLE_cy_m0s8_ble__ADV_PARAMS CYREG_BLE_BLELL_ADV_PARAMS
#define BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
#define BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
#define BLE_cy_m0s8_ble__AGC CYREG_BLE_BLERD_AGC
#define BLE_cy_m0s8_ble__BALUN CYREG_BLE_BLERD_BALUN
#define BLE_cy_m0s8_ble__BB_BUMP1 CYREG_BLE_BLERD_BB_BUMP1
#define BLE_cy_m0s8_ble__BB_BUMP2 CYREG_BLE_BLERD_BB_BUMP2
#define BLE_cy_m0s8_ble__BB_XO CYREG_BLE_BLERD_BB_XO
#define BLE_cy_m0s8_ble__BB_XO_CAPTRIM CYREG_BLE_BLERD_BB_XO_CAPTRIM
#define BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
#define BLE_cy_m0s8_ble__CE_LENGTH CYREG_BLE_BLELL_CE_LENGTH
#define BLE_cy_m0s8_ble__CFG_1_FCAL CYREG_BLE_BLERD_CFG_1_FCAL
#define BLE_cy_m0s8_ble__CFG_2_FCAL CYREG_BLE_BLERD_CFG_2_FCAL
#define BLE_cy_m0s8_ble__CFG_3_FCAL CYREG_BLE_BLERD_CFG_3_FCAL
#define BLE_cy_m0s8_ble__CFG_4_FCAL CYREG_BLE_BLERD_CFG_4_FCAL
#define BLE_cy_m0s8_ble__CFG_5_FCAL CYREG_BLE_BLERD_CFG_5_FCAL
#define BLE_cy_m0s8_ble__CFG_6_FCAL CYREG_BLE_BLERD_CFG_6_FCAL
#define BLE_cy_m0s8_ble__CFG1 CYREG_BLE_BLERD_CFG1
#define BLE_cy_m0s8_ble__CFG2 CYREG_BLE_BLERD_CFG2
#define BLE_cy_m0s8_ble__CFGCTRL CYREG_BLE_BLERD_CFGCTRL
#define BLE_cy_m0s8_ble__CLOCK_CONFIG CYREG_BLE_BLELL_CLOCK_CONFIG
#define BLE_cy_m0s8_ble__COMMAND_REGISTER CYREG_BLE_BLELL_COMMAND_REGISTER
#define BLE_cy_m0s8_ble__CONN_CE_COUNTER CYREG_BLE_BLELL_CONN_CE_COUNTER
#define BLE_cy_m0s8_ble__CONN_CE_INSTANT CYREG_BLE_BLELL_CONN_CE_INSTANT
#define BLE_cy_m0s8_ble__CONN_CH_TX_POWER CYREG_BLE_BLELL_CONN_CH_TX_POWER
#define BLE_cy_m0s8_ble__CONN_CONFIG CYREG_BLE_BLELL_CONN_CONFIG
#define BLE_cy_m0s8_ble__CONN_INDEX CYREG_BLE_BLELL_CONN_INDEX
#define BLE_cy_m0s8_ble__CONN_INTERVAL CYREG_BLE_BLELL_CONN_INTERVAL
#define BLE_cy_m0s8_ble__CONN_INTR CYREG_BLE_BLELL_CONN_INTR
#define BLE_cy_m0s8_ble__CONN_INTR_MASK CYREG_BLE_BLELL_CONN_INTR_MASK
#define BLE_cy_m0s8_ble__CONN_PARAM1 CYREG_BLE_BLELL_CONN_PARAM1
#define BLE_cy_m0s8_ble__CONN_PARAM2 CYREG_BLE_BLELL_CONN_PARAM2
#define BLE_cy_m0s8_ble__CONN_REQ_WORD0 CYREG_BLE_BLELL_CONN_REQ_WORD0
#define BLE_cy_m0s8_ble__CONN_REQ_WORD1 CYREG_BLE_BLELL_CONN_REQ_WORD1
#define BLE_cy_m0s8_ble__CONN_REQ_WORD10 CYREG_BLE_BLELL_CONN_REQ_WORD10
#define BLE_cy_m0s8_ble__CONN_REQ_WORD11 CYREG_BLE_BLELL_CONN_REQ_WORD11
#define BLE_cy_m0s8_ble__CONN_REQ_WORD2 CYREG_BLE_BLELL_CONN_REQ_WORD2
#define BLE_cy_m0s8_ble__CONN_REQ_WORD3 CYREG_BLE_BLELL_CONN_REQ_WORD3
#define BLE_cy_m0s8_ble__CONN_REQ_WORD4 CYREG_BLE_BLELL_CONN_REQ_WORD4
#define BLE_cy_m0s8_ble__CONN_REQ_WORD5 CYREG_BLE_BLELL_CONN_REQ_WORD5
#define BLE_cy_m0s8_ble__CONN_REQ_WORD6 CYREG_BLE_BLELL_CONN_REQ_WORD6
#define BLE_cy_m0s8_ble__CONN_REQ_WORD7 CYREG_BLE_BLELL_CONN_REQ_WORD7
#define BLE_cy_m0s8_ble__CONN_REQ_WORD8 CYREG_BLE_BLELL_CONN_REQ_WORD8
#define BLE_cy_m0s8_ble__CONN_REQ_WORD9 CYREG_BLE_BLELL_CONN_REQ_WORD9
#define BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
#define BLE_cy_m0s8_ble__CONN_STATUS CYREG_BLE_BLELL_CONN_STATUS
#define BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
#define BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
#define BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
#define BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
#define BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
#define BLE_cy_m0s8_ble__CTR1 CYREG_BLE_BLERD_CTR1
#define BLE_cy_m0s8_ble__DATA_CHANNELS_H0 CYREG_BLE_BLELL_DATA_CHANNELS_H0
#define BLE_cy_m0s8_ble__DATA_CHANNELS_H1 CYREG_BLE_BLELL_DATA_CHANNELS_H1
#define BLE_cy_m0s8_ble__DATA_CHANNELS_L0 CYREG_BLE_BLELL_DATA_CHANNELS_L0
#define BLE_cy_m0s8_ble__DATA_CHANNELS_L1 CYREG_BLE_BLELL_DATA_CHANNELS_L1
#define BLE_cy_m0s8_ble__DATA_CHANNELS_M0 CYREG_BLE_BLELL_DATA_CHANNELS_M0
#define BLE_cy_m0s8_ble__DATA_CHANNELS_M1 CYREG_BLE_BLELL_DATA_CHANNELS_M1
#define BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
#define BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
#define BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
#define BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
#define BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
#define BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
#define BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
#define BLE_cy_m0s8_ble__DATA0 CYREG_BLE_BLELL_DATA0
#define BLE_cy_m0s8_ble__DATA1 CYREG_BLE_BLELL_DATA1
#define BLE_cy_m0s8_ble__DATA10 CYREG_BLE_BLELL_DATA10
#define BLE_cy_m0s8_ble__DATA11 CYREG_BLE_BLELL_DATA11
#define BLE_cy_m0s8_ble__DATA12 CYREG_BLE_BLELL_DATA12
#define BLE_cy_m0s8_ble__DATA13 CYREG_BLE_BLELL_DATA13
#define BLE_cy_m0s8_ble__DATA2 CYREG_BLE_BLELL_DATA2
#define BLE_cy_m0s8_ble__DATA3 CYREG_BLE_BLELL_DATA3
#define BLE_cy_m0s8_ble__DATA4 CYREG_BLE_BLELL_DATA4
#define BLE_cy_m0s8_ble__DATA5 CYREG_BLE_BLELL_DATA5
#define BLE_cy_m0s8_ble__DATA6 CYREG_BLE_BLELL_DATA6
#define BLE_cy_m0s8_ble__DATA7 CYREG_BLE_BLELL_DATA7
#define BLE_cy_m0s8_ble__DATA8 CYREG_BLE_BLELL_DATA8
#define BLE_cy_m0s8_ble__DATA9 CYREG_BLE_BLELL_DATA9
#define BLE_cy_m0s8_ble__DBG_1 CYREG_BLE_BLERD_DBG_1
#define BLE_cy_m0s8_ble__DBG_2 CYREG_BLE_BLERD_DBG_2
#define BLE_cy_m0s8_ble__DBG_3 CYREG_BLE_BLERD_DBG_3
#define BLE_cy_m0s8_ble__DBG_BB CYREG_BLE_BLERD_DBG_BB
#define BLE_cy_m0s8_ble__DBUS CYREG_BLE_BLERD_DBUS
#define BLE_cy_m0s8_ble__DC CYREG_BLE_BLERD_DC
#define BLE_cy_m0s8_ble__DCCAL CYREG_BLE_BLERD_DCCAL
#define BLE_cy_m0s8_ble__DEV_PUB_ADDR_H CYREG_BLE_BLELL_DEV_PUB_ADDR_H
#define BLE_cy_m0s8_ble__DEV_PUB_ADDR_L CYREG_BLE_BLELL_DEV_PUB_ADDR_L
#define BLE_cy_m0s8_ble__DEV_PUB_ADDR_M CYREG_BLE_BLELL_DEV_PUB_ADDR_M
#define BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
#define BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
#define BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
#define BLE_cy_m0s8_ble__DIAG1 CYREG_BLE_BLERD_DIAG1
#define BLE_cy_m0s8_ble__DPLL_CONFIG CYREG_BLE_BLELL_DPLL_CONFIG
#define BLE_cy_m0s8_ble__DSM1 CYREG_BLE_BLERD_DSM1
#define BLE_cy_m0s8_ble__DSM2 CYREG_BLE_BLERD_DSM2
#define BLE_cy_m0s8_ble__DSM3 CYREG_BLE_BLERD_DSM3
#define BLE_cy_m0s8_ble__DSM4 CYREG_BLE_BLERD_DSM4
#define BLE_cy_m0s8_ble__DSM5 CYREG_BLE_BLERD_DSM5
#define BLE_cy_m0s8_ble__DSM6 CYREG_BLE_BLERD_DSM6
#define BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
#define BLE_cy_m0s8_ble__ENC_CONFIG CYREG_BLE_BLELL_ENC_CONFIG
#define BLE_cy_m0s8_ble__ENC_INTR CYREG_BLE_BLELL_ENC_INTR
#define BLE_cy_m0s8_ble__ENC_INTR_EN CYREG_BLE_BLELL_ENC_INTR_EN
#define BLE_cy_m0s8_ble__ENC_KEY0 CYREG_BLE_BLELL_ENC_KEY0
#define BLE_cy_m0s8_ble__ENC_KEY1 CYREG_BLE_BLELL_ENC_KEY1
#define BLE_cy_m0s8_ble__ENC_KEY2 CYREG_BLE_BLELL_ENC_KEY2
#define BLE_cy_m0s8_ble__ENC_KEY3 CYREG_BLE_BLELL_ENC_KEY3
#define BLE_cy_m0s8_ble__ENC_KEY4 CYREG_BLE_BLELL_ENC_KEY4
#define BLE_cy_m0s8_ble__ENC_KEY5 CYREG_BLE_BLELL_ENC_KEY5
#define BLE_cy_m0s8_ble__ENC_KEY6 CYREG_BLE_BLELL_ENC_KEY6
#define BLE_cy_m0s8_ble__ENC_KEY7 CYREG_BLE_BLELL_ENC_KEY7
#define BLE_cy_m0s8_ble__ENC_PARAMS CYREG_BLE_BLELL_ENC_PARAMS
#define BLE_cy_m0s8_ble__EVENT_ENABLE CYREG_BLE_BLELL_EVENT_ENABLE
#define BLE_cy_m0s8_ble__EVENT_INTR CYREG_BLE_BLELL_EVENT_INTR
#define BLE_cy_m0s8_ble__FCAL_TEST CYREG_BLE_BLERD_FCAL_TEST
#define BLE_cy_m0s8_ble__FPD_TEST CYREG_BLE_BLERD_FPD_TEST
#define BLE_cy_m0s8_ble__FSM CYREG_BLE_BLERD_FSM
#define BLE_cy_m0s8_ble__IM CYREG_BLE_BLERD_IM
#define BLE_cy_m0s8_ble__INIT_CONFIG CYREG_BLE_BLELL_INIT_CONFIG
#define BLE_cy_m0s8_ble__INIT_INTERVAL CYREG_BLE_BLELL_INIT_INTERVAL
#define BLE_cy_m0s8_ble__INIT_INTR CYREG_BLE_BLELL_INIT_INTR
#define BLE_cy_m0s8_ble__INIT_NEXT_INSTANT CYREG_BLE_BLELL_INIT_NEXT_INSTANT
#define BLE_cy_m0s8_ble__INIT_PARAM CYREG_BLE_BLELL_INIT_PARAM
#define BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
#define BLE_cy_m0s8_ble__INIT_WINDOW CYREG_BLE_BLELL_INIT_WINDOW
#define BLE_cy_m0s8_ble__IQMIS CYREG_BLE_BLERD_IQMIS
#define BLE_cy_m0s8_ble__IV_MASTER0 CYREG_BLE_BLELL_IV_MASTER0
#define BLE_cy_m0s8_ble__IV_MASTER1 CYREG_BLE_BLELL_IV_MASTER1
#define BLE_cy_m0s8_ble__IV_SLAVE0 CYREG_BLE_BLELL_IV_SLAVE0
#define BLE_cy_m0s8_ble__IV_SLAVE1 CYREG_BLE_BLELL_IV_SLAVE1
#define BLE_cy_m0s8_ble__KVCAL CYREG_BLE_BLERD_KVCAL
#define BLE_cy_m0s8_ble__LDO CYREG_BLE_BLERD_LDO
#define BLE_cy_m0s8_ble__LDO_BYPASS CYREG_BLE_BLERD_LDO_BYPASS
#define BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
#define BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
#define BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
#define BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
#define BLE_cy_m0s8_ble__LE_RF_TEST_MODE CYREG_BLE_BLELL_LE_RF_TEST_MODE
#define BLE_cy_m0s8_ble__LL_CLK_EN CYREG_BLE_BLESS_LL_CLK_EN
#define BLE_cy_m0s8_ble__LL_DSM_CTRL CYREG_BLE_BLESS_LL_DSM_CTRL
#define BLE_cy_m0s8_ble__LL_DSM_INTR_STAT CYREG_BLE_BLESS_LL_DSM_INTR_STAT
#define BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
#define BLE_cy_m0s8_ble__MIC_IN0 CYREG_BLE_BLELL_MIC_IN0
#define BLE_cy_m0s8_ble__MIC_IN1 CYREG_BLE_BLELL_MIC_IN1
#define BLE_cy_m0s8_ble__MIC_OUT0 CYREG_BLE_BLELL_MIC_OUT0
#define BLE_cy_m0s8_ble__MIC_OUT1 CYREG_BLE_BLELL_MIC_OUT1
#define BLE_cy_m0s8_ble__MODEM CYREG_BLE_BLERD_MODEM
#define BLE_cy_m0s8_ble__MONI CYREG_BLE_BLERD_MONI
#define BLE_cy_m0s8_ble__NEXT_CE_INSTANT CYREG_BLE_BLELL_NEXT_CE_INSTANT
#define BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
#define BLE_cy_m0s8_ble__NEXT_SUP_TO CYREG_BLE_BLELL_NEXT_SUP_TO
#define BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
#define BLE_cy_m0s8_ble__PACKET_COUNTER0 CYREG_BLE_BLELL_PACKET_COUNTER0
#define BLE_cy_m0s8_ble__PACKET_COUNTER1 CYREG_BLE_BLELL_PACKET_COUNTER1
#define BLE_cy_m0s8_ble__PACKET_COUNTER2 CYREG_BLE_BLELL_PACKET_COUNTER2
#define BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
#define BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
#define BLE_cy_m0s8_ble__PDU_RESP_TIMER CYREG_BLE_BLELL_PDU_RESP_TIMER
#define BLE_cy_m0s8_ble__PEER_ADDR_H CYREG_BLE_BLELL_PEER_ADDR_H
#define BLE_cy_m0s8_ble__PEER_ADDR_L CYREG_BLE_BLELL_PEER_ADDR_L
#define BLE_cy_m0s8_ble__PEER_ADDR_M CYREG_BLE_BLELL_PEER_ADDR_M
#define BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
#define BLE_cy_m0s8_ble__RCCAL CYREG_BLE_BLERD_RCCAL
#define BLE_cy_m0s8_ble__READ_IQ_1 CYREG_BLE_BLERD_READ_IQ_1
#define BLE_cy_m0s8_ble__READ_IQ_2 CYREG_BLE_BLERD_READ_IQ_2
#define BLE_cy_m0s8_ble__READ_IQ_3 CYREG_BLE_BLERD_READ_IQ_3
#define BLE_cy_m0s8_ble__READ_IQ_4 CYREG_BLE_BLERD_READ_IQ_4
#define BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
#define BLE_cy_m0s8_ble__RF_CONFIG CYREG_BLE_BLESS_RF_CONFIG
#define BLE_cy_m0s8_ble__RMAP CYREG_BLE_BLERD_RMAP
#define BLE_cy_m0s8_ble__RSSI CYREG_BLE_BLERD_RSSI
#define BLE_cy_m0s8_ble__RX CYREG_BLE_BLERD_RX
#define BLE_cy_m0s8_ble__RX_BUMP1 CYREG_BLE_BLERD_RX_BUMP1
#define BLE_cy_m0s8_ble__RX_BUMP2 CYREG_BLE_BLERD_RX_BUMP2
#define BLE_cy_m0s8_ble__SCAN_CONFIG CYREG_BLE_BLELL_SCAN_CONFIG
#define BLE_cy_m0s8_ble__SCAN_INTERVAL CYREG_BLE_BLELL_SCAN_INTERVAL
#define BLE_cy_m0s8_ble__SCAN_INTR CYREG_BLE_BLELL_SCAN_INTR
#define BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
#define BLE_cy_m0s8_ble__SCAN_PARAM CYREG_BLE_BLELL_SCAN_PARAM
#define BLE_cy_m0s8_ble__SCAN_WINDOW CYREG_BLE_BLELL_SCAN_WINDOW
#define BLE_cy_m0s8_ble__SL_CONN_INTERVAL CYREG_BLE_BLELL_SL_CONN_INTERVAL
#define BLE_cy_m0s8_ble__SLAVE_LATENCY CYREG_BLE_BLELL_SLAVE_LATENCY
#define BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
#define BLE_cy_m0s8_ble__SLV_WIN_ADJ CYREG_BLE_BLELL_SLV_WIN_ADJ
#define BLE_cy_m0s8_ble__SUP_TIMEOUT CYREG_BLE_BLELL_SUP_TIMEOUT
#define BLE_cy_m0s8_ble__SY CYREG_BLE_BLERD_SY
#define BLE_cy_m0s8_ble__SY_BUMP1 CYREG_BLE_BLERD_SY_BUMP1
#define BLE_cy_m0s8_ble__SY_BUMP2 CYREG_BLE_BLERD_SY_BUMP2
#define BLE_cy_m0s8_ble__TEST CYREG_BLE_BLERD_TEST
#define BLE_cy_m0s8_ble__TEST2_SY CYREG_BLE_BLERD_TEST2_SY
#define BLE_cy_m0s8_ble__THRSHD1 CYREG_BLE_BLERD_THRSHD1
#define BLE_cy_m0s8_ble__THRSHD2 CYREG_BLE_BLERD_THRSHD2
#define BLE_cy_m0s8_ble__THRSHD3 CYREG_BLE_BLERD_THRSHD3
#define BLE_cy_m0s8_ble__THRSHD4 CYREG_BLE_BLERD_THRSHD4
#define BLE_cy_m0s8_ble__THRSHD5 CYREG_BLE_BLERD_THRSHD5
#define BLE_cy_m0s8_ble__TIM_COUNTER_L CYREG_BLE_BLELL_TIM_COUNTER_L
#define BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
#define BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
#define BLE_cy_m0s8_ble__TX CYREG_BLE_BLERD_TX
#define BLE_cy_m0s8_ble__TX_BUMP1 CYREG_BLE_BLERD_TX_BUMP1
#define BLE_cy_m0s8_ble__TX_BUMP2 CYREG_BLE_BLERD_TX_BUMP2
#define BLE_cy_m0s8_ble__TX_EN_EXT_DELAY CYREG_BLE_BLELL_TX_EN_EXT_DELAY
#define BLE_cy_m0s8_ble__TX_RX_ON_DELAY CYREG_BLE_BLELL_TX_RX_ON_DELAY
#define BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
#define BLE_cy_m0s8_ble__TXRX_HOP CYREG_BLE_BLELL_TXRX_HOP
#define BLE_cy_m0s8_ble__WAKEUP_CONFIG CYREG_BLE_BLELL_WAKEUP_CONFIG
#define BLE_cy_m0s8_ble__WAKEUP_CONTROL CYREG_BLE_BLELL_WAKEUP_CONTROL
#define BLE_cy_m0s8_ble__WCO_CONFIG CYREG_BLE_BLESS_WCO_CONFIG
#define BLE_cy_m0s8_ble__WCO_STATUS CYREG_BLE_BLESS_WCO_STATUS
#define BLE_cy_m0s8_ble__WCO_TRIM CYREG_BLE_BLESS_WCO_TRIM
#define BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
#define BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
#define BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
#define BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
#define BLE_cy_m0s8_ble__WL_ADDR_TYPE CYREG_BLE_BLELL_WL_ADDR_TYPE
#define BLE_cy_m0s8_ble__WL_ENABLE CYREG_BLE_BLELL_WL_ENABLE
#define BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* RED */
#define RED__0__DR CYREG_GPIO_PRT2_DR
#define RED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RED__0__HSIOM_MASK 0x0F000000u
#define RED__0__HSIOM_SHIFT 24u
#define RED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__0__INTR CYREG_GPIO_PRT2_INTR
#define RED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED__0__MASK 0x40u
#define RED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define RED__0__OUT_SEL_SHIFT 12u
#define RED__0__OUT_SEL_VAL 3u
#define RED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED__0__PC CYREG_GPIO_PRT2_PC
#define RED__0__PC2 CYREG_GPIO_PRT2_PC2
#define RED__0__PORT 2u
#define RED__0__PS CYREG_GPIO_PRT2_PS
#define RED__0__SHIFT 6
#define RED__DR CYREG_GPIO_PRT2_DR
#define RED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__INTR CYREG_GPIO_PRT2_INTR
#define RED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED__MASK 0x40u
#define RED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED__PC CYREG_GPIO_PRT2_PC
#define RED__PC2 CYREG_GPIO_PRT2_PC2
#define RED__PORT 2u
#define RED__PS CYREG_GPIO_PRT2_PS
#define RED__SHIFT 6

/* BLUE */
#define BLUE__0__DR CYREG_GPIO_PRT3_DR
#define BLUE__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BLUE__0__HSIOM_MASK 0xF0000000u
#define BLUE__0__HSIOM_SHIFT 28u
#define BLUE__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__0__INTR CYREG_GPIO_PRT3_INTR
#define BLUE__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE__0__MASK 0x80u
#define BLUE__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define BLUE__0__OUT_SEL_SHIFT 14u
#define BLUE__0__OUT_SEL_VAL 1u
#define BLUE__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE__0__PC CYREG_GPIO_PRT3_PC
#define BLUE__0__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE__0__PORT 3u
#define BLUE__0__PS CYREG_GPIO_PRT3_PS
#define BLUE__0__SHIFT 7
#define BLUE__DR CYREG_GPIO_PRT3_DR
#define BLUE__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__INTR CYREG_GPIO_PRT3_INTR
#define BLUE__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE__MASK 0x80u
#define BLUE__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE__PC CYREG_GPIO_PRT3_PC
#define BLUE__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE__PORT 3u
#define BLUE__PS CYREG_GPIO_PRT3_PS
#define BLUE__SHIFT 7

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA000 CYREG_SCB0_EZ_DATA000
#define UART_SCB__EZ_DATA001 CYREG_SCB0_EZ_DATA001
#define UART_SCB__EZ_DATA002 CYREG_SCB0_EZ_DATA002
#define UART_SCB__EZ_DATA003 CYREG_SCB0_EZ_DATA003
#define UART_SCB__EZ_DATA004 CYREG_SCB0_EZ_DATA004
#define UART_SCB__EZ_DATA005 CYREG_SCB0_EZ_DATA005
#define UART_SCB__EZ_DATA006 CYREG_SCB0_EZ_DATA006
#define UART_SCB__EZ_DATA007 CYREG_SCB0_EZ_DATA007
#define UART_SCB__EZ_DATA008 CYREG_SCB0_EZ_DATA008
#define UART_SCB__EZ_DATA009 CYREG_SCB0_EZ_DATA009
#define UART_SCB__EZ_DATA010 CYREG_SCB0_EZ_DATA010
#define UART_SCB__EZ_DATA011 CYREG_SCB0_EZ_DATA011
#define UART_SCB__EZ_DATA012 CYREG_SCB0_EZ_DATA012
#define UART_SCB__EZ_DATA013 CYREG_SCB0_EZ_DATA013
#define UART_SCB__EZ_DATA014 CYREG_SCB0_EZ_DATA014
#define UART_SCB__EZ_DATA015 CYREG_SCB0_EZ_DATA015
#define UART_SCB__EZ_DATA016 CYREG_SCB0_EZ_DATA016
#define UART_SCB__EZ_DATA017 CYREG_SCB0_EZ_DATA017
#define UART_SCB__EZ_DATA018 CYREG_SCB0_EZ_DATA018
#define UART_SCB__EZ_DATA019 CYREG_SCB0_EZ_DATA019
#define UART_SCB__EZ_DATA020 CYREG_SCB0_EZ_DATA020
#define UART_SCB__EZ_DATA021 CYREG_SCB0_EZ_DATA021
#define UART_SCB__EZ_DATA022 CYREG_SCB0_EZ_DATA022
#define UART_SCB__EZ_DATA023 CYREG_SCB0_EZ_DATA023
#define UART_SCB__EZ_DATA024 CYREG_SCB0_EZ_DATA024
#define UART_SCB__EZ_DATA025 CYREG_SCB0_EZ_DATA025
#define UART_SCB__EZ_DATA026 CYREG_SCB0_EZ_DATA026
#define UART_SCB__EZ_DATA027 CYREG_SCB0_EZ_DATA027
#define UART_SCB__EZ_DATA028 CYREG_SCB0_EZ_DATA028
#define UART_SCB__EZ_DATA029 CYREG_SCB0_EZ_DATA029
#define UART_SCB__EZ_DATA030 CYREG_SCB0_EZ_DATA030
#define UART_SCB__EZ_DATA031 CYREG_SCB0_EZ_DATA031
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL01
#define UART_SCBCLK__DIV_ID 0x00000043u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL03
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 10u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 5
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 5

/* GREEN */
#define GREEN__0__DR CYREG_GPIO_PRT3_DR
#define GREEN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GREEN__0__HSIOM_MASK 0x0F000000u
#define GREEN__0__HSIOM_SHIFT 24u
#define GREEN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__0__MASK 0x40u
#define GREEN__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GREEN__0__OUT_SEL_SHIFT 12u
#define GREEN__0__OUT_SEL_VAL 0u
#define GREEN__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__0__PC CYREG_GPIO_PRT3_PC
#define GREEN__0__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__0__PORT 3u
#define GREEN__0__PS CYREG_GPIO_PRT3_PS
#define GREEN__0__SHIFT 6
#define GREEN__DR CYREG_GPIO_PRT3_DR
#define GREEN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__MASK 0x40u
#define GREEN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__PC CYREG_GPIO_PRT3_PC
#define GREEN__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__PORT 3u
#define GREEN__PS CYREG_GPIO_PRT3_PS
#define GREEN__SHIFT 6

/* PRS_1 */
#define PRS_1_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define PRS_1_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define PRS_1_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define PRS_1_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define PRS_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PRS_1_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define PRS_1_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define PRS_1_sC8_PrISMdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define PRS_1_sC8_PrISMdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define PRS_1_sC8_PrISMdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define PRS_1_sC8_PrISMdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define PRS_1_sC8_PrISMdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define PRS_1_sC8_PrISMdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define PRS_1_sC8_PrISMdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define PRS_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PRS_1_sC8_PrISMdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define PRS_1_sC8_PrISMdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define PRS_1_sC8_PrISMdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define PRS_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PRS_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PRS_1_SyncCtl_ControlReg__0__MASK 0x01u
#define PRS_1_SyncCtl_ControlReg__0__POS 0
#define PRS_1_SyncCtl_ControlReg__1__MASK 0x02u
#define PRS_1_SyncCtl_ControlReg__1__POS 1
#define PRS_1_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PRS_1_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PRS_1_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define PRS_1_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PRS_1_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define PRS_1_SyncCtl_ControlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define PRS_1_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PRS_1_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define PRS_1_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PRS_1_SyncCtl_ControlReg__2__MASK 0x04u
#define PRS_1_SyncCtl_ControlReg__2__POS 2
#define PRS_1_SyncCtl_ControlReg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PRS_1_SyncCtl_ControlReg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define PRS_1_SyncCtl_ControlReg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define PRS_1_SyncCtl_ControlReg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define PRS_1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PRS_1_SyncCtl_ControlReg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define PRS_1_SyncCtl_ControlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PRS_1_SyncCtl_ControlReg__COUNT_REG CYREG_UDB_W8_CTL_00
#define PRS_1_SyncCtl_ControlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PRS_1_SyncCtl_ControlReg__MASK 0x07u
#define PRS_1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PRS_1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PRS_1_SyncCtl_ControlReg__PERIOD_REG CYREG_UDB_W8_MSK_00

/* PRS_2 */
#define PRS_2_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define PRS_2_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define PRS_2_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define PRS_2_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define PRS_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PRS_2_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define PRS_2_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define PRS_2_sC8_PrISMdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define PRS_2_sC8_PrISMdp_u0__A0_REG CYREG_UDB_W8_A0_01
#define PRS_2_sC8_PrISMdp_u0__A1_REG CYREG_UDB_W8_A1_01
#define PRS_2_sC8_PrISMdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define PRS_2_sC8_PrISMdp_u0__D0_REG CYREG_UDB_W8_D0_01
#define PRS_2_sC8_PrISMdp_u0__D1_REG CYREG_UDB_W8_D1_01
#define PRS_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PRS_2_sC8_PrISMdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define PRS_2_sC8_PrISMdp_u0__F0_REG CYREG_UDB_W8_F0_01
#define PRS_2_sC8_PrISMdp_u0__F1_REG CYREG_UDB_W8_F1_01
#define PRS_2_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PRS_2_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PRS_2_SyncCtl_ControlReg__0__MASK 0x01u
#define PRS_2_SyncCtl_ControlReg__0__POS 0
#define PRS_2_SyncCtl_ControlReg__1__MASK 0x02u
#define PRS_2_SyncCtl_ControlReg__1__POS 1
#define PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define PRS_2_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define PRS_2_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define PRS_2_SyncCtl_ControlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define PRS_2_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define PRS_2_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define PRS_2_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define PRS_2_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PRS_2_SyncCtl_ControlReg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define PRS_2_SyncCtl_ControlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define PRS_2_SyncCtl_ControlReg__COUNT_REG CYREG_UDB_W8_CTL_01
#define PRS_2_SyncCtl_ControlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define PRS_2_SyncCtl_ControlReg__MASK 0x03u
#define PRS_2_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PRS_2_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PRS_2_SyncCtl_ControlReg__PERIOD_REG CYREG_UDB_W8_MSK_01

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT1_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_1__0__HSIOM_MASK 0x0000F000u
#define Pin_1__0__HSIOM_SHIFT 12u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_1__0__OUT_SEL_SHIFT 6u
#define Pin_1__0__OUT_SEL_VAL 3u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_1__0__PC CYREG_GPIO_PRT1_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_1__0__PORT 1u
#define Pin_1__0__PS CYREG_GPIO_PRT1_PS
#define Pin_1__0__SHIFT 3
#define Pin_1__DR CYREG_GPIO_PRT1_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT1_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_1__MASK 0x08u
#define Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_1__PC CYREG_GPIO_PRT1_PC
#define Pin_1__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_1__PORT 1u
#define Pin_1__PS CYREG_GPIO_PRT1_PS
#define Pin_1__SHIFT 3

/* Pin_2 */
#define Pin_2__0__DR CYREG_GPIO_PRT1_DR
#define Pin_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__0__HSIOM_MASK 0xF0000000u
#define Pin_2__0__HSIOM_SHIFT 28u
#define Pin_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__0__MASK 0x80u
#define Pin_2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_2__0__OUT_SEL_SHIFT 14u
#define Pin_2__0__OUT_SEL_VAL 3u
#define Pin_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__0__PC CYREG_GPIO_PRT1_PC
#define Pin_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__0__PORT 1u
#define Pin_2__0__PS CYREG_GPIO_PRT1_PS
#define Pin_2__0__SHIFT 7
#define Pin_2__DR CYREG_GPIO_PRT1_DR
#define Pin_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__MASK 0x80u
#define Pin_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__PC CYREG_GPIO_PRT1_PC
#define Pin_2__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__PORT 1u
#define Pin_2__PS CYREG_GPIO_PRT1_PS
#define Pin_2__SHIFT 7

/* PWM_2s_ISR */
#define PWM_2s_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PWM_2s_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PWM_2s_ISR__INTC_MASK 0x02u
#define PWM_2s_ISR__INTC_NUMBER 1u
#define PWM_2s_ISR__INTC_PRIOR_MASK 0xC000u
#define PWM_2s_ISR__INTC_PRIOR_NUM 3u
#define PWM_2s_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define PWM_2s_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define PWM_2s_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_2s_PWMUDB */
#define PWM_2s_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2s_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2s_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2s_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_2s_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define PWM_2s_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2s_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2s_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2s_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2s_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2s_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2s_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_2s_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define PWM_2s_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_2s_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_2s_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_2s_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_2s_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_2s_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F1_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_2s_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL01
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define Clock_2__DIV_ID 0x00000044u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL04
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Clock_5 */
#define Clock_5__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_5__DIV_ID 0x00000040u
#define Clock_5__DIV_REGISTER CYREG_PERI_DIV_16_CTL00
#define Clock_5__PA_DIV_ID 0x000000FFu

/* Opamp_1_cy_psoc4_abuf */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM

/* Comp_Out */
#define Comp_Out__0__DR CYREG_GPIO_PRT2_DR
#define Comp_Out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_Out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_Out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_Out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Comp_Out__0__HSIOM_MASK 0x0000F000u
#define Comp_Out__0__HSIOM_SHIFT 12u
#define Comp_Out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_Out__0__INTR CYREG_GPIO_PRT2_INTR
#define Comp_Out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_Out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_Out__0__MASK 0x08u
#define Comp_Out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_Out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_Out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_Out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_Out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_Out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_Out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_Out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_Out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_Out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_Out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_Out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_Out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_Out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_Out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_Out__0__PC CYREG_GPIO_PRT2_PC
#define Comp_Out__0__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_Out__0__PORT 2u
#define Comp_Out__0__PS CYREG_GPIO_PRT2_PS
#define Comp_Out__0__SHIFT 3
#define Comp_Out__DR CYREG_GPIO_PRT2_DR
#define Comp_Out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_Out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_Out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_Out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_Out__INTR CYREG_GPIO_PRT2_INTR
#define Comp_Out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_Out__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_Out__MASK 0x08u
#define Comp_Out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_Out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_Out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_Out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_Out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_Out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_Out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_Out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_Out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_Out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_Out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_Out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_Out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_Out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_Out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_Out__PC CYREG_GPIO_PRT2_PC
#define Comp_Out__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_Out__PORT 2u
#define Comp_Out__PS CYREG_GPIO_PRT2_PS
#define Comp_Out__SHIFT 3

/* PRS_Clock */
#define PRS_Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define PRS_Clock__DIV_ID 0x00000042u
#define PRS_Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL02
#define PRS_Clock__PA_DIV_ID 0x000000FFu

/* Buffer_Out */
#define Buffer_Out__0__DR CYREG_GPIO_PRT2_DR
#define Buffer_Out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Buffer_Out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Buffer_Out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Buffer_Out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Buffer_Out__0__HSIOM_MASK 0x00000F00u
#define Buffer_Out__0__HSIOM_SHIFT 8u
#define Buffer_Out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Out__0__INTR CYREG_GPIO_PRT2_INTR
#define Buffer_Out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Buffer_Out__0__MASK 0x04u
#define Buffer_Out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Buffer_Out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Buffer_Out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Buffer_Out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Buffer_Out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Buffer_Out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Buffer_Out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Buffer_Out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Buffer_Out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Buffer_Out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Buffer_Out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Buffer_Out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Buffer_Out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Buffer_Out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Buffer_Out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Buffer_Out__0__PC CYREG_GPIO_PRT2_PC
#define Buffer_Out__0__PC2 CYREG_GPIO_PRT2_PC2
#define Buffer_Out__0__PORT 2u
#define Buffer_Out__0__PS CYREG_GPIO_PRT2_PS
#define Buffer_Out__0__SHIFT 2
#define Buffer_Out__DR CYREG_GPIO_PRT2_DR
#define Buffer_Out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Buffer_Out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Buffer_Out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Buffer_Out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Out__INTR CYREG_GPIO_PRT2_INTR
#define Buffer_Out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Out__INTSTAT CYREG_GPIO_PRT2_INTR
#define Buffer_Out__MASK 0x04u
#define Buffer_Out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Buffer_Out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Buffer_Out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Buffer_Out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Buffer_Out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Buffer_Out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Buffer_Out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Buffer_Out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Buffer_Out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Buffer_Out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Buffer_Out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Buffer_Out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Buffer_Out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Buffer_Out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Buffer_Out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Buffer_Out__PC CYREG_GPIO_PRT2_PC
#define Buffer_Out__PC2 CYREG_GPIO_PRT2_PC2
#define Buffer_Out__PORT 2u
#define Buffer_Out__PS CYREG_GPIO_PRT2_PS
#define Buffer_Out__SHIFT 2

/* Buffer_Pos */
#define Buffer_Pos__0__DR CYREG_GPIO_PRT2_DR
#define Buffer_Pos__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Buffer_Pos__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Buffer_Pos__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Buffer_Pos__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Buffer_Pos__0__HSIOM_MASK 0x0000000Fu
#define Buffer_Pos__0__HSIOM_SHIFT 0u
#define Buffer_Pos__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Pos__0__INTR CYREG_GPIO_PRT2_INTR
#define Buffer_Pos__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Pos__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Buffer_Pos__0__MASK 0x01u
#define Buffer_Pos__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Buffer_Pos__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Buffer_Pos__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Buffer_Pos__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Buffer_Pos__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Buffer_Pos__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Buffer_Pos__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Buffer_Pos__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Buffer_Pos__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Buffer_Pos__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Buffer_Pos__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Buffer_Pos__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Buffer_Pos__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Buffer_Pos__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Buffer_Pos__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Buffer_Pos__0__PC CYREG_GPIO_PRT2_PC
#define Buffer_Pos__0__PC2 CYREG_GPIO_PRT2_PC2
#define Buffer_Pos__0__PORT 2u
#define Buffer_Pos__0__PS CYREG_GPIO_PRT2_PS
#define Buffer_Pos__0__SHIFT 0
#define Buffer_Pos__DR CYREG_GPIO_PRT2_DR
#define Buffer_Pos__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Buffer_Pos__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Buffer_Pos__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Buffer_Pos__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Pos__INTR CYREG_GPIO_PRT2_INTR
#define Buffer_Pos__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Buffer_Pos__INTSTAT CYREG_GPIO_PRT2_INTR
#define Buffer_Pos__MASK 0x01u
#define Buffer_Pos__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Buffer_Pos__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Buffer_Pos__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Buffer_Pos__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Buffer_Pos__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Buffer_Pos__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Buffer_Pos__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Buffer_Pos__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Buffer_Pos__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Buffer_Pos__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Buffer_Pos__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Buffer_Pos__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Buffer_Pos__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Buffer_Pos__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Buffer_Pos__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Buffer_Pos__PC CYREG_GPIO_PRT2_PC
#define Buffer_Pos__PC2 CYREG_GPIO_PRT2_PC2
#define Buffer_Pos__PORT 2u
#define Buffer_Pos__PS CYREG_GPIO_PRT2_PS
#define Buffer_Pos__SHIFT 0

/* Comparator_cy_psoc4_abuf */
#define Comparator_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Comparator_cy_psoc4_abuf__COMP_STAT_SHIFT 16
#define Comparator_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Comparator_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Comparator_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Comparator_cy_psoc4_abuf__INTR_MASK_SHIFT 1
#define Comparator_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Comparator_cy_psoc4_abuf__INTR_MASKED_SHIFT 1
#define Comparator_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Comparator_cy_psoc4_abuf__INTR_SET_SHIFT 1
#define Comparator_cy_psoc4_abuf__INTR_SHIFT 1
#define Comparator_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA1_COMP_TRIM
#define Comparator_cy_psoc4_abuf__OA_NUMBER 1u
#define Comparator_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA1_OFFSET_TRIM
#define Comparator_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES1_CTRL
#define Comparator_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM

/* Test_Signal */
#define Test_Signal__0__DR CYREG_GPIO_PRT1_DR
#define Test_Signal__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Test_Signal__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Test_Signal__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Test_Signal__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Test_Signal__0__HSIOM_MASK 0x00000F00u
#define Test_Signal__0__HSIOM_SHIFT 8u
#define Test_Signal__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Test_Signal__0__INTR CYREG_GPIO_PRT1_INTR
#define Test_Signal__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Test_Signal__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Test_Signal__0__MASK 0x04u
#define Test_Signal__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Test_Signal__0__OUT_SEL_SHIFT 4u
#define Test_Signal__0__OUT_SEL_VAL 2u
#define Test_Signal__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Test_Signal__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Test_Signal__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Test_Signal__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Test_Signal__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Test_Signal__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Test_Signal__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Test_Signal__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Test_Signal__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Test_Signal__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Test_Signal__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Test_Signal__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Test_Signal__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Test_Signal__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Test_Signal__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Test_Signal__0__PC CYREG_GPIO_PRT1_PC
#define Test_Signal__0__PC2 CYREG_GPIO_PRT1_PC2
#define Test_Signal__0__PORT 1u
#define Test_Signal__0__PS CYREG_GPIO_PRT1_PS
#define Test_Signal__0__SHIFT 2
#define Test_Signal__DR CYREG_GPIO_PRT1_DR
#define Test_Signal__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Test_Signal__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Test_Signal__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Test_Signal__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Test_Signal__INTR CYREG_GPIO_PRT1_INTR
#define Test_Signal__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Test_Signal__INTSTAT CYREG_GPIO_PRT1_INTR
#define Test_Signal__MASK 0x04u
#define Test_Signal__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Test_Signal__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Test_Signal__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Test_Signal__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Test_Signal__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Test_Signal__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Test_Signal__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Test_Signal__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Test_Signal__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Test_Signal__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Test_Signal__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Test_Signal__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Test_Signal__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Test_Signal__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Test_Signal__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Test_Signal__PC CYREG_GPIO_PRT1_PC
#define Test_Signal__PC2 CYREG_GPIO_PRT1_PC2
#define Test_Signal__PORT 1u
#define Test_Signal__PS CYREG_GPIO_PRT1_PS
#define Test_Signal__SHIFT 2

/* Comp_NegInput */
#define Comp_NegInput__0__DR CYREG_GPIO_PRT2_DR
#define Comp_NegInput__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_NegInput__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_NegInput__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_NegInput__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Comp_NegInput__0__HSIOM_MASK 0x000F0000u
#define Comp_NegInput__0__HSIOM_SHIFT 16u
#define Comp_NegInput__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_NegInput__0__INTR CYREG_GPIO_PRT2_INTR
#define Comp_NegInput__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_NegInput__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_NegInput__0__MASK 0x10u
#define Comp_NegInput__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_NegInput__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_NegInput__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_NegInput__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_NegInput__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_NegInput__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_NegInput__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_NegInput__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_NegInput__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_NegInput__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_NegInput__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_NegInput__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_NegInput__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_NegInput__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_NegInput__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_NegInput__0__PC CYREG_GPIO_PRT2_PC
#define Comp_NegInput__0__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_NegInput__0__PORT 2u
#define Comp_NegInput__0__PS CYREG_GPIO_PRT2_PS
#define Comp_NegInput__0__SHIFT 4
#define Comp_NegInput__DR CYREG_GPIO_PRT2_DR
#define Comp_NegInput__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_NegInput__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_NegInput__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_NegInput__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_NegInput__INTR CYREG_GPIO_PRT2_INTR
#define Comp_NegInput__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_NegInput__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_NegInput__MASK 0x10u
#define Comp_NegInput__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_NegInput__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_NegInput__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_NegInput__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_NegInput__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_NegInput__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_NegInput__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_NegInput__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_NegInput__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_NegInput__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_NegInput__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_NegInput__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_NegInput__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_NegInput__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_NegInput__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_NegInput__PC CYREG_GPIO_PRT2_PC
#define Comp_NegInput__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_NegInput__PORT 2u
#define Comp_NegInput__PS CYREG_GPIO_PRT2_PS
#define Comp_NegInput__SHIFT 4

/* Comp_PosInput */
#define Comp_PosInput__0__DR CYREG_GPIO_PRT2_DR
#define Comp_PosInput__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_PosInput__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_PosInput__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_PosInput__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Comp_PosInput__0__HSIOM_MASK 0x00F00000u
#define Comp_PosInput__0__HSIOM_SHIFT 20u
#define Comp_PosInput__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_PosInput__0__INTR CYREG_GPIO_PRT2_INTR
#define Comp_PosInput__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_PosInput__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_PosInput__0__MASK 0x20u
#define Comp_PosInput__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_PosInput__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_PosInput__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_PosInput__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_PosInput__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_PosInput__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_PosInput__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_PosInput__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_PosInput__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_PosInput__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_PosInput__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_PosInput__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_PosInput__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_PosInput__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_PosInput__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_PosInput__0__PC CYREG_GPIO_PRT2_PC
#define Comp_PosInput__0__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_PosInput__0__PORT 2u
#define Comp_PosInput__0__PS CYREG_GPIO_PRT2_PS
#define Comp_PosInput__0__SHIFT 5
#define Comp_PosInput__DR CYREG_GPIO_PRT2_DR
#define Comp_PosInput__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_PosInput__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_PosInput__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_PosInput__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_PosInput__INTR CYREG_GPIO_PRT2_INTR
#define Comp_PosInput__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_PosInput__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_PosInput__MASK 0x20u
#define Comp_PosInput__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_PosInput__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_PosInput__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_PosInput__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_PosInput__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_PosInput__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_PosInput__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_PosInput__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_PosInput__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_PosInput__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_PosInput__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_PosInput__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_PosInput__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_PosInput__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_PosInput__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_PosInput__PC CYREG_GPIO_PRT2_PC
#define Comp_PosInput__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_PosInput__PORT 2u
#define Comp_PosInput__PS CYREG_GPIO_PRT2_PS
#define Comp_PosInput__SHIFT 5

/* Frequency_Input */
#define Frequency_Input__0__DR CYREG_GPIO_PRT1_DR
#define Frequency_Input__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Frequency_Input__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Frequency_Input__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Frequency_Input__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Frequency_Input__0__HSIOM_MASK 0x000000F0u
#define Frequency_Input__0__HSIOM_SHIFT 4u
#define Frequency_Input__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Frequency_Input__0__INTR CYREG_GPIO_PRT1_INTR
#define Frequency_Input__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Frequency_Input__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Frequency_Input__0__MASK 0x02u
#define Frequency_Input__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Frequency_Input__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Frequency_Input__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Frequency_Input__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Frequency_Input__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Frequency_Input__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Frequency_Input__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Frequency_Input__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Frequency_Input__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Frequency_Input__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Frequency_Input__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Frequency_Input__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Frequency_Input__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Frequency_Input__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Frequency_Input__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Frequency_Input__0__PC CYREG_GPIO_PRT1_PC
#define Frequency_Input__0__PC2 CYREG_GPIO_PRT1_PC2
#define Frequency_Input__0__PORT 1u
#define Frequency_Input__0__PS CYREG_GPIO_PRT1_PS
#define Frequency_Input__0__SHIFT 1
#define Frequency_Input__DR CYREG_GPIO_PRT1_DR
#define Frequency_Input__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Frequency_Input__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Frequency_Input__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Frequency_Input__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Frequency_Input__INTR CYREG_GPIO_PRT1_INTR
#define Frequency_Input__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Frequency_Input__INTSTAT CYREG_GPIO_PRT1_INTR
#define Frequency_Input__MASK 0x02u
#define Frequency_Input__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Frequency_Input__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Frequency_Input__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Frequency_Input__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Frequency_Input__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Frequency_Input__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Frequency_Input__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Frequency_Input__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Frequency_Input__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Frequency_Input__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Frequency_Input__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Frequency_Input__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Frequency_Input__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Frequency_Input__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Frequency_Input__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Frequency_Input__PC CYREG_GPIO_PRT1_PC
#define Frequency_Input__PC2 CYREG_GPIO_PRT1_PC2
#define Frequency_Input__PORT 1u
#define Frequency_Input__PS CYREG_GPIO_PRT1_PS
#define Frequency_Input__SHIFT 1

/* Ref_Clk_Ctr_ISR */
#define Ref_Clk_Ctr_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Ref_Clk_Ctr_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Ref_Clk_Ctr_ISR__INTC_MASK 0x20000u
#define Ref_Clk_Ctr_ISR__INTC_NUMBER 17u
#define Ref_Clk_Ctr_ISR__INTC_PRIOR_MASK 0xC000u
#define Ref_Clk_Ctr_ISR__INTC_PRIOR_NUM 3u
#define Ref_Clk_Ctr_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Ref_Clk_Ctr_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Ref_Clk_Ctr_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Input_Sig_Ctr_ISR */
#define Input_Sig_Ctr_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_Sig_Ctr_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_Sig_Ctr_ISR__INTC_MASK 0x40000u
#define Input_Sig_Ctr_ISR__INTC_NUMBER 18u
#define Input_Sig_Ctr_ISR__INTC_PRIOR_MASK 0xC00000u
#define Input_Sig_Ctr_ISR__INTC_PRIOR_NUM 3u
#define Input_Sig_Ctr_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Input_Sig_Ctr_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_Sig_Ctr_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Ref_Clock_Counter1_cy_m0s8_tcpwm_1 */
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Ref_Clock_Counter2_cy_m0s8_tcpwm_1 */
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* Input_Signal_Counter1_cy_m0s8_tcpwm_1 */
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Input_Signal_Counter1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Input_Signal_Counter2_cy_m0s8_tcpwm_1 */
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define Input_Signal_Counter2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP3"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 12000000U
#define CYDEV_BCLK__SYSCLK__KHZ 12000U
#define CYDEV_BCLK__SYSCLK__MHZ 12U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_HEAP_SIZE 0x00
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
