$date
	Sat Nov 30 17:20:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sincronize_tb $end
$var wire 1 ! key_detect $end
$var reg 1 " clk $end
$var reg 1 # key_press $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # key_press $end
$var wire 1 $ rst $end
$var reg 1 ! key_detect $end
$var reg 1 % key_pressA $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
1$
0#
0"
x!
$end
#10000
0!
0%
1"
#20000
0"
#30000
1"
#40000
0"
0$
#50000
1"
#60000
0"
1#
#70000
1%
1!
1"
#80000
0"
0#
#90000
0%
0!
1"
#100000
0"
#110000
1%
1!
1"
1#
#120000
0"
#130000
0!
1"
#140000
0"
0#
#150000
0%
1"
#160000
0"
#170000
1"
#180000
0"
1#
#190000
1%
1!
1"
#200000
0"
#210000
0!
1"
#220000
0"
0#
#230000
0%
1"
#240000
0"
#250000
1"
#260000
0"
#270000
1%
1!
1"
1#
#280000
0"
#290000
0!
1"
#300000
0"
#310000
1"
#320000
0"
0#
#330000
0%
1"
#340000
0"
1$
#350000
1"
#360000
0"
0$
#370000
1"
#380000
0"
#390000
1%
1!
1"
1#
#400000
0"
#410000
0!
1"
#420000
0"
0#
#430000
0%
1"
#440000
0"
#450000
1"
#460000
0"
#470000
1"
#480000
0"
#490000
1"
#500000
0"
#510000
1"
#520000
0"
