<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/arm/mps2/common/V2M-MPS2_CMx_BSP/1.7.1/Device/CMSDK_ARMv8MML/Include/Template/partition_CMSDK_ARMv8MML.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li class="current"><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>文件列表</span></a></li>
      <li><a href="globals.html"><span>全局定义</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_74a60fb295f43fd51378d3710e9a794f.html">arm</a></li><li class="navelem"><a class="el" href="dir_e05e4188b5a136197d2705d163c1c129.html">mps2</a></li><li class="navelem"><a class="el" href="dir_d2c38e44935350161545229488b644f6.html">common</a></li><li class="navelem"><a class="el" href="dir_9a376531c01176088674cf4ea0e0a773.html">V2M-MPS2_CMx_BSP</a></li><li class="navelem"><a class="el" href="dir_16435bda39037d8b26ae5c50ad7d5259.html">1.7.1</a></li><li class="navelem"><a class="el" href="dir_5244e01d30cdee17e56e469fca2d6e00.html">Device</a></li><li class="navelem"><a class="el" href="dir_abec5cff7d2f366f73e66c156613b626.html">CMSDK_ARMv8MML</a></li><li class="navelem"><a class="el" href="dir_ea1b72d5187cbf25287260473de3b0cc.html">Include</a></li><li class="navelem"><a class="el" href="dir_5a168496d32223a3b88e4107fa03a2c6.html">Template</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">partition_CMSDK_ARMv8MML.h</div></div>
</div><!--header-->
<div class="contents">
<a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* Copyright (c) 2015 - 2016 ARM LIMITED</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"></span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">   All rights reserved.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">   Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">   modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">   - Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">     notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">     documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">     to endorse or promote products derived from this software without</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">     specific prior written permission.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">   *</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">   ---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef PARTITION_CMSDK_ARMv8MML_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define PARTITION_CMSDK_ARMv8MML_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/*</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//-------- &lt;&lt;&lt; Use Configuration Wizard in Context Menu &gt;&gt;&gt; -----------------</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// &lt;e&gt;Initialize Security Attribution Unit (SAU) CTRL register</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a7a5f2171be2d519ec6b49e36289d8129">   45</a></span><span class="preprocessor">#define SAU_INIT_CTRL          1</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//   &lt;q&gt; Enable SAU</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//   &lt;i&gt; Value for SAU-&gt;CTRL register bit ENABLE</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">*/</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a95a32df5c4316721d762c442f04075c4">   51</a></span><span class="preprocessor">#define SAU_INIT_CTRL_ENABLE   1</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//   &lt;o&gt; When SAU is disabled</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//     &lt;0=&gt; All Memory is Secure</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//     &lt;1=&gt; All Memory is Non-Secure</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//   &lt;i&gt; Value for SAU-&gt;CTRL register bit ALLNS</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//   &lt;i&gt; When all Memory is Non-Secure (ALLNS is 1), IDAU can override memory map configuration.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">*/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a4550b4e5e1e04561b61134dcc940e029">   60</a></span><span class="preprocessor">#define SAU_INIT_CTRL_ALLNS  0</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/*</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// &lt;/e&gt;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">*/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// &lt;h&gt;Initialize Security Attribution Unit (SAU) Address Regions</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// &lt;i&gt;SAU configuration specifies regions to be one of:</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// &lt;i&gt; - Secure and Non-Secure Callable</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// &lt;i&gt; - Non-Secure</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// &lt;i&gt;Note: All memory regions not configured by SAU are Secure</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a38c2e0603d7f4946b23e1292badaf2f1">   73</a></span><span class="preprocessor">#define SAU_REGIONS_MAX   8                 </span><span class="comment">/* Max. number of SAU regions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/*</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 0</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//   &lt;i&gt; Setup SAU Region 0 memory attributes</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">*/</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a669632a8e852da45be718ea0e20f00aa">   79</a></span><span class="preprocessor">#define SAU_INIT_REGION0    1</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">*/</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a2cb2cd87422acecd54cacf08a044c8ac">   84</a></span><span class="preprocessor">#define SAU_INIT_START0     0x00000000      </span><span class="comment">/* start address of SAU region 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/*</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">*/</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ad0f2b9927d421fb39df52b74badd048a">   89</a></span><span class="preprocessor">#define SAU_INIT_END0       0x001FFFFF      </span><span class="comment">/* end address of SAU region 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">*/</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a78698883e439bf35c8618ea9a1281a1a">   96</a></span><span class="preprocessor">#define SAU_INIT_NSC0       1</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">*/</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/*</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 1</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//   &lt;i&gt; Setup SAU Region 1 memory attributes</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">*/</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac5c2f6dddee745d8c3afe3ebabc7765c">  105</a></span><span class="preprocessor">#define SAU_INIT_REGION1    1</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">*/</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a893a65ad58175dd256d2e457f3b5c423">  110</a></span><span class="preprocessor">#define SAU_INIT_START1     0x00200000</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/*</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">*/</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#afa45ae173c30d36e6338e08b9915d542">  115</a></span><span class="preprocessor">#define SAU_INIT_END1       0x003FFFFF</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/*</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">*/</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ae1127eb0fe8a6d1354085218f65f2b02">  122</a></span><span class="preprocessor">#define SAU_INIT_NSC1       0</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">*/</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/*</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 2</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//   &lt;i&gt; Setup SAU Region 2 memory attributes</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">*/</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#aa21198b65e13d786d80a1ac51925d58f">  131</a></span><span class="preprocessor">#define SAU_INIT_REGION2    1</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">*/</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#af2d4ce1fdca4e4b804acb046a8960ff2">  136</a></span><span class="preprocessor">#define SAU_INIT_START2     0x20200000</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">*/</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a794369347ccaafe7ebf97284a61eaa53">  141</a></span><span class="preprocessor">#define SAU_INIT_END2       0x203FFFFF</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">*/</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a043197b8cd73d56236d838313d827f5e">  148</a></span><span class="preprocessor">#define SAU_INIT_NSC2       0</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/*</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">*/</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 3</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//   &lt;i&gt; Setup SAU Region 3 memory attributes</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">*/</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a99b49344f7e05ced2ebbf9e9a186ab1b">  157</a></span><span class="preprocessor">#define SAU_INIT_REGION3    1</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">*/</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a09913910c6b8b87d76d2de58ea3af338">  162</a></span><span class="preprocessor">#define SAU_INIT_START3     0x40000000</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">*/</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a27cb25fbc40bd8966c16f496fabfa9ae">  167</a></span><span class="preprocessor">#define SAU_INIT_END3       0x40040000</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">*/</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ae4abb549fb7c4351392ec2d9a64e251e">  174</a></span><span class="preprocessor">#define SAU_INIT_NSC3       0</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/*</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">*/</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/*</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 4</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//   &lt;i&gt; Setup SAU Region 4 memory attributes</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">*/</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac3e0d948ea0688c8ce47b9308ddf131d">  183</a></span><span class="preprocessor">#define SAU_INIT_REGION4    0</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/*</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a4e53aa9478bbdf6d95b943aa228c5269">  188</a></span><span class="preprocessor">#define SAU_INIT_START4     0x00000000      </span><span class="comment">/* start address of SAU region 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">*/</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a50e61e597601085a9eb25117b25bdbaf">  193</a></span><span class="preprocessor">#define SAU_INIT_END4       0x00000000      </span><span class="comment">/* end address of SAU region 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/*</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">*/</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a2f55c716f1800b219359c703bfe78ac0">  200</a></span><span class="preprocessor">#define SAU_INIT_NSC4       0</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">*/</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 5</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//   &lt;i&gt; Setup SAU Region 5 memory attributes</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">*/</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a0bdb73c2bf1f9db83412cc05aea6744f">  209</a></span><span class="preprocessor">#define SAU_INIT_REGION5    0</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">*/</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a7615dcfa343cfc538f0618cc424f3096">  214</a></span><span class="preprocessor">#define SAU_INIT_START5     0x00000000</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/*</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">*/</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a38652b74fba3dad51cf7ff8175b84689">  219</a></span><span class="preprocessor">#define SAU_INIT_END5       0x00000000</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/*</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">*/</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a25cf34136fb9c8ce7a27e7b2ad92e272">  226</a></span><span class="preprocessor">#define SAU_INIT_NSC5       0</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">*/</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/*</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 6</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">//   &lt;i&gt; Setup SAU Region 6 memory attributes</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">*/</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a08416d6c1df6f06bc8f9de3b77a75b85">  235</a></span><span class="preprocessor">#define SAU_INIT_REGION6    0</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">*/</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a65ec86b5cb0e8311828b49ba9b3df0d2">  240</a></span><span class="preprocessor">#define SAU_INIT_START6     0x00000000</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/*</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">*/</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a8d20ea7c57e0fe662cdeee9f3afb417f">  245</a></span><span class="preprocessor">#define SAU_INIT_END6       0x00000000</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">*/</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a849a06c64e1430084ce7374dd69e2885">  252</a></span><span class="preprocessor">#define SAU_INIT_NSC6       0</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/*</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">*/</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/*</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">//   &lt;e&gt;Initialize SAU Region 7</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">//   &lt;i&gt; Setup SAU Region 7 memory attributes</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">*/</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a7824797eb250e99c7daa5ec81db5c12e">  261</a></span><span class="preprocessor">#define SAU_INIT_REGION7    0</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">//     &lt;o&gt;Start Address &lt;0-0xFFFFFFE0&gt;</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">*/</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a123df09206317ccd95f56af377f40ec1">  266</a></span><span class="preprocessor">#define SAU_INIT_START7     0x00000000</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/*</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">//     &lt;o&gt;End Address &lt;0x1F-0xFFFFFFFF&gt;</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">*/</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ae3ab9afccfb3b791e6bb93563018a467">  271</a></span><span class="preprocessor">#define SAU_INIT_END7       0x00000000</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/*</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">//     &lt;o&gt;Region is</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">//         &lt;0=&gt;Non-Secure</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//         &lt;1=&gt;Secure, Non-Secure Callable</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">*/</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a2edbcd1984aad3fb80b41272ee20f38e">  278</a></span><span class="preprocessor">#define SAU_INIT_NSC7       0</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/*</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">*/</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// &lt;/h&gt;</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">*/</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/*</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// &lt;e&gt;Setup behaviour of Sleep and Exception Handling</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">*/</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a419b3f1430fd4f506dc7b0088a172dd5">  290</a></span><span class="preprocessor">#define SCB_CSR_AIRCR_INIT  1</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">//   &lt;o&gt; Deep Sleep can be enabled by</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">//     &lt;0=&gt;Secure and Non-Secure state</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">//     &lt;1=&gt;Secure state only</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">//   &lt;i&gt; Value for SCB-&gt;CSR register bit DEEPSLEEPS</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">*/</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a5d3c4650c83cff572c76fa8b2e93e0e2">  298</a></span><span class="preprocessor">#define SCB_CSR_DEEPSLEEPS_VAL  1</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//   &lt;o&gt;System reset request accessible from</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//     &lt;0=&gt; Secure and Non-Secure state</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//     &lt;1=&gt; Secure state only</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//   &lt;i&gt; Value for SCB-&gt;AIRCR register bit SYSRESETREQS</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">*/</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ab96a48ef1e61ff6c4381f176f516d42a">  306</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_VAL  1</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/*</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//   &lt;o&gt;Priority of Non-Secure exceptions is</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">//     &lt;0=&gt; Not altered</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">//     &lt;1=&gt; Lowered to 0x80-0xFF</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">//   &lt;i&gt; Value for SCB-&gt;AIRCR register bit PRIS</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">*/</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#af793d3bb2c17452fb37cdad00e42b19c">  314</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_VAL      1</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">//   &lt;o&gt;BusFault, HardFault, and NMI target</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">//     &lt;0=&gt; Secure state</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">//     &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">//   &lt;i&gt; Value for SCB-&gt;AIRCR register bit BFHFNMINS</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">*/</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#acc1adfad5ada1deaaf4fbde32c208b52">  322</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_VAL 0</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/*</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">// &lt;/e&gt;</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">*/</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// &lt;e&gt;Setup behaviour of Floating Point Unit</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">*/</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac5e4ae0e45dfaa5ab860137b323e4e6c">  331</a></span><span class="preprocessor">#define TZ_FPU_NS_USAGE 1</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/*</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">// &lt;o&gt;Floating Point Unit usage</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">//     &lt;0=&gt; Secure state only</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">//     &lt;3=&gt; Secure and Non-Secure state</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">//   &lt;i&gt; Value for SCB-&gt;NSACR register bits CP10, CP11</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">*/</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a8ae2db9fdba0964c7bc93fedf6656daf">  339</a></span><span class="preprocessor">#define SCB_NSACR_CP10_11_VAL       3</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">/*</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// &lt;o&gt;Treat floating-point registers as Secure</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//     &lt;0=&gt; Disabled</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">//     &lt;1=&gt; Enabled</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//   &lt;i&gt; Value for FPU-&gt;FPCCR register bit TS</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">*/</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3257c3618e4e89f7855709f3eeb8bc29">  347</a></span><span class="preprocessor">#define FPU_FPCCR_TS_VAL            0</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/*</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">// &lt;o&gt;Clear on return (CLRONRET) accessibility</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">//     &lt;0=&gt; Secure and Non-Secure state</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">//     &lt;1=&gt; Secure state only</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">//   &lt;i&gt; Value for FPU-&gt;FPCCR register bit CLRONRETS</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">*/</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3406c219c74220aecc35a3df9b2836fa">  355</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_VAL     0</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// &lt;o&gt;Clear floating-point caller saved registers on exception return</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">//     &lt;0=&gt; Disabled</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">//     &lt;1=&gt; Enabled</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">//   &lt;i&gt; Value for FPU-&gt;FPCCR register bit CLRONRET</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">*/</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac114f2555f0b40b5023c2ffcaba59e47">  363</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_VAL      1</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// &lt;/e&gt;</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">*/</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/*</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">// &lt;h&gt;Setup Interrupt Target</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">*/</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">/*</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//   &lt;e&gt;Initialize ITNS 0 (Interrupts 0..31)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">*/</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac5b905c54f9bd22fdc79298609931a2a">  376</a></span><span class="preprocessor">#define NVIC_INIT_ITNS0    1</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/*</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// Interrupts 0..31</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">//   &lt;o.0&gt;  UART 0 receive interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">//   &lt;o.1&gt;  UART 0 transmit interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">//   &lt;o.2&gt;  UART 1 receive interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">//   &lt;o.3&gt;  UART 1 transmit interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">//   &lt;o.4&gt;  UART 2 receive interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//   &lt;o.5&gt;  UART 2 transmit interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">//   &lt;o.6&gt;  GPIO 0 combined interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">//   &lt;o.7&gt;  GPIO 1 combined interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">//   &lt;o.8&gt;  Timer 0 interrupt                  &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">//   &lt;o.9&gt;  Timer 1 interrupt                  &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">//   &lt;o.10&gt; Dual Timer interrupt               &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">//   &lt;o.11&gt; SPI 0, 1 interrupt                 &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//   &lt;o.12&gt; UART 0, 1, 2, overflow interrupt   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//   &lt;o.13&gt; Ethernet interrupt                 &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//   &lt;o.14&gt; Audio I2S interrupt                &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//   &lt;o.15&gt; Touch Screen interrupt             &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">//   &lt;o.16&gt; GPIO 2 combined interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">//   &lt;o.17&gt; GPIO 3 combined interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">//   &lt;o.18&gt; UART 3 receive interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">//   &lt;o.19&gt; UART 3 transmit interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">//   &lt;o.20&gt; UART 4 receive interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">//   &lt;o.21&gt; UART 4 transmit interrupt          &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">//   &lt;o.22&gt; SPI 2 interrupt                    &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">//   &lt;o.23&gt; SPI 3, 4 interrupt                 &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//   &lt;o.24&gt; GPIO 0 individual interrupt ( 0)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//   &lt;o.25&gt; GPIO 0 individual interrupt ( 1)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">//   &lt;o.26&gt; GPIO 0 individual interrupt ( 2)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//   &lt;o.27&gt; GPIO 0 individual interrupt ( 3)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">//   &lt;o.28&gt; GPIO 0 individual interrupt ( 4)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">//   &lt;o.29&gt; GPIO 0 individual interrupt ( 5)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">//   &lt;o.30&gt; GPIO 0 individual interrupt ( 6)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">//   &lt;o.31&gt; GPIO 0 individual interrupt ( 7)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">*/</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#afc9c9b597db35bf25c9f56d7144632c4">  413</a></span><span class="preprocessor">#define NVIC_INIT_ITNS0_VAL      0x0000122B</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/*</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">*/</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//   &lt;e&gt;Initialize ITNS 1 (Interrupts 32..63)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">*/</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3c083c9897b52931f3c09b72739ecef5">  422</a></span><span class="preprocessor">#define NVIC_INIT_ITNS1    1</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">/*</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// Interrupts 32..63</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">//   &lt;o.0&gt;  GPIO 1 individual interrupt ( 0)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">//   &lt;o.1&gt;  GPIO 1 individual interrupt ( 1)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">//   &lt;o.2&gt;  GPIO 1 individual interrupt ( 2)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">//   &lt;o.3&gt;  GPIO 1 individual interrupt ( 3)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">//   &lt;o.4&gt;  GPIO 1 individual interrupt ( 4)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//   &lt;o.5&gt;  GPIO 1 individual interrupt ( 5)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">//   &lt;o.6&gt;  GPIO 1 individual interrupt ( 6)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//   &lt;o.7&gt;  GPIO 1 individual interrupt ( 7)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">//   &lt;o.8&gt;  GPIO 1 individual interrupt ( 0)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//   &lt;o.9&gt;  GPIO 1 individual interrupt ( 9)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">//   &lt;o.10&gt; GPIO 1 individual interrupt (10)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">//   &lt;o.11&gt; GPIO 1 individual interrupt (11)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">//   &lt;o.12&gt; GPIO 1 individual interrupt (12)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">//   &lt;o.13&gt; GPIO 1 individual interrupt (13)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//   &lt;o.14&gt; GPIO 1 individual interrupt (14)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//   &lt;o.15&gt; GPIO 1 individual interrupt (15)   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//   &lt;o.16&gt; SPI 0B interrupt                   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">//   &lt;o.18&gt; Secure Timer 0 interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//   &lt;o.19&gt; Secure Timer 1 interrupt           &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//   &lt;o.20&gt; SPI 1B interrupt                   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//   &lt;o.21&gt; SPI 2B interrupt                   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//   &lt;o.22&gt; SPI 3B interrupt                   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">//   &lt;o.23&gt; SPI 4B interrupt                   &lt;0=&gt; Secure state &lt;1=&gt; Non-Secure state</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">*/</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#acb4c9ed786467bcb9956c4925487864b">  450</a></span><span class="preprocessor">#define NVIC_INIT_ITNS1_VAL      0x00000000</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">//   &lt;/e&gt;</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">*/</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/*</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// &lt;/h&gt;</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">*/</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">    max 128 SAU regions.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">    SAU regions are defined in partition.h</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">  467</a></span><span class="preprocessor">#define SAU_INIT_REGION(n) \</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">    SAU-&gt;RNR  =  (n                                     &amp; SAU_RNR_REGION_Msk); \</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">    SAU-&gt;RBAR =  (SAU_INIT_START##n                     &amp; SAU_RBAR_BADDR_Msk); \</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">    SAU-&gt;RLAR =  (SAU_INIT_END##n                       &amp; SAU_RLAR_LADDR_Msk) | \</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">                ((SAU_INIT_NSC##n &lt;&lt; SAU_RLAR_NSC_Pos)  &amp; SAU_RLAR_NSC_Msk)   | 1U</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a2c4db985d70b981b0f7de05b1754cbb0">  478</a></span><a class="code hl_define" href="hal_2driver_2_a_i_c_2_a_i_c8800_2port_2compiler_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a2c4db985d70b981b0f7de05b1754cbb0">TZ_SAU_Setup</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>{</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">  #if defined (SAU_INIT_REGION0) &amp;&amp; (SAU_INIT_REGION0 == 1U)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(0);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">  #if defined (SAU_INIT_REGION1) &amp;&amp; (SAU_INIT_REGION1 == 1U)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(1);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">  #if defined (SAU_INIT_REGION2) &amp;&amp; (SAU_INIT_REGION2 == 1U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(2);</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">  #if defined (SAU_INIT_REGION3) &amp;&amp; (SAU_INIT_REGION3 == 1U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(3);</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">  #if defined (SAU_INIT_REGION4) &amp;&amp; (SAU_INIT_REGION4 == 1U)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(4);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">  #if defined (SAU_INIT_REGION5) &amp;&amp; (SAU_INIT_REGION5 == 1U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(5);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">  #if defined (SAU_INIT_REGION6) &amp;&amp; (SAU_INIT_REGION6 == 1U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(6);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">  #if defined (SAU_INIT_REGION7) &amp;&amp; (SAU_INIT_REGION7 == 1U)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a>(7);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="comment">/* repeat this for all possible SAU regions */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">  #if defined (SAU_INIT_CTRL) &amp;&amp; (SAU_INIT_CTRL == 1U)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    SAU-&gt;CTRL = ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a95a32df5c4316721d762c442f04075c4">SAU_INIT_CTRL_ENABLE</a> &lt;&lt; SAU_CTRL_ENABLE_Pos) &amp; SAU_CTRL_ENABLE_Msk) |</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>                ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a4550b4e5e1e04561b61134dcc940e029">SAU_INIT_CTRL_ALLNS</a>  &lt;&lt; SAU_CTRL_ALLNS_Pos)  &amp; SAU_CTRL_ALLNS_Msk)   ;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">  #if defined (SCB_CSR_AIRCR_INIT) &amp;&amp; (SCB_CSR_AIRCR_INIT == 1U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    SCB-&gt;SCR   = (SCB-&gt;SCR   &amp; ~(SCB_SCR_SLEEPDEEPS_Msk    )) |</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a5d3c4650c83cff572c76fa8b2e93e0e2">SCB_CSR_DEEPSLEEPS_VAL</a>     &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)     &amp; SCB_SCR_SLEEPDEEPS_Msk);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    SCB-&gt;AIRCR = (SCB-&gt;AIRCR &amp; ~(SCB_AIRCR_VECTKEY_Msk   | SCB_AIRCR_SYSRESETREQS_Msk |</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>                                 SCB_AIRCR_BFHFNMINS_Msk | SCB_AIRCR_PRIS_Msk          ))                    |</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                   ((0x05FAU                    &lt;&lt; SCB_AIRCR_VECTKEY_Pos)      &amp; SCB_AIRCR_VECTKEY_Msk)      |</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ab96a48ef1e61ff6c4381f176f516d42a">SCB_AIRCR_SYSRESETREQS_VAL</a> &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos) &amp; SCB_AIRCR_SYSRESETREQS_Msk) |</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#af793d3bb2c17452fb37cdad00e42b19c">SCB_AIRCR_PRIS_VAL</a>         &lt;&lt; SCB_AIRCR_PRIS_Pos)         &amp; SCB_AIRCR_PRIS_Msk)         |</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#acc1adfad5ada1deaaf4fbde32c208b52">SCB_AIRCR_BFHFNMINS_VAL</a>    &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)    &amp; SCB_AIRCR_BFHFNMINS_Msk);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">  #endif </span><span class="comment">/* defined (SCB_CSR_AIRCR_INIT) &amp;&amp; (SCB_CSR_AIRCR_INIT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">  #if defined (__FPU_USED) &amp;&amp; (__FPU_USED == 1U) &amp;&amp; \</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">      defined (TZ_FPU_NS_USAGE) &amp;&amp; (TZ_FPU_NS_USAGE == 1U)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    SCB-&gt;NSACR = (SCB-&gt;NSACR &amp; ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP10_Msk)) |</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a8ae2db9fdba0964c7bc93fedf6656daf">SCB_NSACR_CP10_11_VAL</a> &lt;&lt; SCB_NSACR_CP10_Pos) &amp; (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    FPU-&gt;FPCCR = (FPU-&gt;FPCCR &amp; ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3257c3618e4e89f7855709f3eeb8bc29">FPU_FPCCR_TS_VAL</a>        &lt;&lt; FPU_FPCCR_TS_Pos       ) &amp; FPU_FPCCR_TS_Msk       ) |</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3406c219c74220aecc35a3df9b2836fa">FPU_FPCCR_CLRONRETS_VAL</a> &lt;&lt; FPU_FPCCR_CLRONRETS_Pos) &amp; FPU_FPCCR_CLRONRETS_Msk) |</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>                   ((<a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac114f2555f0b40b5023c2ffcaba59e47">FPU_FPCCR_CLRONRET_VAL</a>  &lt;&lt; FPU_FPCCR_CLRONRET_Pos ) &amp; FPU_FPCCR_CLRONRET_Msk );</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">  #if defined (NVIC_INIT_ITNS0) &amp;&amp; (NVIC_INIT_ITNS0 == 1U)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    NVIC-&gt;ITNS[0] = <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#afc9c9b597db35bf25c9f56d7144632c4">NVIC_INIT_ITNS0_VAL</a>;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">  #if defined (NVIC_INIT_ITNS1) &amp;&amp; (NVIC_INIT_ITNS1 == 1U)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    NVIC-&gt;ITNS[1] = <a class="code hl_define" href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#acb4c9ed786467bcb9956c4925487864b">NVIC_INIT_ITNS1_VAL</a>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="comment">/* repeat this for all possible ITNS elements */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>}</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#endif  </span><span class="comment">/* PARTITION_CMSDK_ARMv8MML_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ahal_2driver_2_a_i_c_2_a_i_c8800_2port_2compiler_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="hal_2driver_2_a_i_c_2_a_i_c8800_2port_2compiler_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> compiler.h:14</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a2c4db985d70b981b0f7de05b1754cbb0"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a2c4db985d70b981b0f7de05b1754cbb0">TZ_SAU_Setup</a></div><div class="ttdeci">__STATIC_INLINE void TZ_SAU_Setup(void)</div><div class="ttdoc">Setup a SAU Region</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:478</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a3257c3618e4e89f7855709f3eeb8bc29"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3257c3618e4e89f7855709f3eeb8bc29">FPU_FPCCR_TS_VAL</a></div><div class="ttdeci">#define FPU_FPCCR_TS_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:347</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a3406c219c74220aecc35a3df9b2836fa"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a3406c219c74220aecc35a3df9b2836fa">FPU_FPCCR_CLRONRETS_VAL</a></div><div class="ttdeci">#define FPU_FPCCR_CLRONRETS_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:355</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a4550b4e5e1e04561b61134dcc940e029"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a4550b4e5e1e04561b61134dcc940e029">SAU_INIT_CTRL_ALLNS</a></div><div class="ttdeci">#define SAU_INIT_CTRL_ALLNS</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:60</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a5d3c4650c83cff572c76fa8b2e93e0e2"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a5d3c4650c83cff572c76fa8b2e93e0e2">SCB_CSR_DEEPSLEEPS_VAL</a></div><div class="ttdeci">#define SCB_CSR_DEEPSLEEPS_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:298</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a8ae2db9fdba0964c7bc93fedf6656daf"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a8ae2db9fdba0964c7bc93fedf6656daf">SCB_NSACR_CP10_11_VAL</a></div><div class="ttdeci">#define SCB_NSACR_CP10_11_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:339</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a95a32df5c4316721d762c442f04075c4"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a95a32df5c4316721d762c442f04075c4">SAU_INIT_CTRL_ENABLE</a></div><div class="ttdeci">#define SAU_INIT_CTRL_ENABLE</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:51</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_a989ea069e63d838e6d5fb1bd585d3458"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#a989ea069e63d838e6d5fb1bd585d3458">SAU_INIT_REGION</a></div><div class="ttdeci">#define SAU_INIT_REGION(n)</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:467</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_ab96a48ef1e61ff6c4381f176f516d42a"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ab96a48ef1e61ff6c4381f176f516d42a">SCB_AIRCR_SYSRESETREQS_VAL</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQS_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:306</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_ac114f2555f0b40b5023c2ffcaba59e47"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#ac114f2555f0b40b5023c2ffcaba59e47">FPU_FPCCR_CLRONRET_VAL</a></div><div class="ttdeci">#define FPU_FPCCR_CLRONRET_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:363</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_acb4c9ed786467bcb9956c4925487864b"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#acb4c9ed786467bcb9956c4925487864b">NVIC_INIT_ITNS1_VAL</a></div><div class="ttdeci">#define NVIC_INIT_ITNS1_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:450</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_acc1adfad5ada1deaaf4fbde32c208b52"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#acc1adfad5ada1deaaf4fbde32c208b52">SCB_AIRCR_BFHFNMINS_VAL</a></div><div class="ttdeci">#define SCB_AIRCR_BFHFNMINS_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:322</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_af793d3bb2c17452fb37cdad00e42b19c"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#af793d3bb2c17452fb37cdad00e42b19c">SCB_AIRCR_PRIS_VAL</a></div><div class="ttdeci">#define SCB_AIRCR_PRIS_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:314</div></div>
<div class="ttc" id="apartition___c_m_s_d_k___a_r_mv8_m_m_l_8h_html_afc9c9b597db35bf25c9f56d7144632c4"><div class="ttname"><a href="partition___c_m_s_d_k___a_r_mv8_m_m_l_8h.html#afc9c9b597db35bf25c9f56d7144632c4">NVIC_INIT_ITNS0_VAL</a></div><div class="ttdeci">#define NVIC_INIT_ITNS0_VAL</div><div class="ttdef"><b>Definition</b> partition_CMSDK_ARMv8MML.h:413</div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  由提交
  <a href="https://github.com/vsfteam/vsf/commit/1fe6967d62fdfcb8645fece445edbb5880c0e5e0" target="_blank">vsfteam/vsf@1fe6967</a>
  生成
</div>