# Reading F:/shteudFPGA/modelsim_ase/tcl/vsim/pref.tcl
# do sha256_spi_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/shteudFPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/altera/8\ round {C:/workspace/sha256-core/src/altera/8 round/sha256_core_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:57 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/altera/8 round" C:/workspace/sha256-core/src/altera/8 round/sha256_core_clk.v 
# -- Compiling module sha256_core
# -- Compiling module sha256_digester_comb
# 
# Top level modules:
# 	sha256_core
# End time: 21:26:57 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/altera/8\ round {C:/workspace/sha256-core/src/altera/8 round/sha256_coefs_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:58 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/altera/8 round" C:/workspace/sha256-core/src/altera/8 round/sha256_coefs_clk.v 
# -- Compiling module sha256_coefs_clk
# 
# Top level modules:
# 	sha256_coefs_clk
# End time: 21:26:58 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/sha/Vanilla {C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:58 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/sha/Vanilla" C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v 
# -- Compiling module ch
# -- Compiling module maj
# -- Compiling module sum0
# -- Compiling module sum1
# -- Compiling module sigm0
# -- Compiling module sigm1
# 
# Top level modules:
# 	ch
# 	maj
# 	sum0
# 	sum1
# 	sigm0
# 	sigm1
# End time: 21:26:58 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/spi {C:/workspace/sha256-core/src/spi/spi_slave.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:58 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/spi" C:/workspace/sha256-core/src/spi/spi_slave.v 
# -- Compiling module spi_slave
# 
# Top level modules:
# 	spi_slave
# End time: 21:26:58 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/top {C:/workspace/sha256-core/src/top/sha256_spi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:58 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/top" C:/workspace/sha256-core/src/top/sha256_spi.v 
# -- Compiling module sha256_spi
# 
# Top level modules:
# 	sha256_spi
# End time: 21:26:58 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus {C:/workspace/sha256-core/projects/quartus/par_add_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:58 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus" C:/workspace/sha256-core/projects/quartus/par_add_6.v 
# -- Compiling module par_add_6
# 
# Top level modules:
# 	par_add_6
# End time: 21:26:58 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus {C:/workspace/sha256-core/projects/quartus/par_add_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:58 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus" C:/workspace/sha256-core/projects/quartus/par_add_7.v 
# -- Compiling module par_add_7
# 
# Top level modules:
# 	par_add_7
# End time: 21:26:59 on Mar 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus {C:/workspace/sha256-core/projects/quartus/par_add_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:59 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus" C:/workspace/sha256-core/projects/quartus/par_add_4.v 
# -- Compiling module par_add_4
# 
# Top level modules:
# 	par_add_4
# End time: 21:26:59 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus/../../src/top {C:/workspace/sha256-core/projects/quartus/../../src/top/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:59 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus/../../src/top" C:/workspace/sha256-core/projects/quartus/../../src/top/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 21:26:59 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  main_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" main_tb 
# Start time: 21:27:00 on Mar 26,2018
# ** Error: (vsim-3170) Could not find 'main_tb'.
#         Searched libraries:
#             F:/shteudFPGA/modelsim_ase/altera/verilog/altera
#             F:/shteudFPGA/modelsim_ase/altera/verilog/220model
#             F:/shteudFPGA/modelsim_ase/altera/verilog/sgate
#             F:/shteudFPGA/modelsim_ase/altera/verilog/altera_mf
#             F:/shteudFPGA/modelsim_ase/altera/verilog/altera_lnsim
#             F:/shteudFPGA/modelsim_ase/altera/verilog/cycloneive
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sha256_spi_run_msim_rtl_verilog.do PAUSED at line 19
vsim work.top_tb
# vsim work.top_tb 
# Start time: 21:27:00 on Mar 26,2018
# Loading work.top_tb
# Loading work.sha256_spi
# Loading work.sha256_core
# Loading work.sha256_digester_comb
# Loading work.par_add_6
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh1/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# Loading work.par_add_7
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh1/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# Loading work.par_add_4
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh1/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# Loading work.sum0
# Loading work.sum1
# Loading work.sigm0
# Loading work.sigm1
# Loading work.ch
# Loading work.maj
# Loading work.sha256_coefs_clk
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh2/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh2/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh2/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh3/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh3/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh3/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh4/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh4/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh4/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh5/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh5/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh5/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh6/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh6/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh6/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh7/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh7/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh7/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_6.v(66): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh8/par_add_6_inst File: C:/workspace/sha256-core/projects/quartus/par_add_6.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_7.v(69): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh8/par_add_7_inst File: C:/workspace/sha256-core/projects/quartus/par_add_7.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# ** Error: (vsim-3033) C:/workspace/sha256-core/projects/quartus/par_add_4.v(60): Instantiation of 'parallel_add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/spi_hash/sha256_core_inst/inst_sh8/par_add_4_inst File: C:/workspace/sha256-core/projects/quartus/par_add_4.v
#         Searched libraries:
#             C:/workspace/sha256-core/projects/modelsim/8in1/rtl_work
# Loading work.spi_slave
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sha256_spi_run_msim_rtl_verilog.do PAUSED at line 19
# End time: 21:30:27 on Mar 26,2018, Elapsed time: 0:03:27
# Errors: 25, Warnings: 0
