ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB144:
   1:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  24:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  28:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  31:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 2


  32:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  33:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  38:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  43:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  48:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  53:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  58:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  60:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  62:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  64:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  68:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  70:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  72:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  74:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  76:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_SPI_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_SPI_MspInit:
  73              	.LVL0:
  74              	.LFB145:
  78:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  79:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  80:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP Initialization
  81:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
  83:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  84:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
  85:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  86:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 86 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 224
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 86 1 is_stmt 0 view .LVU9
  80 0000 10B5     		push	{r4, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 4, -8
  84              		.cfi_offset 14, -4
  85 0002 B8B0     		sub	sp, sp, #224
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 232
  88 0004 0446     		mov	r4, r0
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 4


  87:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  89              		.loc 1 87 3 is_stmt 1 view .LVU10
  90              		.loc 1 87 20 is_stmt 0 view .LVU11
  91 0006 0021     		movs	r1, #0
  92 0008 3391     		str	r1, [sp, #204]
  93 000a 3491     		str	r1, [sp, #208]
  94 000c 3591     		str	r1, [sp, #212]
  95 000e 3691     		str	r1, [sp, #216]
  96 0010 3791     		str	r1, [sp, #220]
  88:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  97              		.loc 1 88 3 is_stmt 1 view .LVU12
  98              		.loc 1 88 28 is_stmt 0 view .LVU13
  99 0012 C022     		movs	r2, #192
 100 0014 02A8     		add	r0, sp, #8
 101              	.LVL1:
 102              		.loc 1 88 28 view .LVU14
 103 0016 FFF7FEFF 		bl	memset
 104              	.LVL2:
  89:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 105              		.loc 1 89 3 is_stmt 1 view .LVU15
 106              		.loc 1 89 10 is_stmt 0 view .LVU16
 107 001a 2268     		ldr	r2, [r4]
 108              		.loc 1 89 5 view .LVU17
 109 001c 1B4B     		ldr	r3, .L11
 110 001e 9A42     		cmp	r2, r3
 111 0020 01D0     		beq	.L9
 112              	.L5:
  90:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
  91:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  93:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  95:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 104:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 106:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 108:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 109:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 110:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 111:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 112:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 113:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 114:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 118:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 5


 120:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 121:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 122:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 123:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 124:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 125:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 113              		.loc 1 125 1 view .LVU18
 114 0022 38B0     		add	sp, sp, #224
 115              	.LCFI4:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 8
 118              		@ sp needed
 119 0024 10BD     		pop	{r4, pc}
 120              	.LVL3:
 121              	.L9:
 122              	.LCFI5:
 123              		.cfi_restore_state
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 124              		.loc 1 97 5 is_stmt 1 view .LVU19
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 125              		.loc 1 97 46 is_stmt 0 view .LVU20
 126 0026 4FF48052 		mov	r2, #4096
 127 002a 0023     		movs	r3, #0
 128 002c CDE90223 		strd	r2, [sp, #8]
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 129              		.loc 1 98 5 is_stmt 1 view .LVU21
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 130              		.loc 1 99 5 view .LVU22
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 131              		.loc 1 99 9 is_stmt 0 view .LVU23
 132 0030 02A8     		add	r0, sp, #8
 133 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 134              	.LVL4:
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 135              		.loc 1 99 8 view .LVU24
 136 0036 30BB     		cbnz	r0, .L10
 137              	.L7:
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 138              		.loc 1 105 5 is_stmt 1 view .LVU25
 139              	.LBB3:
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 140              		.loc 1 105 5 view .LVU26
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 141              		.loc 1 105 5 view .LVU27
 142 0038 154B     		ldr	r3, .L11+4
 143 003a D3F8F020 		ldr	r2, [r3, #240]
 144 003e 42F48052 		orr	r2, r2, #4096
 145 0042 C3F8F020 		str	r2, [r3, #240]
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 146              		.loc 1 105 5 view .LVU28
 147 0046 D3F8F020 		ldr	r2, [r3, #240]
 148 004a 02F48052 		and	r2, r2, #4096
 149 004e 0092     		str	r2, [sp]
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 150              		.loc 1 105 5 view .LVU29
 151 0050 009A     		ldr	r2, [sp]
 152              	.LBE3:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 6


 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 153              		.loc 1 105 5 view .LVU30
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 154              		.loc 1 107 5 view .LVU31
 155              	.LBB4:
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 156              		.loc 1 107 5 view .LVU32
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 157              		.loc 1 107 5 view .LVU33
 158 0052 D3F8E020 		ldr	r2, [r3, #224]
 159 0056 42F00102 		orr	r2, r2, #1
 160 005a C3F8E020 		str	r2, [r3, #224]
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 161              		.loc 1 107 5 view .LVU34
 162 005e D3F8E030 		ldr	r3, [r3, #224]
 163 0062 03F00103 		and	r3, r3, #1
 164 0066 0193     		str	r3, [sp, #4]
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 165              		.loc 1 107 5 view .LVU35
 166 0068 019B     		ldr	r3, [sp, #4]
 167              	.LBE4:
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 168              		.loc 1 107 5 view .LVU36
 113:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 113 5 view .LVU37
 113:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170              		.loc 1 113 25 is_stmt 0 view .LVU38
 171 006a E023     		movs	r3, #224
 172 006c 3393     		str	r3, [sp, #204]
 114:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 114 5 is_stmt 1 view .LVU39
 114:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 114 26 is_stmt 0 view .LVU40
 175 006e 0223     		movs	r3, #2
 176 0070 3493     		str	r3, [sp, #208]
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 177              		.loc 1 115 5 is_stmt 1 view .LVU41
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 115 26 is_stmt 0 view .LVU42
 179 0072 0023     		movs	r3, #0
 180 0074 3593     		str	r3, [sp, #212]
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 181              		.loc 1 116 5 is_stmt 1 view .LVU43
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 182              		.loc 1 116 27 is_stmt 0 view .LVU44
 183 0076 3693     		str	r3, [sp, #216]
 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 117 5 is_stmt 1 view .LVU45
 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 117 31 is_stmt 0 view .LVU46
 186 0078 0523     		movs	r3, #5
 187 007a 3793     		str	r3, [sp, #220]
 118:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 188              		.loc 1 118 5 is_stmt 1 view .LVU47
 189 007c 33A9     		add	r1, sp, #204
 190 007e 0548     		ldr	r0, .L11+8
 191 0080 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 7


 192              	.LVL5:
 193              		.loc 1 125 1 is_stmt 0 view .LVU48
 194 0084 CDE7     		b	.L5
 195              	.L10:
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 196              		.loc 1 101 7 is_stmt 1 view .LVU49
 197 0086 FFF7FEFF 		bl	Error_Handler
 198              	.LVL6:
 199 008a D5E7     		b	.L7
 200              	.L12:
 201              		.align	2
 202              	.L11:
 203 008c 00300140 		.word	1073819648
 204 0090 00440258 		.word	1476543488
 205 0094 00000258 		.word	1476526080
 206              		.cfi_endproc
 207              	.LFE145:
 209              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_SPI_MspDeInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_SPI_MspDeInit:
 217              	.LVL7:
 218              	.LFB146:
 126:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 127:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 128:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 129:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 132:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 133:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 134:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 219              		.loc 1 134 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 134 1 is_stmt 0 view .LVU51
 224 0000 08B5     		push	{r3, lr}
 225              	.LCFI6:
 226              		.cfi_def_cfa_offset 8
 227              		.cfi_offset 3, -8
 228              		.cfi_offset 14, -4
 135:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 229              		.loc 1 135 3 is_stmt 1 view .LVU52
 230              		.loc 1 135 10 is_stmt 0 view .LVU53
 231 0002 0268     		ldr	r2, [r0]
 232              		.loc 1 135 5 view .LVU54
 233 0004 074B     		ldr	r3, .L17
 234 0006 9A42     		cmp	r2, r3
 235 0008 00D0     		beq	.L16
 236              	.LVL8:
 237              	.L13:
 136:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 137:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 8


 138:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 139:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 140:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 141:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 142:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 143:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 144:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 145:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 146:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 147:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 148:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 149:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 150:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 151:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 152:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 153:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 154:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 155:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 238              		.loc 1 155 1 view .LVU55
 239 000a 08BD     		pop	{r3, pc}
 240              	.LVL9:
 241              	.L16:
 141:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 242              		.loc 1 141 5 is_stmt 1 view .LVU56
 243 000c 064A     		ldr	r2, .L17+4
 244 000e D2F8F030 		ldr	r3, [r2, #240]
 245 0012 23F48053 		bic	r3, r3, #4096
 246 0016 C2F8F030 		str	r3, [r2, #240]
 148:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 247              		.loc 1 148 5 view .LVU57
 248 001a E021     		movs	r1, #224
 249 001c 0348     		ldr	r0, .L17+8
 250              	.LVL10:
 148:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 251              		.loc 1 148 5 is_stmt 0 view .LVU58
 252 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 253              	.LVL11:
 254              		.loc 1 155 1 view .LVU59
 255 0022 F2E7     		b	.L13
 256              	.L18:
 257              		.align	2
 258              	.L17:
 259 0024 00300140 		.word	1073819648
 260 0028 00440258 		.word	1476543488
 261 002c 00000258 		.word	1476526080
 262              		.cfi_endproc
 263              	.LFE146:
 265              		.text
 266              	.Letext0:
 267              		.file 2 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 268              		.file 3 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 269              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 270              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 271              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 272              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 273              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 274              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 9


 275              		.file 10 "../../CM7/Core/Inc/main.h"
 276              		.file 11 "<built-in>"
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:20     .text.HAL_MspInit:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:61     .text.HAL_MspInit:00000020 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:66     .text.HAL_SPI_MspInit:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:72     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:203    .text.HAL_SPI_MspInit:0000008c $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:210    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:216    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccucgfcK.s:259    .text.HAL_SPI_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
