<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="skylarkwireless.com" name="Iris-030" display_name="Iris-030 Agile Software-Defined Radio Module" url="http://www.skylarkwireless.com/iris-030/">
	<images>
		<image name="Iris-030-B.jpg" display_name="Iris-030-B Board" sub_type="board">
			<description>Iris-030-B Board File Image</description>
		</image>
	</images>
	<!-- Board Revisions -->
	<compatible_board_revisions>
	  <revision id="0">b</revision>
	</compatible_board_revisions>
	<!-- File Version -->
	<file_version>1.1</file_version>
	<description>Iris-030 SDR Module</description>
	<!-- Board Components -->
	<components>
		<!-- On-Board ZYNQ-7 FPGA -->
		<component name="part0" display_name="ZYNQ-7030 FPGA" type="fpga" part_name="xc7z030sbg485-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.skylarkwireless.com/iris-030/">
			<description>Zynq-7 FPGA part on the board</description>
			<interfaces>
				<!-- PS7 Zynq Interface -->
				<interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
				</interface>
				<!-- User DIP Switch Interface -->
				<interface mode="master" name="user_sw" type="xilinx.com:interface:gpio_rtl:1.0" of_component="user_sw">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="user_sw" dir="in" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="usr_sw0"/> 
								<pin_map port_index="1" component_pin="usr_sw1"/> 
								<pin_map port_index="2" component_pin="usr_sw2"/> 
								<pin_map port_index="3" component_pin="usr_sw3"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- RFMOD GPIO Interface -->
				<interface mode="master" name="rfmod_gpio" type="skylarkwireless.com:user:iris_fe_rtl:1.0" of_component="rfmod_gpio">
					<!--<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>-->
					<port_maps>
						<port_map logical_port="ID" physical_port="rfmod_gpio" dir="out" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="rfmod_gpio_1"/> 
								<pin_map port_index="1" component_pin="rfmod_gpio_2"/> 
								<pin_map port_index="2" component_pin="rfmod_gpio_3"/> 
								<pin_map port_index="3" component_pin="rfmod_gpio_4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="FE_CONTROL" physical_port="rfmod_gpio" dir="out" left="11" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="rfmod_gpio_5"/> 
								<pin_map port_index="1" component_pin="rfmod_gpio_6"/> 
								<pin_map port_index="2" component_pin="rfmod_gpio_7"/> 
								<pin_map port_index="3" component_pin="rfmod_gpio_8"/>
								<pin_map port_index="4" component_pin="rfmod_gpio_9"/> 
								<pin_map port_index="5" component_pin="rfmod_gpio_10"/> 
								<pin_map port_index="6" component_pin="rfmod_gpio_11"/> 
								<pin_map port_index="7" component_pin="rfmod_gpio_12"/>
								<pin_map port_index="8" component_pin="rfmod_gpio_13"/> 
								<pin_map port_index="9" component_pin="rfmod_gpio_14"/> 
								<pin_map port_index="10" component_pin="rfmod_gpio_15"/> 
								<pin_map port_index="11" component_pin="rfmod_gpio_16"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- LMS7002M Misc Interface -->
				<interface mode="master" name="lms_misc" type="skylarkwireless.com:interface:lms7_ctrl:1.0" of_component="lms7002m_ctrl">
					<port_maps>
						<port_map logical_port="HW_TXEN" physical_port="lms_hw_txen" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_hw_txen"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="HW_RXEN" physical_port="lms_hw_rxen" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_hw_rxen"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="HW_RESET" physical_port="lms_hw_rst" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_hw_rst"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- LMS7002M DIQ1 Interface -->
				<interface mode="master" name="lms_diq1" type="skylarkwireless.com:interface:lms7_iq:1.0" of_component="lms7002m_cha">
					<port_maps>
						<port_map logical_port="MCLK" physical_port="lms_diq1_mclk" dir="in"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq1_mclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="FCLK" physical_port="lms_diq1_fclk" dir="out"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq1_fclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="TXNRX" physical_port="lms_diq1_txnrx" dir="out"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq1_txnrx"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IQSEL" physical_port="lms_diq1_iqseldir" dir="inout"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq1_iqseldir"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="DIQ" physical_port="lms_diq1" dir="inout" left="12" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq1_d0"/> 
								<pin_map port_index="1" component_pin="lms_diq1_d1"/> 
								<pin_map port_index="2" component_pin="lms_diq1_d2"/> 
								<pin_map port_index="3" component_pin="lms_diq1_d3"/>
								<pin_map port_index="4" component_pin="lms_diq1_d4"/>
								<pin_map port_index="5" component_pin="lms_diq1_d5"/>
								<pin_map port_index="6" component_pin="lms_diq1_d6"/>
								<pin_map port_index="7" component_pin="lms_diq1_d7"/>
								<pin_map port_index="8" component_pin="lms_diq1_d8"/>
								<pin_map port_index="9" component_pin="lms_diq1_d9"/>
								<pin_map port_index="10" component_pin="lms_diq1_d10"/>
								<pin_map port_index="11" component_pin="lms_diq1_d11"/>
								<pin_map port_index="12" component_pin="lms_diq1_iqseldir"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- LMS7002M DIQ2 Interface -->
				<interface mode="master" name="lms_diq2" type="skylarkwireless.com:interface:lms7_iq:1.0" of_component="lms7002m_chb">
					<port_maps>
						<port_map logical_port="MCLK" physical_port="lms_diq2_mclk" dir="in"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq2_mclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="FCLK" physical_port="lms_diq2_fclk" dir="out"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq2_fclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="TXNRX" physical_port="lms_diq2_txnrx" dir="out"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq2_txnrx"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IQSEL" physical_port="lms_diq2_iqseldir" dir="inout"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq2_iqseldir"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="lms_diq2" dir="inout" left="12" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_diq2_d0"/> 
								<pin_map port_index="1" component_pin="lms_diq2_d1"/> 
								<pin_map port_index="2" component_pin="lms_diq2_d2"/> 
								<pin_map port_index="3" component_pin="lms_diq2_d3"/>
								<pin_map port_index="4" component_pin="lms_diq2_d4"/>
								<pin_map port_index="5" component_pin="lms_diq2_d5"/>
								<pin_map port_index="6" component_pin="lms_diq2_d6"/>
								<pin_map port_index="7" component_pin="lms_diq2_d7"/>
								<pin_map port_index="8" component_pin="lms_diq2_d8"/>
								<pin_map port_index="9" component_pin="lms_diq2_d9"/>
								<pin_map port_index="10" component_pin="lms_diq2_d10"/>
								<pin_map port_index="11" component_pin="lms_diq2_d11"/>
								<pin_map port_index="12" component_pin="lms_diq2_iqseldir"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- LMS7002M SPI Interface -->
				<interface mode="master" name="lms_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="lms7002m_spi">
					<port_maps>
						<port_map logical_port="SS_I" physical_port="lms_spi_ss_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sen"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_O" physical_port="lms_spi_ss_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sen"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_T" physical_port="lms_spi_ss_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sen"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_I" physical_port="lms_spi_sck_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_O" physical_port="lms_spi_sck_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_T" physical_port="lms_spi_sck_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sclk"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_I" physical_port="lms_spi_io1_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sdo"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_O" physical_port="lms_spi_io1_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sdo"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_T" physical_port="lms_spi_io1_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sdo"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_I" physical_port="lms_spi_io0_i" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sdio"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_O" physical_port="lms_spi_io0_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sdio"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_T" physical_port="lms_spi_io0_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_spi_sdio"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- LMS7002M I2C Interface -->
				<interface mode="master" name="lms_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="lms7002m_i2c">
					<port_maps>
						<port_map logical_port="SCL_I" physical_port="lms_i2c_scl_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_i2c_scl"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="lms_i2c_scl_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_i2c_scl"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="lms_i2c_scl_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_i2c_scl"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_I" physical_port="lms_i2c_sda_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_i2c_sda"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="lms_i2c_sda_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_i2c_sda"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="lms_i2c_sda_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lms_i2c_sda"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- PS Clock Interface -->
				<interface mode="slave" name="ps_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="ps_clk">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="PS_CLK" physical_port="ps_clk" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ps_clk"/> 
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="frequency" value="24000000" />
						<parameter name="accuracy" value="2PPM" />
						<parameter name="overtemp" value="2PPM" />
					</parameters>
				</interface>
				<!-- Differential MGT Clock Buffer Clock Interface -->
				<interface mode="slave" name="mgtrefclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5344_clkbuff_clk">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="MGTREFCLK0_P" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="mgtrefclk0_p"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="MGTREFCLK0_N" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="mgtrefclk0_n"/> 
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="type" value="MGTCLK" />
						<parameter name="frequency" value="250000000" />
					</parameters>
				</interface>
				<!-- Upstream Argos Interconnect GPIO Interface -->
				<interface mode="master" name="argos_upstream" type="skylarkwireless.com:interface:argos_interconnect_gpio_rtl:1.0" of_component="argos_upstream">
					<description>Argos Upstream GPIO</description>
					<preferred_ips>
						<preferred_ip vendor="skylarkwireless.com" library="ip" name="dummy_sink" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="1"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TX" physical_port="icnt_up_tx" dir="out" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="icnt_up_tx0"/> 
								<pin_map port_index="1" component_pin="icnt_up_tx1"/> 
								<pin_map port_index="2" component_pin="icnt_up_tx2"/> 
								<pin_map port_index="3" component_pin="icnt_up_tx3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RX" physical_port="icnt_up_rx" dir="in" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="icnt_up_rx0"/> 
								<pin_map port_index="1" component_pin="icnt_up_rx1"/> 
								<pin_map port_index="2" component_pin="icnt_up_rx2"/> 
								<pin_map port_index="3" component_pin="icnt_up_rx3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- Downstream Argos Interconnect GPIO Interface -->
				<interface mode="master" name="argos_downstream" type="skylarkwireless.com:interface:argos_interconnect_gpio_rtl:1.0" of_component="argos_downstream">
					<description>Argos Downstream GPIO</description>
					<preferred_ips>
						<preferred_ip vendor="skylarkwireless.com" library="ip" name="dummy_sink" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="1"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TX" physical_port="icnt_dn_tx" dir="out" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="icnt_dn_tx0"/> 
								<pin_map port_index="1" component_pin="icnt_dn_tx1"/> 
								<pin_map port_index="2" component_pin="icnt_dn_tx2"/> 
								<pin_map port_index="3" component_pin="icnt_dn_tx3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RX" physical_port="icnt_dn_rx" dir="in" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="icnt_dn_rx0"/> 
								<pin_map port_index="1" component_pin="icnt_dn_rx1"/> 
								<pin_map port_index="2" component_pin="icnt_dn_rx2"/> 
								<pin_map port_index="3" component_pin="icnt_dn_rx3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- Si5344 Clock Buffer Misc Interface -->
				<interface mode="master" name="clkbuff_ctrl" type="skylarkwireless.com:interface:si5344_clk_buff_ctrl:1.0" of_component="si5344_clkbuff_ctrl">
					<!--<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>-->
					<port_maps>
						<port_map logical_port="LOCK" physical_port="clkbuff_lock" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="clkbuff_lock"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="RESET" physical_port="clkbuff_rst" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="clkbuff_rst"/> 
							</pin_maps>
						</port_map>
						<port_map logical_port="IRQ" physical_port="clkbuff_irq" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="clkbuff_irq"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<!-- end of interfaces -->
			</interfaces>
		</component>
		<!-- PS7 -->
		<component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
		<!-- LMS7002M -->
		<component name="lms7002m_cha" display_name="LMS7002M Transceiver Channel A" type="chip" sub_type="chip" major_group="On Board ICs">
			<description>LMS7002M RF Transceiver IQ Channel A</description>
		</component>
		<component name="lms7002m_chb" display_name="LMS7002M Transceiver Channel B" type="chip" sub_type="chip" major_group="On Board ICs">
			<description>LMS7002M RF Transceiver IQ Channel B</description>
		</component>
		<component name="lms7002m_spi" display_name="LMS7002M Transceiver SPI Control" type="chip" sub_type="chip" major_group="On Board ICs">
			<description>LMS7002M RF Transceiver SPI Register Interface</description>
		</component>
		<component name="lms7002m_i2c" display_name="LMS7002M Transceiver I2C Control" type="chip" sub_type="chip" major_group="On Board ICs">
			<description>LMS7002M  RF Transceiver On-Board Microcontroller I2C Interface (deprecated)</description>
		</component>
		<component name="lms7002m_ctrl" display_name="LMS7002M Transceiver Enables" type="chip" sub_type="chip" major_group="On Board ICs">
			<description>LMS7002M RF Transceiver Hardware Enables and Resets</description>
		</component>
		<!-- PS Clk -->
		<component name="ps_clk" display_name="PS Clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
			<description>PS Clock, 33.33 MHz fixed</description>
		</component>
		<!-- RF Module GPIO -->
		<component name="rfmod_gpio" display_name="RF Module GPIO" type="chip" sub_type="chip" major_group="GPIO">
			<description>RF Module GPIO Pins connect to switching control and LED controllers.</description>
		</component>
		<!-- User Selection Switches -->
		<component name="user_sw" display_name="User Switches" type="chip" sub_type="switch" major_group="GPIO">
			<description>User-Configurable Switches. These don't have any pre-defined use right now except that SW0 is reserved for selecting clocking master/slave mode in the Iris-020 board.</description>
		</component>
		<!-- Argos Interconnect Interfaces, Up/Downstream -->
		<component name="argos_upstream" display_name="Argos Interconnect Upstream a" type="chip" sub_type="chip" major_group="GPIO">
			<description>Upstream Connector for the Argos interconnect. GTX interface are handled with HDL wrappers external to block diagram.</description>
		</component>
		<component name="argos_downstream" display_name="Argos Interconnect Downstream a" type="chip" sub_type="chip" major_group="GPIO">
			<description>Downstream Connector for the Argos interconnect. GTX interface are handled with HDL wrappers external to block diagram.</description>
		</component>
		<!-- MGT Clk -->
		<component name="si5344_clkbuff_clk" display_name="MGTREFCLK Differential Clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
			<description>MGT Jitter-Attenuated Clock, 250 MHz programmable. This clock comes from dedicated MGTREFCLK pins for a low-jitter MGT perforamance and is routed to global clock resources for use in IP, if necessary. You should not need to instantiate this interface to use the MGT by itself.</description>
		</component>
		<component name="si5344_clkbuff_ctrl" display_name="MGTREFCLK Control" type="chip" sub_type="system_clock" major_group="On Board ICs">
			<description>MGT Jitter-Attenuated Clock Reset, Lock, and Interrupt GPIOs</description>
		</component>
	</components>
	<!-- JTAG Chains -->
	<jtag_chains>
	  <jtag_chain name="chain1">
		<position name="0" component="part0"/>
	  </jtag_chain>
	</jtag_chains>
	<!-- Connections -->
	<connections>
	</connections>
</board>
