\doxysection{srsran\+::dmrs\+\_\+pdsch\+\_\+processor\+::config\+\_\+t Struct Reference}
\hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t}{}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t}\index{srsran::dmrs\_pdsch\_processor::config\_t@{srsran::dmrs\_pdsch\_processor::config\_t}}


Describes the required parameters to generate the signal as described in 3GPP TS 38.\+211 section 7.\+4.\+1.\+1.  




{\ttfamily \#include $<$dmrs\+\_\+pdsch\+\_\+processor.\+h$>$}



Collaboration diagram for srsran\+::dmrs\+\_\+pdsch\+\_\+processor\+::config\+\_\+t\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d2/d42/structsrsran_1_1dmrs__pdsch__processor_1_1config__t__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_adef099b8987a17fff1b2d5c05f00514d}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_adef099b8987a17fff1b2d5c05f00514d} 
\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\+\_\+point}} {\bfseries slot}
\begin{DoxyCompactList}\small\item\em Slot context for sequence initialization. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_ae42ed73c826175f28ca9a69777d8fdf3}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_ae42ed73c826175f28ca9a69777d8fdf3} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries reference\+\_\+point\+\_\+k\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Reference point for PDSCH DMRS {\itshape k} in RBs. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a3169753e523d39e6d1233fc7e3116f07}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a3169753e523d39e6d1233fc7e3116f07} 
\mbox{\hyperlink{classsrsran_1_1dmrs__type}{dmrs\+\_\+type}} {\bfseries type}
\begin{DoxyCompactList}\small\item\em DL DMRS config type (dmrs\+Config\+Type). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a9dfe493f446dc40facf8d9482802dd94}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a9dfe493f446dc40facf8d9482802dd94} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries scrambling\+\_\+id}
\begin{DoxyCompactList}\small\item\em PDSCH DMRS-\/\+Scrambling-\/\+ID (pdsch\+Dmrs\+Scrambling\+Id). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a169a329874e5d8149e10f9db4b9fa4aa}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a169a329874e5d8149e10f9db4b9fa4aa} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries n\+\_\+scid}
\begin{DoxyCompactList}\small\item\em DMRS sequence initialization ( $n_{SCID}$). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a013b59c75c6b0cef44439450f3349ddf}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a013b59c75c6b0cef44439450f3349ddf} 
\mbox{\hyperlink{classfloat}{float}} {\bfseries amplitude}
\begin{DoxyCompactList}\small\item\em Indicates the generated signal linear amplitude. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_ae8155be4242faf3d7fd7ac31db19ccc4}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_ae8155be4242faf3d7fd7ac31db19ccc4} 
\mbox{\hyperlink{classsrsran_1_1symbol__slot__mask}{symbol\+\_\+slot\+\_\+mask}} {\bfseries symbols\+\_\+mask}
\begin{DoxyCompactList}\small\item\em DM-\/\+RS position mask. Indicates the OFDM symbols carrying DM-\/\+RS within the slot. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a3a113ea62bfcd314858143c7cf3e20bf}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_a3a113ea62bfcd314858143c7cf3e20bf} 
\mbox{\hyperlink{classsrsran_1_1bounded__bitset}{bounded\+\_\+bitset}}$<$ MAX\+\_\+\+RB $>$ {\bfseries rb\+\_\+mask}
\begin{DoxyCompactList}\small\item\em Allocation RB list, the entries set to true are used for transmission. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_aad484530f42f176c72a60a602844727c}\label{structsrsran_1_1dmrs__pdsch__processor_1_1config__t_aad484530f42f176c72a60a602844727c} 
\mbox{\hyperlink{classsrsran_1_1precoding__configuration}{precoding\+\_\+configuration}} {\bfseries precoding}
\begin{DoxyCompactList}\small\item\em Precoding configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the required parameters to generate the signal as described in 3GPP TS 38.\+211 section 7.\+4.\+1.\+1. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdsch\+\_\+processor.\+h\end{DoxyCompactItemize}
