<h1 align="center">Hi there, I'm Hilay Patel 👋</h1>
<h3 align="center">Aspiring VLSI Engineer | Digital Designer | RISC-V Enthusiast</h3>

<p align="center">
  🌐 <a href="https://hilay020905.github.io" target="_blank"><strong>Visit my portfolio</strong></a>
</p>

---

### 🧠 About Me

<img align="right" alt="Coding" width="350" src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" />

- 🔬 I’m deeply interested in **VLSI**, **CPU microarchitecture**, and **SoC Design**
- ⚙️ Building **RISC-V cores** with pipelining, branch prediction, MMU, and cache integration
- 🧪 Exploring **AI hardware accelerators**, **RVV vector units**, and **Linux-bootable CPUs**
- 💡 I love debugging timing issues and optimizing for area and power in RTL
- 🧰 Tools I use: `Verilog`, `SystemVerilog`, `Vivado`, `Verilator`, `ModelSim`, `GTKWave`, `Python`
- 🧑‍🔬 Always learning and contributing to open-source CPU design projects

---

### 🚀 Projects & Highlights

| Project | Description |
|--------|-------------|
| 🔧 [RV32IMZicsr](https://github.com/hilay020905/RV32IMZicsr) | Dual-issue, superscalar **RISC-V core** with MMU, branch prediction, and Linux boot support |
| 🧠 [Branch_prediction](https://github.com/hilay020905/Branch_prediction) | BTB, BHT, RAS-based **branch prediction unit** with LFSR-based entry allocation |
| 🛠 [RISC_V_CORE](https://github.com/hilay020905/RISC_V_CORE) | 5-stage pipelined **RISC-V CPU core** with hazard handling and instruction decoding |
| 🌐 [hilay020905.github.io](https://hilay020905.github.io) | My personal website/portfolio hosted with GitHub Pages |

---

### 🧰 Tools & Technologies

<p align="center">
  <img src="https://img.icons8.com/color/96/000000/verilog.png" width="50" title="Verilog" />
  <img src="https://www.vectorlogo.zone/logos/xilinx/xilinx-icon.svg" width="50" title="Xilinx Vivado" />
  <img src="https://www.vectorlogo.zone/logos/github/github-icon.svg" width="50" title="GitHub" />
  <img src="https://www.vectorlogo.zone/logos/python/python-icon.svg" width="50" title="Python" />
  <img src="https://www.vectorlogo.zone/logos/git-scm/git-scm-icon.svg" width="50" title="Git" />
  <img src="https://www.vectorlogo.zone/logos/linux/linux-icon.svg" width="50" title="Linux" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/GTKWave_logo.png" width="50" title="GTKWave" />
</p>

---

### 📈 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hilay020905&show_icons=true&theme=tokyonight&count_private=true&hide=issues" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hilay020905&layout=compact&theme=tokyonight&hide=html,css" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=hilay020905&theme=tokyonight" />
</p>

---
