--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
control<0>  |    3.345(R)|   -1.407(R)|clock_BUFGP       |   0.000|
control<1>  |    3.055(R)|   -1.232(R)|clock_BUFGP       |   0.000|
control<2>  |    2.803(R)|   -1.031(R)|clock_BUFGP       |   0.000|
in1<0>      |    7.870(R)|   -2.446(R)|clock_BUFGP       |   0.000|
in1<1>      |    7.768(R)|   -5.002(R)|clock_BUFGP       |   0.000|
in1<2>      |    7.615(R)|   -4.880(R)|clock_BUFGP       |   0.000|
in1<3>      |    7.531(R)|   -4.813(R)|clock_BUFGP       |   0.000|
in1<4>      |    7.702(R)|   -4.949(R)|clock_BUFGP       |   0.000|
in1<5>      |    7.610(R)|   -4.876(R)|clock_BUFGP       |   0.000|
in1<6>      |    7.531(R)|   -4.813(R)|clock_BUFGP       |   0.000|
in1<7>      |    7.532(R)|   -4.814(R)|clock_BUFGP       |   0.000|
in1<8>      |    6.878(R)|   -4.291(R)|clock_BUFGP       |   0.000|
in1<9>      |    6.376(R)|   -3.889(R)|clock_BUFGP       |   0.000|
in1<10>     |    7.146(R)|   -4.506(R)|clock_BUFGP       |   0.000|
in1<11>     |    6.162(R)|   -3.717(R)|clock_BUFGP       |   0.000|
in1<12>     |    6.195(R)|   -3.744(R)|clock_BUFGP       |   0.000|
in1<13>     |    6.534(R)|   -4.015(R)|clock_BUFGP       |   0.000|
in1<14>     |    6.336(R)|   -3.856(R)|clock_BUFGP       |   0.000|
in1<15>     |    6.589(R)|   -4.059(R)|clock_BUFGP       |   0.000|
in2<0>      |    9.205(R)|   -1.182(R)|clock_BUFGP       |   0.000|
in2<1>      |    9.149(R)|   -3.534(R)|clock_BUFGP       |   0.000|
in2<2>      |    4.670(R)|   -2.286(R)|clock_BUFGP       |   0.000|
in2<3>      |    6.177(R)|   -2.323(R)|clock_BUFGP       |   0.000|
in2<4>      |    7.580(R)|   -3.787(R)|clock_BUFGP       |   0.000|
in2<5>      |    7.916(R)|   -4.056(R)|clock_BUFGP       |   0.000|
in2<6>      |    7.902(R)|   -4.044(R)|clock_BUFGP       |   0.000|
in2<7>      |    8.035(R)|   -4.151(R)|clock_BUFGP       |   0.000|
in2<8>      |    7.983(R)|   -4.109(R)|clock_BUFGP       |   0.000|
in2<9>      |    7.848(R)|   -4.002(R)|clock_BUFGP       |   0.000|
in2<10>     |    8.138(R)|   -4.233(R)|clock_BUFGP       |   0.000|
in2<11>     |    7.950(R)|   -4.083(R)|clock_BUFGP       |   0.000|
in2<12>     |    7.901(R)|   -4.044(R)|clock_BUFGP       |   0.000|
in2<13>     |    7.997(R)|   -4.120(R)|clock_BUFGP       |   0.000|
in2<14>     |    8.140(R)|   -4.235(R)|clock_BUFGP       |   0.000|
in2<15>     |    8.440(R)|   -4.475(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
result      |   10.039(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.516|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 22 19:25:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



