Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: master_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "master_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "master_interface"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff665

---- Source Options
Top Module Name                    : master_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/CS152B/final_group_4/gyro_bluetooth/master_interface.vhd" in Library work.
Architecture behavioral of Entity master_interface is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <master_interface> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <master_interface> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/CS152B/final_group_4/gyro_bluetooth/master_interface.vhd" line 109: Width mismatch. <send_data> has a width of 8 bits but assigned expression is 16-bit wide.
Entity <master_interface> analyzed. Unit <master_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <master_interface>.
    Related source file is "C:/Users/CS152B/final_group_4/gyro_bluetooth/master_interface.vhd".
    Using one-hot encoding for signal <STATE>.
    Using one-hot encoding for signal <previousSTATE>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <STATE> of Case statement line 94 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <STATE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <begin_transmission>.
    Found 1-bit register for signal <slave_select>.
    Found 8-bit register for signal <send_data>.
    Found 8-bit register for signal <temp_data>.
    Found 16-bit register for signal <x_axis_data>.
    Found 16-bit register for signal <y_axis_data>.
    Found 16-bit register for signal <z_axis_data>.
    Found 4-bit subtractor for signal <$sub0000> created at line 177.
    Found 4-bit subtractor for signal <$sub0001> created at line 177.
    Found 48-bit register for signal <axis_data>.
    Found 3-bit register for signal <byte_count>.
    Found 3-bit adder for signal <byte_count$share0000> created at line 94.
    Found 24-bit up counter for signal <count_wait>.
    Found 7-bit register for signal <previousSTATE>.
    Found 3-bit adder carry out for signal <send_data$addsub0000> created at line 109.
    Found 12-bit up counter for signal <ss_count>.
    Found 7-bit register for signal <STATE>.
    Found 3-bit comparator lessequal for signal <STATE$cmp_le0000> created at line 153.
    Found 3-bit comparator less for signal <STATE$cmp_lt0000> created at line 108.
    Summary:
	inferred   2 Counter(s).
	inferred 131 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <master_interface> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 3-bit adder carry out                                 : 1
 4-bit subtractor                                      : 2
# Counters                                             : 2
 12-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 65
 1-bit register                                        : 58
 16-bit register                                       : 3
 3-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <send_data_4> (without init value) has a constant value of 0 in block <master_interface>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 3-bit adder carry out                                 : 1
 4-bit subtractor                                      : 2
# Counters                                             : 2
 12-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 131
 Flip-Flops                                            : 131
# Comparators                                          : 2
 3-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <send_data_4> (without init value) has a constant value of 0 in block <master_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <previousSTATE_4> has a constant value of 0 in block <master_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <previousSTATE_5> has a constant value of 0 in block <master_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <previousSTATE_6> has a constant value of 0 in block <master_interface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <master_interface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block master_interface, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 163
 Flip-Flops                                            : 163

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : master_interface.ngr
Top Level Output File Name         : master_interface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 78

Cell Usage :
# BELS                             : 268
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 34
#      LUT2                        : 6
#      LUT3                        : 10
#      LUT4                        : 26
#      LUT5                        : 32
#      LUT6                        : 84
#      MUXCY                       : 34
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 163
#      FD                          : 40
#      FDE                         : 16
#      FDR                         : 57
#      FDRE                        : 48
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 11
#      OBUF                        : 66
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff665-2 


Slice Logic Utilization: 
 Number of Slice Registers:             163  out of  28800     0%  
 Number of Slice LUTs:                  195  out of  28800     0%  
    Number used as Logic:               195  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    251
   Number with an unused Flip Flop:      88  out of    251    35%  
   Number with an unused LUT:            56  out of    251    22%  
   Number of fully used LUT-FF pairs:   107  out of    251    42%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          78
 Number of bonded IOBs:                  78  out of    360    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 163   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.170ns (Maximum Frequency: 315.506MHz)
   Minimum input arrival time before clock: 3.163ns
   Maximum output required time after clock: 2.830ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.170ns (frequency: 315.506MHz)
  Total number of paths / destination ports: 2874 / 211
-------------------------------------------------------------------------
Delay:               3.170ns (Levels of Logic = 4)
  Source:            count_wait_10 (FF)
  Destination:       STATE_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_wait_10 to STATE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.828  count_wait_10 (count_wait_10)
     LUT5:I0->O            3   0.086   0.671  count_wait_cmp_eq000119 (count_wait_cmp_eq000119)
     LUT6:I2->O           27   0.086   0.519  count_wait_cmp_eq000174 (count_wait_cmp_eq0001)
     LUT6:I5->O            1   0.086   0.412  STATE_mux0003<3>19 (STATE_mux0003<3>19)
     LUT6:I5->O            1   0.086   0.000  STATE_3_rstpot (STATE_3_rstpot)
     FDR:D                    -0.022          STATE_3
    ----------------------------------------
    Total                      3.170ns (0.740ns logic, 2.430ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 411 / 225
-------------------------------------------------------------------------
Offset:              3.163ns (Levels of Logic = 4)
  Source:            start (PAD)
  Destination:       STATE_3 (FF)
  Destination Clock: clk rising

  Data Path: start to STATE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.694   0.713  start_IBUF (start_IBUF)
     LUT4:I0->O            1   0.086   0.819  count_wait_cmp_eq000174_SW2 (N105)
     LUT6:I1->O            5   0.086   0.680  STATE_mux0003<1>1111 (N52)
     LUT6:I2->O            1   0.086   0.000  STATE_3_rstpot (STATE_3_rstpot)
     FDR:D                    -0.022          STATE_3
    ----------------------------------------
    Total                      3.163ns (0.952ns logic, 2.211ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              2.830ns (Levels of Logic = 1)
  Source:            slave_select (FF)
  Destination:       slave_select (PAD)
  Source Clock:      clk rising

  Data Path: slave_select to slave_select
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.396   0.290  slave_select (slave_select_OBUF)
     OBUF:I->O                 2.144          slave_select_OBUF (slave_select)
    ----------------------------------------
    Total                      2.830ns (2.540ns logic, 0.290ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.56 secs
 
--> 

Total memory usage is 296232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

