Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 21 16:44:02 2023
| Host         : Dawg running 64-bit major release  (build 9200)
| Command      : report_methodology -file mult_toplevel_methodology_drc_routed.rpt -pb mult_toplevel_methodology_drc_routed.pb -rpx mult_toplevel_methodology_drc_routed.rpx
| Design       : mult_toplevel
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 13         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Sw[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Sw[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Sw[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Sw[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Sw[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Sw[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Sw[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Sw[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on Xval relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on hex_grid[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on hex_grid[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on hex_grid[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on hex_grid[3] relative to clock(s) Clk
Related violations: <none>


