// Seed: 992340461
program module_0;
  always $display;
  module_3 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign module_2.id_5  = 0;
  wire id_1, id_2;
endmodule
module module_1 (
    output supply0 id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor   id_0,
    input logic id_1,
    input tri0  id_2
);
  always id_4 <= id_1;
  module_0 modCall_1 ();
  reg  id_5 = id_4;
  wire id_6;
endmodule
module module_3;
  wire id_2, id_3;
  assign id_2 = -1;
  tri0 id_4 = 1;
  assign id_3 = id_2;
endmodule
module module_4;
  parameter id_1 = 1'd0;
  module_3 modCall_1 ();
endmodule
