Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 16:25:55 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/backprop_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  980         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (514)
6. checking no_output_delay (466)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (514)
--------------------------------
 There are 514 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (466)
---------------------------------
 There are 466 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.705        0.000                      0                20405        0.042        0.000                      0                20405        3.300        0.000                       0                  9926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.705        0.000                      0                20405        0.042        0.000                      0                20405        3.300        0.000                       0                  9926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.780ns (44.284%)  route 3.498ns (55.716%))
  Logic Levels:           49  (CARRY8=43 LUT1=3 LUT3=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10140, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X70Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/Q
                         net (fo=51, routed)          0.397     0.504    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[50]
    SLICE_X72Y139        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     0.594 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__46/O
                         net (fo=1, routed)           0.013     0.607    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X72Y139        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     0.799 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.825    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_35
    SLICE_X72Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.840 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.866    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_35
    SLICE_X72Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_35
    SLICE_X72Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_35
    SLICE_X72Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_35
    SLICE_X72Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_35
    SLICE_X72Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     1.123 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.361     1.484    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/mr[49]_54[51]
    SLICE_X73Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     1.606 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     1.615    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[52].Q_XOR.SUM_XOR_1[0]
    SLICE_X73Y139        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     1.769 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.795    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_35
    SLICE_X73Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.810 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.836    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_35
    SLICE_X73Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.851 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.877    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_35
    SLICE_X73Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.892 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.918    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_35
    SLICE_X73Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.933 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.959    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_35
    SLICE_X73Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.974 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.000    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_35
    SLICE_X73Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.086 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=53, routed)          0.442     2.528    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/A[0]
    SLICE_X78Y138        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     2.677 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__48/O
                         net (fo=1, routed)           0.009     2.686    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X78Y138        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.876 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.902    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_35
    SLICE_X78Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.917 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_35
    SLICE_X78Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.958 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.984    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_35
    SLICE_X78Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.999 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.025    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_35
    SLICE_X78Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.040 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.066    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_35
    SLICE_X78Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.081 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.107    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_35
    SLICE_X78Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.223 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=54, routed)          0.458     3.680    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/A[0]
    SLICE_X74Y139        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.770 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__49/O
                         net (fo=1, routed)           0.013     3.783    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X74Y139        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.975 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.001    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_35
    SLICE_X74Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.016 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.042    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_35
    SLICE_X74Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.057 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.083    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_35
    SLICE_X74Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.098 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.124    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_35
    SLICE_X74Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.139 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.165    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_35
    SLICE_X74Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.180 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.206    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_35
    SLICE_X74Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.329 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=3, routed)           0.387     4.716    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/mr[52]_57[54]
    SLICE_X75Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.752 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.761    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/A[0]
    SLICE_X75Y139        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.915 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.941    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_35
    SLICE_X75Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.956 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.982    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_35
    SLICE_X75Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.997 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.023    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_35
    SLICE_X75Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.038 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.064    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_35
    SLICE_X75Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.079 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.105    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_35
    SLICE_X75Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.120 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.146    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_35
    SLICE_X75Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.262 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=56, routed)          0.391     5.654    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/Q[54]
    SLICE_X76Y139        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     5.752 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.022     5.774    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/a_ip[2]
    SLICE_X76Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.933 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.959    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.974 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.000    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.015 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.041    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.056 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.082    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.097 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.123    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.138 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.164    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.179 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.205    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[55].C_MUX.CARRY_MUX_n_35
    SLICE_X76Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.281 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.306    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X76Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=10140, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X76Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y146        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_1234/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/activations3_2_6_reg_869_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/activations3_2_7_reg_914_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.916%)  route 0.035ns (37.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10140, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y130        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_2_6_reg_869_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/activations3_2_6_reg_869_reg[20]/Q
                         net (fo=3, routed)           0.029     0.081    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U22/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/activations3_2_7_reg_914_reg[63][20]
    SLICE_X82Y130        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U22/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/activations3_2_7_reg_914[20]_i_1/O
                         net (fo=1, routed)           0.006     0.107    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U22_n_598
    SLICE_X82Y130        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_2_7_reg_914_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10140, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y130        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_2_7_reg_914_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X82Y130        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/activations3_2_7_reg_914_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            1.666         8.000       6.334      URAM288_X1Y40  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.000       3.300      URAM288_X1Y40  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.000       3.300      URAM288_X1Y40  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK



