.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effRubbleDisp
effRubbleDisp:
/* 801DFA40 001DCA40  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 801DFA44 001DCA44  7C 08 02 A6 */	mflr r0
/* 801DFA48 001DCA48  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 801DFA4C 001DCA4C  93 E1 00 AC */	stw r31, 0xac(r1)
/* 801DFA50 001DCA50  93 C1 00 A8 */	stw r30, 0xa8(r1)
/* 801DFA54 001DCA54  93 A1 00 A4 */	stw r29, 0xa4(r1)
/* 801DFA58 001DCA58  7C 9D 23 78 */	mr r29, r4
/* 801DFA5C 001DCA5C  4B E2 F6 F5 */	bl camGetPtr
/* 801DFA60 001DCA60  83 DD 00 0C */	lwz r30, 0xc(r29)
/* 801DFA64 001DCA64  7C 7F 1B 78 */	mr r31, r3
/* 801DFA68 001DCA68  38 61 00 70 */	addi r3, r1, 0x70
/* 801DFA6C 001DCA6C  83 BE 00 44 */	lwz r29, 0x44(r30)
/* 801DFA70 001DCA70  C0 3E 00 04 */	lfs f1, 4(r30)
/* 801DFA74 001DCA74  C0 5E 00 08 */	lfs f2, 8(r30)
/* 801DFA78 001DCA78  C0 7E 00 0C */	lfs f3, 0xc(r30)
/* 801DFA7C 001DCA7C  48 0B 89 B1 */	bl PSMTXTrans
/* 801DFA80 001DCA80  C0 22 E8 B4 */	lfs f1, lbl_8041FC34-_SDA2_BASE_(r2)
/* 801DFA84 001DCA84  38 61 00 10 */	addi r3, r1, 0x10
/* 801DFA88 001DCA88  C0 1E 00 24 */	lfs f0, 0x24(r30)
/* 801DFA8C 001DCA8C  38 80 00 78 */	li r4, 0x78
/* 801DFA90 001DCA90  EC 21 00 32 */	fmuls f1, f1, f0
/* 801DFA94 001DCA94  48 0B 87 59 */	bl PSMTXRotRad
/* 801DFA98 001DCA98  38 61 00 70 */	addi r3, r1, 0x70
/* 801DFA9C 001DCA9C  38 81 00 10 */	addi r4, r1, 0x10
/* 801DFAA0 001DCAA0  7C 65 1B 78 */	mr r5, r3
/* 801DFAA4 001DCAA4  48 0B 84 BD */	bl PSMTXConcat
/* 801DFAA8 001DCAA8  C0 22 E8 B4 */	lfs f1, lbl_8041FC34-_SDA2_BASE_(r2)
/* 801DFAAC 001DCAAC  38 61 00 10 */	addi r3, r1, 0x10
/* 801DFAB0 001DCAB0  C0 1E 00 2C */	lfs f0, 0x2c(r30)
/* 801DFAB4 001DCAB4  38 80 00 79 */	li r4, 0x79
/* 801DFAB8 001DCAB8  EC 21 00 32 */	fmuls f1, f1, f0
/* 801DFABC 001DCABC  48 0B 87 31 */	bl PSMTXRotRad
/* 801DFAC0 001DCAC0  38 61 00 70 */	addi r3, r1, 0x70
/* 801DFAC4 001DCAC4  38 81 00 10 */	addi r4, r1, 0x10
/* 801DFAC8 001DCAC8  7C 65 1B 78 */	mr r5, r3
/* 801DFACC 001DCACC  48 0B 84 95 */	bl PSMTXConcat
/* 801DFAD0 001DCAD0  C0 22 E8 B4 */	lfs f1, lbl_8041FC34-_SDA2_BASE_(r2)
/* 801DFAD4 001DCAD4  38 61 00 10 */	addi r3, r1, 0x10
/* 801DFAD8 001DCAD8  C0 1E 00 28 */	lfs f0, 0x28(r30)
/* 801DFADC 001DCADC  38 80 00 7A */	li r4, 0x7a
/* 801DFAE0 001DCAE0  EC 21 00 32 */	fmuls f1, f1, f0
/* 801DFAE4 001DCAE4  48 0B 87 09 */	bl PSMTXRotRad
/* 801DFAE8 001DCAE8  38 61 00 70 */	addi r3, r1, 0x70
/* 801DFAEC 001DCAEC  38 81 00 10 */	addi r4, r1, 0x10
/* 801DFAF0 001DCAF0  7C 65 1B 78 */	mr r5, r3
/* 801DFAF4 001DCAF4  48 0B 84 6D */	bl PSMTXConcat
/* 801DFAF8 001DCAF8  C0 3E 00 3C */	lfs f1, 0x3c(r30)
/* 801DFAFC 001DCAFC  38 61 00 40 */	addi r3, r1, 0x40
/* 801DFB00 001DCB00  FC 40 08 90 */	fmr f2, f1
/* 801DFB04 001DCB04  FC 60 08 90 */	fmr f3, f1
/* 801DFB08 001DCB08  48 0B 89 A5 */	bl PSMTXScale
/* 801DFB0C 001DCB0C  38 61 00 70 */	addi r3, r1, 0x70
/* 801DFB10 001DCB10  38 81 00 40 */	addi r4, r1, 0x40
/* 801DFB14 001DCB14  7C 65 1B 78 */	mr r5, r3
/* 801DFB18 001DCB18  48 0B 84 49 */	bl PSMTXConcat
/* 801DFB1C 001DCB1C  38 81 00 70 */	addi r4, r1, 0x70
/* 801DFB20 001DCB20  38 7F 01 1C */	addi r3, r31, 0x11c
/* 801DFB24 001DCB24  7C 85 23 78 */	mr r5, r4
/* 801DFB28 001DCB28  48 0B 84 39 */	bl PSMTXConcat
/* 801DFB2C 001DCB2C  38 61 00 70 */	addi r3, r1, 0x70
/* 801DFB30 001DCB30  38 80 00 00 */	li r4, 0
/* 801DFB34 001DCB34  48 0D 49 C5 */	bl GXLoadPosMtxImm
/* 801DFB38 001DCB38  38 60 00 00 */	li r3, 0
/* 801DFB3C 001DCB3C  48 0D 4A 5D */	bl GXSetCurrentMtx
/* 801DFB40 001DCB40  80 02 E8 B0 */	lwz r0, lbl_8041FC30-_SDA2_BASE_(r2)
/* 801DFB44 001DCB44  38 81 00 0C */	addi r4, r1, 0xc
/* 801DFB48 001DCB48  38 60 00 01 */	li r3, 1
/* 801DFB4C 001DCB4C  90 01 00 08 */	stw r0, 8(r1)
/* 801DFB50 001DCB50  9B A1 00 0B */	stb r29, 0xb(r1)
/* 801DFB54 001DCB54  80 01 00 08 */	lwz r0, 8(r1)
/* 801DFB58 001DCB58  90 01 00 0C */	stw r0, 0xc(r1)
/* 801DFB5C 001DCB5C  48 0D 31 59 */	bl GXSetTevColor
/* 801DFB60 001DCB60  38 60 00 01 */	li r3, 1
/* 801DFB64 001DCB64  48 0D 15 D5 */	bl GXSetNumChans
/* 801DFB68 001DCB68  38 60 00 04 */	li r3, 4
/* 801DFB6C 001DCB6C  38 80 00 00 */	li r4, 0
/* 801DFB70 001DCB70  38 A0 00 00 */	li r5, 0
/* 801DFB74 001DCB74  38 C0 00 01 */	li r6, 1
/* 801DFB78 001DCB78  38 E0 00 00 */	li r7, 0
/* 801DFB7C 001DCB7C  39 00 00 00 */	li r8, 0
/* 801DFB80 001DCB80  39 20 00 02 */	li r9, 2
/* 801DFB84 001DCB84  48 0D 15 F1 */	bl GXSetChanCtrl
/* 801DFB88 001DCB88  38 60 00 00 */	li r3, 0
/* 801DFB8C 001DCB8C  48 0C F6 F5 */	bl GXSetNumTexGens
/* 801DFB90 001DCB90  38 60 00 01 */	li r3, 1
/* 801DFB94 001DCB94  48 0D 36 35 */	bl GXSetNumTevStages
/* 801DFB98 001DCB98  38 60 00 00 */	li r3, 0
/* 801DFB9C 001DCB9C  38 80 00 FF */	li r4, 0xff
/* 801DFBA0 001DCBA0  38 A0 00 FF */	li r5, 0xff
/* 801DFBA4 001DCBA4  38 C0 00 04 */	li r6, 4
/* 801DFBA8 001DCBA8  48 0D 34 85 */	bl GXSetTevOrder
/* 801DFBAC 001DCBAC  38 60 00 00 */	li r3, 0
/* 801DFBB0 001DCBB0  38 80 00 00 */	li r4, 0
/* 801DFBB4 001DCBB4  38 A0 00 00 */	li r5, 0
/* 801DFBB8 001DCBB8  38 C0 00 00 */	li r6, 0
/* 801DFBBC 001DCBBC  38 E0 00 01 */	li r7, 1
/* 801DFBC0 001DCBC0  39 00 00 00 */	li r8, 0
/* 801DFBC4 001DCBC4  48 0D 30 21 */	bl GXSetTevColorOp
/* 801DFBC8 001DCBC8  38 60 00 00 */	li r3, 0
/* 801DFBCC 001DCBCC  38 80 00 00 */	li r4, 0
/* 801DFBD0 001DCBD0  38 A0 00 00 */	li r5, 0
/* 801DFBD4 001DCBD4  38 C0 00 00 */	li r6, 0
/* 801DFBD8 001DCBD8  38 E0 00 01 */	li r7, 1
/* 801DFBDC 001DCBDC  39 00 00 00 */	li r8, 0
/* 801DFBE0 001DCBE0  48 0D 30 6D */	bl GXSetTevAlphaOp
/* 801DFBE4 001DCBE4  38 60 00 00 */	li r3, 0
/* 801DFBE8 001DCBE8  38 80 00 0F */	li r4, 0xf
/* 801DFBEC 001DCBEC  38 A0 00 02 */	li r5, 2
/* 801DFBF0 001DCBF0  38 C0 00 0A */	li r6, 0xa
/* 801DFBF4 001DCBF4  38 E0 00 0F */	li r7, 0xf
/* 801DFBF8 001DCBF8  48 0D 2F 65 */	bl GXSetTevColorIn
/* 801DFBFC 001DCBFC  38 60 00 00 */	li r3, 0
/* 801DFC00 001DCC00  38 80 00 07 */	li r4, 7
/* 801DFC04 001DCC04  38 A0 00 07 */	li r5, 7
/* 801DFC08 001DCC08  38 C0 00 07 */	li r6, 7
/* 801DFC0C 001DCC0C  38 E0 00 01 */	li r7, 1
/* 801DFC10 001DCC10  48 0D 2F 91 */	bl GXSetTevAlphaIn
/* 801DFC14 001DCC14  38 60 00 00 */	li r3, 0
/* 801DFC18 001DCC18  48 0D 02 71 */	bl GXSetCullMode
/* 801DFC1C 001DCC1C  80 1E 00 00 */	lwz r0, 0(r30)
/* 801DFC20 001DCC20  2C 00 00 03 */	cmpwi r0, 3
/* 801DFC24 001DCC24  41 82 00 30 */	beq lbl_801DFC54
/* 801DFC28 001DCC28  40 80 00 1C */	bge lbl_801DFC44
/* 801DFC2C 001DCC2C  2C 00 00 01 */	cmpwi r0, 1
/* 801DFC30 001DCC30  41 82 00 FC */	beq lbl_801DFD2C
/* 801DFC34 001DCC34  40 80 01 88 */	bge lbl_801DFDBC
/* 801DFC38 001DCC38  2C 00 00 00 */	cmpwi r0, 0
/* 801DFC3C 001DCC3C  40 80 00 18 */	bge lbl_801DFC54
/* 801DFC40 001DCC40  48 00 02 4C */	b lbl_801DFE8C
lbl_801DFC44:
/* 801DFC44 001DCC44  2C 00 00 05 */	cmpwi r0, 5
/* 801DFC48 001DCC48  41 82 01 74 */	beq lbl_801DFDBC
/* 801DFC4C 001DCC4C  40 80 02 40 */	bge lbl_801DFE8C
/* 801DFC50 001DCC50  48 00 00 DC */	b lbl_801DFD2C
lbl_801DFC54:
/* 801DFC54 001DCC54  3C 60 80 3A */	lis r3, lbl_803A5190@ha
/* 801DFC58 001DCC58  38 63 51 90 */	addi r3, r3, lbl_803A5190@l
/* 801DFC5C 001DCC5C  38 63 01 88 */	addi r3, r3, 0x188
/* 801DFC60 001DCC60  4B FF 1A 51 */	bl effSetVtxDescN64
/* 801DFC64 001DCC64  38 60 00 90 */	li r3, 0x90
/* 801DFC68 001DCC68  38 80 00 00 */	li r4, 0
/* 801DFC6C 001DCC6C  38 A0 00 1E */	li r5, 0x1e
/* 801DFC70 001DCC70  48 0C FF F9 */	bl GXBegin
/* 801DFC74 001DCC74  38 60 00 00 */	li r3, 0
/* 801DFC78 001DCC78  38 80 00 01 */	li r4, 1
/* 801DFC7C 001DCC7C  38 A0 00 02 */	li r5, 2
/* 801DFC80 001DCC80  38 C0 00 00 */	li r6, 0
/* 801DFC84 001DCC84  38 E0 00 03 */	li r7, 3
/* 801DFC88 001DCC88  39 00 00 04 */	li r8, 4
/* 801DFC8C 001DCC8C  39 20 00 05 */	li r9, 5
/* 801DFC90 001DCC90  39 40 00 00 */	li r10, 0
/* 801DFC94 001DCC94  4B FF 19 A1 */	bl tri2
/* 801DFC98 001DCC98  38 60 00 06 */	li r3, 6
/* 801DFC9C 001DCC9C  38 80 00 07 */	li r4, 7
/* 801DFCA0 001DCCA0  38 A0 00 08 */	li r5, 8
/* 801DFCA4 001DCCA4  38 C0 00 00 */	li r6, 0
/* 801DFCA8 001DCCA8  38 E0 00 09 */	li r7, 9
/* 801DFCAC 001DCCAC  39 00 00 0A */	li r8, 0xa
/* 801DFCB0 001DCCB0  39 20 00 0B */	li r9, 0xb
/* 801DFCB4 001DCCB4  39 40 00 00 */	li r10, 0
/* 801DFCB8 001DCCB8  4B FF 19 7D */	bl tri2
/* 801DFCBC 001DCCBC  38 60 00 0C */	li r3, 0xc
/* 801DFCC0 001DCCC0  38 80 00 0D */	li r4, 0xd
/* 801DFCC4 001DCCC4  38 A0 00 0E */	li r5, 0xe
/* 801DFCC8 001DCCC8  38 C0 00 00 */	li r6, 0
/* 801DFCCC 001DCCCC  38 E0 00 0F */	li r7, 0xf
/* 801DFCD0 001DCCD0  39 00 00 10 */	li r8, 0x10
/* 801DFCD4 001DCCD4  39 20 00 11 */	li r9, 0x11
/* 801DFCD8 001DCCD8  39 40 00 00 */	li r10, 0
/* 801DFCDC 001DCCDC  4B FF 19 59 */	bl tri2
/* 801DFCE0 001DCCE0  38 60 00 12 */	li r3, 0x12
/* 801DFCE4 001DCCE4  38 80 00 13 */	li r4, 0x13
/* 801DFCE8 001DCCE8  38 A0 00 14 */	li r5, 0x14
/* 801DFCEC 001DCCEC  38 C0 00 00 */	li r6, 0
/* 801DFCF0 001DCCF0  38 E0 00 15 */	li r7, 0x15
/* 801DFCF4 001DCCF4  39 00 00 16 */	li r8, 0x16
/* 801DFCF8 001DCCF8  39 20 00 17 */	li r9, 0x17
/* 801DFCFC 001DCCFC  39 40 00 00 */	li r10, 0
/* 801DFD00 001DCD00  4B FF 19 35 */	bl tri2
/* 801DFD04 001DCD04  38 60 00 18 */	li r3, 0x18
/* 801DFD08 001DCD08  38 80 00 19 */	li r4, 0x19
/* 801DFD0C 001DCD0C  38 A0 00 1A */	li r5, 0x1a
/* 801DFD10 001DCD10  38 C0 00 00 */	li r6, 0
/* 801DFD14 001DCD14  38 E0 00 1B */	li r7, 0x1b
/* 801DFD18 001DCD18  39 00 00 1C */	li r8, 0x1c
/* 801DFD1C 001DCD1C  39 20 00 1D */	li r9, 0x1d
/* 801DFD20 001DCD20  39 40 00 00 */	li r10, 0
/* 801DFD24 001DCD24  4B FF 19 11 */	bl tri2
/* 801DFD28 001DCD28  48 00 01 64 */	b lbl_801DFE8C
lbl_801DFD2C:
/* 801DFD2C 001DCD2C  3C 60 80 3A */	lis r3, lbl_803A5190@ha
/* 801DFD30 001DCD30  38 63 51 90 */	addi r3, r3, lbl_803A5190@l
/* 801DFD34 001DCD34  38 63 01 42 */	addi r3, r3, 0x142
/* 801DFD38 001DCD38  4B FF 19 79 */	bl effSetVtxDescN64
/* 801DFD3C 001DCD3C  38 60 00 90 */	li r3, 0x90
/* 801DFD40 001DCD40  38 80 00 00 */	li r4, 0
/* 801DFD44 001DCD44  38 A0 00 12 */	li r5, 0x12
/* 801DFD48 001DCD48  48 0C FF 21 */	bl GXBegin
/* 801DFD4C 001DCD4C  38 60 00 00 */	li r3, 0
/* 801DFD50 001DCD50  38 80 00 01 */	li r4, 1
/* 801DFD54 001DCD54  38 A0 00 02 */	li r5, 2
/* 801DFD58 001DCD58  38 C0 00 00 */	li r6, 0
/* 801DFD5C 001DCD5C  38 E0 00 01 */	li r7, 1
/* 801DFD60 001DCD60  39 00 00 03 */	li r8, 3
/* 801DFD64 001DCD64  39 20 00 02 */	li r9, 2
/* 801DFD68 001DCD68  39 40 00 00 */	li r10, 0
/* 801DFD6C 001DCD6C  4B FF 18 C9 */	bl tri2
/* 801DFD70 001DCD70  38 60 00 01 */	li r3, 1
/* 801DFD74 001DCD74  38 80 00 00 */	li r4, 0
/* 801DFD78 001DCD78  38 A0 00 04 */	li r5, 4
/* 801DFD7C 001DCD7C  38 C0 00 00 */	li r6, 0
/* 801DFD80 001DCD80  38 E0 00 01 */	li r7, 1
/* 801DFD84 001DCD84  39 00 00 04 */	li r8, 4
/* 801DFD88 001DCD88  39 20 00 03 */	li r9, 3
/* 801DFD8C 001DCD8C  39 40 00 00 */	li r10, 0
/* 801DFD90 001DCD90  4B FF 18 A5 */	bl tri2
/* 801DFD94 001DCD94  38 60 00 04 */	li r3, 4
/* 801DFD98 001DCD98  38 80 00 00 */	li r4, 0
/* 801DFD9C 001DCD9C  38 A0 00 02 */	li r5, 2
/* 801DFDA0 001DCDA0  38 C0 00 00 */	li r6, 0
/* 801DFDA4 001DCDA4  38 E0 00 03 */	li r7, 3
/* 801DFDA8 001DCDA8  39 00 00 04 */	li r8, 4
/* 801DFDAC 001DCDAC  39 20 00 02 */	li r9, 2
/* 801DFDB0 001DCDB0  39 40 00 00 */	li r10, 0
/* 801DFDB4 001DCDB4  4B FF 18 81 */	bl tri2
/* 801DFDB8 001DCDB8  48 00 00 D4 */	b lbl_801DFE8C
lbl_801DFDBC:
/* 801DFDBC 001DCDBC  3C 60 80 3A */	lis r3, lbl_803A5190@ha
/* 801DFDC0 001DCDC0  38 63 51 90 */	addi r3, r3, lbl_803A5190@l
/* 801DFDC4 001DCDC4  4B FF 18 ED */	bl effSetVtxDescN64
/* 801DFDC8 001DCDC8  38 60 00 90 */	li r3, 0x90
/* 801DFDCC 001DCDCC  38 80 00 00 */	li r4, 0
/* 801DFDD0 001DCDD0  38 A0 00 1E */	li r5, 0x1e
/* 801DFDD4 001DCDD4  48 0C FE 95 */	bl GXBegin
/* 801DFDD8 001DCDD8  38 60 00 00 */	li r3, 0
/* 801DFDDC 001DCDDC  38 80 00 01 */	li r4, 1
/* 801DFDE0 001DCDE0  38 A0 00 02 */	li r5, 2
/* 801DFDE4 001DCDE4  38 C0 00 00 */	li r6, 0
/* 801DFDE8 001DCDE8  38 E0 00 02 */	li r7, 2
/* 801DFDEC 001DCDEC  39 00 00 03 */	li r8, 3
/* 801DFDF0 001DCDF0  39 20 00 04 */	li r9, 4
/* 801DFDF4 001DCDF4  39 40 00 00 */	li r10, 0
/* 801DFDF8 001DCDF8  4B FF 18 3D */	bl tri2
/* 801DFDFC 001DCDFC  38 60 00 05 */	li r3, 5
/* 801DFE00 001DCE00  38 80 00 06 */	li r4, 6
/* 801DFE04 001DCE04  38 A0 00 07 */	li r5, 7
/* 801DFE08 001DCE08  38 C0 00 00 */	li r6, 0
/* 801DFE0C 001DCE0C  38 E0 00 05 */	li r7, 5
/* 801DFE10 001DCE10  39 00 00 07 */	li r8, 7
/* 801DFE14 001DCE14  39 20 00 08 */	li r9, 8
/* 801DFE18 001DCE18  39 40 00 00 */	li r10, 0
/* 801DFE1C 001DCE1C  4B FF 18 19 */	bl tri2
/* 801DFE20 001DCE20  38 60 00 09 */	li r3, 9
/* 801DFE24 001DCE24  38 80 00 0A */	li r4, 0xa
/* 801DFE28 001DCE28  38 A0 00 0B */	li r5, 0xb
/* 801DFE2C 001DCE2C  38 C0 00 00 */	li r6, 0
/* 801DFE30 001DCE30  38 E0 00 0C */	li r7, 0xc
/* 801DFE34 001DCE34  39 00 00 0D */	li r8, 0xd
/* 801DFE38 001DCE38  39 20 00 0E */	li r9, 0xe
/* 801DFE3C 001DCE3C  39 40 00 00 */	li r10, 0
/* 801DFE40 001DCE40  4B FF 17 F5 */	bl tri2
/* 801DFE44 001DCE44  38 60 00 0C */	li r3, 0xc
/* 801DFE48 001DCE48  38 80 00 0E */	li r4, 0xe
/* 801DFE4C 001DCE4C  38 A0 00 0F */	li r5, 0xf
/* 801DFE50 001DCE50  38 C0 00 00 */	li r6, 0
/* 801DFE54 001DCE54  38 E0 00 10 */	li r7, 0x10
/* 801DFE58 001DCE58  39 00 00 11 */	li r8, 0x11
/* 801DFE5C 001DCE5C  39 20 00 12 */	li r9, 0x12
/* 801DFE60 001DCE60  39 40 00 00 */	li r10, 0
/* 801DFE64 001DCE64  4B FF 17 D1 */	bl tri2
/* 801DFE68 001DCE68  38 60 00 13 */	li r3, 0x13
/* 801DFE6C 001DCE6C  38 80 00 14 */	li r4, 0x14
/* 801DFE70 001DCE70  38 A0 00 15 */	li r5, 0x15
/* 801DFE74 001DCE74  38 C0 00 00 */	li r6, 0
/* 801DFE78 001DCE78  38 E0 00 13 */	li r7, 0x13
/* 801DFE7C 001DCE7C  39 00 00 15 */	li r8, 0x15
/* 801DFE80 001DCE80  39 20 00 16 */	li r9, 0x16
/* 801DFE84 001DCE84  39 40 00 00 */	li r10, 0
/* 801DFE88 001DCE88  4B FF 17 AD */	bl tri2
lbl_801DFE8C:
/* 801DFE8C 001DCE8C  80 01 00 B4 */	lwz r0, 0xb4(r1)
/* 801DFE90 001DCE90  83 E1 00 AC */	lwz r31, 0xac(r1)
/* 801DFE94 001DCE94  83 C1 00 A8 */	lwz r30, 0xa8(r1)
/* 801DFE98 001DCE98  83 A1 00 A4 */	lwz r29, 0xa4(r1)
/* 801DFE9C 001DCE9C  7C 08 03 A6 */	mtlr r0
/* 801DFEA0 001DCEA0  38 21 00 B0 */	addi r1, r1, 0xb0
/* 801DFEA4 001DCEA4  4E 80 00 20 */	blr 
effRubbleMain:
/* 801DFEA8 001DCEA8  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801DFEAC 001DCEAC  7C 08 02 A6 */	mflr r0
/* 801DFEB0 001DCEB0  3C 80 80 30 */	lis r4, lbl_802FB5A0@ha
/* 801DFEB4 001DCEB4  90 01 00 44 */	stw r0, 0x44(r1)
/* 801DFEB8 001DCEB8  38 C4 B5 A0 */	addi r6, r4, lbl_802FB5A0@l
/* 801DFEBC 001DCEBC  93 E1 00 3C */	stw r31, 0x3c(r1)
/* 801DFEC0 001DCEC0  93 C1 00 38 */	stw r30, 0x38(r1)
/* 801DFEC4 001DCEC4  7C 7E 1B 78 */	mr r30, r3
/* 801DFEC8 001DCEC8  93 A1 00 34 */	stw r29, 0x34(r1)
/* 801DFECC 001DCECC  83 E3 00 0C */	lwz r31, 0xc(r3)
/* 801DFED0 001DCED0  80 A6 00 00 */	lwz r5, 0(r6)
/* 801DFED4 001DCED4  80 86 00 04 */	lwz r4, 4(r6)
/* 801DFED8 001DCED8  80 06 00 08 */	lwz r0, 8(r6)
/* 801DFEDC 001DCEDC  90 A1 00 08 */	stw r5, 8(r1)
/* 801DFEE0 001DCEE0  C0 1F 00 04 */	lfs f0, 4(r31)
/* 801DFEE4 001DCEE4  90 81 00 0C */	stw r4, 0xc(r1)
/* 801DFEE8 001DCEE8  C0 3F 00 08 */	lfs f1, 8(r31)
/* 801DFEEC 001DCEEC  D0 01 00 08 */	stfs f0, 8(r1)
/* 801DFEF0 001DCEF0  C0 1F 00 0C */	lfs f0, 0xc(r31)
/* 801DFEF4 001DCEF4  90 01 00 10 */	stw r0, 0x10(r1)
/* 801DFEF8 001DCEF8  80 A1 00 08 */	lwz r5, 8(r1)
/* 801DFEFC 001DCEFC  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 801DFF00 001DCF00  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 801DFF04 001DCF04  80 81 00 0C */	lwz r4, 0xc(r1)
/* 801DFF08 001DCF08  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801DFF0C 001DCF0C  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801DFF10 001DCF10  90 81 00 18 */	stw r4, 0x18(r1)
/* 801DFF14 001DCF14  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801DFF18 001DCF18  80 9F 00 48 */	lwz r4, 0x48(r31)
/* 801DFF1C 001DCF1C  38 04 FF FF */	addi r0, r4, -1
/* 801DFF20 001DCF20  90 1F 00 48 */	stw r0, 0x48(r31)
/* 801DFF24 001DCF24  80 9F 00 4C */	lwz r4, 0x4c(r31)
/* 801DFF28 001DCF28  38 04 00 01 */	addi r0, r4, 1
/* 801DFF2C 001DCF2C  90 1F 00 4C */	stw r0, 0x4c(r31)
/* 801DFF30 001DCF30  83 BF 00 48 */	lwz r29, 0x48(r31)
/* 801DFF34 001DCF34  2C 1D 00 00 */	cmpwi r29, 0
/* 801DFF38 001DCF38  40 80 00 0C */	bge lbl_801DFF44
/* 801DFF3C 001DCF3C  4B E7 DC 49 */	bl effDelete
/* 801DFF40 001DCF40  48 00 01 00 */	b lbl_801E0040
lbl_801DFF44:
/* 801DFF44 001DCF44  C0 3F 00 08 */	lfs f1, 8(r31)
/* 801DFF48 001DCF48  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 801DFF4C 001DCF4C  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 801DFF50 001DCF50  41 82 00 8C */	beq lbl_801DFFDC
/* 801DFF54 001DCF54  C0 3F 00 18 */	lfs f1, 0x18(r31)
/* 801DFF58 001DCF58  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 801DFF5C 001DCF5C  EC 01 00 2A */	fadds f0, f1, f0
/* 801DFF60 001DCF60  D0 1F 00 18 */	stfs f0, 0x18(r31)
/* 801DFF64 001DCF64  C0 3F 00 08 */	lfs f1, 8(r31)
/* 801DFF68 001DCF68  C0 1F 00 18 */	lfs f0, 0x18(r31)
/* 801DFF6C 001DCF6C  EC 01 00 2A */	fadds f0, f1, f0
/* 801DFF70 001DCF70  D0 1F 00 08 */	stfs f0, 8(r31)
/* 801DFF74 001DCF74  C0 3F 00 24 */	lfs f1, 0x24(r31)
/* 801DFF78 001DCF78  C0 1F 00 30 */	lfs f0, 0x30(r31)
/* 801DFF7C 001DCF7C  EC 01 00 2A */	fadds f0, f1, f0
/* 801DFF80 001DCF80  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 801DFF84 001DCF84  C0 3F 00 2C */	lfs f1, 0x2c(r31)
/* 801DFF88 001DCF88  C0 1F 00 38 */	lfs f0, 0x38(r31)
/* 801DFF8C 001DCF8C  EC 01 00 2A */	fadds f0, f1, f0
/* 801DFF90 001DCF90  D0 1F 00 2C */	stfs f0, 0x2c(r31)
/* 801DFF94 001DCF94  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 801DFF98 001DCF98  C0 1F 00 34 */	lfs f0, 0x34(r31)
/* 801DFF9C 001DCF9C  EC 01 00 2A */	fadds f0, f1, f0
/* 801DFFA0 001DCFA0  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 801DFFA4 001DCFA4  C0 1F 00 08 */	lfs f0, 8(r31)
/* 801DFFA8 001DCFA8  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 801DFFAC 001DCFAC  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 801DFFB0 001DCFB0  4C 40 13 82 */	cror 2, 0, 2
/* 801DFFB4 001DCFB4  40 82 00 28 */	bne lbl_801DFFDC
/* 801DFFB8 001DCFB8  D0 3F 00 08 */	stfs f1, 8(r31)
/* 801DFFBC 001DCFBC  38 60 00 02 */	li r3, 2
/* 801DFFC0 001DCFC0  38 80 00 14 */	li r4, 0x14
/* 801DFFC4 001DCFC4  C0 3F 00 04 */	lfs f1, 4(r31)
/* 801DFFC8 001DCFC8  C0 5F 00 08 */	lfs f2, 8(r31)
/* 801DFFCC 001DCFCC  C0 7F 00 0C */	lfs f3, 0xc(r31)
/* 801DFFD0 001DCFD0  4B FE 0A D5 */	bl effHokoriN64Entry
/* 801DFFD4 001DCFD4  38 00 00 1E */	li r0, 0x1e
/* 801DFFD8 001DCFD8  90 1F 00 48 */	stw r0, 0x48(r31)
lbl_801DFFDC:
/* 801DFFDC 001DCFDC  2C 1D 00 0A */	cmpwi r29, 0xa
/* 801DFFE0 001DCFE0  40 80 00 40 */	bge lbl_801E0020
/* 801DFFE4 001DCFE4  80 9F 00 44 */	lwz r4, 0x44(r31)
/* 801DFFE8 001DCFE8  3C 00 43 30 */	lis r0, 0x4330
/* 801DFFEC 001DCFEC  90 01 00 20 */	stw r0, 0x20(r1)
/* 801DFFF0 001DCFF0  3C 60 80 30 */	lis r3, lbl_802FB5B0@ha
/* 801DFFF4 001DCFF4  6C 80 80 00 */	xoris r0, r4, 0x8000
/* 801DFFF8 001DCFF8  C8 43 B5 B0 */	lfd f2, lbl_802FB5B0@l(r3)
/* 801DFFFC 001DCFFC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801E0000 001DD000  C0 02 E8 B8 */	lfs f0, lbl_8041FC38-_SDA2_BASE_(r2)
/* 801E0004 001DD004  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 801E0008 001DD008  EC 21 10 28 */	fsubs f1, f1, f2
/* 801E000C 001DD00C  EC 01 00 32 */	fmuls f0, f1, f0
/* 801E0010 001DD010  FC 00 00 1E */	fctiwz f0, f0
/* 801E0014 001DD014  D8 01 00 28 */	stfd f0, 0x28(r1)
/* 801E0018 001DD018  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 801E001C 001DD01C  90 1F 00 44 */	stw r0, 0x44(r31)
lbl_801E0020:
/* 801E0020 001DD020  38 61 00 14 */	addi r3, r1, 0x14
/* 801E0024 001DD024  4B E3 06 9D */	bl dispCalcZ
/* 801E0028 001DD028  3C 60 80 1E */	lis r3, effRubbleDisp@ha
/* 801E002C 001DD02C  7F C6 F3 78 */	mr r6, r30
/* 801E0030 001DD030  38 A3 FA 40 */	addi r5, r3, effRubbleDisp@l
/* 801E0034 001DD034  38 80 00 02 */	li r4, 2
/* 801E0038 001DD038  38 60 00 04 */	li r3, 4
/* 801E003C 001DD03C  4B E3 09 DD */	bl dispEntry
lbl_801E0040:
/* 801E0040 001DD040  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801E0044 001DD044  83 E1 00 3C */	lwz r31, 0x3c(r1)
/* 801E0048 001DD048  83 C1 00 38 */	lwz r30, 0x38(r1)
/* 801E004C 001DD04C  83 A1 00 34 */	lwz r29, 0x34(r1)
/* 801E0050 001DD050  7C 08 03 A6 */	mtlr r0
/* 801E0054 001DD054  38 21 00 40 */	addi r1, r1, 0x40
/* 801E0058 001DD058  4E 80 00 20 */	blr 

.global effRubbleN64Entry
effRubbleN64Entry:
/* 801E005C 001DD05C  94 21 FF 60 */	stwu r1, -0xa0(r1)
/* 801E0060 001DD060  7C 08 02 A6 */	mflr r0
/* 801E0064 001DD064  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 801E0068 001DD068  DB E1 00 90 */	stfd f31, 0x90(r1)
/* 801E006C 001DD06C  F3 E1 00 98 */	psq_st f31, 152(r1), 0, qr0
/* 801E0070 001DD070  DB C1 00 80 */	stfd f30, 0x80(r1)
/* 801E0074 001DD074  F3 C1 00 88 */	psq_st f30, 136(r1), 0, qr0
/* 801E0078 001DD078  DB A1 00 70 */	stfd f29, 0x70(r1)
/* 801E007C 001DD07C  F3 A1 00 78 */	psq_st f29, 120(r1), 0, qr0
/* 801E0080 001DD080  DB 81 00 60 */	stfd f28, 0x60(r1)
/* 801E0084 001DD084  F3 81 00 68 */	psq_st f28, 104(r1), 0, qr0
/* 801E0088 001DD088  DB 61 00 50 */	stfd f27, 0x50(r1)
/* 801E008C 001DD08C  F3 61 00 58 */	psq_st f27, 88(r1), 0, qr0
/* 801E0090 001DD090  DB 41 00 40 */	stfd f26, 0x40(r1)
/* 801E0094 001DD094  F3 41 00 48 */	psq_st f26, 72(r1), 0, qr0
/* 801E0098 001DD098  DB 21 00 30 */	stfd f25, 0x30(r1)
/* 801E009C 001DD09C  F3 21 00 38 */	psq_st f25, 56(r1), 0, qr0
/* 801E00A0 001DD0A0  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801E00A4 001DD0A4  93 C1 00 28 */	stw r30, 0x28(r1)
/* 801E00A8 001DD0A8  93 A1 00 24 */	stw r29, 0x24(r1)
/* 801E00AC 001DD0AC  93 81 00 20 */	stw r28, 0x20(r1)
/* 801E00B0 001DD0B0  FF 20 08 90 */	fmr f25, f1
/* 801E00B4 001DD0B4  7C 7C 1B 78 */	mr r28, r3
/* 801E00B8 001DD0B8  FF 40 10 90 */	fmr f26, f2
/* 801E00BC 001DD0BC  7C 9D 23 78 */	mr r29, r4
/* 801E00C0 001DD0C0  FF 60 18 90 */	fmr f27, f3
/* 801E00C4 001DD0C4  FF 80 20 90 */	fmr f28, f4
/* 801E00C8 001DD0C8  FF A0 28 90 */	fmr f29, f5
/* 801E00CC 001DD0CC  FF C0 30 90 */	fmr f30, f6
/* 801E00D0 001DD0D0  FF E0 38 90 */	fmr f31, f7
/* 801E00D4 001DD0D4  4B E7 DC E9 */	bl effEntry
/* 801E00D8 001DD0D8  3C 80 80 30 */	lis r4, lbl_802FB5B8@ha
/* 801E00DC 001DD0DC  7C 7E 1B 78 */	mr r30, r3
/* 801E00E0 001DD0E0  38 84 B5 B8 */	addi r4, r4, lbl_802FB5B8@l
/* 801E00E4 001DD0E4  38 00 00 01 */	li r0, 1
/* 801E00E8 001DD0E8  90 9E 00 14 */	stw r4, 0x14(r30)
/* 801E00EC 001DD0EC  38 60 00 03 */	li r3, 3
/* 801E00F0 001DD0F0  38 80 00 50 */	li r4, 0x50
/* 801E00F4 001DD0F4  90 1E 00 08 */	stw r0, 8(r30)
/* 801E00F8 001DD0F8  4B E4 F9 95 */	bl __memAlloc
/* 801E00FC 001DD0FC  7C 7F 1B 78 */	mr r31, r3
/* 801E0100 001DD100  3C 60 80 1E */	lis r3, effRubbleMain@ha
/* 801E0104 001DD104  93 FE 00 0C */	stw r31, 0xc(r30)
/* 801E0108 001DD108  38 63 FE A8 */	addi r3, r3, effRubbleMain@l
/* 801E010C 001DD10C  38 00 00 00 */	li r0, 0
/* 801E0110 001DD110  C0 02 E8 BC */	lfs f0, lbl_8041FC3C-_SDA2_BASE_(r2)
/* 801E0114 001DD114  90 7E 00 10 */	stw r3, 0x10(r30)
/* 801E0118 001DD118  93 9F 00 00 */	stw r28, 0(r31)
/* 801E011C 001DD11C  D3 3F 00 04 */	stfs f25, 4(r31)
/* 801E0120 001DD120  D3 5F 00 08 */	stfs f26, 8(r31)
/* 801E0124 001DD124  D3 7F 00 0C */	stfs f27, 0xc(r31)
/* 801E0128 001DD128  D3 9F 00 10 */	stfs f28, 0x10(r31)
/* 801E012C 001DD12C  D3 BF 00 18 */	stfs f29, 0x18(r31)
/* 801E0130 001DD130  D3 DF 00 20 */	stfs f30, 0x20(r31)
/* 801E0134 001DD134  93 BF 00 48 */	stw r29, 0x48(r31)
/* 801E0138 001DD138  90 1F 00 4C */	stw r0, 0x4c(r31)
/* 801E013C 001DD13C  D0 1F 00 14 */	stfs f0, 0x14(r31)
/* 801E0140 001DD140  D0 1F 00 1C */	stfs f0, 0x1c(r31)
/* 801E0144 001DD144  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 801E0148 001DD148  48 08 62 2D */	bl rand
/* 801E014C 001DD14C  3C 80 B6 0B */	lis r4, 0xB60B60B7@ha
/* 801E0150 001DD150  3C 00 43 30 */	lis r0, 0x4330
/* 801E0154 001DD154  38 A4 60 B7 */	addi r5, r4, 0xB60B60B7@l
/* 801E0158 001DD158  90 01 00 08 */	stw r0, 8(r1)
/* 801E015C 001DD15C  7C A5 18 96 */	mulhw r5, r5, r3
/* 801E0160 001DD160  3C 80 80 30 */	lis r4, lbl_802FB5B0@ha
/* 801E0164 001DD164  C8 24 B5 B0 */	lfd f1, lbl_802FB5B0@l(r4)
/* 801E0168 001DD168  7C 05 1A 14 */	add r0, r5, r3
/* 801E016C 001DD16C  7C 00 46 70 */	srawi r0, r0, 8
/* 801E0170 001DD170  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801E0174 001DD174  7C 00 22 14 */	add r0, r0, r4
/* 801E0178 001DD178  1C 00 01 68 */	mulli r0, r0, 0x168
/* 801E017C 001DD17C  7C 00 18 50 */	subf r0, r0, r3
/* 801E0180 001DD180  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801E0184 001DD184  90 01 00 0C */	stw r0, 0xc(r1)
/* 801E0188 001DD188  C8 01 00 08 */	lfd f0, 8(r1)
/* 801E018C 001DD18C  EC 00 08 28 */	fsubs f0, f0, f1
/* 801E0190 001DD190  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 801E0194 001DD194  48 08 61 E1 */	bl rand
/* 801E0198 001DD198  3C 80 B6 0B */	lis r4, 0xB60B60B7@ha
/* 801E019C 001DD19C  3C 00 43 30 */	lis r0, 0x4330
/* 801E01A0 001DD1A0  38 A4 60 B7 */	addi r5, r4, 0xB60B60B7@l
/* 801E01A4 001DD1A4  C0 02 E8 C8 */	lfs f0, lbl_8041FC48-_SDA2_BASE_(r2)
/* 801E01A8 001DD1A8  7C A5 18 96 */	mulhw r5, r5, r3
/* 801E01AC 001DD1AC  90 01 00 10 */	stw r0, 0x10(r1)
/* 801E01B0 001DD1B0  3C 80 80 30 */	lis r4, lbl_802FB5B0@ha
/* 801E01B4 001DD1B4  C0 62 E8 BC */	lfs f3, lbl_8041FC3C-_SDA2_BASE_(r2)
/* 801E01B8 001DD1B8  C8 A4 B5 B0 */	lfd f5, lbl_802FB5B0@l(r4)
/* 801E01BC 001DD1BC  EC 00 07 F2 */	fmuls f0, f0, f31
/* 801E01C0 001DD1C0  7C 05 1A 14 */	add r0, r5, r3
/* 801E01C4 001DD1C4  C0 42 E8 C0 */	lfs f2, lbl_8041FC40-_SDA2_BASE_(r2)
/* 801E01C8 001DD1C8  7C 00 46 70 */	srawi r0, r0, 8
/* 801E01CC 001DD1CC  C0 22 E8 C4 */	lfs f1, lbl_8041FC44-_SDA2_BASE_(r2)
/* 801E01D0 001DD1D0  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801E01D4 001DD1D4  7C 00 22 14 */	add r0, r0, r4
/* 801E01D8 001DD1D8  1C A0 01 68 */	mulli r5, r0, 0x168
/* 801E01DC 001DD1DC  38 80 00 FF */	li r4, 0xff
/* 801E01E0 001DD1E0  38 00 00 00 */	li r0, 0
/* 801E01E4 001DD1E4  7C A5 18 50 */	subf r5, r5, r3
/* 801E01E8 001DD1E8  7F C3 F3 78 */	mr r3, r30
/* 801E01EC 001DD1EC  6C A5 80 00 */	xoris r5, r5, 0x8000
/* 801E01F0 001DD1F0  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801E01F4 001DD1F4  C8 81 00 10 */	lfd f4, 0x10(r1)
/* 801E01F8 001DD1F8  EC 84 28 28 */	fsubs f4, f4, f5
/* 801E01FC 001DD1FC  D0 9F 00 2C */	stfs f4, 0x2c(r31)
/* 801E0200 001DD200  D0 7F 00 30 */	stfs f3, 0x30(r31)
/* 801E0204 001DD204  D0 5F 00 38 */	stfs f2, 0x38(r31)
/* 801E0208 001DD208  D0 3F 00 34 */	stfs f1, 0x34(r31)
/* 801E020C 001DD20C  90 9F 00 44 */	stw r4, 0x44(r31)
/* 801E0210 001DD210  D0 1F 00 3C */	stfs f0, 0x3c(r31)
/* 801E0214 001DD214  90 1F 00 40 */	stw r0, 0x40(r31)
/* 801E0218 001DD218  E3 E1 00 98 */	psq_l f31, 152(r1), 0, qr0
/* 801E021C 001DD21C  CB E1 00 90 */	lfd f31, 0x90(r1)
/* 801E0220 001DD220  E3 C1 00 88 */	psq_l f30, 136(r1), 0, qr0
/* 801E0224 001DD224  CB C1 00 80 */	lfd f30, 0x80(r1)
/* 801E0228 001DD228  E3 A1 00 78 */	psq_l f29, 120(r1), 0, qr0
/* 801E022C 001DD22C  CB A1 00 70 */	lfd f29, 0x70(r1)
/* 801E0230 001DD230  E3 81 00 68 */	psq_l f28, 104(r1), 0, qr0
/* 801E0234 001DD234  CB 81 00 60 */	lfd f28, 0x60(r1)
/* 801E0238 001DD238  E3 61 00 58 */	psq_l f27, 88(r1), 0, qr0
/* 801E023C 001DD23C  CB 61 00 50 */	lfd f27, 0x50(r1)
/* 801E0240 001DD240  E3 41 00 48 */	psq_l f26, 72(r1), 0, qr0
/* 801E0244 001DD244  CB 41 00 40 */	lfd f26, 0x40(r1)
/* 801E0248 001DD248  E3 21 00 38 */	psq_l f25, 56(r1), 0, qr0
/* 801E024C 001DD24C  CB 21 00 30 */	lfd f25, 0x30(r1)
/* 801E0250 001DD250  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801E0254 001DD254  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 801E0258 001DD258  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 801E025C 001DD25C  80 01 00 A4 */	lwz r0, 0xa4(r1)
/* 801E0260 001DD260  83 81 00 20 */	lwz r28, 0x20(r1)
/* 801E0264 001DD264  7C 08 03 A6 */	mtlr r0
/* 801E0268 001DD268  38 21 00 A0 */	addi r1, r1, 0xa0
/* 801E026C 001DD26C  4E 80 00 20 */	blr 
