{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428693615624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428693615625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 14:20:14 2015 " "Processing started: Fri Apr 10 14:20:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428693615625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428693615625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428693615625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1428693616121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_ip_core.vhd 10 5 " "Found 10 design units, including 5 entities, in source file lab8_ip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP2BCD-LOOKUP " "Found design unit 1: TEMP2BCD-LOOKUP" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CLOCK_DIVIDE-BEHAVIORAL " "Found design unit 2: CLOCK_DIVIDE-BEHAVIORAL" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 BINTOHEX-ARRY_IMPLEMENTATION " "Found design unit 3: BINTOHEX-ARRY_IMPLEMENTATION" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 472 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 TRBUF-BEHAVIORAL " "Found design unit 4: TRBUF-BEHAVIORAL" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 495 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lab8-STRUCTURAL " "Found design unit 5: lab8-STRUCTURAL" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 531 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEMP2BCD " "Found entity 1: TEMP2BCD" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLOCK_DIVIDE " "Found entity 2: CLOCK_DIVIDE" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_ENTITY_NAME" "3 BINTOHEX " "Found entity 3: BINTOHEX" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_ENTITY_NAME" "4 TRBUF " "Found entity 4: TRBUF" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8 " "Found entity 5: lab8" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428693616869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab8.v(45) " "Verilog HDL information at lab8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1428693616875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1620_INTERFACE " "Found entity 1: DS1620_INTERFACE" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428693616876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428693616876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428693616930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDE CLOCK_DIVIDE:C1 " "Elaborating entity \"CLOCK_DIVIDE\" for hierarchy \"CLOCK_DIVIDE:C1\"" {  } { { "lab8_ip_core.vhd" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428693616934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMP2BCD TEMP2BCD:C2 " "Elaborating entity \"TEMP2BCD\" for hierarchy \"TEMP2BCD:C2\"" {  } { { "lab8_ip_core.vhd" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428693616936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1620_INTERFACE DS1620_INTERFACE:C3 " "Elaborating entity \"DS1620_INTERFACE\" for hierarchy \"DS1620_INTERFACE:C3\"" {  } { { "lab8_ip_core.vhd" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428693616940 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(48) " "Verilog HDL Always Construct warning at lab8.v(48): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616941 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(54) " "Verilog HDL Always Construct warning at lab8.v(54): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616941 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(56) " "Verilog HDL Always Construct warning at lab8.v(56): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616941 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CLR lab8.v(59) " "Verilog HDL Always Construct warning at lab8.v(59): variable \"CLR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616942 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(68) " "Verilog HDL Always Construct warning at lab8.v(68): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616942 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(76) " "Verilog HDL Always Construct warning at lab8.v(76): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616942 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(84) " "Verilog HDL Always Construct warning at lab8.v(84): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616942 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(92) " "Verilog HDL Always Construct warning at lab8.v(92): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616943 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dq_out_buff lab8.v(93) " "Verilog HDL Always Construct warning at lab8.v(93): variable \"dq_out_buff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616943 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DQ_IN lab8.v(94) " "Verilog HDL Always Construct warning at lab8.v(94): variable \"DQ_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616943 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(98) " "Verilog HDL Always Construct warning at lab8.v(98): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616943 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab8.v(99) " "Verilog HDL assignment warning at lab8.v(99): truncated value with size 32 to match size of target (9)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428693616944 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(103) " "Verilog HDL Always Construct warning at lab8.v(103): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616944 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(106) " "Verilog HDL Always Construct warning at lab8.v(106): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428693616944 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.v(106) " "Verilog HDL assignment warning at lab8.v(106): truncated value with size 32 to match size of target (6)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428693616944 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK_OUT lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"CLK_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616945 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616945 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dq_out_buff lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"dq_out_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616945 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616945 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DQ_OUT lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"DQ_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616945 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TRI_EN lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"TRI_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616945 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TEMP lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"TEMP\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428693616946 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] lab8.v(45) " "Inferred latch for \"TEMP\[0\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616947 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] lab8.v(45) " "Inferred latch for \"TEMP\[1\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616947 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] lab8.v(45) " "Inferred latch for \"TEMP\[2\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616947 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] lab8.v(45) " "Inferred latch for \"TEMP\[3\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616947 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] lab8.v(45) " "Inferred latch for \"TEMP\[4\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] lab8.v(45) " "Inferred latch for \"TEMP\[5\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] lab8.v(45) " "Inferred latch for \"TEMP\[6\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[7\] lab8.v(45) " "Inferred latch for \"TEMP\[7\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[8\] lab8.v(45) " "Inferred latch for \"TEMP\[8\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TRI_EN lab8.v(45) " "Inferred latch for \"TRI_EN\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DQ_OUT lab8.v(45) " "Inferred latch for \"DQ_OUT\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616948 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST lab8.v(45) " "Inferred latch for \"RST\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[0\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[0\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[1\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[1\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[2\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[2\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[3\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[3\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[4\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[4\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[5\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[5\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616949 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[6\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[6\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[7\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[7\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[8\] lab8.v(51) " "Inferred latch for \"dq_out_buff\[8\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] lab8.v(51) " "Inferred latch for \"count\[0\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] lab8.v(51) " "Inferred latch for \"count\[1\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] lab8.v(51) " "Inferred latch for \"count\[2\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] lab8.v(51) " "Inferred latch for \"count\[3\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616950 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] lab8.v(51) " "Inferred latch for \"count\[4\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616951 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] lab8.v(51) " "Inferred latch for \"count\[5\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616951 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_OUT lab8.v(51) " "Inferred latch for \"CLK_OUT\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428693616951 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRBUF TRBUF:C4 " "Elaborating entity \"TRBUF\" for hierarchy \"TRBUF:C4\"" {  } { { "lab8_ip_core.vhd" "C4" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428693616971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINTOHEX BINTOHEX:C5 " "Elaborating entity \"BINTOHEX\" for hierarchy \"BINTOHEX:C5\"" {  } { { "lab8_ip_core.vhd" "C5" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428693616974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1428693618029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|CLK_OUT " "Latch DS1620_INTERFACE:C3\|CLK_OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLOCK_DIVIDE:C1\|CLK_OUT " "Ports D and ENA on the latch are fed by the same signal CLOCK_DIVIDE:C1\|CLK_OUT" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 445 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618111 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|TEMP\[0\] " "Latch DS1620_INTERFACE:C3\|TEMP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DS1620_INTERFACE:C3\|count\[5\] " "Ports D and ENA on the latch are fed by the same signal DS1620_INTERFACE:C3\|count\[5\]" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618111 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[0\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618111 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[1\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618111 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[4\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618112 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[5\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618112 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[3\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618112 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[2\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618112 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[6\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618112 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|dq_out_buff\[7\] " "Latch DS1620_INTERFACE:C3\|dq_out_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 519 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428693618112 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428693618112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428693618320 "|lab8|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428693618320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428693618564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/output_files/lab8.map.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab08/output_files/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428693620988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428693621147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428693621147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428693621292 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428693621292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428693621292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "267 " "Implemented 267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428693621292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428693621292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428693621341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 14:20:21 2015 " "Processing ended: Fri Apr 10 14:20:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428693621341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428693621341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428693621341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428693621341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428693623185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428693623186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 14:20:22 2015 " "Processing started: Fri Apr 10 14:20:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428693623186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1428693623186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1428693623186 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1428693623342 ""}
{ "Info" "0" "" "Project  = lab8" {  } {  } 0 0 "Project  = lab8" 0 0 "Fitter" 0 0 1428693623343 ""}
{ "Info" "0" "" "Revision = lab8" {  } {  } 0 0 "Revision = lab8" 0 0 "Fitter" 0 0 1428693623343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1428693623436 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab8 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428693623802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428693623908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428693623909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428693623909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428693624135 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428693624841 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428693624841 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428693624845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428693624845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428693624845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428693624845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428693624845 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428693624845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428693624847 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1428693628581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab8.sdc " "Synopsys Design Constraints File file not found: 'lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1428693628582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428693628582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1428693628586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1428693628586 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1428693628586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_IN~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428693628608 ""}  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 518 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428693628608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DS1620_INTERFACE:C3\|dq_out_buff\[0\]~11  " "Automatically promoted node DS1620_INTERFACE:C3\|dq_out_buff\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428693628608 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS1620_INTERFACE:C3|dq_out_buff[0]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428693628608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DS1620_INTERFACE:C3\|TEMP\[8\]~2  " "Automatically promoted node DS1620_INTERFACE:C3\|TEMP\[8\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428693628608 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS1620_INTERFACE:C3|TEMP[8]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428693628608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DS1620_INTERFACE:C3\|RST~0  " "Automatically promoted node DS1620_INTERFACE:C3\|RST~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428693628609 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS1620_INTERFACE:C3|RST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428693628609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428693629161 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428693629161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428693629161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428693629162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428693629163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428693629163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428693629163 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428693629164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428693629164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428693629164 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428693629164 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428693629194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428693634962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428693635355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428693635378 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428693638260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428693638261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428693638875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428693642857 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428693642857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428693645931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428693645935 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428693645935 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428693645978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428693646065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428693646758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428693646849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428693647428 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428693648057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/output_files/lab8.fit.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab08/output_files/lab8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428693650856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428693651383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 14:20:51 2015 " "Processing ended: Fri Apr 10 14:20:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428693651383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428693651383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428693651383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428693651383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1428693652933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428693652934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 14:20:52 2015 " "Processing started: Fri Apr 10 14:20:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428693652934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1428693652934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1428693652934 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1428693658640 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1428693658806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428693660974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 14:21:00 2015 " "Processing ended: Fri Apr 10 14:21:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428693660974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428693660974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428693660974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1428693660974 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1428693661582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1428693662742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428693662743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 14:21:01 2015 " "Processing started: Fri Apr 10 14:21:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428693662743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428693662743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428693662744 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1428693662882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1428693663133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428693663134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428693663247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428693663247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1428693663621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab8.sdc " "Synopsys Design Constraints File file not found: 'lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1428693663741 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428693663741 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIVIDE:C1\|CLK_OUT CLOCK_DIVIDE:C1\|CLK_OUT " "create_clock -period 1.000 -name CLOCK_DIVIDE:C1\|CLK_OUT CLOCK_DIVIDE:C1\|CLK_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428693663743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428693663743 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428693663743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1428693664254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664255 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428693664256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1428693664274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428693664295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428693664295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.203 " "Worst-case setup slack is -3.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203       -59.354 CLOCK_DIVIDE:C1\|CLK_OUT  " "   -3.203       -59.354 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947        -4.560 CLK_IN  " "   -0.947        -4.560 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693664301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.140 " "Worst-case hold slack is -2.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140       -13.343 CLOCK_DIVIDE:C1\|CLK_OUT  " "   -2.140       -13.343 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 CLK_IN  " "    0.408         0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693664308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428693664314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428693664326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 CLK_IN  " "   -3.000       -13.280 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399         0.000 CLOCK_DIVIDE:C1\|CLK_OUT  " "    0.399         0.000 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693664331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693664331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428693664434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428693664478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428693665311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428693665460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428693665460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.843 " "Worst-case setup slack is -2.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.843       -53.821 CLOCK_DIVIDE:C1\|CLK_OUT  " "   -2.843       -53.821 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743        -3.400 CLK_IN  " "   -0.743        -3.400 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693665468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.890 " "Worst-case hold slack is -1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890       -11.750 CLOCK_DIVIDE:C1\|CLK_OUT  " "   -1.890       -11.750 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 CLK_IN  " "    0.366         0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693665476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428693665484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428693665491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 CLK_IN  " "   -3.000       -13.280 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 CLOCK_DIVIDE:C1\|CLK_OUT  " "    0.388         0.000 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693665497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428693665615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428693665856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428693665856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.052 " "Worst-case setup slack is -1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052       -15.960 CLOCK_DIVIDE:C1\|CLK_OUT  " "   -1.052       -15.960 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053         0.000 CLK_IN  " "    0.053         0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693665864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.336 " "Worst-case hold slack is -1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336        -8.810 CLOCK_DIVIDE:C1\|CLK_OUT  " "   -1.336        -8.810 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 CLK_IN  " "    0.189         0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693665876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428693665897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428693665909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.515 CLK_IN  " "   -3.000       -11.515 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 CLOCK_DIVIDE:C1\|CLK_OUT  " "    0.277         0.000 CLOCK_DIVIDE:C1\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428693665918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428693665918 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428693666643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428693666644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428693666792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 14:21:06 2015 " "Processing ended: Fri Apr 10 14:21:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428693666792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428693666792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428693666792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428693666792 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428693667596 ""}
