#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 20:28:08 2019
# Process ID: 18572
# Current directory: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10988 E:\git\DMA-S2MM-and-MM2S-\project\DMA_simulation\DMA_simulation.xpr
# Log file: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/vivado.log
# Journal file: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/git/DMA-S2MM-and-MM2S-/project/ip_repo/AXI_LITE_master_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/git/DMA-S2MM-and-MM2S-/project/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 847.918 ; gain = 82.828
update_compile_order -fileset sources_1
open_bd_design {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
Adding cell -- xilinx.com:ip:axi_vip:1.1 - slave_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:user:AXI_LITE_master_IP:1.0 - AXI_LITE_master_IP_0
Adding cell -- xilinx.com:user:AXI_LITE_master_IP:1.0 - AXI_LITE_master_IP_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <myip_v1_0_bfm_1> from BD file <E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 956.363 ; gain = 108.445
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project e:/git/DMA-S2MM-and-MM2S-/project/ip_repo/User_DMA_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/git/dma-s2mm-and-mm2s-/project/dma_simulation/dma_simulation.tmp/user_dma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/git/DMA-S2MM-and-MM2S-/project/ip_repo/AXI_LITE_master_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/git/DMA-S2MM-and-MM2S-/project/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 976.895 ; gain = 20.531
update_compile_order -fileset sources_1
close_project
startgroup
set_property -dict [list CONFIG.C_M00_AXI_START_DATA_VALUE {0x00000000} CONFIG.REG_DATA_VALUE_2 {0x44A00000} CONFIG.REG_DATA_VALUE_3 {0xFF000060}] [get_bd_cells AXI_LITE_master_IP_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_M00_AXI_START_DATA_VALUE {0x00000000} CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x44A10000}] [get_bd_cells AXI_LITE_master_IP_1]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.REG_DATA_VALUE_0 {0x44A00000}] [get_bd_cells AXI_LITE_master_IP_1]
endgroup
startgroup
set_property -dict [list CONFIG.REG_DATA_VALUE_1 {0xFF000060}] [get_bd_cells AXI_LITE_master_IP_1]
endgroup
startgroup
set_property -dict [list CONFIG.REG_DATA_VALUE_0 {0x44A01000}] [get_bd_cells AXI_LITE_master_IP_1]
endgroup
generate_target all [get_files  E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
CRITICAL WARNING: [BD 41-1356] Address block </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> is not mapped into </AXI_LITE_master_IP_1/M00_AXI>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-703] Peripheral </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> is mapped into master segment </User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
CRITICAL WARNING: [BD 41-1356] Address block </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> is not mapped into </AXI_LITE_master_IP_1/M00_AXI>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd 
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.965 ; gain = 36.680
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
assign_bd_address
</User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> is being mapped into </AXI_LITE_master_IP_1/M00_AXI> at <0x44A10000 [ 64K ]>
save_bd_design
Wrote  : <E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd> 
Wrote  : <E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ui/bd_7d7810f4.ui> 
generate_target all [get_files  E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
ERROR: [BD 41-703] Peripheral </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> is mapped into master segment </User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property range 2M [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]
CRITICAL WARNING: [BD 41-1293] <0x44A00000 [ 2M ]> overlaps with <0x44A10000 [ 64K ]>. This must be resolved in order to pass validation.
set_property range 128K [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]
CRITICAL WARNING: [BD 41-1293] <0x44A00000 [ 128K ]> overlaps with <0x44A10000 [ 64K ]>. This must be resolved in order to pass validation.
set_property range 32K [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]
set_property range 64K [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]
set_property range 4K [get_bd_addr_segs {AXI_LITE_master_IP_0/M00_AXI/SEG_User_DMA_0_S_AXI_LITE_reg}]
set_property range 4K [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg}]
set_property offset 0x44A11000 [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg}]
set_property range 4K [get_bd_addr_segs {AXI_LITE_master_IP_1/M00_AXI/SEG_User_DMA_0_S_AXI_LITE_reg}]
generate_target all [get_files  E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
ERROR: [BD 41-703] Peripheral </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> is mapped into master segment </User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property offset 0x00000000 [get_bd_addr_segs {myip_0/M00_AXI/SEG_slave_0_Reg}]
set_property range 4G [get_bd_addr_segs {myip_0/M00_AXI/SEG_slave_0_Reg}]
CRITICAL WARNING: [BD 41-1293] <0x000000000 [ 4G ]> overlaps with <0x44A10000 [ 64K ]>. This must be resolved in order to pass validation.
set_property range 1M [get_bd_addr_segs {myip_0/M00_AXI/SEG_slave_0_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]
set_property range 1M [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]
undo
INFO: [Common 17-17] undo 'set_property range 1M [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property offset 0x00000000 [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_slave_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property range 1M [get_bd_addr_segs {myip_0/M00_AXI/SEG_slave_0_Reg}]'
CRITICAL WARNING: [BD 41-1293] <0x000000000 [ 4G ]> overlaps with <0x44A10000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 4G [get_bd_addr_segs {myip_0/M00_AXI/SEG_slave_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property offset 0x00000000 [get_bd_addr_segs {myip_0/M00_AXI/SEG_slave_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {AXI_LITE_master_IP_1/M00_AXI/SEG_User_DMA_0_S_AXI_LITE_reg}]'
undo
INFO: [Common 17-17] undo 'set_property offset 0x44A11000 [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg}]'
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg}]'
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {AXI_LITE_master_IP_0/M00_AXI/SEG_User_DMA_0_S_AXI_LITE_reg}]'
delete_bd_objs [get_bd_addr_segs User_DMA_0/M_AXI_FULL/SEG_User_DMA_0_S_AXI_LITE_reg]
save_bd_design
Wrote  : <E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd> 
generate_target all [get_files  E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
Wrote  : <E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myip_0/m00_axi_rid'(1) to net 'myip_0_M00_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myip_0/m00_axi_bid'(1) to net 'myip_0_M00_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/User_DMA_0/m_axi_full_rid'(1) to net 'User_DMA_0_M_AXI_FULL_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/User_DMA_0/m_axi_full_bid'(1) to net 'User_DMA_0_M_AXI_FULL_BID'(2) - Only lower order bits will be connected.
VHDL Output written to : E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myip_0/m00_axi_rid'(1) to net 'myip_0_M00_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myip_0/m00_axi_bid'(1) to net 'myip_0_M00_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/User_DMA_0/m_axi_full_rid'(1) to net 'User_DMA_0_M_AXI_FULL_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/User_DMA_0/m_axi_full_bid'(1) to net 'User_DMA_0_M_AXI_FULL_BID'(2) - Only lower order bits will be connected.
VHDL Output written to : E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v
VHDL Output written to : E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/hdl/myip_v1_0_bfm_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slave_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block User_DMA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_LITE_master_IP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_LITE_master_IP_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
Exporting to file E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/hw_handoff/myip_v1_0_bfm_1.hwh
Generated Block Design Tcl file E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/hw_handoff/myip_v1_0_bfm_1_bd.tcl
Generated Hardware Definition File E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.516 ; gain = 91.039
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_myip_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_slave_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_User_DMA_0_1] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_xbar_1] }
export_ip_user_files -of_objects [get_files E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
launch_runs -jobs 4 {myip_v1_0_bfm_1_myip_0_0_synth_1 myip_v1_0_bfm_1_slave_0_0_synth_1 myip_v1_0_bfm_1_User_DMA_0_1_synth_1 myip_v1_0_bfm_1_axis_data_fifo_0_0_synth_1 myip_v1_0_bfm_1_xbar_0_synth_1 myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1 myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1 myip_v1_0_bfm_1_xbar_1_synth_1}
[Fri Jan  4 20:51:15 2019] Launched myip_v1_0_bfm_1_myip_0_0_synth_1, myip_v1_0_bfm_1_slave_0_0_synth_1, myip_v1_0_bfm_1_User_DMA_0_1_synth_1, myip_v1_0_bfm_1_axis_data_fifo_0_0_synth_1, myip_v1_0_bfm_1_xbar_0_synth_1, myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1, myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1, myip_v1_0_bfm_1_xbar_1_synth_1...
Run output will be captured here:
myip_v1_0_bfm_1_myip_0_0_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_myip_0_0_synth_1/runme.log
myip_v1_0_bfm_1_slave_0_0_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_slave_0_0_synth_1/runme.log
myip_v1_0_bfm_1_User_DMA_0_1_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_User_DMA_0_1_synth_1/runme.log
myip_v1_0_bfm_1_axis_data_fifo_0_0_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_axis_data_fifo_0_0_synth_1/runme.log
myip_v1_0_bfm_1_xbar_0_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_xbar_0_synth_1/runme.log
myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1/runme.log
myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1/runme.log
myip_v1_0_bfm_1_xbar_1_synth_1: E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_xbar_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -directory E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/sim_scripts -ip_user_files_dir E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files -ipstatic_source_dir E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/modelsim} {questa=E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/questa} {riviera=E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/riviera} {activehdl=E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'myip_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xil_defaultlib -L xilinx_vip -prj myip_v1_0_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.039 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.039 ; gain = 1.363
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'myip_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xil_defaultlib -L xilinx_vip -prj myip_v1_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/df43/hdl/myip_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/df43/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_myip_0_0/sim/myip_v1_0_bfm_1_myip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_myip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_slave_0_0/sim/myip_v1_0_bfm_1_slave_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_slave_0_0/sim/myip_v1_0_bfm_1_slave_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_6IJAUZ
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_WBKTR3
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1M99N69
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_FHPYG3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_NJ91FR
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_14M18KT
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1UYRXXL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0_S_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_S_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_M_AXI_FULL_mm2s
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_M_AXI_FULL_s2mm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0_S_AXIS_S2MM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_S_AXIS_S2MM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0_M_AXIS_MM2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_M_AXIS_MM2S
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_User_DMA_0_1/sim/myip_v1_0_bfm_1_User_DMA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_User_DMA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_axis_data_fifo_0_0/sim/myip_v1_0_bfm_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_xbar_0/sim/myip_v1_0_bfm_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_LITE_master_IP_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_LITE_master_IP_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0/sim/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0/sim/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_xbar_1/sim/myip_v1_0_bfm_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_tb
"xvhdl --incr --relax -prj myip_v1_0_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1187.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4c404d95a55f422095d408513219dd8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_1 -L axis_data_fifo_v1_1_16 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot myip_v1_0_tb_behav xil_defaultlib.myip_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_aruser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2638]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_awuser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2651]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_wuser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2669]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0_M00_AXI(...
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0(REG_DATA...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_AXI_LITE_master_...
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0_M00_AXI(...
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0(REG_DATA...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_AXI_LITE_master_...
Compiling module xil_defaultlib.User_DMA_v1_0_S_AXI_LITE_default
Compiling module xil_defaultlib.User_DMA_v1_0_M_AXI_FULL_s2mm(C_...
Compiling module xil_defaultlib.User_DMA_v1_0_M_AXI_FULL_mm2s(C_...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.User_DMA_v1_0_M_AXIS_MM2S
Compiling module xil_defaultlib.User_DMA_v1_0_S_AXIS_S2MM
Compiling module xil_defaultlib.User_DMA_v1_0(C_M_AXI_FULL_AWUSE...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_User_DMA_0_1
Compiling module xil_defaultlib.m00_couplers_imp_WBKTR3
Compiling module xil_defaultlib.m01_couplers_imp_1M99N69
Compiling module xil_defaultlib.s00_couplers_imp_NJ91FR
Compiling module xil_defaultlib.s01_couplers_imp_1UYRXXL
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_route...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_xbar_0
Compiling module xil_defaultlib.myip_v1_0_bfm_1_axi_interconnect...
Compiling module xil_defaultlib.m00_couplers_imp_6IJAUZ
Compiling module xil_defaultlib.s00_couplers_imp_FHPYG3
Compiling module xil_defaultlib.s01_couplers_imp_14M18KT
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_xbar_1
Compiling module xil_defaultlib.myip_v1_0_bfm_1_axi_interconnect...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_16.axis_data_fifo_v1_1_16_axis_data...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_axis_data_fifo_0...
Compiling module xil_defaultlib.myip_v1_0_M00_AXI(C_M_TARGET_SLA...
Compiling module xil_defaultlib.myip_v1_0(C_M00_AXI_TARGET_SLAVE...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_myip_0_0
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=2,C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_slave_0_0
Compiling module xil_defaultlib.myip_v1_0_bfm_1
Compiling module xil_defaultlib.myip_v1_0_bfm_1_wrapper
Compiling module xil_defaultlib.myip_v1_0_tb
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot myip_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "myip_v1_0_tb_behav -key {Behavioral:sim_1:Functional:myip_v1_0_tb} -tclbatch {myip_v1_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source myip_v1_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
XilinxAXIVIP: Found at Path: myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst
EXAMPLE TEST M00_AXI:
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         2) beats.
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55125 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.703 ; gain = 3.418
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1204.703 ; gain = 17.215
INFO: [USF-XSim-96] XSim completed. Design snapshot 'myip_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.703 ; gain = 18.664
reset_run myip_v1_0_bfm_1_xbar_1_synth_1
reset_run myip_v1_0_bfm_1_axis_data_fifo_0_0_synth_1
reset_run myip_v1_0_bfm_1_xbar_0_synth_1
reset_run myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1
reset_run myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1
save_wave_config {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg
set_property xsim.view E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg [get_filesets sim_1]
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg0}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3}} 
open_bd_design {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
open_bd_design {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'myip_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xil_defaultlib -L xilinx_vip -prj myip_v1_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_slave_0_0/sim/myip_v1_0_bfm_1_slave_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_slave_0_0/sim/myip_v1_0_bfm_1_slave_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0_S_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_S_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_M_AXI_FULL_mm2s
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_M_AXI_FULL_s2mm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0_S_AXIS_S2MM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_S_AXIS_S2MM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0_M_AXIS_MM2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0_M_AXIS_MM2S
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/bd9a/hdl/User_DMA_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_DMA_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_User_DMA_0_1/sim/myip_v1_0_bfm_1_User_DMA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_User_DMA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_axis_data_fifo_0_0/sim/myip_v1_0_bfm_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_xbar_0/sim/myip_v1_0_bfm_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_LITE_master_IP_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_LITE_master_IP_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0/sim/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0/sim/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_xbar_1/sim/myip_v1_0_bfm_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_tb
"xvhdl --incr --relax -prj myip_v1_0_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.152 ; gain = 3.570
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4c404d95a55f422095d408513219dd8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_1 -L axis_data_fifo_v1_1_16 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot myip_v1_0_tb_behav xil_defaultlib.myip_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_aruser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2638]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_awuser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2651]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_wuser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2669]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'myip_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xil_defaultlib -L xilinx_vip -prj myip_v1_0_tb_vlog.prj"
"xvhdl --incr --relax -prj myip_v1_0_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4c404d95a55f422095d408513219dd8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_1 -L axis_data_fifo_v1_1_16 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot myip_v1_0_tb_behav xil_defaultlib.myip_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_aruser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2638]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_awuser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2651]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_axi_wuser [E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v:2669]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0_M00_AXI(...
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0(REG_DATA...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_AXI_LITE_master_...
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0_M00_AXI(...
Compiling module xil_defaultlib.AXI_LITE_master_IP_v1_0(REG_DATA...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_AXI_LITE_master_...
Compiling module xil_defaultlib.User_DMA_v1_0_S_AXI_LITE_default
Compiling module xil_defaultlib.User_DMA_v1_0_M_AXI_FULL_s2mm(C_...
Compiling module xil_defaultlib.User_DMA_v1_0_M_AXI_FULL_mm2s(C_...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.User_DMA_v1_0_M_AXIS_MM2S
Compiling module xil_defaultlib.User_DMA_v1_0_S_AXIS_S2MM
Compiling module xil_defaultlib.User_DMA_v1_0(C_M_AXI_FULL_AWUSE...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_User_DMA_0_1
Compiling module xil_defaultlib.m00_couplers_imp_WBKTR3
Compiling module xil_defaultlib.m01_couplers_imp_1M99N69
Compiling module xil_defaultlib.s00_couplers_imp_NJ91FR
Compiling module xil_defaultlib.s01_couplers_imp_1UYRXXL
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_route...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_xbar_0
Compiling module xil_defaultlib.myip_v1_0_bfm_1_axi_interconnect...
Compiling module xil_defaultlib.m00_couplers_imp_6IJAUZ
Compiling module xil_defaultlib.s00_couplers_imp_FHPYG3
Compiling module xil_defaultlib.s01_couplers_imp_14M18KT
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_xbar_1
Compiling module xil_defaultlib.myip_v1_0_bfm_1_axi_interconnect...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_16.axis_data_fifo_v1_1_16_axis_data...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_axis_data_fifo_0...
Compiling module xil_defaultlib.myip_v1_0_M00_AXI(C_M_TARGET_SLA...
Compiling module xil_defaultlib.myip_v1_0(C_M00_AXI_TARGET_SLAVE...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_myip_0_0
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=2,C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_slave_0_0
Compiling module xil_defaultlib.myip_v1_0_bfm_1
Compiling module xil_defaultlib.myip_v1_0_bfm_1_wrapper
Compiling module xil_defaultlib.myip_v1_0_tb
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot myip_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "myip_v1_0_tb_behav -key {Behavioral:sim_1:Functional:myip_v1_0_tb} -tclbatch {myip_v1_0_tb.tcl} -view {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg
source myip_v1_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
XilinxAXIVIP: Found at Path: myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst
EXAMPLE TEST M00_AXI:
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         2) beats.
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55125 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'myip_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1236.254 ; gain = 9.102
run all
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          2
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
55155000.0 ps : myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst.genblk1.PC.REP : BIT(         25) :   ERROR : AXI_ERRM_WLAST_STABLE: WLAST must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
55185000.0 ps : myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst.genblk1.PC.REP : BIT(         21) :   ERROR : AXI_ERRM_WDATA_NUM: The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55215000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55215 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55215000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55215 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55215000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55215 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55215 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55305000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55305 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55305 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55305000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55305 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55305000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55305 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55395000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55395 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55395000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55395 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55395000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55395 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55395 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55485000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55485 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55485 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55485000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55485 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55485000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55485 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55575000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55575 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55575000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55575 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55575000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55575 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55575 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
M00_AXI: PTGEN_TEST_FINISHED!
PTGEN_TEST: PASSED!
$finish called at time : 55656 ns : File "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" Line 83
run all
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/s_axis_tvalid}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/s_axis_tready}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/s_axis_tdata}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/m_axis_tvalid}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/m_axis_tready}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/m_axis_tdata}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/axis_data_count}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/axis_wr_data_count}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/axis_data_fifo_0/axis_rd_data_count}} 
save_wave_config {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/M_AXI_WREADY}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/all_done}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_write}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/init_state_signal}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awaddr}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_wvalid}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/writes_done}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/init_txn_pulse}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/M_AXI_ARADDR}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/M_AXI_ARVALID}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/M_AXI_ARREADY}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/M_AXI_RVALID}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/M_AXI_RREADY}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/state_ctrl}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/start_single_burst_read}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/reads_done}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_read_active}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/rnext}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/state_read}} 
save_wave_config {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
XilinxAXIVIP: Found at Path: myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst
EXAMPLE TEST M00_AXI:
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         2) beats.
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55125 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55125000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          2
Time: 55125 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
55155000.0 ps : myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst.genblk1.PC.REP : BIT(         25) :   ERROR : AXI_ERRM_WLAST_STABLE: WLAST must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
55185000.0 ps : myip_v1_0_tb.DUT.myip_v1_0_bfm_1_i.slave_0.inst.genblk1.PC.REP : BIT(         21) :   ERROR : AXI_ERRM_WDATA_NUM: The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55215000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55215 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55215000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55215 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55215000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55215 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55215 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55305000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55305 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55305 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55305000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55305 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55305000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55305 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55395000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55395 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55395000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55395 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55395000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55395 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55395 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55485000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55485 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55485 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55485000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55485 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55485000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55485 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55575000.0 ps : XIL_AXI_WLAST_VIOLATION. The number of write data items must match AWLEN for the corresponding address. Spec: section A3.4.1.
Time: 55575 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Error: [Slave VIP_monitor] (axi_vip_pkg.axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55575000.0 ps : Write transfer ID=0x00000002 did not receive correct number of beats Exp         16 got          1
Time: 55575 ns  Iteration: 1  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Fatal: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q.SERVICE_RECONCILE_Q) 55575000.0 ps : Write transfer with ID=0x00000002 did not receive correct number of beats. Expected (        16) beats got (         1) beats.
Time: 55575 ns  Iteration: 1  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=2,C_AXI_RID_WIDTH=2,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_reconcile_q/SERVICE_RECONCILE_Q  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
$finish called at time : 55575 ns : File "/wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1444
run all
M00_AXI: PTGEN_TEST_FINISHED!
PTGEN_TEST: PASSED!
$finish called at time : 55656 ns : File "E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" Line 83
run all
save_wave_config {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
save_wave_config {E:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 21:07:28 2019...
