\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Wed Jun 25 15:02:53 2014
\t (00:00:00)         Host=INTERN2014-04 User=ma Pid=6076 CPUs=8
\t (00:00:00) 
\t (00:00:03) Opening existing design...
\d (00:00:03) Database opened: C:/USERS/MA/DROPBOX/DESIGN/ALLEGROPROJECT/HELPS/STANDARD/allegro/STANDARD.brd
\i (00:00:03) trapsize 610
\i (00:00:03) trapsize 598
\i (00:00:03) trapsize 612
\i (00:00:03) trapsize 606
\i (00:00:03) trapsize 632
\i (00:00:04) generaledit 
\i (00:00:04) trapsize 778
\i (00:00:05) trapsize 632
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out -90.5470 -66.6113
\i (00:00:05) trapsize 1264
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out -90.5470 -66.6114
\i (00:00:05) trapsize 2528
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out -90.4965 -66.6113
\i (00:00:05) trapsize 5057
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in -82.7088 -47.6983
\i (00:00:07) trapsize 2528
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in -82.7593 -47.6983
\i (00:00:07) trapsize 1264
\i (00:00:10) drc update 
\t (00:00:10) Performing DRC...
\t (00:00:10) Multithreaded DRC update (8 threads).
\t (00:00:11) No DRC errors detected.
\i (00:00:11) generaledit 
\i (00:00:12) zoom out 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom out -83.3156 -46.0295
\i (00:00:12) trapsize 2528
\i (00:00:13) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out -83.2650 -45.4732
\i (00:00:13) trapsize 5057
\i (00:00:14) roam start
\i (00:00:14) roam y -64
\i (00:00:14) roam y -48
\i (00:00:14) roam y -32
\i (00:00:14) roam y -48
\i (00:00:15) roam x -16
\i (00:00:15) roam y -48
\i (00:00:15) roam x -16
\i (00:00:15) roam y -32
\i (00:00:15) roam y -48
\i (00:00:15) roam y -32
\i (00:00:15) roam x 16
\i (00:00:15) roam y -16
\i (00:00:15) roam x 16
\i (00:00:15) roam x 16
\i (00:00:16) roam x 16
\i (00:00:16) roam x 16
\i (00:00:16) roam x 16
\i (00:00:16) roam end
\i (00:00:16) zoom in 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in 16.6007 -39.8032
\i (00:00:16) trapsize 2528
\i (00:00:17) zoom out 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom out 11.6449 -45.9727
\i (00:00:17) trapsize 5057
\i (00:01:48) pick grid 13.8700 -69.4371
\t (00:01:48) last pick:  13.8684  -69.4436
\i (00:01:50) zoom in 1 
\i (00:01:50) setwindow pcb
\i (00:01:50) zoom in -95.2595 -67.1109
\i (00:01:50) trapsize 2528
\i (00:01:50) zoom in 1 
\i (00:01:50) setwindow pcb
\i (00:01:50) zoom in -95.2595 -67.1109
\i (00:01:50) trapsize 1264
\i (00:01:50) zoom in 1 
\i (00:01:50) setwindow pcb
\i (00:01:50) zoom in -88.5843 -66.6810
\i (00:01:51) trapsize 632
\i (00:01:51) zoom in 1 
\i (00:01:51) setwindow pcb
\i (00:01:51) zoom in -88.6222 -65.4293
\i (00:01:51) trapsize 316
\i (00:01:51) zoom out 1 
\i (00:01:51) setwindow pcb
\i (00:01:51) zoom out -88.9888 -64.6265
\i (00:01:51) trapsize 632
\i (00:01:53) zoom out 1 
\i (00:01:53) setwindow pcb
\i (00:01:53) zoom out -86.7511 -61.7693
\i (00:01:53) trapsize 1264
\i (00:01:54) zoom in 1 
\i (00:01:54) setwindow pcb
\i (00:01:54) zoom in -91.2517 -73.3497
\i (00:01:54) trapsize 632
\i (00:01:54) zoom in 1 
\i (00:01:54) setwindow pcb
\i (00:01:54) zoom in -92.2505 -73.2106
\i (00:01:54) trapsize 316
\i (00:01:55) zoom out 1 
\i (00:01:55) setwindow pcb
\i (00:01:55) zoom out -91.4667 -73.2611
\i (00:01:55) trapsize 632
\i (00:02:01) setwindow form.vf_vis
\i (00:02:01) FORM vf_vis 3 all_colorvisible NO 
\i (00:02:02) FORM vf_vis 4 all_colorvisible NO 
\i (00:02:06) setwindow pcb
\i (00:02:06) roam start
\i (00:02:06) roam x 48
\i (00:02:06) roam y -32
\i (00:02:06) roam x 32
\i (00:02:06) roam y -16
\i (00:02:06) roam x 32
\i (00:02:06) roam y -32
\i (00:02:06) roam x 16
\i (00:02:06) roam y -32
\i (00:02:06) roam y -16
\i (00:02:06) roam y -48
\i (00:02:07) roam y -32
\i (00:02:07) roam y -16
\i (00:02:07) roam y -16
\i (00:02:07) roam y -16
\i (00:02:07) roam y -16
\i (00:02:07) roam y -32
\i (00:02:07) roam y -16
\i (00:02:07) roam y -16
\i (00:02:07) roam x -16
\i (00:02:07) roam y -16
\i (00:02:07) roam x -16
\i (00:02:07) roam x -16
\i (00:02:07) roam y -16
\i (00:02:07) roam x -16
\i (00:02:08) roam y -16
\i (00:02:08) roam y -16
\i (00:02:08) roam y -16
\i (00:02:08) roam x 16
\i (00:02:08) roam x 16
\i (00:02:08) roam x 16
\i (00:02:08) roam x 16
\i (00:02:08) roam x 16
\i (00:02:08) roam y 16
\i (00:02:08) roam x 16
\i (00:02:08) roam y 16
\i (00:02:08) roam x 16
\i (00:02:08) roam y 48
\i (00:02:08) roam y 32
\i (00:02:08) roam y 48
\i (00:02:08) roam x -32
\i (00:02:08) roam y 80
\i (00:02:08) roam x -16
\i (00:02:08) roam y 64
\i (00:02:09) roam x 16
\i (00:02:09) roam y -16
\i (00:02:09) roam x 16
\i (00:02:09) roam y -16
\i (00:02:09) roam x 16
\i (00:02:09) roam x 32
\i (00:02:09) roam x 32
\i (00:02:09) roam y -16
\i (00:02:09) roam x 16
\i (00:02:09) roam y -16
\i (00:02:09) roam end
\i (00:02:11) setwindow form.vf_vis
\i (00:02:11) FORM vf_vis 6 all_colorvisible NO 
\i (00:02:15) setwindow pcb
\i (00:02:15) zoom in 1 
\i (00:02:15) setwindow pcb
\i (00:02:15) zoom in -83.1238 -69.9437
\i (00:02:15) trapsize 316
\i (00:02:16) zoom out 1 
\i (00:02:16) setwindow pcb
\i (00:02:16) zoom out -83.6548 -70.1460
\i (00:02:16) trapsize 632
\i (00:02:16) zoom out 1 
\i (00:02:16) setwindow pcb
\i (00:02:16) zoom out -83.6548 -70.1460
\i (00:02:16) trapsize 1264
\i (00:02:18) zoom in 1 
\i (00:02:18) setwindow pcb
\i (00:02:18) zoom in -90.0517 -64.7097
\i (00:02:18) trapsize 632
\i (00:02:19) zoom in 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom in -90.5068 -63.7362
\i (00:02:19) trapsize 316
\i (00:02:19) zoom out 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom out -90.5258 -63.5782
\i (00:02:19) trapsize 632
\i (00:02:20) zoom out 1 
\i (00:02:20) setwindow pcb
\i (00:02:20) zoom out -89.0086 -59.8613
\i (00:02:20) trapsize 1264
\i (00:02:21) roam start
\i (00:02:21) roam y -32
\i (00:02:21) roam y -32
\i (00:02:22) roam y -32
\i (00:02:22) roam x 16
\i (00:02:22) roam y -32
\i (00:02:22) roam x 32
\i (00:02:22) roam y -16
\i (00:02:22) roam end
\i (00:02:22) zoom in 1 
\i (00:02:22) setwindow pcb
\i (00:02:22) zoom in -85.8546 -59.0965
\i (00:02:22) trapsize 632
\i (00:02:23) zoom in 1 
\i (00:02:23) setwindow pcb
\i (00:02:23) zoom in -89.1037 -59.6274
\i (00:02:23) trapsize 316
\i (00:02:41) cmgr 
\i (00:02:41) setwindow cmgr
\i (00:02:41) cm newView ( worksheet 53:Electrical 66:Net 25:Routing 26:Wiring )
\i (00:02:42) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:02:42) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:02:42) cm newView ( worksheet "171:Same Net Spacing" 189:Net "190:All Layers" 191:Line )
\i (00:02:42) cm newView ( worksheet 144:Properties 14:Net "67:Electrical Properties" "73:Electrical Properties" )
\i (00:02:42) cm newView ( worksheet 144:Properties 14:Net "219:Ratsnest Bundle Properties" "220:Ratsnest Bundle Properties" )
\i (00:02:43) cm newView ( worksheet 144:Properties 38:Component "39:Component Properties" 40:General )
\i (00:02:43) cm newView ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (00:02:43) setwindow pcb
\i (00:02:43) generaledit 
\i (00:02:56) setwindow cmgr
\i (00:02:56) cm scope Design "STANDARD"
\i (00:02:56) cm putValue ( Net "P3P3V" ) FIXED (Clear) 0
\i (00:02:56) cm endUndoBlock
\i (00:02:57) setwindow pcb
\i (00:02:57) pick grid -90.9052 -60.6451
\t (00:02:57) last pick:  -90.9066  -60.6552
\i (00:03:01) delete 
\i (00:03:03) setwindow form.find
\i (00:03:03) FORM find all_off  
\i (00:03:03) FORM find cline_segs YES 
\i (00:03:04) setwindow pcb
\i (00:03:04) pick grid -91.4109 -60.7020
\t (00:03:04) last pick:  -91.4146  -60.7060
\t (00:03:04) Vertical Line Segment "P3p3v, Etch/Top"
\i (00:03:04) setwindow cmgr
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:04) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:04) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:05) setwindow pcb
\i (00:03:05) pick grid -88.3830 -60.8095
\t (00:03:05) last pick:  -88.3920  -60.8076
\t (00:03:05) Vertical Line Segment "P3p3v, Etch/Top"
\i (00:03:05) pick grid -88.1997 -60.4176
\t (00:03:05) last pick:  -88.1888  -60.4266
\t (00:03:05) Horizontal Line Segment "P3p3v, Etch/Top"
\i (00:03:06) pick grid -88.0543 -60.3227
\t (00:03:06) last pick:  -88.0618  -60.3250
\t (00:03:06) Odd-angle Line Segment "Not On A Net, Etch/Top"
\i (00:03:07) pick grid -88.3577 -60.4365
\t (00:03:07) last pick:  -88.3666  -60.4266
\i (00:03:09) prepopup -85.5385 -60.6704
\i (00:03:09) done 
\i (00:03:09) generaledit 
\i (00:03:11) drc update 
\t (00:03:11) Performing DRC...
\t (00:03:11) Multithreaded DRC update (8 threads).
\t (00:03:12) No DRC errors detected.
\i (00:03:12) generaledit 
\i (00:03:13) zoom out 1 
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom out -86.2654 -59.9308
\i (00:03:13) trapsize 632
\i (00:03:16) setwindow cmgr
\i (00:03:16) cm putValue ( Net "P3P3V" ) FIXED On 0
\i (00:03:16) cm endUndoBlock
\i (00:03:17) setwindow pcb
\i (00:03:17) pick grid -83.3577 -61.6502
\t (00:03:17) last pick:  -83.3628  -61.6458
\i (00:03:18) roam start
\i (00:03:18) roam x 48
\i (00:03:18) roam y -48
\i (00:03:19) roam x 64
\i (00:03:19) roam y -64
\i (00:03:19) roam x 32
\i (00:03:19) roam y -48
\i (00:03:19) roam x 16
\i (00:03:19) roam y -32
\i (00:03:19) roam x 32
\i (00:03:19) roam y -16
\i (00:03:19) roam x 32
\i (00:03:19) roam y -16
\i (00:03:19) roam x 32
\i (00:03:19) roam x 32
\i (00:03:19) roam x 48
\i (00:03:19) roam y -16
\i (00:03:19) roam x 48
\i (00:03:19) roam x 16
\i (00:03:19) roam y -16
\i (00:03:19) roam x 16
\i (00:03:19) roam x 32
\i (00:03:19) roam x 32
\i (00:03:20) roam x -32
\i (00:03:20) roam end
\i (00:03:20) zoom in 1 
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -81.2402 -58.6793
\i (00:03:20) trapsize 316
\i (00:03:20) zoom in 1 
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -81.2402 -58.6793
\i (00:03:20) trapsize 158
\i (00:03:21) zoom out 1 
\i (00:03:21) setwindow pcb
\i (00:03:21) zoom out -81.6163 -58.7677
\i (00:03:21) trapsize 316
\i (00:03:23) setwindow cmgr
\i (00:03:23) cm putValue ( Net "P3P3V" ) FIXED (Clear) 0
\i (00:03:24) cm endUndoBlock
\i (00:03:25) setwindow pcb
\i (00:03:25) pick grid -80.7187 -58.5339
\t (00:03:25) last pick:  -80.7212  -58.5216
\i (00:03:26) delete 
\i (00:03:28) pick grid -82.4317 -58.1609
\t (00:03:28) last pick:  -82.4230  -58.1660
\t (00:03:28) Vertical Line Segment "P3p3v, Etch/Bottom"
\i (00:03:29) prepopup -81.3318 -58.5086
\i (00:03:30) done 
\i (00:03:30) generaledit 
\i (00:03:32) pick grid -82.5202 -59.6906
\t (00:03:32) last pick:  -82.5246  -59.6900
\i (00:03:32) setwindow cmgr
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:32) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:34) cm putValue ( Net "GND" ) FIXED (Clear) 0
\i (00:03:34) cm endUndoBlock
\i (00:03:36) setwindow pcb
\i (00:03:36) pick grid -81.4519 -58.4896
\t (00:03:36) last pick:  -81.4578  -58.4962
\i (00:03:37) delete 
\i (00:03:38) pick grid -82.4064 -59.4757
\t (00:03:38) last pick:  -82.3976  -59.4868
\t (00:03:38) Vertical Line Segment "Gnd, Etch/Bottom"
\i (00:03:38) setwindow cmgr
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:38) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:03:39) setwindow pcb
\i (00:03:39) prepopup -80.9905 -58.7614
\i (00:03:39) done 
\i (00:03:39) generaledit 
\i (00:03:42) setwindow cmgr
\i (00:03:42) cm putValue ( Net "GND" ) FIXED (Clear) 0
\i (00:03:42) cm endUndoBlock
\i (00:03:45) cm putValue ( Net "GND" ) FIXED On 0
\i (00:03:45) cm endUndoBlock
\i (00:03:46) setwindow pcb
\i (00:03:46) pick grid -78.6074 -58.6477
\t (00:03:46) last pick:  -78.6130  -58.6486
\i (00:03:46) zoom out 1 
\i (00:03:46) setwindow pcb
\i (00:03:46) zoom out -78.6769 -58.5971
\i (00:03:46) trapsize 632
\i (00:03:51) drc update 
\t (00:03:51) Performing DRC...
\t (00:03:51) Multithreaded DRC update (8 threads).
\t (00:03:52) No DRC errors detected.
\i (00:03:52) generaledit 
\i (00:05:33) pick grid -77.9817 -58.4706
\t (00:05:33) last pick:  -77.9780  -58.4708
\i (00:05:35) drc update 
\t (00:05:35) Performing DRC...
\t (00:05:35) Multithreaded DRC update (8 threads).
\t (00:05:36) No DRC errors detected.
\i (00:05:36) generaledit 
\i (00:05:37) save 
\i (00:05:38) fillin yes 
\i (00:05:39) generaledit 
\i (00:05:40) exit 
\t (00:05:41)     Journal end - Wed Jun 25 15:08:34 2014
