Restore Archived Project report for ucu_gpu
Wed Mar 17 11:28:25 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Wed Mar 17 11:28:25 2021 ;
; Revision Name                   ; ucu_gpu                               ;
; Top-level Entity Name           ; ucu_gpu_top                           ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored '/home/dmakara/fpga/ucu_gpu_v1.01/ucu_gpu_tmp_archive.qar' into the '/home/dmakara/fpga/ucu_gpu_v1.02/' directory
Info: Generated report 'ucu_gpu.restore.rpt'


+----------------------------------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                                                          ;
; db/signal_tap_auto_stripped.stp                                                                                                        ;
; ip/altsource_probe/hps_reset.qip                                                                                                       ;
; ip/altsource_probe/hps_reset.v                                                                                                         ;
; ip/altsource_probe/hps_reset_bb.v                                                                                                      ;
; ip/debounce/debounce.v                                                                                                                 ;
; ip/edge_detect/altera_edge_detector.v                                                                                                  ;
; ip/i2c_hdmi/I2C_Controller.v                                                                                                           ;
; ip/i2c_hdmi/I2C_HDMI_Config.v                                                                                                          ;
; ip/i2c_hdmi/I2C_WRITE_WDATA.v                                                                                                          ;
; ip/ucu_gpu/ALU.v                                                                                                                       ;
; ip/ucu_gpu/BufferManager.v                                                                                                             ;
; ip/ucu_gpu/Components.v                                                                                                                ;
; ip/ucu_gpu/MemoryManager.v                                                                                                             ;
; ip/ucu_gpu/SM.v                                                                                                                        ;
; ip/ucu_gpu/core.v                                                                                                                      ;
; ip/ucu_gpu/decoder64.v                                                                                                                 ;
; ip/ucu_gpu/decoder8.v                                                                                                                  ;
; ip/ucu_gpu/my_ram.v                                                                                                                    ;
; mac_ip/mac.v                                                                                                                           ;
; mac_ip/mac_tb.v                                                                                                                        ;
; signal_tap.stp                                                                                                                         ;
; soc_system.qsys                                                                                                                        ;
; soc_system.sopcinfo                                                                                                                    ;
; soc_system/soc_system.cmp                                                                                                              ;
; soc_system/synthesis/soc_system.debuginfo                                                                                              ;
; soc_system/synthesis/soc_system.qip                                                                                                    ;
; soc_system/synthesis/soc_system.regmap                                                                                                 ;
; soc_system/synthesis/soc_system.v                                                                                                      ;
; soc_system/synthesis/soc_system_ARM_A9_HPS_hps.svd                                                                                     ;
; soc_system/synthesis/submodules/alt_vip_cvo_core.sdc                                                                                   ;
; soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc                                                                            ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                         ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                                              ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                                       ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                                           ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                                                    ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                                       ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                                                     ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                                                      ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                                                         ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                                          ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                   ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                                     ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                                          ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                                                     ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                            ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                                         ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                                          ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                                         ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                                                    ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                                                     ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                                                  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                                    ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                          ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                                                     ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                                                        ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                           ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                                      ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                                       ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                                         ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                                                            ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                                                              ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                                            ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                        ;
; soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                                            ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                                                         ;
; soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv                                                                           ;
; soc_system/synthesis/submodules/hps.pre.xml                                                                                            ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                                                         ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                                                       ;
; soc_system/synthesis/submodules/hps_sdram.v                                                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                                                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                                                              ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                                                                ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                                                       ;
; soc_system/synthesis/submodules/mac.v                                                                                                  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv ;
; soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv             ;
; soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv                                           ;
; soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv               ;
; soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv               ;
; soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc                                            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v                                              ;
; soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv                                           ;
; soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v                            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v                  ;
; soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv         ;
; soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv                                     ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v                          ;
; soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv                       ;
; soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv                   ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv                                   ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v                                              ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v                        ;
; soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v                                    ;
; soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v                              ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv               ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv                ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv               ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                                              ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                                                 ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                                               ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                                              ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                                              ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                                                 ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                                               ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                                                      ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                                                                 ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                                                 ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                                                 ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v                                                                                ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc                                                              ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv                                                               ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc                                                                ;
; soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v                                                                          ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v                                                                 ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v                                                                        ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v                                                                          ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv                                                               ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v                                                                          ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v                                                                 ;
; soc_system/synthesis/submodules/soc_system_dma_0.v                                                                                     ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                                                                   ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                                                     ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                                               ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                                                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_pll_0.qip                                                                                   ;
; soc_system/synthesis/submodules/soc_system_pll_0.v                                                                                     ;
; soc_system/synthesis/submodules/soc_system_ram_fpga.hex                                                                                ;
; soc_system/synthesis/submodules/soc_system_ram_fpga.v                                                                                  ;
; soc_system/synthesis/submodules/soc_system_sys_pll.v                                                                                   ;
; soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.qip                                                                         ;
; soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v                                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v                                                                   ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp                                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv                                                                            ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv                                                                      ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp                                                                      ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv                                                                       ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv                                                                    ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv                                                                   ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v                                                                     ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv                                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv                                                                 ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv                                                             ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp                                                                       ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv                                                                        ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp                                                                 ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv                                                                  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp                                                                 ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv                                                                  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv                                                                    ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp                                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv                                                                 ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.ocp                                                                      ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv                                                                       ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv                                                                   ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv                                                                     ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv                                                         ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv                                                          ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv                                                                     ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp                                                                       ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv                                                                        ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.ocp                                                                  ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv                                                                   ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.ocp                                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv                                                                 ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv                                                                         ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv                                                                       ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv                                                                         ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv                                                              ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv                                                             ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp                                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                                 ;
; ucu_gpu.qpf                                                                                                                            ;
; ucu_gpu.qsf                                                                                                                            ;
; ucu_gpu.sdc                                                                                                                            ;
; ucu_gpu_assignment_defaults.qdf                                                                                                        ;
; ucu_gpu_top.v                                                                                                                          ;
; uku_mac_component_hw.tcl                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


