module top3_6(clk,  SEG, AN);
    input clk;              // 系统时钟
    output [7:0] SEG;  		// 分别对应CA、CB、CC、CD、CE、CF、CG和DP
    output [7:0] AN;        // 8位数码管片选信号

    wire clk_N;         //用于连接模块
    wire [2:0]num;
    wire [3:0]code;
    
    divider    d2(.clk(clk), .clk_N(clk_N));
    counter    c2(.clk(clk_N), .out(num[2:0]));    
    decoder3_8 d3(.num(num[2:0]), .sel(AN[7:0]));
    rom8x4     r1(.addr(num[2:0]), .data(code[3:0]));
    pattern    p1(.code(code[3:0]), .patt(SEG[7:0]));
    
endmodule
