<stg><name>maxpool1d_2</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %store_ln34 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln34 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %icmp_ln34 = icmp_eq  i6 %i_3, i6 52

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 52, i64 52, i64 52

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:4 %add_ln34 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln34 = br i1 %icmp_ln34, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:3 %zext_ln35 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="7">
<![CDATA[
for.inc.split:5 %input_load = load i7 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:6 %or_ln35 = or i7 %shl_ln, i7 1

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:7 %zext_ln35_1 = zext i7 %or_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %input_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="7">
<![CDATA[
for.inc.split:9 %input_load_1 = load i7 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:14 %store_ln34 = store i6 %add_ln34, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end:0 %ret_ln37 = ret

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:0 %i_cast7 = zext i6 %i_3

]]></Node>
<StgValue><ssdm name="i_cast7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="7">
<![CDATA[
for.inc.split:5 %input_load = load i7 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="7">
<![CDATA[
for.inc.split:9 %input_load_1 = load i7 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:10 %icmp_ln1649 = icmp_sgt  i16 %input_load, i16 %input_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:11 %select_ln255 = select i1 %icmp_ln1649, i16 %input_load, i16 %input_load_1

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %output_addr = getelementptr i16 %output_r, i64 0, i64 %i_cast7

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc.split:13 %store_ln35 = store i16 %select_ln255, i6 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:15 %br_ln34 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln34" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="i" to="store_ln34" fromId="5" toId="6">
</dataflow>
<dataflow id="49" from="i" to="i_3" fromId="5" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="59" from="p_str" to="specpipeline_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="i_3" to="icmp_ln34" fromId="8" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln34" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="69" from="i_3" to="add_ln34" fromId="8" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln34" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="icmp_ln34" to="br_ln34" fromId="10" toId="13">
</dataflow>
<dataflow id="74" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="shl_ln" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="i_3" to="shl_ln" fromId="8" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="shl_ln" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="shl_ln" to="zext_ln35" fromId="14" toId="15">
</dataflow>
<dataflow id="79" from="input_r" to="input_addr" fromId="42" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_80" to="input_addr" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="zext_ln35" to="input_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="83" from="input_addr" to="input_load" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="shl_ln" to="or_ln35" fromId="14" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_85" to="or_ln35" fromId="85" toId="18">
</dataflow>
<dataflow id="87" from="or_ln35" to="zext_ln35_1" fromId="18" toId="19">
</dataflow>
<dataflow id="88" from="input_r" to="input_addr_1" fromId="42" toId="20">
</dataflow>
<dataflow id="89" from="StgValue_80" to="input_addr_1" fromId="80" toId="20">
</dataflow>
<dataflow id="90" from="zext_ln35_1" to="input_addr_1" fromId="19" toId="20">
</dataflow>
<dataflow id="91" from="input_addr_1" to="input_load_1" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="add_ln34" to="store_ln34" fromId="12" toId="22">
</dataflow>
<dataflow id="93" from="i" to="store_ln34" fromId="5" toId="22">
</dataflow>
<dataflow id="94" from="i_3" to="i_cast7" fromId="8" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="95" toId="24">
</dataflow>
<dataflow id="98" from="empty_10" to="specloopname_ln34" fromId="97" toId="24">
</dataflow>
<dataflow id="99" from="input_addr" to="input_load" fromId="16" toId="25">
</dataflow>
<dataflow id="100" from="input_addr_1" to="input_load_1" fromId="20" toId="26">
</dataflow>
<dataflow id="101" from="input_load" to="icmp_ln1649" fromId="25" toId="27">
</dataflow>
<dataflow id="102" from="input_load_1" to="icmp_ln1649" fromId="26" toId="27">
</dataflow>
<dataflow id="103" from="icmp_ln1649" to="select_ln255" fromId="27" toId="28">
</dataflow>
<dataflow id="104" from="input_load" to="select_ln255" fromId="25" toId="28">
</dataflow>
<dataflow id="105" from="input_load_1" to="select_ln255" fromId="26" toId="28">
</dataflow>
<dataflow id="106" from="output_r" to="output_addr" fromId="43" toId="29">
</dataflow>
<dataflow id="107" from="StgValue_80" to="output_addr" fromId="80" toId="29">
</dataflow>
<dataflow id="108" from="i_cast7" to="output_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="109" from="select_ln255" to="store_ln35" fromId="28" toId="30">
</dataflow>
<dataflow id="110" from="output_addr" to="store_ln35" fromId="29" toId="30">
</dataflow>
<dataflow id="111" from="icmp_ln34" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
