

================================================================
== Vitis HLS Report for 'window_avg'
================================================================
* Date:           Wed Jun  5 16:49:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m41
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.372 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228804|  1228804|  12.288 ms|  12.288 ms|  1228805|  1228805|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- COMP    |  1228802|  1228802|         2|          1|          1|  1228801|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|       43|       42|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       67|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      110|      275|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  43|  42|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  43|  42|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_112_p2          |         +|   0|  0|  28|          21|           1|
    |add_ln51_fu_222_p2          |         +|   0|  0|  28|          21|           2|
    |ret_V_1_fu_205_p2           |         +|   0|  0|  18|          10|          10|
    |ret_V_fu_195_p2             |         +|   0|  0|  18|          10|          10|
    |ap_condition_156            |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_153_p2         |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln13_fu_166_p2         |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln43_fu_106_p2         |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln45_fu_140_p2         |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln50_fu_123_p2         |      icmp|   0|  0|  15|          21|           1|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|   2|           1|           1|
    |lhs_fu_158_p3               |    select|   0|  0|   8|           1|           8|
    |rhs_1_fu_171_p3             |    select|   0|  0|   8|           1|           8|
    |shift_reg_regs_V_fu_145_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 197|         173|         116|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|   21|         42|
    |i_fu_64                           |   9|          2|   21|         42|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   44|         88|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |i_1_reg_261                       |  21|   0|   21|          0|
    |i_fu_64                           |  21|   0|   21|          0|
    |icmp_ln43_reg_269                 |   1|   0|    1|          0|
    |icmp_ln50_reg_278                 |   1|   0|    1|          0|
    |r_V_1_fu_68                       |   8|   0|    8|          0|
    |shift_reg_regs_V_1_fu_60          |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  67|   0|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|    window_avg|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    window_avg|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    window_avg|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    window_avg|  return value|
|din_Addr_A             |  out|   32|           bram|           din|         array|
|din_EN_A               |  out|    1|           bram|           din|         array|
|din_WEN_A              |  out|    1|           bram|           din|         array|
|din_Din_A              |  out|    8|           bram|           din|         array|
|din_Dout_A             |   in|    8|           bram|           din|         array|
|din_Clk_A              |  out|    1|           bram|           din|         array|
|din_Rst_A              |  out|    1|           bram|           din|         array|
|dout_Addr_A            |  out|   32|           bram|          dout|         array|
|dout_EN_A              |  out|    1|           bram|          dout|         array|
|dout_WEN_A             |  out|    1|           bram|          dout|         array|
|dout_Din_A             |  out|    8|           bram|          dout|         array|
|dout_Dout_A            |   in|    8|           bram|          dout|         array|
|dout_Clk_A             |  out|    1|           bram|          dout|         array|
|dout_Rst_A             |  out|    1|           bram|          dout|         array|
+-----------------------+-----+-----+---------------+--------------+--------------+

