

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i10_l_j8'
================================================================
* Date:           Tue Sep  5 11:45:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i10_l_j8  |    36864|    36864|         2|          1|          1|  36864|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln295_1_fu_303_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln295_fu_315_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln296_fu_348_p2       |         +|   0|  0|  12|          12|           1|
    |icmp_ln295_fu_297_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln296_fu_321_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln295_1_fu_335_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln295_fu_327_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  91|          63|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i10_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j8_load                |   9|          2|   12|         24|
    |i10_fu_90                               |   9|          2|    4|          8|
    |indvar_flatten34_fu_94                  |   9|          2|   16|         32|
    |j8_fu_86                                |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   66|        132|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i10_fu_90                |   4|   0|    4|          0|
    |indvar_flatten34_fu_94   |  16|   0|   16|          0|
    |j8_fu_86                 |  12|   0|   12|          0|
    |select_ln295_1_reg_393   |   4|   0|    4|          0|
    |zext_ln296_reg_397       |  12|   0|   64|         52|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|  103|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|v257_address0        |  out|   12|   ap_memory|                                 v257|         array|
|v257_ce0             |  out|    1|   ap_memory|                                 v257|         array|
|v257_q0              |   in|   24|   ap_memory|                                 v257|         array|
|outp1_V_address0     |  out|   12|   ap_memory|                              outp1_V|         array|
|outp1_V_ce0          |  out|    1|   ap_memory|                              outp1_V|         array|
|outp1_V_we0          |  out|    1|   ap_memory|                              outp1_V|         array|
|outp1_V_d0           |  out|   24|   ap_memory|                              outp1_V|         array|
|outp1_V_1_address0   |  out|   12|   ap_memory|                            outp1_V_1|         array|
|outp1_V_1_ce0        |  out|    1|   ap_memory|                            outp1_V_1|         array|
|outp1_V_1_we0        |  out|    1|   ap_memory|                            outp1_V_1|         array|
|outp1_V_1_d0         |  out|   24|   ap_memory|                            outp1_V_1|         array|
|outp1_V_2_address0   |  out|   12|   ap_memory|                            outp1_V_2|         array|
|outp1_V_2_ce0        |  out|    1|   ap_memory|                            outp1_V_2|         array|
|outp1_V_2_we0        |  out|    1|   ap_memory|                            outp1_V_2|         array|
|outp1_V_2_d0         |  out|   24|   ap_memory|                            outp1_V_2|         array|
|outp1_V_3_address0   |  out|   12|   ap_memory|                            outp1_V_3|         array|
|outp1_V_3_ce0        |  out|    1|   ap_memory|                            outp1_V_3|         array|
|outp1_V_3_we0        |  out|    1|   ap_memory|                            outp1_V_3|         array|
|outp1_V_3_d0         |  out|   24|   ap_memory|                            outp1_V_3|         array|
|outp1_V_4_address0   |  out|   12|   ap_memory|                            outp1_V_4|         array|
|outp1_V_4_ce0        |  out|    1|   ap_memory|                            outp1_V_4|         array|
|outp1_V_4_we0        |  out|    1|   ap_memory|                            outp1_V_4|         array|
|outp1_V_4_d0         |  out|   24|   ap_memory|                            outp1_V_4|         array|
|outp1_V_5_address0   |  out|   12|   ap_memory|                            outp1_V_5|         array|
|outp1_V_5_ce0        |  out|    1|   ap_memory|                            outp1_V_5|         array|
|outp1_V_5_we0        |  out|    1|   ap_memory|                            outp1_V_5|         array|
|outp1_V_5_d0         |  out|   24|   ap_memory|                            outp1_V_5|         array|
|outp1_V_6_address0   |  out|   12|   ap_memory|                            outp1_V_6|         array|
|outp1_V_6_ce0        |  out|    1|   ap_memory|                            outp1_V_6|         array|
|outp1_V_6_we0        |  out|    1|   ap_memory|                            outp1_V_6|         array|
|outp1_V_6_d0         |  out|   24|   ap_memory|                            outp1_V_6|         array|
|outp1_V_7_address0   |  out|   12|   ap_memory|                            outp1_V_7|         array|
|outp1_V_7_ce0        |  out|    1|   ap_memory|                            outp1_V_7|         array|
|outp1_V_7_we0        |  out|    1|   ap_memory|                            outp1_V_7|         array|
|outp1_V_7_d0         |  out|   24|   ap_memory|                            outp1_V_7|         array|
|outp1_V_8_address0   |  out|   12|   ap_memory|                            outp1_V_8|         array|
|outp1_V_8_ce0        |  out|    1|   ap_memory|                            outp1_V_8|         array|
|outp1_V_8_we0        |  out|    1|   ap_memory|                            outp1_V_8|         array|
|outp1_V_8_d0         |  out|   24|   ap_memory|                            outp1_V_8|         array|
|outp1_V_9_address0   |  out|   12|   ap_memory|                            outp1_V_9|         array|
|outp1_V_9_ce0        |  out|    1|   ap_memory|                            outp1_V_9|         array|
|outp1_V_9_we0        |  out|    1|   ap_memory|                            outp1_V_9|         array|
|outp1_V_9_d0         |  out|   24|   ap_memory|                            outp1_V_9|         array|
|outp1_V_10_address0  |  out|   12|   ap_memory|                           outp1_V_10|         array|
|outp1_V_10_ce0       |  out|    1|   ap_memory|                           outp1_V_10|         array|
|outp1_V_10_we0       |  out|    1|   ap_memory|                           outp1_V_10|         array|
|outp1_V_10_d0        |  out|   24|   ap_memory|                           outp1_V_10|         array|
|outp1_V_11_address0  |  out|   12|   ap_memory|                           outp1_V_11|         array|
|outp1_V_11_ce0       |  out|    1|   ap_memory|                           outp1_V_11|         array|
|outp1_V_11_we0       |  out|    1|   ap_memory|                           outp1_V_11|         array|
|outp1_V_11_d0        |  out|   24|   ap_memory|                           outp1_V_11|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j8 = alloca i32 1"   --->   Operation 5 'alloca' 'j8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i10 = alloca i32 1"   --->   Operation 6 'alloca' 'i10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v257, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten34"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i10"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j8"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i153"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i16 %indvar_flatten34" [bert_layer.cpp:295]   --->   Operation 13 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln295 = icmp_eq  i16 %indvar_flatten34_load, i16 36864" [bert_layer.cpp:295]   --->   Operation 14 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.07ns)   --->   "%add_ln295_1 = add i16 %indvar_flatten34_load, i16 1" [bert_layer.cpp:295]   --->   Operation 15 'add' 'add_ln295_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %for.inc17.i, void %for.end19.i.exitStub" [bert_layer.cpp:295]   --->   Operation 16 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j8_load = load i12 %j8" [bert_layer.cpp:296]   --->   Operation 17 'load' 'j8_load' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i10_load = load i4 %i10" [bert_layer.cpp:295]   --->   Operation 18 'load' 'i10_load' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln295 = add i4 %i10_load, i4 1" [bert_layer.cpp:295]   --->   Operation 19 'add' 'add_ln295' <Predicate = (!icmp_ln295)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln296 = icmp_eq  i12 %j8_load, i12 3072" [bert_layer.cpp:296]   --->   Operation 20 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%select_ln295 = select i1 %icmp_ln296, i12 0, i12 %j8_load" [bert_layer.cpp:295]   --->   Operation 21 'select' 'select_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln295_1 = select i1 %icmp_ln296, i4 %add_ln295, i4 %i10_load" [bert_layer.cpp:295]   --->   Operation 22 'select' 'select_ln295_1' <Predicate = (!icmp_ln295)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i12 %select_ln295" [bert_layer.cpp:296]   --->   Operation 23 'zext' 'zext_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v257_addr = getelementptr i24 %v257, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 24 'getelementptr' 'v257_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%v257_load = load i12 %v257_addr" [bert_layer.cpp:299]   --->   Operation 25 'load' 'v257_load' <Predicate = (!icmp_ln295)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln299 = switch i4 %select_ln295_1, void %arrayidx163.i.case.11, i4 0, void %arrayidx163.i.case.0, i4 1, void %arrayidx163.i.case.1, i4 2, void %arrayidx163.i.case.2, i4 3, void %arrayidx163.i.case.3, i4 4, void %arrayidx163.i.case.4, i4 5, void %arrayidx163.i.case.5, i4 6, void %arrayidx163.i.case.6, i4 7, void %arrayidx163.i.case.7, i4 8, void %arrayidx163.i.case.8, i4 9, void %arrayidx163.i.case.9, i4 10, void %arrayidx163.i.case.10" [bert_layer.cpp:299]   --->   Operation 26 'switch' 'switch_ln299' <Predicate = (!icmp_ln295)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.54ns)   --->   "%add_ln296 = add i12 %select_ln295, i12 1" [bert_layer.cpp:296]   --->   Operation 27 'add' 'add_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln296 = store i16 %add_ln295_1, i16 %indvar_flatten34" [bert_layer.cpp:296]   --->   Operation 28 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln296 = store i4 %select_ln295_1, i4 %i10" [bert_layer.cpp:296]   --->   Operation 29 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln296 = store i12 %add_ln296, i12 %j8" [bert_layer.cpp:296]   --->   Operation 30 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.inc.i153" [bert_layer.cpp:296]   --->   Operation 31 'br' 'br_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i10_l_j8_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln297 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:297]   --->   Operation 34 'specpipeline' 'specpipeline_ln297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [bert_layer.cpp:296]   --->   Operation 35 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%v257_load = load i12 %v257_addr" [bert_layer.cpp:299]   --->   Operation 36 'load' 'v257_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outp1_V_addr = getelementptr i24 %outp1_V, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 37 'getelementptr' 'outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%outp1_V_1_addr = getelementptr i24 %outp1_V_1, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 38 'getelementptr' 'outp1_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%outp1_V_2_addr = getelementptr i24 %outp1_V_2, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 39 'getelementptr' 'outp1_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%outp1_V_3_addr = getelementptr i24 %outp1_V_3, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 40 'getelementptr' 'outp1_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%outp1_V_4_addr = getelementptr i24 %outp1_V_4, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 41 'getelementptr' 'outp1_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%outp1_V_5_addr = getelementptr i24 %outp1_V_5, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 42 'getelementptr' 'outp1_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%outp1_V_6_addr = getelementptr i24 %outp1_V_6, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 43 'getelementptr' 'outp1_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outp1_V_7_addr = getelementptr i24 %outp1_V_7, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 44 'getelementptr' 'outp1_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%outp1_V_8_addr = getelementptr i24 %outp1_V_8, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 45 'getelementptr' 'outp1_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outp1_V_9_addr = getelementptr i24 %outp1_V_9, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 46 'getelementptr' 'outp1_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%outp1_V_10_addr = getelementptr i24 %outp1_V_10, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 47 'getelementptr' 'outp1_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%outp1_V_11_addr = getelementptr i24 %outp1_V_11, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 48 'getelementptr' 'outp1_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_10_addr" [bert_layer.cpp:299]   --->   Operation 49 'store' 'store_ln299' <Predicate = (select_ln295_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 50 'br' 'br_ln299' <Predicate = (select_ln295_1 == 10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_9_addr" [bert_layer.cpp:299]   --->   Operation 51 'store' 'store_ln299' <Predicate = (select_ln295_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 52 'br' 'br_ln299' <Predicate = (select_ln295_1 == 9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_8_addr" [bert_layer.cpp:299]   --->   Operation 53 'store' 'store_ln299' <Predicate = (select_ln295_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 54 'br' 'br_ln299' <Predicate = (select_ln295_1 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_7_addr" [bert_layer.cpp:299]   --->   Operation 55 'store' 'store_ln299' <Predicate = (select_ln295_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 56 'br' 'br_ln299' <Predicate = (select_ln295_1 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_6_addr" [bert_layer.cpp:299]   --->   Operation 57 'store' 'store_ln299' <Predicate = (select_ln295_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 58 'br' 'br_ln299' <Predicate = (select_ln295_1 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_5_addr" [bert_layer.cpp:299]   --->   Operation 59 'store' 'store_ln299' <Predicate = (select_ln295_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 60 'br' 'br_ln299' <Predicate = (select_ln295_1 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_4_addr" [bert_layer.cpp:299]   --->   Operation 61 'store' 'store_ln299' <Predicate = (select_ln295_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 62 'br' 'br_ln299' <Predicate = (select_ln295_1 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_3_addr" [bert_layer.cpp:299]   --->   Operation 63 'store' 'store_ln299' <Predicate = (select_ln295_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 64 'br' 'br_ln299' <Predicate = (select_ln295_1 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_2_addr" [bert_layer.cpp:299]   --->   Operation 65 'store' 'store_ln299' <Predicate = (select_ln295_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 66 'br' 'br_ln299' <Predicate = (select_ln295_1 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_1_addr" [bert_layer.cpp:299]   --->   Operation 67 'store' 'store_ln299' <Predicate = (select_ln295_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 68 'br' 'br_ln299' <Predicate = (select_ln295_1 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_addr" [bert_layer.cpp:299]   --->   Operation 69 'store' 'store_ln299' <Predicate = (select_ln295_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 70 'br' 'br_ln299' <Predicate = (select_ln295_1 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_11_addr" [bert_layer.cpp:299]   --->   Operation 71 'store' 'store_ln299' <Predicate = (select_ln295_1 == 15) | (select_ln295_1 == 14) | (select_ln295_1 == 13) | (select_ln295_1 == 12) | (select_ln295_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 72 'br' 'br_ln299' <Predicate = (select_ln295_1 == 15) | (select_ln295_1 == 14) | (select_ln295_1 == 13) | (select_ln295_1 == 12) | (select_ln295_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v257]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outp1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp1_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j8                    (alloca           ) [ 010]
i10                   (alloca           ) [ 010]
indvar_flatten34      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten34_load (load             ) [ 000]
icmp_ln295            (icmp             ) [ 010]
add_ln295_1           (add              ) [ 000]
br_ln295              (br               ) [ 000]
j8_load               (load             ) [ 000]
i10_load              (load             ) [ 000]
add_ln295             (add              ) [ 000]
icmp_ln296            (icmp             ) [ 000]
select_ln295          (select           ) [ 000]
select_ln295_1        (select           ) [ 011]
zext_ln296            (zext             ) [ 011]
v257_addr             (getelementptr    ) [ 011]
switch_ln299          (switch           ) [ 000]
add_ln296             (add              ) [ 000]
store_ln296           (store            ) [ 000]
store_ln296           (store            ) [ 000]
store_ln296           (store            ) [ 000]
br_ln296              (br               ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln297    (specpipeline     ) [ 000]
specloopname_ln296    (specloopname     ) [ 000]
v257_load             (load             ) [ 000]
outp1_V_addr          (getelementptr    ) [ 000]
outp1_V_1_addr        (getelementptr    ) [ 000]
outp1_V_2_addr        (getelementptr    ) [ 000]
outp1_V_3_addr        (getelementptr    ) [ 000]
outp1_V_4_addr        (getelementptr    ) [ 000]
outp1_V_5_addr        (getelementptr    ) [ 000]
outp1_V_6_addr        (getelementptr    ) [ 000]
outp1_V_7_addr        (getelementptr    ) [ 000]
outp1_V_8_addr        (getelementptr    ) [ 000]
outp1_V_9_addr        (getelementptr    ) [ 000]
outp1_V_10_addr       (getelementptr    ) [ 000]
outp1_V_11_addr       (getelementptr    ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
store_ln299           (store            ) [ 000]
br_ln299              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v257">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v257"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outp1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp1_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outp1_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outp1_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outp1_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outp1_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outp1_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outp1_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outp1_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outp1_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outp1_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outp1_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bias_i10_l_j8_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j8_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i10_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten34_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v257_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v257_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v257_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="outp1_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="12" slack="1"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="outp1_V_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="1"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_1_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="outp1_V_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="1"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_2_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="outp1_V_3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="1"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_3_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="outp1_V_4_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="1"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_4_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="outp1_V_5_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="1"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_5_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="outp1_V_6_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="1"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_6_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="outp1_V_7_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="1"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_7_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="outp1_V_8_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="12" slack="1"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_8_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="outp1_V_9_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="12" slack="1"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_9_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="outp1_V_10_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="1"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_10_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="outp1_V_11_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="12" slack="1"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_V_11_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln299_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln299_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln299_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="24" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln299_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln299_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln299_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln299_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="24" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln299_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln299_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="24" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln299_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln299_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="0" index="1" bw="24" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln299_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten34_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln295_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln295_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="j8_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j8_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i10_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i10_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln295_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln296_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="12" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln295_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="0"/>
<pin id="330" dir="0" index="2" bw="12" slack="0"/>
<pin id="331" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln295_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln296_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln296_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln296_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln296_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln296_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="j8_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j8 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i10_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i10 "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_flatten34_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="393" class="1005" name="select_ln295_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln295_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="zext_ln296_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln296 "/>
</bind>
</comp>

<comp id="413" class="1005" name="v257_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="1"/>
<pin id="415" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v257_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="105" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="181" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="105" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="174" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="105" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="167" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="105" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="160" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="105" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="153" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="105" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="146" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="105" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="139" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="105" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="132" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="105" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="125" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="105" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="118" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="105" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="111" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="105" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="188" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="309" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="309" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="321" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="315" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="312" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="327" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="352"><net_src comp="327" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="72" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="303" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="335" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="348" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="86" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="379"><net_src comp="90" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="386"><net_src comp="94" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="396"><net_src comp="335" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="343" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="416"><net_src comp="98" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v257 | {}
	Port: outp1_V | {2 }
	Port: outp1_V_1 | {2 }
	Port: outp1_V_2 | {2 }
	Port: outp1_V_3 | {2 }
	Port: outp1_V_4 | {2 }
	Port: outp1_V_5 | {2 }
	Port: outp1_V_6 | {2 }
	Port: outp1_V_7 | {2 }
	Port: outp1_V_8 | {2 }
	Port: outp1_V_9 | {2 }
	Port: outp1_V_10 | {2 }
	Port: outp1_V_11 | {2 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_bias_i10_l_j8 : v257 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten34_load : 1
		icmp_ln295 : 2
		add_ln295_1 : 2
		br_ln295 : 3
		j8_load : 1
		i10_load : 1
		add_ln295 : 2
		icmp_ln296 : 2
		select_ln295 : 3
		select_ln295_1 : 3
		zext_ln296 : 4
		v257_addr : 5
		v257_load : 6
		switch_ln299 : 4
		add_ln296 : 4
		store_ln296 : 3
		store_ln296 : 4
		store_ln296 : 5
	State 2
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1
		store_ln299 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln295_1_fu_303  |    0    |    23   |
|    add   |    add_ln295_fu_315   |    0    |    13   |
|          |    add_ln296_fu_348   |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln295_fu_297   |    0    |    13   |
|          |   icmp_ln296_fu_321   |    0    |    12   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln295_fu_327  |    0    |    12   |
|          | select_ln295_1_fu_335 |    0    |    4    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln296_fu_343   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    89   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i10_reg_376      |    4   |
|indvar_flatten34_reg_383|   16   |
|       j8_reg_369       |   12   |
| select_ln295_1_reg_393 |    4   |
|    v257_addr_reg_413   |   12   |
|   zext_ln296_reg_397   |   64   |
+------------------------+--------+
|          Total         |   112  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   112  |   98   |
+-----------+--------+--------+--------+
