{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 14:05:04 2023 " "Info: Processing started: Tue Feb 21 14:05:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mise_au_point -c MaP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mise_au_point -c MaP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/cpt_dcpt_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/cpt_dcpt_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_dcpt_n-synth " "Info: Found design unit 1: cpt_dcpt_n-synth" {  } { { "Sources/cpt_dcpt_n.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/cpt_dcpt_n.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt_dcpt_n " "Info: Found entity 1: cpt_dcpt_n" {  } { { "Sources/cpt_dcpt_n.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/cpt_dcpt_n.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "Sources/pll.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "Sources/pll.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/reg_univ_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/reg_univ_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_univ_n-synth " "Info: Found design unit 1: reg_univ_n-synth" {  } { { "Sources/reg_univ_n.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/reg_univ_n.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_univ_n " "Info: Found entity 1: reg_univ_n" {  } { { "Sources/reg_univ_n.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/reg_univ_n.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/decodeur_IRDA_2Mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/decodeur_IRDA_2Mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur_IRDA_2MHz-archi " "Info: Found design unit 1: decodeur_IRDA_2MHz-archi" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decodeur_IRDA_2MHz " "Info: Found entity 1: decodeur_IRDA_2MHz" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/monostable_2Mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/monostable_2Mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monostable_2Mhz-archi " "Info: Found design unit 1: monostable_2Mhz-archi" {  } { { "Sources/monostable_2Mhz.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/monostable_2Mhz.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 monostable_2Mhz " "Info: Found entity 1: monostable_2Mhz" {  } { { "Sources/monostable_2Mhz.vhd" "" { Text "C:/Users/Marion/Desktop/Github/CESI_repository/A4/VHDL/Telecommande_IRDA_prog/Travail/Sources/monostable_2Mhz.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "monostable_2Mhz " "Info: Elaborating entity \"monostable_2Mhz\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.e2 " "Info: Register \"state.e2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 14:05:05 2023 " "Info: Processing ended: Tue Feb 21 14:05:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
